<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Robot: Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robot
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_e960970896f0528bcce5c2af1fd987f8.html">STM32F4xx</a></li><li class="navelem"><a class="el" href="dir_2e854220bf8b279e35f836b7c95c83f7.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f446xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f446xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#ifndef __STM32F446xx_H</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define __STM32F446xx_H</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   64</a></span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0001U  </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   65</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1U       </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   66</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4U       </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   67</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0U       </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   68</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT             1U       </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   82</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   85</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   86</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   87</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   88</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   95</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>           = 11,     </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>           = 12,     </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>           = 13,     </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>           = 14,     </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>           = 15,     </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>           = 16,     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>           = 17,     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                    = 18,     </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  128</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  129</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  130</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  131</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  132</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">  133</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  134</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  135</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">  136</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">  137</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">  138</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">  139</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">  140</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">  141</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">  142</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a>                    = 48,     </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">  143</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  144</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  145</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">  146</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">  147</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">  148</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  149</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">  150</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">  151</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">  152</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">  153</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">  154</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">  155</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">  156</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">  157</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">  158</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">  159</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">  160</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">  161</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">  162</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">  163</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">  164</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">  165</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">  166</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">  167</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">  168</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">  169</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">  170</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  171</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">  172</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a>                   = 84,     </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">  173</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a>                   = 87,     </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb6512c897a27e0eb1da361bce1597be">  174</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb6512c897a27e0eb1da361bce1597be">SAI2_IRQn</a>                   = 91,     </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">  175</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">QUADSPI_IRQn</a>                = 92,     </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b">  176</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b">CEC_IRQn</a>                    = 93,     </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a196c40800f5aff0af71e5fc9d7ff11b9">  177</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a196c40800f5aff0af71e5fc9d7ff11b9">SPDIF_RX_IRQn</a>               = 94,     </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">  178</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">FMPI2C1_EV_IRQn</a>             = 95,     </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">  179</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">FMPI2C1_ER_IRQn</a>             = 96      </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a>&quot;</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  198</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  200</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;     </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  201</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;    </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">  202</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;    </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">  203</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>;  </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">  204</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a>;  </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">  205</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">JOFR1</a>;  </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">  206</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">JOFR2</a>;  </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">  207</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">JOFR3</a>;  </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">  208</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">JOFR4</a>;  </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">  209</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">HTR</a>;    </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">  210</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">LTR</a>;    </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">  211</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>;   </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">  212</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">SQR2</a>;   </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">  213</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a>;   </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">  214</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>;   </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">  215</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>;   </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">  216</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">JDR2</a>;   </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">  217</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">JDR3</a>;   </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">  218</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a>;   </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  219</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;     </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  222</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">  224</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;    </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  225</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;    </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">  226</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">CDR</a>;    </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html">  235</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html#a6921aa1c578a7d17c6e0eb33a73b6630">  237</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#a6921aa1c578a7d17c6e0eb33a73b6630">TIR</a>;  </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html#aed87bed042dd9523ce086119a3bab0ea">  238</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#aed87bed042dd9523ce086119a3bab0ea">TDTR</a>; </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html#aded1359e1a32512910bff534d57ade68">  239</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#aded1359e1a32512910bff534d57ade68">TDLR</a>; </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html#a90f7c1cf22683459c632d6040366eddf">  240</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#a90f7c1cf22683459c632d6040366eddf">TDHR</a>; </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;} <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">  247</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;{</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a0acc8eb90b17bef5b9e03c7ddaacfb0b">  249</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a0acc8eb90b17bef5b9e03c7ddaacfb0b">RIR</a>;  </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a9563d8a88d0db403b8357331bea83a2e">  250</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a9563d8a88d0db403b8357331bea83a2e">RDTR</a>; </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#ae1c569688eedd49219cd505b9c22121b">  251</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#ae1c569688eedd49219cd505b9c22121b">RDLR</a>; </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a7f11f42ba9d3bc5cd4a4f5ea0214608e">  252</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a7f11f42ba9d3bc5cd4a4f5ea0214608e">RDHR</a>; </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;} <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_c_a_n___filter_register___type_def.html">  259</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_c_a_n___filter_register___type_def.html#a92036953ac673803fe001d843fea508b">  261</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___filter_register___type_def.html#a92036953ac673803fe001d843fea508b">FR1</a>; </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="struct_c_a_n___filter_register___type_def.html#a7f7d80b45b7574463d7030fc8a464582">  262</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___filter_register___type_def.html#a7f7d80b45b7574463d7030fc8a464582">FR2</a>; </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;} <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html">  269</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;{</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">  271</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                 </div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#acdd4c1b5466be103fb2bb2a225b1d3a9">  272</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#acdd4c1b5466be103fb2bb2a225b1d3a9">MSR</a>;                 </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">  273</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">TSR</a>;                 </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#accf4141cee239380d0ad4634ee21dbf6">  274</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#accf4141cee239380d0ad4634ee21dbf6">RF0R</a>;                </div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a02b589bb589df4f39e549dca4d5abb08">  275</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#a02b589bb589df4f39e549dca4d5abb08">RF1R</a>;                </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  276</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;                 </div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a2b39f943954e0e7d177b511d9074a0b7">  277</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#a2b39f943954e0e7d177b511d9074a0b7">ESR</a>;                 </div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a5c0fcd3e7b4c59ab1dd68f6bd8f74e07">  278</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#a5c0fcd3e7b4c59ab1dd68f6bd8f74e07">BTR</a>;                 </div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#aae28ab86a4ae57ed057ed1ea89a6d34b">  279</a></span>&#160;  uint32_t                   RESERVED0[88];       </div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#ae37503ab1a7bbd29846f94cdadf0a9ef">  280</a></span>&#160;  <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>      sTxMailBox[3];       </div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a21b030b34e131f7ef6ea273416449fe4">  281</a></span>&#160;  <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>    sFIFOMailBox[2];     </div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a4bb07a7828fbd5fe86f6a5a3545c177d">  282</a></span>&#160;  uint32_t                   RESERVED1[12];       </div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a1cb734df34f6520a7204c4c70634ebba">  283</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#a1cb734df34f6520a7204c4c70634ebba">FMR</a>;                 </div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#aaa6f4cf1f16aaa6d17ec6c410db76acf">  284</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#aaa6f4cf1f16aaa6d17ec6c410db76acf">FM1R</a>;                </div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  285</a></span>&#160;  uint32_t                   <a class="code" href="struct_c_a_n___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;           </div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#aae0256ae42106ee7f87fc7e5bdb779d4">  286</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#aae0256ae42106ee7f87fc7e5bdb779d4">FS1R</a>;                </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#af2b40c5e36a5e861490988275499e158">  287</a></span>&#160;  uint32_t                   <a class="code" href="struct_c_a_n___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;           </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#af1405e594e39e5b34f9499f680157a25">  288</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#af1405e594e39e5b34f9499f680157a25">FFA1R</a>;               </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">  289</a></span>&#160;  uint32_t                   <a class="code" href="struct_c_a_n___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;           </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#aaf76271f4ab0b3deb3ceb6e2ac0d62d0">  290</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_c_a_n___type_def.html#aaf76271f4ab0b3deb3ceb6e2ac0d62d0">FA1R</a>;                </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a269f31b91d0f38a48061b76ecc346f55">  291</a></span>&#160;  uint32_t                   RESERVED5[8];        </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a31bd74513e6e599319702ad34113bf59">  292</a></span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28]; </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;} <a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html">  300</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;{</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  302</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  303</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;         </div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">  304</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;         </div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">  305</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;         </div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  306</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          </div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  307</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;          </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}<a class="code" href="struct_c_e_c___type_def.html">CEC_TypeDef</a>;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  313</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  315</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">  316</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">IDR</a>;        </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">  317</a></span>&#160;  uint8_t       <a class="code" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">RESERVED0</a>;  </div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">  318</a></span>&#160;  uint16_t      <a class="code" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;  </div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  319</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;         </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html">  326</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  328</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;       </div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">  329</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a>;  </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">  330</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DHR12R1</a>;  </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">  331</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">DHR12L1</a>;  </div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">  332</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</a>;   </div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">  333</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">DHR12R2</a>;  </div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">  334</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">DHR12L2</a>;  </div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">  335</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">DHR8R2</a>;   </div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">  336</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DHR12RD</a>;  </div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">  337</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DHR12LD</a>;  </div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">  338</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DHR8RD</a>;   </div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">  339</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DOR1</a>;     </div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">  340</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">DOR2</a>;     </div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  341</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  348</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;{</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">  350</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;  </div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  351</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;      </div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">  352</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">APB1FZ</a>;  </div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">  353</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</a>;  </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html">  360</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  362</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;       </div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  363</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#aa196fddf0ba7d6e3ce29bdb04eb38b94">  364</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#aa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</a>;     </div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  365</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;      </div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#a524e134cec519206cb41d0545e382978">  366</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a>;     </div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  367</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;      </div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#a9cc4ec74be864c929261e0810f2fd7f0">  368</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#a9cc4ec74be864c929261e0810f2fd7f0">ESCR</a>;     </div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#af751d49ef824c1636c78822ecae066f4">  369</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#af751d49ef824c1636c78822ecae066f4">ESUR</a>;     </div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#a919b70dd8762e44263a02dfbafc7b8ce">  370</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#a919b70dd8762e44263a02dfbafc7b8ce">CWSTRTR</a>;  </div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#aa3ccc5d081bbee3c61ae9aa5e0c83af9">  371</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#aa3ccc5d081bbee3c61ae9aa5e0c83af9">CWSIZER</a>;  </div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  372</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_c_m_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;       </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;} <a class="code" href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html">  379</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;{</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  381</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;     </div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">  382</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a>;   </div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">  383</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">PAR</a>;    </div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">  384</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a>;   </div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#aee7782244ceb4791d9a3891804ac47ac">  385</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#aee7782244ceb4791d9a3891804ac47ac">M1AR</a>;   </div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">  386</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;    </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;} <a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  389</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;{</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">  391</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>;   </div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">  392</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>;   </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">  393</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>;  </div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">  394</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>;  </div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  401</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;{</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  403</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;    </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">  404</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a>;    </div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">  405</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">RTSR</a>;   </div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">  406</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">FTSR</a>;   </div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">  407</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">SWIER</a>;  </div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">  408</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;     </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  415</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;{</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">  417</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a>;      </div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">  418</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a>;     </div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">  419</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;  </div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  420</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  421</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;       </div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595">  422</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595">OPTCR</a>;    </div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a1dddf235f246a1d4e7e5084cd51e2dd0">  423</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a1dddf235f246a1d4e7e5084cd51e2dd0">OPTCR1</a>;   </div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank1___type_def.html">  430</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;{</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank1___type_def.html#a80a6708b507f6eecbc10424fdb088b79">  432</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];    </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;} <a class="code" href="struct_f_m_c___bank1___type_def.html">FMC_Bank1_TypeDef</a>; </div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank1_e___type_def.html">  439</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;{</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank1_e___type_def.html#a20f13b79c0f8670af319af0c5ebd5c91">  441</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];    </div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;} <a class="code" href="struct_f_m_c___bank1_e___type_def.html">FMC_Bank1E_TypeDef</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html">  448</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;{</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#a6091bd215b74df162dd3bc51621c63ca">  450</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#a6091bd215b74df162dd3bc51621c63ca">PCR</a>;       </div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  451</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;        </div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#a64620060ab9533cea56d1c6049fbd612">  452</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#a64620060ab9533cea56d1c6049fbd612">PMEM</a>;      </div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#ae95cf98e0ba3414c3d66385b677fcbf1">  453</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#ae95cf98e0ba3414c3d66385b677fcbf1">PATT</a>;      </div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#a0e5030971ec1bfd3101f83f546493c83">  454</a></span>&#160;  uint32_t      <a class="code" href="struct_f_m_c___bank3___type_def.html#a0e5030971ec1bfd3101f83f546493c83">RESERVED</a>;  </div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#abe203f827d2e33c7f162e4170b6dfdb3">  455</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#abe203f827d2e33c7f162e4170b6dfdb3">ECCR</a>;      </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;} <a class="code" href="struct_f_m_c___bank3___type_def.html">FMC_Bank3_TypeDef</a>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank5__6___type_def.html">  462</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{</div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank5__6___type_def.html#ab1e3bc93a98f5171261189864832681e">  464</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDCR[2];        </div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank5__6___type_def.html#a72abf9d6af975f890224d6856bbba96c">  465</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDTR[2];        </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank5__6___type_def.html#a6722a71defead0b07cca1b79fab0fe88">  466</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_c___bank5__6___type_def.html#a6722a71defead0b07cca1b79fab0fe88">SDCMR</a>;          </div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank5__6___type_def.html#aed6d294188e6135964d6c3431c741fda">  467</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_c___bank5__6___type_def.html#aed6d294188e6135964d6c3431c741fda">SDRTR</a>;          </div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank5__6___type_def.html#ac36dc12c736f19eb2bc33fd6ab4c02de">  468</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_c___bank5__6___type_def.html#ac36dc12c736f19eb2bc33fd6ab4c02de">SDSR</a>;           </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;} <a class="code" href="struct_f_m_c___bank5__6___type_def.html">FMC_Bank5_6_TypeDef</a>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  475</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;{</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">  477</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">MODER</a>;    </div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">  478</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">OTYPER</a>;   </div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">  479</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a>;  </div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">  480</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">PUPDR</a>;    </div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">  481</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;      </div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">  482</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">ODR</a>;      </div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">  483</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">BSRR</a>;     </div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">  484</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;     </div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ab67c1158c04450d19ad483dcd2192e43">  485</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];   </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html">  492</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;{</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">  494</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">MEMRMP</a>;       </div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a">  495</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a">PMC</a>;          </div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a52f7bf8003ba69d66a4e86dea6eeab65">  496</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#afaf27b66c1edc60064db3fa6e693fb59">  497</a></span>&#160;  uint32_t      RESERVED[2];  </div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a08ddbac546fa9928256654d31255c8c3">  498</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#a08ddbac546fa9928256654d31255c8c3">CMPCR</a>;        </div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a28d88d9a08aab1adbebea61c42ef901e">  499</a></span>&#160;  uint32_t      RESERVED1[2]; </div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  500</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;         </div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  507</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;{</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  509</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;        </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">  510</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">  511</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">OAR1</a>;       </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">  512</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">OAR2</a>;       </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  513</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">  514</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a>;        </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a89623ee198737b29dc0a803310605a83">  515</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a>;        </div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  516</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;        </div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5d5764c0ec44b661da957e6343f9e7b5">  517</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a5d5764c0ec44b661da957e6343f9e7b5">TRISE</a>;      </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aa23ced8246d69edb9261a8de1f1e253f">  518</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#aa23ced8246d69edb9261a8de1f1e253f">FLTR</a>;       </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html">  525</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;{</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  527</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">  528</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">  529</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">OAR1</a>;        </div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">  530</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">OAR2</a>;        </div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">  531</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">TIMINGR</a>;     </div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">  532</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a>;    </div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  533</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  534</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">  535</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">PECR</a>;        </div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">  536</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;        </div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">  537</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_m_p_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;        </div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;} <a class="code" href="struct_f_m_p_i2_c___type_def.html">FMPI2C_TypeDef</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  544</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;{</div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">  546</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">KR</a>;   </div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">  547</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;   </div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">  548</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;  </div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  549</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  557</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;{</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  559</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">  560</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;  </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  567</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;{</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  569</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">  570</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a>;       </div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  571</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;          </div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">  572</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">CIR</a>;           </div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">  573</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</a>;      </div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">  574</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</a>;      </div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">  575</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</a>;      </div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  576</a></span>&#160;  uint32_t      <a class="code" href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;     </div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">  577</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a>;      </div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">  578</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a>;      </div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a28d88d9a08aab1adbebea61c42ef901e">  579</a></span>&#160;  uint32_t      RESERVED1[2];  </div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">  580</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</a>;       </div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">  581</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</a>;       </div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">  582</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</a>;       </div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  583</a></span>&#160;  uint32_t      <a class="code" href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;     </div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">  584</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a>;       </div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">  585</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a>;       </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab6f0f833dbe064708de75d95c68c32fd">  586</a></span>&#160;  uint32_t      RESERVED3[2];  </div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aae70b1922167eb58d564cb82d39fd10b">  587</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#aae70b1922167eb58d564cb82d39fd10b">AHB1LPENR</a>;     </div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2b30982547fae7d545d260312771b5c9">  588</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a2b30982547fae7d545d260312771b5c9">AHB2LPENR</a>;     </div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2ff82b9bf0231645108965aa0febd766">  589</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a2ff82b9bf0231645108965aa0febd766">AHB3LPENR</a>;     </div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">  590</a></span>&#160;  uint32_t      <a class="code" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;     </div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">  591</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">APB1LPENR</a>;     </div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">  592</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">APB2LPENR</a>;     </div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac0eb05794aeee3b4ed69c8fe54c9be3b">  593</a></span>&#160;  uint32_t      RESERVED5[2];  </div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">  594</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a>;          </div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">  595</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;           </div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a10da398d74a1f88d5b42bd40718d9447">  596</a></span>&#160;  uint32_t      RESERVED6[2];  </div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aaef3da59eaf7c6dfdf9a12fd60ce58a8">  597</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#aaef3da59eaf7c6dfdf9a12fd60ce58a8">SSCGR</a>;         </div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2d08d5f995ed77228eb56741184a1bb6">  598</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a2d08d5f995ed77228eb56741184a1bb6">PLLI2SCFGR</a>;    </div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac93962b2d41007abdda922a3f23d7ede">  599</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ac93962b2d41007abdda922a3f23d7ede">PLLSAICFGR</a>;    </div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0a5d6d20b17d55b2e892a924b6e70296">  600</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a0a5d6d20b17d55b2e892a924b6e70296">DCKCFGR</a>;       </div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a968181c52f663e22dd22d2622deb2455">  601</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a968181c52f663e22dd22d2622deb2455">CKGATENR</a>;      </div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af5c08405ec6124981a61e07985ef3bc9">  602</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#af5c08405ec6124981a61e07985ef3bc9">DCKCFGR2</a>;      </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  609</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;{</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">  611</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;      </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  612</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;      </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  613</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;      </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  614</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;     </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">  615</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a>;    </div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">  616</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a>;    </div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab97f3e9584dda705dc10a5f4c5f6e636">  617</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab97f3e9584dda705dc10a5f4c5f6e636">CALIBR</a>;  </div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">  618</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a>;  </div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">  619</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a>;  </div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">  620</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">WPR</a>;     </div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">  621</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a>;     </div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">  622</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a>;  </div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">  623</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a>;    </div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">  624</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a>;    </div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">  625</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a>;   </div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">  626</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">CALR</a>;    </div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">  627</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">TAFCR</a>;   </div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">  628</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a>;</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">  629</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a>;</div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">  630</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">RESERVED7</a>;    </div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">  631</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a>;   </div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">  632</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">BKP1R</a>;   </div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">  633</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a>;   </div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">  634</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a>;   </div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">  635</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a>;   </div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">  636</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a>;   </div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">  637</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a>;   </div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">  638</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a>;   </div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac1085f6aae54b353c30871fe90c59851">  639</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac1085f6aae54b353c30871fe90c59851">BKP8R</a>;   </div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">  640</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">BKP9R</a>;   </div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">  641</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a>;  </div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">  642</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a>;  </div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">  643</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a>;  </div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">  644</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a>;  </div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac60f13e6619724747e61cfbff55b9fab">  645</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac60f13e6619724747e61cfbff55b9fab">BKP14R</a>;  </div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#afafaddc3a983eb71332b7526d82191ad">  646</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#afafaddc3a983eb71332b7526d82191ad">BKP15R</a>;  </div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad2f2eb2fb4b93e21515b10e920e719b6">  647</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad2f2eb2fb4b93e21515b10e920e719b6">BKP16R</a>;  </div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2842aa523df62f3508316eb3b2e08f4e">  648</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2842aa523df62f3508316eb3b2e08f4e">BKP17R</a>;  </div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a640ccb2ccfb6316b88c070362dc29339">  649</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a640ccb2ccfb6316b88c070362dc29339">BKP18R</a>;  </div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4ec1dd54d976989b7c9e59fb14d974fb">  650</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4ec1dd54d976989b7c9e59fb14d974fb">BKP19R</a>;  </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="struct_s_a_i___type_def.html">  657</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;{</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct_s_a_i___type_def.html#aae092d9d07574afe1fbc79c8bf7f7c19">  659</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type_def.html#aae092d9d07574afe1fbc79c8bf7f7c19">GCR</a>;      </div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;} <a class="code" href="struct_s_a_i___type_def.html">SAI_TypeDef</a>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html">  662</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;{</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#ab0ec7102960640751d44e92ddac994f0">  664</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___block___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;      </div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#afdfa307571967afb1d97943e982b6586">  665</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___block___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;      </div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#ae307d5a553582e6c9717f50037245710">  666</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___block___type_def.html#ae307d5a553582e6c9717f50037245710">FRCR</a>;     </div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#ad30f20f612dacf85a5bb7f9f97cf0772">  667</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___block___type_def.html#ad30f20f612dacf85a5bb7f9f97cf0772">SLOTR</a>;    </div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  668</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___block___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;      </div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  669</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___block___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#aa46ece753867049c7643819478b8330b">  670</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___block___type_def.html#aa46ece753867049c7643819478b8330b">CLRFR</a>;    </div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  671</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___block___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;       </div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;} <a class="code" href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html">  678</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;{</div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">  680</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">POWER</a>;                 </div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">  681</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">CLKCR</a>;                 </div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">  682</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">ARG</a>;                   </div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">  683</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">CMD</a>;                   </div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a195d1a8a6ae4f6072f4e4b62298051fe">  684</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a195d1a8a6ae4f6072f4e4b62298051fe">RESPCMD</a>;        </div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a7da778413f6db1f83ae25caed03382d4">  685</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a7da778413f6db1f83ae25caed03382d4">RESP1</a>;          </div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a44614d7422faffd14af83884e76b2d3e">  686</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a44614d7422faffd14af83884e76b2d3e">RESP2</a>;          </div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a270ee3c6e9f87e5851422ae0ef255fd4">  687</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a270ee3c6e9f87e5851422ae0ef255fd4">RESP3</a>;          </div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aa74faef460a0c655439bcf20caac1653">  688</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#aa74faef460a0c655439bcf20caac1653">RESP4</a>;          </div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">  689</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">DTIMER</a>;                </div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">  690</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">DLEN</a>;                  </div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">  691</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">DCTRL</a>;                 </div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a1c267db01a753d0b8a77afcaff6f9e13">  692</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a1c267db01a753d0b8a77afcaff6f9e13">DCOUNT</a>;         </div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a0633c88accff51e7cc9d1e9c3db950d9">  693</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a0633c88accff51e7cc9d1e9c3db950d9">STA</a>;            </div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  694</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;                   </div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">  695</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">MASK</a>;                  </div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a8be676577db129a84a9a2689519a8502">  696</a></span>&#160;  uint32_t      RESERVED0[2];          </div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a003c4c00f70bd77298fc66a449822651">  697</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a003c4c00f70bd77298fc66a449822651">FIFOCNT</a>;        </div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a2d531df35272b1f3d787e5726ed5c52c">  698</a></span>&#160;  uint32_t      RESERVED1[13];         </div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">  699</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">FIFO</a>;                  </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  706</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;{</div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">  708</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;        </div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">  709</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  710</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;         </div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  711</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">  712</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">CRCPR</a>;      </div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">  713</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">RXCRCR</a>;     </div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">  714</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">TXCRCR</a>;     </div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">  715</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a>;    </div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">  716</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">I2SPR</a>;      </div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html">  723</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;{</div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  725</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;       </div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#af6225cb8f4938f98204d11afaffd41c9">  726</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;      </div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  727</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">  728</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;      </div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#a651b3980342dcf21d301d29621dcf4f6">  729</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#a651b3980342dcf21d301d29621dcf4f6">DLR</a>;      </div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  730</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;      </div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">  731</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">AR</a>;       </div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#a53d4126533b52183ef8105af2e526bd0">  732</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#a53d4126533b52183ef8105af2e526bd0">ABR</a>;      </div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  733</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;       </div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#a7327d5955c8e4e3eb689a7ad2a1fa219">  734</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#a7327d5955c8e4e3eb689a7ad2a1fa219">PSMKR</a>;    </div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#a986e18db58469e5dd0e756b2b405b805">  735</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#a986e18db58469e5dd0e756b2b405b805">PSMAR</a>;    </div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#aa9e54bfb9deb2d92de2c3f62d33793da">  736</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#aa9e54bfb9deb2d92de2c3f62d33793da">PIR</a>;      </div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_s_p_i___type_def.html#ae060e16fd0b193203ddead99622260c1">  737</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html#ae060e16fd0b193203ddead99622260c1">LPTR</a>;     </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;} <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html">QUADSPI_TypeDef</a>;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html">  744</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;{</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  746</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#af29a8211f72bbda9316551ea02ae4b37">  747</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t   <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#af29a8211f72bbda9316551ea02ae4b37">IMR</a>;          </div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#a149feba01f9c4a49570c6d88619f504f">  748</a></span>&#160;  uint16_t        <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;    </div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  749</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           </div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#a3a5a3a6154d16d0a8d2f25b0ac3237a7">  750</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t   <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#a3a5a3a6154d16d0a8d2f25b0ac3237a7">IFCR</a>;         </div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#a8249a3955aace28d92109b391311eb30">  751</a></span>&#160;  uint16_t        <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;    </div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  752</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;           </div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#a876dd0a8546697065f406b7543e27af2">  753</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;          </div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#a7bad11e3dbbfcc3c1317dc68669d3f51">  754</a></span>&#160;   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#a7bad11e3dbbfcc3c1317dc68669d3f51">DIR</a>;          </div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="struct_s_p_d_i_f_r_x___type_def.html#a5573848497a716a9947fd87487709feb">  755</a></span>&#160;  uint16_t        <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;    </div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;} <a class="code" href="struct_s_p_d_i_f_r_x___type_def.html">SPDIFRX_TypeDef</a>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  762</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;{</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">  764</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">  765</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">  766</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>;        </div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">  767</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>;        </div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  768</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">  769</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>;         </div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">  770</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>;       </div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">  771</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a>;       </div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">  772</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>;        </div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">  773</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;         </div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">  774</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>;         </div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  775</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;         </div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">  776</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;         </div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">  777</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;        </div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">  778</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;        </div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">  779</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>;        </div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">  780</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>;        </div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">  781</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>;        </div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">  782</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;         </div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">  783</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a>;        </div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">  784</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>;          </div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html">  791</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;{</div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  793</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;         </div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  794</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">  795</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;        </div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">  796</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;        </div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">  797</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">  798</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;        </div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">  799</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a>;       </div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  806</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;{</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  808</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">  809</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;  </div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  810</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html">  815</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;{</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a4f006a75f87074f02a532fbeb215bd24">  817</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a4f006a75f87074f02a532fbeb215bd24">GOTGCTL</a>;              </div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#aef613e58417a7201da95b89b85931da9">  818</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#aef613e58417a7201da95b89b85931da9">GOTGINT</a>;              </div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#ac38ac55e4148686564478e95f345b833">  819</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#ac38ac55e4148686564478e95f345b833">GAHBCFG</a>;              </div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a0633538b8b7a6f1372d38938851bba87">  820</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a0633538b8b7a6f1372d38938851bba87">GUSBCFG</a>;              </div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#aecf297022669fda29294f6fe9818ebbd">  821</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#aecf297022669fda29294f6fe9818ebbd">GRSTCTL</a>;              </div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a9980c4a55080745a11528f8c7ffa1c66">  822</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a9980c4a55080745a11528f8c7ffa1c66">GINTSTS</a>;              </div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a69d9432b4272331bffb34e196b57cbdf">  823</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a69d9432b4272331bffb34e196b57cbdf">GINTMSK</a>;              </div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a9925d279a01c6e9713426315e2e44c87">  824</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a9925d279a01c6e9713426315e2e44c87">GRXSTSR</a>;              </div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a026f1fea708d42ed74b0bd8a488bc55e">  825</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a026f1fea708d42ed74b0bd8a488bc55e">GRXSTSP</a>;              </div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a1140b76ff103608f66c26ad0a3d595d0">  826</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a1140b76ff103608f66c26ad0a3d595d0">GRXFSIZ</a>;              </div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a93412b352267d3faf0bd2dbac590b69e">  827</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a93412b352267d3faf0bd2dbac590b69e">DIEPTXF0_HNPTXFSIZ</a>;   </div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a6ff3c8a6647ae7e5dfcd2ccfbfed4948">  828</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a6ff3c8a6647ae7e5dfcd2ccfbfed4948">HNPTXSTS</a>;             </div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a577856159d58c037352ee10609b2a99c">  829</a></span>&#160;  uint32_t Reserved30[2];             </div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#aef85efc005db9a8e37d95644e92e9032">  830</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#aef85efc005db9a8e37d95644e92e9032">GCCFG</a>;                </div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a6eefd74b3acdc3c1a88b833fcf5e8d81">  831</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a6eefd74b3acdc3c1a88b833fcf5e8d81">CID</a>;                  </div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#ac226c147958185ec01572f0bfbc5325c">  832</a></span>&#160;  uint32_t  Reserved5[3];             </div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#acaf5563a43c7dd8ba9b982df9581acaa">  833</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#acaf5563a43c7dd8ba9b982df9581acaa">GHWCFG3</a>;              </div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a1442a75374a2a4ca1c3d07293c780523">  834</a></span>&#160;  uint32_t  <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a1442a75374a2a4ca1c3d07293c780523">Reserved6</a>;                </div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a5b7c9cb9dbd528e59d39bd7e72ca6fe9">  835</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a5b7c9cb9dbd528e59d39bd7e72ca6fe9">GLPMCFG</a>;              </div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a43fae5b728aa075b9475bbe49a5738ef">  836</a></span>&#160;  uint32_t  <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a43fae5b728aa075b9475bbe49a5738ef">Reserved</a>;                 </div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#ae1f4aabfcdebfaf2cdaf05a96dc0fcb7">  837</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#ae1f4aabfcdebfaf2cdaf05a96dc0fcb7">GDFIFOCFG</a>;            </div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#aa9537ba8db767ddd1f0a4891d04a787c">  838</a></span>&#160;  uint32_t  Reserved43[40];           </div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a928fd38284165374eb5aa85ed8d4e6cb">  839</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a928fd38284165374eb5aa85ed8d4e6cb">HPTXFSIZ</a>;             </div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a2b783e516da93a95c56adf3e52dcbe62">  840</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPTXF[0x0F];        </div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html">  846</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;{</div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a9a163a0d5cfce7238b38067a1a53b324">  848</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a9a163a0d5cfce7238b38067a1a53b324">DCFG</a>;            </div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#adc1bdc4e76749ccda09c92e885b164ad">  849</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#adc1bdc4e76749ccda09c92e885b164ad">DCTL</a>;            </div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a8371acd36203fa875cdea3f29b94d1fb">  850</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a8371acd36203fa875cdea3f29b94d1fb">DSTS</a>;            </div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">  851</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">Reserved0C</a>;           </div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a48647281e48d96a96f701cf5ae3f4f63">  852</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a48647281e48d96a96f701cf5ae3f4f63">DIEPMSK</a>;         </div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a11dbd3f7a82b3f3b91621321d3018e0a">  853</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a11dbd3f7a82b3f3b91621321d3018e0a">DOEPMSK</a>;         </div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a4e15c273373694f64b3f70226cb3ac35">  854</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a4e15c273373694f64b3f70226cb3ac35">DAINT</a>;           </div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a2c8f65655aa14ec9ba63c9d0655223ec">  855</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a2c8f65655aa14ec9ba63c9d0655223ec">DAINTMSK</a>;        </div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a17d14644b0d28710722b1c2c0149e472">  856</a></span>&#160;  uint32_t  <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a17d14644b0d28710722b1c2c0149e472">Reserved20</a>;          </div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a5dc05e38e6d591cd88f820b7a0b3f727">  857</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a5dc05e38e6d591cd88f820b7a0b3f727">Reserved9</a>;            </div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#aef96b3719a70e62cb004b1e292b7a348">  858</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#aef96b3719a70e62cb004b1e292b7a348">DVBUSDIS</a>;        </div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#acc968fd160f83749ad4176ad8cb36fe0">  859</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#acc968fd160f83749ad4176ad8cb36fe0">DVBUSPULSE</a>;      </div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#ac5d3a4bffd921da5d69f9a601263b573">  860</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#ac5d3a4bffd921da5d69f9a601263b573">DTHRCTL</a>;         </div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a99c6c50a3e3235c81b98a428ebd33d4c">  861</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a99c6c50a3e3235c81b98a428ebd33d4c">DIEPEMPMSK</a>;      </div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#ae85e8a65a72f52a9daf3d2b66b77c2e2">  862</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#ae85e8a65a72f52a9daf3d2b66b77c2e2">DEACHINT</a>;        </div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a0234d794aba7ddae31f3da3c02c8a673">  863</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a0234d794aba7ddae31f3da3c02c8a673">DEACHMSK</a>;        </div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a9e0c029846e94bf08ac8edb35b30ecb2">  864</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a9e0c029846e94bf08ac8edb35b30ecb2">Reserved40</a>;           </div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#ab62b876c61e11199cf5c37aa944a5fed">  865</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#ab62b876c61e11199cf5c37aa944a5fed">DINEP1MSK</a>;       </div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a8b1e044bd34b12074334270cfd18c931">  866</a></span>&#160;  uint32_t  Reserved44[15];      </div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a196e86fc15ba228188d47468349de69b">  867</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a196e86fc15ba228188d47468349de69b">DOUTEP1MSK</a>;      </div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">  873</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;{</div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a840b32fa57faa544c3000ae1d08564c7">  875</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a840b32fa57faa544c3000ae1d08564c7">DIEPCTL</a>;           </div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">  876</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">Reserved04</a>;             </div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a65f69561c1cefe00ce608b7a3c2d8af5">  877</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a65f69561c1cefe00ce608b7a3c2d8af5">DIEPINT</a>;           </div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">  878</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">Reserved0C</a>;             </div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a19cf1f1798a062c2a19afe9224e3f938">  879</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a19cf1f1798a062c2a19afe9224e3f938">DIEPTSIZ</a>;          </div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a05fcc63652e936e715223e4423069959">  880</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a05fcc63652e936e715223e4423069959">DIEPDMA</a>;           </div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a44135a03aa87fb60abd479a09f71343d">  881</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a44135a03aa87fb60abd479a09f71343d">DTXFSTS</a>;           </div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a716e172ed03ae049eb501ad83207b4ed">  882</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a716e172ed03ae049eb501ad83207b4ed">Reserved18</a>;             </div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a>;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">  888</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;{</div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a905a2b4ece4882eb67c710e0db10e960">  890</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a905a2b4ece4882eb67c710e0db10e960">DOEPCTL</a>;       </div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">  891</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">Reserved04</a>;         </div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#affd2c6f534c8f2c252f3a93d0cd04ea2">  892</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#affd2c6f534c8f2c252f3a93d0cd04ea2">DOEPINT</a>;       </div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">  893</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">Reserved0C</a>;         </div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a35b668314acbac2580b98caf8b9c5c10">  894</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a35b668314acbac2580b98caf8b9c5c10">DOEPTSIZ</a>;      </div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a78a4f036f29e552acad6a442fbb69420">  895</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a78a4f036f29e552acad6a442fbb69420">DOEPDMA</a>;       </div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a78fbe0aab076cfbf9df51dd6f67eaf82">  896</a></span>&#160;  uint32_t Reserved18[2];      </div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html">  902</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{</div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#aa15bc4ab9217b295560dbda2235c745a">  904</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#aa15bc4ab9217b295560dbda2235c745a">HCFG</a>;             </div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a0a6f11662e44ad485cc869f49e5aa9c9">  905</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#a0a6f11662e44ad485cc869f49e5aa9c9">HFIR</a>;             </div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a6a141fc0dab9ee8930465a2da604420f">  906</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#a6a141fc0dab9ee8930465a2da604420f">HFNUM</a>;            </div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#af66e42cdb83dc2eb156dfbbf42890f79">  907</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#af66e42cdb83dc2eb156dfbbf42890f79">Reserved40C</a>;           </div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a3903a00940c32a9f09889e08881e7a6a">  908</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#a3903a00940c32a9f09889e08881e7a6a">HPTXSTS</a>;          </div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a9fb9e43255829e50b9e5416d58ae11be">  909</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#a9fb9e43255829e50b9e5416d58ae11be">HAINT</a>;            </div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a4d431ac4a59cbb89ed82a6c6cf9dfc39">  910</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#a4d431ac4a59cbb89ed82a6c6cf9dfc39">HAINTMSK</a>;         </div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a>;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html">  916</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;{</div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ac1d0619a44758dcaeeda5c0b9c22f784">  918</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ac1d0619a44758dcaeeda5c0b9c22f784">HCCHAR</a>;           </div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ad715951248900b9a7c8c9ddb688bb3a0">  919</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ad715951248900b9a7c8c9ddb688bb3a0">HCSPLT</a>;           </div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a830a2b58d0eb53a7ec8f9816103e3bc1">  920</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a830a2b58d0eb53a7ec8f9816103e3bc1">HCINT</a>;            </div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ae69520f078c84fb1d33cd7551ff23342">  921</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ae69520f078c84fb1d33cd7551ff23342">HCINTMSK</a>;         </div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#adde42c516172a887c570545d965200cf">  922</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#adde42c516172a887c570545d965200cf">HCTSIZ</a>;           </div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#af294702e1d54fe06b43e7a3b4033dc2e">  923</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#af294702e1d54fe06b43e7a3b4033dc2e">HCDMA</a>;            </div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ae930d94b6a3272fed7c42c1a02929924">  924</a></span>&#160;  uint32_t Reserved[2];           </div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a>;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  934</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            0x08000000U </span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">  935</a></span>&#160;<span class="preprocessor">#define SRAM1_BASE            0x20000000U </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gadbb42a3d0a8a90a79d2146e4014241b1">  936</a></span>&#160;<span class="preprocessor">#define SRAM2_BASE            0x2001C000U </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  937</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           0x40000000U </span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga52e57051bdf8909222b36e5408a48f32">  938</a></span>&#160;<span class="preprocessor">#define BKPSRAM_BASE          0x40024000U </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7a599164cd92798542bc6288793d1ed5">  939</a></span>&#160;<span class="preprocessor">#define FMC_R_BASE            0xA0000000U </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3b6b7d9c67dec50557fd634505198e9d">  940</a></span>&#160;<span class="preprocessor">#define QSPI_R_BASE           0xA0001000U </span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">  941</a></span>&#160;<span class="preprocessor">#define SRAM1_BB_BASE         0x22000000U </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac33cb6edadf184ab9860d77089503922">  942</a></span>&#160;<span class="preprocessor">#define SRAM2_BB_BASE         0x22380000U </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  943</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        0x42000000U </span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee19a30c9fa326bb10b547e4eaf4e250">  944</a></span>&#160;<span class="preprocessor">#define BKPSRAM_BB_BASE       0x42480000U </span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8be554f354e5aa65370f6db63d4f3ee4">  945</a></span>&#160;<span class="preprocessor">#define FLASH_END             0x0807FFFFU </span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga91d296a67aec0da8f31c368cbc0eea94">  946</a></span>&#160;<span class="preprocessor">#define FLASH_OTP_BASE        0x1FFF7800U </span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5bec9c5a91e312fca36f256f508ceee1">  947</a></span>&#160;<span class="preprocessor">#define FLASH_OTP_END         0x1FFF7A0FU </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  951</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000U)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000U)</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">  957</a></span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000U)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000U)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400U)</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800U)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00U)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000U)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400U)</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800U)</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00U)</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000U)</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800U)</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00U)</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000U)</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800U)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00U)</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define SPDIFRX_BASE          (APB1PERIPH_BASE + 0x4000U)</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400U)</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800U)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00U)</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000U)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400U)</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800U)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00U)</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define FMPI2C1_BASE          (APB1PERIPH_BASE + 0x6000U)</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400U)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800U)</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define CEC_BASE              (APB1PERIPH_BASE + 0x6C00U)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000U)</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">  987</a></span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400U)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000U)</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x0400U)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x1000U)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define USART6_BASE           (APB2PERIPH_BASE + 0x1400U)</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000U)</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2100U)</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x2200U)</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define ADC123_COMMON_BASE    (APB2PERIPH_BASE + 0x2300U)</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/* Legacy define */</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define ADC_BASE               ADC123_COMMON_BASE</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00U)</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000U)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define SPI4_BASE             (APB2PERIPH_BASE + 0x3400U)</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800U)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00U)</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000U)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400U)</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800U)</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define SAI1_BASE             (APB2PERIPH_BASE + 0x5800U)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define SAI1_Block_A_BASE     (SAI1_BASE + 0x004U)</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define SAI1_Block_B_BASE     (SAI1_BASE + 0x024U)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define SAI2_BASE             (APB2PERIPH_BASE + 0x5C00U)</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define SAI2_Block_A_BASE     (SAI2_BASE + 0x004U)</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga034a6ac8f61e4d15cd9f2f7eca140569"> 1013</a></span>&#160;<span class="preprocessor">#define SAI2_Block_B_BASE     (SAI2_BASE + 0x024U)</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000U)</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400U)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800U)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00U)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000U)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHB1PERIPH_BASE + 0x1400U)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define GPIOG_BASE            (AHB1PERIPH_BASE + 0x1800U)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00U)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000U)</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800U)</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00U)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000U)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010U)</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028U)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040U)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058U)</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070U)</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088U)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0U)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8U)</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400U)</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010U)</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028U)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040U)</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058U)</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070U)</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088U)</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0U)</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d"> 1044</a></span>&#160;<span class="preprocessor">#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8U)</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga55b794507e021135486de57129a2505c"> 1047</a></span>&#160;<span class="preprocessor">#define DCMI_BASE             (AHB2PERIPH_BASE + 0x50000U)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define FMC_Bank1_R_BASE      (FMC_R_BASE + 0x0000U)</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define FMC_Bank1E_R_BASE     (FMC_R_BASE + 0x0104U)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define FMC_Bank3_R_BASE      (FMC_R_BASE + 0x0080U)</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gace117149a4fc0d07c38cc997fe4c4a73"> 1053</a></span>&#160;<span class="preprocessor">#define FMC_Bank5_6_R_BASE    (FMC_R_BASE + 0x0140U)</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef"> 1057</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE           0xE0042000U</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define USB_OTG_HS_PERIPH_BASE               0x40040000U</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define USB_OTG_FS_PERIPH_BASE               0x50000000U</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define USB_OTG_GLOBAL_BASE                  0x000U</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define USB_OTG_DEVICE_BASE                  0x800U</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define USB_OTG_IN_ENDPOINT_BASE             0x900U</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define USB_OTG_OUT_ENDPOINT_BASE            0xB00U</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define USB_OTG_EP_REG_SIZE                  0x20U</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define USB_OTG_HOST_BASE                    0x400U</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define USB_OTG_HOST_PORT_BASE               0x440U</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define USB_OTG_HOST_CHANNEL_BASE            0x500U</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define USB_OTG_HOST_CHANNEL_SIZE            0x20U</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_BASE                 0xE00U</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define USB_OTG_FIFO_BASE                    0x1000U</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define USB_OTG_FIFO_SIZE                    0x1000U</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67"> 1075</a></span>&#160;<span class="preprocessor">#define UID_BASE                     0x1FFF7A10U           </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78"> 1076</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE               0x1FFF7A22U           </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096"> 1077</a></span>&#160;<span class="preprocessor">#define PACKAGE_BASE                 0x1FFF7BF0U           </span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define TIM12               ((TIM_TypeDef *) TIM12_BASE)</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define TIM13               ((TIM_TypeDef *) TIM13_BASE)</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define SPDIFRX             ((SPDIFRX_TypeDef *) SPDIFRX_BASE)</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define FMPI2C1             ((FMPI2C_TypeDef *) FMPI2C1_BASE)</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define CAN2                ((CAN_TypeDef *) CAN2_BASE)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define CEC                 ((CEC_TypeDef *) CEC_BASE)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define USART6              ((USART_TypeDef *) USART6_BASE)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define ADC123_COMMON       ((ADC_Common_TypeDef *) ADC123_COMMON_BASE)</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/* Legacy define */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define ADC                  ADC123_COMMON</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define SPI4                ((SPI_TypeDef *) SPI4_BASE)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define SAI1                ((SAI_TypeDef *) SAI1_BASE)</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define SAI1_Block_A        ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define SAI1_Block_B        ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define SAI2                ((SAI_TypeDef *) SAI2_BASE)</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define SAI2_Block_A        ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define SAI2_Block_B        ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define DCMI                ((DCMI_TypeDef *) DCMI_BASE)</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define FMC_Bank1           ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define FMC_Bank1E          ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define FMC_Bank3           ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define FMC_Bank5_6         ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define QUADSPI             ((QUADSPI_TypeDef *) QSPI_R_BASE)</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define USB_OTG_FS          ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define USB_OTG_HS          ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2d417bccd8d576e16729c3e5a25cb8"> 1201</a></span>&#160;<span class="preprocessor">#define ADC_MULTIMODE_SUPPORT                                                  </span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Pos            (0U)                                         </span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3"> 1205</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Msk            (0x1U &lt;&lt; ADC_SR_AWD_Pos)                     </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2"> 1206</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD                ADC_SR_AWD_Msk                               </span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define ADC_SR_EOC_Pos            (1U)                                         </span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga370d791b736d2b691df00221dbd3041a"> 1208</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC_Msk            (0x1U &lt;&lt; ADC_SR_EOC_Pos)                     </span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53"> 1209</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC                ADC_SR_EOC_Msk                               </span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define ADC_SR_JEOC_Pos           (2U)                                         </span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5d245721d37e76b53660c9d2094000"> 1211</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOC_Msk           (0x1U &lt;&lt; ADC_SR_JEOC_Pos)                    </span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56"> 1212</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOC               ADC_SR_JEOC_Msk                              </span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Pos          (3U)                                         </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750"> 1214</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Msk          (0x1U &lt;&lt; ADC_SR_JSTRT_Pos)                   </span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14"> 1215</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT              ADC_SR_JSTRT_Msk                             </span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Pos           (4U)                                         </span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48"> 1217</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Msk           (0x1U &lt;&lt; ADC_SR_STRT_Pos)                    </span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222"> 1218</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT               ADC_SR_STRT_Msk                              </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define ADC_SR_OVR_Pos            (5U)                                         </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb"> 1220</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVR_Msk            (0x1U &lt;&lt; ADC_SR_OVR_Pos)                     </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"> 1221</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVR                ADC_SR_OVR_Msk                               </span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Pos         (0U)                                         </span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276"> 1225</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Msk         (0x1FU &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 1226</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH             ADC_CR1_AWDCH_Msk                            </span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace"> 1227</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_0           (0x01U &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae"> 1228</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_1           (0x02U &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0"> 1229</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_2           (0x04U &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec"> 1230</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_3           (0x08U &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 1231</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_4           (0x10U &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define ADC_CR1_EOCIE_Pos         (5U)                                         </span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cb8db4061b4ebb927dbf6bef84e9ae0"> 1233</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOCIE_Msk         (0x1U &lt;&lt; ADC_CR1_EOCIE_Pos)                  </span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea"> 1234</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOCIE             ADC_CR1_EOCIE_Msk                            </span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Pos         (6U)                                         </span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6"> 1236</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Msk         (0x1U &lt;&lt; ADC_CR1_AWDIE_Pos)                  </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722"> 1237</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE             ADC_CR1_AWDIE_Msk                            </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define ADC_CR1_JEOCIE_Pos        (7U)                                         </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c41e259f643939c71619ce4f743554a"> 1239</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOCIE_Msk        (0x1U &lt;&lt; ADC_CR1_JEOCIE_Pos)                 </span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7"> 1240</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOCIE            ADC_CR1_JEOCIE_Msk                           </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Pos          (8U)                                         </span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d"> 1242</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Msk          (0x1U &lt;&lt; ADC_CR1_SCAN_Pos)                   </span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 1243</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN              ADC_CR1_SCAN_Msk                             </span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Pos        (9U)                                         </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648"> 1245</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Msk        (0x1U &lt;&lt; ADC_CR1_AWDSGL_Pos)                 </span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451"> 1246</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL            ADC_CR1_AWDSGL_Msk                           </span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Pos         (10U)                                        </span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf"> 1248</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Msk         (0x1U &lt;&lt; ADC_CR1_JAUTO_Pos)                  </span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c"> 1249</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO             ADC_CR1_JAUTO_Msk                            </span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Pos        (11U)                                        </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5"> 1251</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Msk        (0x1U &lt;&lt; ADC_CR1_DISCEN_Pos)                 </span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a"> 1252</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN            ADC_CR1_DISCEN_Msk                           </span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Pos       (12U)                                        </span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf"> 1254</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Msk       (0x1U &lt;&lt; ADC_CR1_JDISCEN_Pos)                </span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30"> 1255</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN           ADC_CR1_JDISCEN_Msk                          </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Pos       (13U)                                        </span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9"> 1257</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Msk       (0x7U &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075"> 1258</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM           ADC_CR1_DISCNUM_Msk                          </span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 1259</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_0         (0x1U &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf"> 1260</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_1         (0x2U &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 1261</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_2         (0x4U &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Pos        (22U)                                        </span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb"> 1263</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Msk        (0x1U &lt;&lt; ADC_CR1_JAWDEN_Pos)                 </span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3"> 1264</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN            ADC_CR1_JAWDEN_Msk                           </span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Pos         (23U)                                        </span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16"> 1266</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Msk         (0x1U &lt;&lt; ADC_CR1_AWDEN_Pos)                  </span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 1267</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN             ADC_CR1_AWDEN_Msk                            </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_Pos           (24U)                                        </span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487"> 1269</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_Msk           (0x3U &lt;&lt; ADC_CR1_RES_Pos)                    </span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5"> 1270</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES               ADC_CR1_RES_Msk                              </span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417"> 1271</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_0             (0x1U &lt;&lt; ADC_CR1_RES_Pos)                    </span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10"> 1272</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_1             (0x2U &lt;&lt; ADC_CR1_RES_Pos)                    </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE_Pos         (26U)                                        </span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146"> 1274</a></span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE_Msk         (0x1U &lt;&lt; ADC_CR1_OVRIE_Pos)                  </span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba"> 1275</a></span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE             ADC_CR1_OVRIE_Msk                            </span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Pos          (0U)                                         </span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091"> 1279</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Msk          (0x1U &lt;&lt; ADC_CR2_ADON_Pos)                   </span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e"> 1280</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON              ADC_CR2_ADON_Msk                             </span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Pos          (1U)                                         </span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914"> 1282</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Msk          (0x1U &lt;&lt; ADC_CR2_CONT_Pos)                   </span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 1283</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT              ADC_CR2_CONT_Msk                             </span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Pos           (8U)                                         </span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342"> 1285</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Msk           (0x1U &lt;&lt; ADC_CR2_DMA_Pos)                    </span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec"> 1286</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA               ADC_CR2_DMA_Msk                              </span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define ADC_CR2_DDS_Pos           (9U)                                         </span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe"> 1288</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DDS_Msk           (0x1U &lt;&lt; ADC_CR2_DDS_Pos)                    </span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"> 1289</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DDS               ADC_CR2_DDS_Msk                              </span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS_Pos          (10U)                                        </span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd"> 1291</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS_Msk          (0x1U &lt;&lt; ADC_CR2_EOCS_Pos)                   </span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb"> 1292</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS              ADC_CR2_EOCS_Msk                             </span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Pos         (11U)                                        </span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc"> 1294</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Msk         (0x1U &lt;&lt; ADC_CR2_ALIGN_Pos)                  </span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362"> 1295</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN             ADC_CR2_ALIGN_Msk                            </span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Pos       (16U)                                        </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d"> 1297</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Msk       (0xFU &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 1298</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL           ADC_CR2_JEXTSEL_Msk                          </span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3"> 1299</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_0         (0x1U &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 1300</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_1         (0x2U &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d"> 1301</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_2         (0x4U &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822"> 1302</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_3         (0x8U &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_Pos        (20U)                                        </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600"> 1304</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_Msk        (0x3U &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6"> 1305</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN            ADC_CR2_JEXTEN_Msk                           </span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b"> 1306</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_0          (0x1U &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832"> 1307</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_1          (0x2U &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Pos      (22U)                                        </span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4"> 1309</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Msk      (0x1U &lt;&lt; ADC_CR2_JSWSTART_Pos)               </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 1310</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART          ADC_CR2_JSWSTART_Msk                         </span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Pos        (24U)                                        </span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408"> 1312</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Msk        (0xFU &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 1313</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL            ADC_CR2_EXTSEL_Msk                           </span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 1314</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_0          (0x1U &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893"> 1315</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_1          (0x2U &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 1316</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_2          (0x4U &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9"> 1317</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_3          (0x8U &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_Pos         (28U)                                        </span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62"> 1319</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_Msk         (0x3U &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234"> 1320</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN             ADC_CR2_EXTEN_Msk                            </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6"> 1321</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_0           (0x1U &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d"> 1322</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_1           (0x2U &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Pos       (30U)                                        </span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e"> 1324</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Msk       (0x1U &lt;&lt; ADC_CR2_SWSTART_Pos)                </span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 1325</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART           ADC_CR2_SWSTART_Msk                          </span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_Pos       (0U)                                         </span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0"> 1329</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_Msk       (0x7U &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0"> 1330</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10           ADC_SMPR1_SMP10_Msk                          </span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf"> 1331</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_0         (0x1U &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 1332</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_1         (0x2U &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 1333</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_2         (0x4U &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_Pos       (3U)                                         </span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85"> 1335</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_Msk       (0x7U &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 1336</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11           ADC_SMPR1_SMP11_Msk                          </span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28"> 1337</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_0         (0x1U &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 1338</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_1         (0x2U &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 1339</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_2         (0x4U &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_Pos       (6U)                                         </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b"> 1341</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_Msk       (0x7U &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc"> 1342</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12           ADC_SMPR1_SMP12_Msk                          </span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 1343</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_0         (0x1U &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 1344</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_1         (0x2U &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 1345</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_2         (0x4U &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_Pos       (9U)                                         </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd"> 1347</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_Msk       (0x7U &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e"> 1348</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13           ADC_SMPR1_SMP13_Msk                          </span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553"> 1349</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_0         (0x1U &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 1350</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_1         (0x2U &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c"> 1351</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_2         (0x4U &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_Pos       (12U)                                        </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832"> 1353</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_Msk       (0x7U &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781"> 1354</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14           ADC_SMPR1_SMP14_Msk                          </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78"> 1355</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_0         (0x1U &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 1356</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_1         (0x2U &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e"> 1357</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_2         (0x4U &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_Pos       (15U)                                        </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495"> 1359</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_Msk       (0x7U &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf"> 1360</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15           ADC_SMPR1_SMP15_Msk                          </span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 1361</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_0         (0x1U &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 1362</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_1         (0x2U &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117"> 1363</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_2         (0x4U &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_Pos       (18U)                                        </span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb"> 1365</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_Msk       (0x7U &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec"> 1366</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16           ADC_SMPR1_SMP16_Msk                          </span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be"> 1367</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_0         (0x1U &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15"> 1368</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_1         (0x2U &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686"> 1369</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_2         (0x4U &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_Pos       (21U)                                        </span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10"> 1371</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_Msk       (0x7U &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 1372</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17           ADC_SMPR1_SMP17_Msk                          </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480"> 1373</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_0         (0x1U &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 1374</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_1         (0x2U &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273"> 1375</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_2         (0x4U &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_Pos       (24U)                                        </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c670627d1f5c73fae79914ba1f04475"> 1377</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_Msk       (0x7U &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c"> 1378</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18           ADC_SMPR1_SMP18_Msk                          </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b"> 1379</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_0         (0x1U &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090"> 1380</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_1         (0x2U &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059"> 1381</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_2         (0x4U &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_Pos        (0U)                                         </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447"> 1385</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 1386</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0            ADC_SMPR2_SMP0_Msk                           </span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 1387</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_0          (0x1U &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 1388</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_1          (0x2U &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc"> 1389</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_2          (0x4U &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_Pos        (3U)                                         </span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7"> 1391</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 1392</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1            ADC_SMPR2_SMP1_Msk                           </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 1393</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_0          (0x1U &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 1394</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_1          (0x2U &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 1395</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_2          (0x4U &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_Pos        (6U)                                         </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf"> 1397</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 1398</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2            ADC_SMPR2_SMP2_Msk                           </span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 1399</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_0          (0x1U &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 1400</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_1          (0x2U &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 1401</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_2          (0x4U &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_Pos        (9U)                                         </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a"> 1403</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 1404</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3            ADC_SMPR2_SMP3_Msk                           </span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 1405</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_0          (0x1U &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 1406</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_1          (0x2U &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46"> 1407</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_2          (0x4U &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_Pos        (12U)                                        </span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233"> 1409</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 1410</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4            ADC_SMPR2_SMP4_Msk                           </span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 1411</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_0          (0x1U &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763"> 1412</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_1          (0x2U &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 1413</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_2          (0x4U &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_Pos        (15U)                                        </span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8"> 1415</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849"> 1416</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5            ADC_SMPR2_SMP5_Msk                           </span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 1417</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_0          (0x1U &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 1418</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_1          (0x2U &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 1419</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_2          (0x4U &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_Pos        (18U)                                        </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c"> 1421</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 1422</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6            ADC_SMPR2_SMP6_Msk                           </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44"> 1423</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_0          (0x1U &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 1424</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_1          (0x2U &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 1425</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_2          (0x4U &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_Pos        (21U)                                        </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55"> 1427</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 1428</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7            ADC_SMPR2_SMP7_Msk                           </span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 1429</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_0          (0x1U &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068"> 1430</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_1          (0x2U &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 1431</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_2          (0x4U &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_Pos        (24U)                                        </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f"> 1433</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3"> 1434</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8            ADC_SMPR2_SMP8_Msk                           </span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 1435</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_0          (0x1U &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 1436</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_1          (0x2U &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 1437</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_2          (0x4U &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_Pos        (27U)                                        </span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf"> 1439</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_Msk        (0x7U &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 1440</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9            ADC_SMPR2_SMP9_Msk                           </span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 1441</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_0          (0x1U &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 1442</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_1          (0x2U &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1"> 1443</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_2          (0x4U &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Pos    (0U)                                         </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd"> 1447</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Msk    (0xFFFU &lt;&lt; ADC_JOFR1_JOFFSET1_Pos)           </span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 1448</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1        ADC_JOFR1_JOFFSET1_Msk                       </span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Pos    (0U)                                         </span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4"> 1452</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Msk    (0xFFFU &lt;&lt; ADC_JOFR2_JOFFSET2_Pos)           </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 1453</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2        ADC_JOFR2_JOFFSET2_Msk                       </span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Pos    (0U)                                         </span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530"> 1457</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Msk    (0xFFFU &lt;&lt; ADC_JOFR3_JOFFSET3_Pos)           </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 1458</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3        ADC_JOFR3_JOFFSET3_Msk                       </span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Pos    (0U)                                         </span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5"> 1462</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Msk    (0xFFFU &lt;&lt; ADC_JOFR4_JOFFSET4_Pos)           </span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 1463</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4        ADC_JOFR4_JOFFSET4_Msk                       </span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Pos            (0U)                                         </span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00"> 1467</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Msk            (0xFFFU &lt;&lt; ADC_HTR_HT_Pos)                   </span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 1468</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT                ADC_HTR_HT_Msk                               </span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Pos            (0U)                                         </span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680"> 1472</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Msk            (0xFFFU &lt;&lt; ADC_LTR_LT_Pos)                   </span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 1473</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT                ADC_LTR_LT_Msk                               </span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_Pos         (0U)                                         </span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86"> 1477</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_Msk         (0x1FU &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 1478</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13             ADC_SQR1_SQ13_Msk                            </span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 1479</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_0           (0x01U &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 1480</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_1           (0x02U &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 1481</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_2           (0x04U &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 1482</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_3           (0x08U &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 1483</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_4           (0x10U &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_Pos         (5U)                                         </span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254"> 1485</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_Msk         (0x1FU &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 1486</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14             ADC_SQR1_SQ14_Msk                            </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 1487</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_0           (0x01U &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 1488</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_1           (0x02U &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 1489</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_2           (0x04U &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 1490</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_3           (0x08U &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 1491</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_4           (0x10U &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_Pos         (10U)                                        </span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831"> 1493</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_Msk         (0x1FU &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 1494</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15             ADC_SQR1_SQ15_Msk                            </span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 1495</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_0           (0x01U &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 1496</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_1           (0x02U &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 1497</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_2           (0x04U &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 1498</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_3           (0x08U &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 1499</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_4           (0x10U &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_Pos         (15U)                                        </span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc"> 1501</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_Msk         (0x1FU &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 1502</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16             ADC_SQR1_SQ16_Msk                            </span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 1503</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_0           (0x01U &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 1504</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_1           (0x02U &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 1505</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_2           (0x04U &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 1506</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_3           (0x08U &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 1507</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_4           (0x10U &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Pos            (20U)                                        </span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 1509</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Msk            (0xFU &lt;&lt; ADC_SQR1_L_Pos)                     </span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1510</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L                ADC_SQR1_L_Msk                               </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1511</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_0              (0x1U &lt;&lt; ADC_SQR1_L_Pos)                     </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1512</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_1              (0x2U &lt;&lt; ADC_SQR1_L_Pos)                     </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1513</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_2              (0x4U &lt;&lt; ADC_SQR1_L_Pos)                     </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1514</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_3              (0x8U &lt;&lt; ADC_SQR1_L_Pos)                     </span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Pos          (0U)                                         </span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe"> 1518</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Msk          (0x1FU &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 1519</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7              ADC_SQR2_SQ7_Msk                             </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 1520</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_0            (0x01U &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1521</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_1            (0x02U &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 1522</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_2            (0x04U &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1523</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_3            (0x08U &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1524</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_4            (0x10U &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Pos          (5U)                                         </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956"> 1526</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Msk          (0x1FU &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1527</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8              ADC_SQR2_SQ8_Msk                             </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 1528</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_0            (0x01U &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 1529</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_1            (0x02U &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1530</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_2            (0x04U &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 1531</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_3            (0x08U &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 1532</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_4            (0x10U &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Pos          (10U)                                        </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a"> 1534</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Msk          (0x1FU &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1535</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9              ADC_SQR2_SQ9_Msk                             </span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 1536</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_0            (0x01U &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1537</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_1            (0x02U &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 1538</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_2            (0x04U &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1539</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_3            (0x08U &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1540</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_4            (0x10U &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_Pos         (15U)                                        </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb"> 1542</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_Msk         (0x1FU &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 1543</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10             ADC_SQR2_SQ10_Msk                            </span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 1544</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_0           (0x01U &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 1545</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_1           (0x02U &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 1546</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_2           (0x04U &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 1547</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_3           (0x08U &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 1548</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_4           (0x10U &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_Pos         (20U)                                        </span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8"> 1550</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_Msk         (0x1FU &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 1551</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11             ADC_SQR2_SQ11_Msk                            </span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 1552</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_0           (0x01U &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 1553</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_1           (0x02U &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 1554</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_2           (0x04U &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 1555</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_3           (0x08U &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 1556</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_4           (0x10U &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_Pos         (25U)                                        </span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85"> 1558</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_Msk         (0x1FU &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 1559</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12             ADC_SQR2_SQ12_Msk                            </span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 1560</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_0           (0x01U &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 1561</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_1           (0x02U &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 1562</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_2           (0x04U &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 1563</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_3           (0x08U &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 1564</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_4           (0x10U &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_Pos          (0U)                                         </span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184"> 1568</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_Msk          (0x1FU &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 1569</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1              ADC_SQR3_SQ1_Msk                             </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 1570</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_0            (0x01U &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 1571</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_1            (0x02U &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 1572</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_2            (0x04U &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 1573</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_3            (0x08U &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 1574</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_4            (0x10U &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_Pos          (5U)                                         </span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3"> 1576</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_Msk          (0x1FU &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 1577</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2              ADC_SQR3_SQ2_Msk                             </span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 1578</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_0            (0x01U &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 1579</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_1            (0x02U &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 1580</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_2            (0x04U &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 1581</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_3            (0x08U &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 1582</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_4            (0x10U &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_Pos          (10U)                                        </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35"> 1584</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_Msk          (0x1FU &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 1585</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3              ADC_SQR3_SQ3_Msk                             </span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 1586</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_0            (0x01U &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 1587</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_1            (0x02U &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 1588</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_2            (0x04U &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 1589</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_3            (0x08U &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 1590</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_4            (0x10U &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_Pos          (15U)                                        </span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55"> 1592</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_Msk          (0x1FU &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 1593</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4              ADC_SQR3_SQ4_Msk                             </span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 1594</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_0            (0x01U &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 1595</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_1            (0x02U &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 1596</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_2            (0x04U &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 1597</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_3            (0x08U &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 1598</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_4            (0x10U &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_Pos          (20U)                                        </span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf"> 1600</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_Msk          (0x1FU &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 1601</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5              ADC_SQR3_SQ5_Msk                             </span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 1602</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_0            (0x01U &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 1603</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_1            (0x02U &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 1604</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_2            (0x04U &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 1605</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_3            (0x08U &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 1606</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_4            (0x10U &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_Pos          (25U)                                        </span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3"> 1608</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_Msk          (0x1FU &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 1609</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6              ADC_SQR3_SQ6_Msk                             </span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 1610</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_0            (0x01U &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 1611</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_1            (0x02U &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 1612</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_2            (0x04U &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 1613</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_3            (0x08U &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 1614</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_4            (0x10U &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Pos         (0U)                                         </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 1618</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Msk         (0x1FU &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1619</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1             ADC_JSQR_JSQ1_Msk                            </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1620</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_0           (0x01U &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1621</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_1           (0x02U &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1622</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_2           (0x04U &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1623</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_3           (0x08U &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1624</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_4           (0x10U &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Pos         (5U)                                         </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 1626</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Msk         (0x1FU &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1627</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2             ADC_JSQR_JSQ2_Msk                            </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1628</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_0           (0x01U &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1629</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_1           (0x02U &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1630</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_2           (0x04U &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1631</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_3           (0x08U &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1632</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_4           (0x10U &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Pos         (10U)                                        </span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 1634</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Msk         (0x1FU &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1635</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3             ADC_JSQR_JSQ3_Msk                            </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1636</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_0           (0x01U &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1637</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_1           (0x02U &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1638</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_2           (0x04U &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1639</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_3           (0x08U &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1640</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_4           (0x10U &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Pos         (15U)                                        </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 1642</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Msk         (0x1FU &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1643</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4             ADC_JSQR_JSQ4_Msk                            </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1644</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_0           (0x01U &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1645</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_1           (0x02U &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1646</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_2           (0x04U &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1647</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_3           (0x08U &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1648</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_4           (0x10U &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Pos           (20U)                                        </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 1650</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Msk           (0x3U &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1651</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL               ADC_JSQR_JL_Msk                              </span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1652</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_0             (0x1U &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1653</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_1             (0x2U &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Pos        (0U)                                         </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 1657</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Msk        (0xFFFFU &lt;&lt; ADC_JDR1_JDATA_Pos)              </span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1658</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA            ADC_JDR1_JDATA_Msk                           </span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Pos        (0U)                                         </span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 1662</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Msk        (0xFFFFU &lt;&lt; ADC_JDR2_JDATA_Pos)              </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1663</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA            ADC_JDR2_JDATA_Msk                           </span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Pos        (0U)                                         </span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 1667</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Msk        (0xFFFFU &lt;&lt; ADC_JDR3_JDATA_Pos)              </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1668</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA            ADC_JDR3_JDATA_Msk                           </span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Pos        (0U)                                         </span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 1672</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Msk        (0xFFFFU &lt;&lt; ADC_JDR4_JDATA_Pos)              </span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1673</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA            ADC_JDR4_JDATA_Msk                           </span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Pos           (0U)                                         </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1677</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Msk           (0xFFFFU &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1678</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA               ADC_DR_DATA_Msk                              </span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define ADC_DR_ADC2DATA_Pos       (16U)                                        </span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86da874944121326b9f268295d8ce9b9"> 1680</a></span>&#160;<span class="preprocessor">#define ADC_DR_ADC2DATA_Msk       (0xFFFFU &lt;&lt; ADC_DR_ADC2DATA_Pos)             </span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 1681</a></span>&#160;<span class="preprocessor">#define ADC_DR_ADC2DATA           ADC_DR_ADC2DATA_Msk                          </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_Pos          (0U)                                         </span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200"> 1685</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_Msk          (0x1U &lt;&lt; ADC_CSR_AWD1_Pos)                   </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f"> 1686</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1              ADC_CSR_AWD1_Msk                             </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC1_Pos          (1U)                                         </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaca4cc88bbeca3aee454610c500d2fc"> 1688</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC1_Msk          (0x1U &lt;&lt; ADC_CSR_EOC1_Pos)                   </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 1689</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC1              ADC_CSR_EOC1_Msk                             </span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC1_Pos         (2U)                                         </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga954441bd559cdbe9da94c7ff0172c859"> 1691</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC1_Msk         (0x1U &lt;&lt; ADC_CSR_JEOC1_Pos)                  </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 1692</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC1             ADC_CSR_JEOC1_Msk                            </span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1_Pos        (3U)                                         </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115"> 1694</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1_Msk        (0x1U &lt;&lt; ADC_CSR_JSTRT1_Pos)                 </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 1695</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1            ADC_CSR_JSTRT1_Msk                           </span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1_Pos         (4U)                                         </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6"> 1697</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1_Msk         (0x1U &lt;&lt; ADC_CSR_STRT1_Pos)                  </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 1698</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1             ADC_CSR_STRT1_Msk                            </span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1_Pos          (5U)                                         </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc"> 1700</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1_Msk          (0x1U &lt;&lt; ADC_CSR_OVR1_Pos)                   </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec"> 1701</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1              ADC_CSR_OVR1_Msk                             </span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_Pos          (8U)                                         </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf07d606cd2ac81d17e0a9cf425261d33"> 1703</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_Msk          (0x1U &lt;&lt; ADC_CSR_AWD2_Pos)                   </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d8090a99ec65807ed831fea0d5524c"> 1704</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2              ADC_CSR_AWD2_Msk                             </span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC2_Pos          (9U)                                         </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d50d5f274525ebcca937eac9f52d2d1"> 1706</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC2_Msk          (0x1U &lt;&lt; ADC_CSR_EOC2_Pos)                   </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411d79254769bbb4eeb14964abad497a"> 1707</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC2              ADC_CSR_EOC2_Msk                             </span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC2_Pos         (10U)                                        </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a92cfaa1c1cf45b621a52cdea84dfb4"> 1709</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC2_Msk         (0x1U &lt;&lt; ADC_CSR_JEOC2_Pos)                  </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24dbb77fadc6f928b8e38199a08abc7"> 1710</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC2             ADC_CSR_JEOC2_Msk                            </span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT2_Pos        (11U)                                        </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f6fcf838fd219679c57c9b87eba1444"> 1712</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT2_Msk        (0x1U &lt;&lt; ADC_CSR_JSTRT2_Pos)                 </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca65d6d580299518fb7491e1cebac1d"> 1713</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT2            ADC_CSR_JSTRT2_Msk                           </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define ADC_CSR_STRT2_Pos         (12U)                                        </span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae765e2672e081170cb86dc14096b2c9d"> 1715</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT2_Msk         (0x1U &lt;&lt; ADC_CSR_STRT2_Pos)                  </span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e79005049b17d08c28aeca86677655"> 1716</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT2             ADC_CSR_STRT2_Msk                            </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR2_Pos          (13U)                                        </span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592e0a5440edb75e0af2cbb8f8e9f4ca"> 1718</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR2_Msk          (0x1U &lt;&lt; ADC_CSR_OVR2_Pos)                   </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b0e80da58202660466f6916c0bbb9da"> 1719</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR2              ADC_CSR_OVR2_Msk                             </span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_Pos          (16U)                                        </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab466d762c126698b9be1d851411e13b9"> 1721</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_Msk          (0x1U &lt;&lt; ADC_CSR_AWD3_Pos)                   </span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8883de33c5a7b30c611db11340fec6d"> 1722</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3              ADC_CSR_AWD3_Msk                             </span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC3_Pos          (17U)                                        </span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337e83ffa1ec72fe00ab4b9c889a5acd"> 1724</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC3_Msk          (0x1U &lt;&lt; ADC_CSR_EOC3_Pos)                   </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a94c410343ba459146b2bb17833a795"> 1725</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC3              ADC_CSR_EOC3_Msk                             </span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC3_Pos         (18U)                                        </span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e83374e0184b6a6ba6f3216d0d2ecc"> 1727</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC3_Msk         (0x1U &lt;&lt; ADC_CSR_JEOC3_Pos)                  </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7d3c36f449ef1ee9ee20c5686b4e974"> 1728</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC3             ADC_CSR_JEOC3_Msk                            </span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT3_Pos        (19U)                                        </span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa137f40aeea09749a280b436c560a8e6"> 1730</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT3_Msk        (0x1U &lt;&lt; ADC_CSR_JSTRT3_Pos)                 </span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94140d21b4c83d9f401cc459a7ec6060"> 1731</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT3            ADC_CSR_JSTRT3_Msk                           </span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define ADC_CSR_STRT3_Pos         (20U)                                        </span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga774dbbb3929e4d525c6fce448459a711"> 1733</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT3_Msk         (0x1U &lt;&lt; ADC_CSR_STRT3_Pos)                  </span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13ca665cc575b64588475723f5289d4a"> 1734</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT3             ADC_CSR_STRT3_Msk                            </span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR3_Pos          (21U)                                        </span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef6f4ccc5a845954e07699858b868c9b"> 1736</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR3_Msk          (0x1U &lt;&lt; ADC_CSR_OVR3_Pos)                   </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76495b35a2bc7fc5f1b51ab1ee92384"> 1737</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR3              ADC_CSR_OVR3_Msk                             </span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR2                        ADC_CSR_OVR2</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR3                        ADC_CSR_OVR3</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_Pos         (0U)                                         </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga535eaa79d3a77403b2e0981641f10f81"> 1746</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_Msk         (0x1FU &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68"> 1747</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI             ADC_CCR_MULTI_Msk                            </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684"> 1748</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_0           (0x01U &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06"> 1749</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_1           (0x02U &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88"> 1750</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_2           (0x04U &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20"> 1751</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_3           (0x08U &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c"> 1752</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_4           (0x10U &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_Pos         (8U)                                         </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415"> 1754</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_Msk         (0xFU &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198"> 1755</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY             ADC_CCR_DELAY_Msk                            </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 1756</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_0           (0x1U &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573"> 1757</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_1           (0x2U &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 1758</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_2           (0x4U &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 1759</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_3           (0x8U &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define ADC_CCR_DDS_Pos           (13U)                                        </span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41720d885d32a33cb04782a2a2a74f9"> 1761</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DDS_Msk           (0x1U &lt;&lt; ADC_CCR_DDS_Pos)                    </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af"> 1762</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DDS               ADC_CCR_DDS_Msk                              </span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_Pos           (14U)                                        </span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7933afb88d395724816248ec8fa9b76"> 1764</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_Msk           (0x3U &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4"> 1765</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMA               ADC_CCR_DMA_Msk                              </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47"> 1766</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_0             (0x1U &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8"> 1767</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_1             (0x2U &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_Pos        (16U)                                        </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825"> 1769</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_Msk        (0x3U &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 1770</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE            ADC_CCR_ADCPRE_Msk                           </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 1771</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_0          (0x1U &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5"> 1772</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_1          (0x2U &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define ADC_CCR_VBATE_Pos         (22U)                                        </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d86d837c7c40d14882728116a3722b"> 1774</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VBATE_Msk         (0x1U &lt;&lt; ADC_CCR_VBATE_Pos)                  </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb"> 1775</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VBATE             ADC_CCR_VBATE_Msk                            </span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE_Pos       (23U)                                        </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a"> 1777</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE_Msk       (0x1U &lt;&lt; ADC_CCR_TSVREFE_Pos)                </span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 1778</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE           ADC_CCR_TSVREFE_Msk                          </span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA1_Pos         (0U)                                         </span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4c80caea7b29ec5b2b863e84288cf1"> 1782</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA1_Msk         (0xFFFFU &lt;&lt; ADC_CDR_DATA1_Pos)               </span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56"> 1783</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA1             ADC_CDR_DATA1_Msk                            </span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA2_Pos         (16U)                                        </span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e8ac90ba8958b4d858c24e2896f7733"> 1785</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA2_Msk         (0xFFFFU &lt;&lt; ADC_CDR_DATA2_Pos)               </span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371"> 1786</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA2             ADC_CDR_DATA2_Msk                            </span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST         ADC_CDR_DATA1</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV         ADC_CDR_DATA2</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">/*                         Controller Area Network                            */</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcdd01eb82046959b22b3d254073c22"> 1799</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ_Pos       (0U)                                            </span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7afc4335014982a4cfac31de0cdbebc"> 1800</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ_Msk       (0x1U &lt;&lt; CAN_MCR_INRQ_Pos)                      </span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 1801</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ           CAN_MCR_INRQ_Msk                                </span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP_Pos      (1U)                                            </span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4181676e5d50d29f09805be441efc9b"> 1803</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP_Msk      (0x1U &lt;&lt; CAN_MCR_SLEEP_Pos)                     </span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 1804</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP          CAN_MCR_SLEEP_Msk                               </span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP_Pos       (2U)                                            </span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1c0efc56b72fa75b6e25d773ada7d2"> 1806</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP_Msk       (0x1U &lt;&lt; CAN_MCR_TXFP_Pos)                      </span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 1807</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP           CAN_MCR_TXFP_Msk                                </span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM_Pos       (3U)                                            </span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff5789ccbdf18976ec76ab44cd798e0"> 1809</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM_Msk       (0x1U &lt;&lt; CAN_MCR_RFLM_Pos)                      </span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 1810</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM           CAN_MCR_RFLM_Msk                                </span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define CAN_MCR_NART_Pos       (4U)                                            </span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f03d5006b20e144bec0f3739345bc60"> 1812</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NART_Msk       (0x1U &lt;&lt; CAN_MCR_NART_Pos)                      </span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 1813</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NART           CAN_MCR_NART_Msk                                </span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM_Pos       (5U)                                            </span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a62120fa01d4bb366f02555ddd6a0d4"> 1815</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM_Msk       (0x1U &lt;&lt; CAN_MCR_AWUM_Pos)                      </span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 1816</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM           CAN_MCR_AWUM_Msk                                </span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM_Pos       (6U)                                            </span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5d923de1437f1c441b540c74c6ebd9"> 1818</a></span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM_Msk       (0x1U &lt;&lt; CAN_MCR_ABOM_Pos)                      </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 1819</a></span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM           CAN_MCR_ABOM_Msk                                </span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM_Pos       (7U)                                            </span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a53a37c946b05dbafc5b7392d5163a3"> 1821</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM_Msk       (0x1U &lt;&lt; CAN_MCR_TTCM_Pos)                      </span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 1822</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM           CAN_MCR_TTCM_Msk                                </span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define CAN_MCR_RESET_Pos      (15U)                                           </span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa6c92ebbf496383e92f30301169b1b7"> 1824</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RESET_Msk      (0x1U &lt;&lt; CAN_MCR_RESET_Pos)                     </span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 1825</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RESET          CAN_MCR_RESET_Msk                               </span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define CAN_MCR_DBF_Pos        (16U)                                           </span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7284f1c36b5a1422050a8204ff673557"> 1827</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DBF_Msk        (0x1U &lt;&lt; CAN_MCR_DBF_Pos)                       </span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74445921cdd9df3e44b6b9ba8f67491"> 1828</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DBF            CAN_MCR_DBF_Msk                                 </span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define CAN_MSR_INAK_Pos       (0U)                                            </span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65998a2ace7015bb67d9a4a64e4fba5"> 1831</a></span>&#160;<span class="preprocessor">#define CAN_MSR_INAK_Msk       (0x1U &lt;&lt; CAN_MSR_INAK_Pos)                      </span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 1832</a></span>&#160;<span class="preprocessor">#define CAN_MSR_INAK           CAN_MSR_INAK_Msk                                </span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK_Pos       (1U)                                            </span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81eeee3e575f4bd0cf494ad946b11a90"> 1834</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK_Msk       (0x1U &lt;&lt; CAN_MSR_SLAK_Pos)                      </span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 1835</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK           CAN_MSR_SLAK_Msk                                </span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI_Pos       (2U)                                            </span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a189bb7f091383b4cbc858f14cf1dbc"> 1837</a></span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI_Msk       (0x1U &lt;&lt; CAN_MSR_ERRI_Pos)                      </span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 1838</a></span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI           CAN_MSR_ERRI_Msk                                </span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI_Pos       (3U)                                            </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3ddd5d76a1f1e9af5926464efff245"> 1840</a></span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI_Msk       (0x1U &lt;&lt; CAN_MSR_WKUI_Pos)                      </span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 1841</a></span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI           CAN_MSR_WKUI_Msk                                </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Pos      (4U)                                            </span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5373a083dae43a5491e9bc91d9478dd5"> 1843</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Msk      (0x1U &lt;&lt; CAN_MSR_SLAKI_Pos)                     </span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 1844</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI          CAN_MSR_SLAKI_Msk                               </span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Pos        (8U)                                            </span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef1d9966b0022bbbeef87229714ec59"> 1846</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Msk        (0x1U &lt;&lt; CAN_MSR_TXM_Pos)                       </span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 1847</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM            CAN_MSR_TXM_Msk                                 </span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Pos        (9U)                                            </span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eec1fe9e0ab8545330e597a28d9035d"> 1849</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Msk        (0x1U &lt;&lt; CAN_MSR_RXM_Pos)                       </span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 1850</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM            CAN_MSR_RXM_Msk                                 </span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Pos       (10U)                                           </span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092ef8e336f9e5bf5121d0a5c28606cb"> 1852</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Msk       (0x1U &lt;&lt; CAN_MSR_SAMP_Pos)                      </span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 1853</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP           CAN_MSR_SAMP_Msk                                </span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Pos         (11U)                                           </span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453cbc8d18bbadf9be9ec9b7987f1dc4"> 1855</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Msk         (0x1U &lt;&lt; CAN_MSR_RX_Pos)                        </span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 1856</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX             CAN_MSR_RX_Msk                                  </span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Pos      (0U)                                            </span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d71df41ef791745448cbd0aaaad6e38"> 1860</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Msk      (0x1U &lt;&lt; CAN_TSR_RQCP0_Pos)                     </span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 1861</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0          CAN_TSR_RQCP0_Msk                               </span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Pos      (1U)                                            </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13bd0e217ec398f9ac7c605b03eaa566"> 1863</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Msk      (0x1U &lt;&lt; CAN_TSR_TXOK0_Pos)                     </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 1864</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0          CAN_TSR_TXOK0_Msk                               </span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Pos      (2U)                                            </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2ee6ceab2eab0f30a108d406855c7e"> 1866</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Msk      (0x1U &lt;&lt; CAN_TSR_ALST0_Pos)                     </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 1867</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0          CAN_TSR_ALST0_Msk                               </span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Pos      (3U)                                            </span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58999cde45dd10f2f351be5cc8ec1a8b"> 1869</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Msk      (0x1U &lt;&lt; CAN_TSR_TERR0_Pos)                     </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 1870</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0          CAN_TSR_TERR0_Msk                               </span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Pos      (7U)                                            </span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78f950ccfd5a5a906c03de00a311047"> 1872</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Msk      (0x1U &lt;&lt; CAN_TSR_ABRQ0_Pos)                     </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 1873</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0          CAN_TSR_ABRQ0_Msk                               </span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Pos      (8U)                                            </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27fdee112d3e6e2b5f6bad6c9d95cb2b"> 1875</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Msk      (0x1U &lt;&lt; CAN_TSR_RQCP1_Pos)                     </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 1876</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1          CAN_TSR_RQCP1_Msk                               </span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Pos      (9U)                                            </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d08d43b83ebfa8f93c1ac842ccb1e31"> 1878</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Msk      (0x1U &lt;&lt; CAN_TSR_TXOK1_Pos)                     </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 1879</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1          CAN_TSR_TXOK1_Msk                               </span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Pos      (10U)                                           </span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffcef1919cf06d2874bff8879d69c23"> 1881</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Msk      (0x1U &lt;&lt; CAN_TSR_ALST1_Pos)                     </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 1882</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1          CAN_TSR_ALST1_Msk                               </span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Pos      (11U)                                           </span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cd5d4653c34defa63b29c42292358dd"> 1884</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Msk      (0x1U &lt;&lt; CAN_TSR_TERR1_Pos)                     </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 1885</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1          CAN_TSR_TERR1_Msk                               </span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Pos      (15U)                                           </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca8d9c91c9b53a361a07cea552fe847"> 1887</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Msk      (0x1U &lt;&lt; CAN_TSR_ABRQ1_Pos)                     </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 1888</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1          CAN_TSR_ABRQ1_Msk                               </span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Pos      (16U)                                           </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8137af39f29d789c1794527149da1e70"> 1890</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Msk      (0x1U &lt;&lt; CAN_TSR_RQCP2_Pos)                     </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 1891</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2          CAN_TSR_RQCP2_Msk                               </span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Pos      (17U)                                           </span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26c50058879d92619cbc4bef2e9d492"> 1893</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Msk      (0x1U &lt;&lt; CAN_TSR_TXOK2_Pos)                     </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 1894</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2          CAN_TSR_TXOK2_Msk                               </span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Pos      (18U)                                           </span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a24da79f81578dafc2126d5f731d4a"> 1896</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Msk      (0x1U &lt;&lt; CAN_TSR_ALST2_Pos)                     </span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 1897</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2          CAN_TSR_ALST2_Msk                               </span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Pos      (19U)                                           </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1cf1551625e3972c4942983a394acc"> 1899</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Msk      (0x1U &lt;&lt; CAN_TSR_TERR2_Pos)                     </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 1900</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2          CAN_TSR_TERR2_Msk                               </span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Pos      (23U)                                           </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba8518081068f7375284a1e07873417"> 1902</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Msk      (0x1U &lt;&lt; CAN_TSR_ABRQ2_Pos)                     </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 1903</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2          CAN_TSR_ABRQ2_Msk                               </span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Pos       (24U)                                           </span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f9f007576f8a12578052bdbd224681"> 1905</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Msk       (0x3U &lt;&lt; CAN_TSR_CODE_Pos)                      </span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 1906</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE           CAN_TSR_CODE_Msk                                </span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Pos        (26U)                                           </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635aef2e8090ae256c1251a3a1736965"> 1909</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Msk        (0x7U &lt;&lt; CAN_TSR_TME_Pos)                       </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 1910</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME            CAN_TSR_TME_Msk                                 </span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Pos       (26U)                                           </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440056199033e966155a795be606acdc"> 1912</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Msk       (0x1U &lt;&lt; CAN_TSR_TME0_Pos)                      </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 1913</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0           CAN_TSR_TME0_Msk                                </span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Pos       (27U)                                           </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39fa95bef47ce6b3631b924d25556454"> 1915</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Msk       (0x1U &lt;&lt; CAN_TSR_TME1_Pos)                      </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 1916</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1           CAN_TSR_TME1_Msk                                </span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Pos       (28U)                                           </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4977ccde238489d3291b2fe91434c713"> 1918</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Msk       (0x1U &lt;&lt; CAN_TSR_TME2_Pos)                      </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 1919</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2           CAN_TSR_TME2_Msk                                </span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Pos        (29U)                                           </span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd34530d99bc8ff61a5e6ce04caf7d67"> 1922</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Msk        (0x7U &lt;&lt; CAN_TSR_LOW_Pos)                       </span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 1923</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW            CAN_TSR_LOW_Msk                                 </span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Pos       (29U)                                           </span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae04ec8ef32d4f5aa583628114cb54e"> 1925</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Msk       (0x1U &lt;&lt; CAN_TSR_LOW0_Pos)                      </span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 1926</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0           CAN_TSR_LOW0_Msk                                </span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Pos       (30U)                                           </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5f0c70b09a3395c07d6b2287210b7d"> 1928</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Msk       (0x1U &lt;&lt; CAN_TSR_LOW1_Pos)                      </span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 1929</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1           CAN_TSR_LOW1_Msk                                </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Pos       (31U)                                           </span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987f19b94125300653186bb50bb43ca6"> 1931</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Msk       (0x1U &lt;&lt; CAN_TSR_LOW2_Pos)                      </span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 1932</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2           CAN_TSR_LOW2_Msk                                </span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Pos      (0U)                                            </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74fc3f4e266805779daf7f69194bd97"> 1936</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Msk      (0x3U &lt;&lt; CAN_RF0R_FMP0_Pos)                     </span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 1937</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0          CAN_RF0R_FMP0_Msk                               </span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Pos     (3U)                                            </span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27305e8a2d6f381b6d0ff05d6d0c74ba"> 1939</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Msk     (0x1U &lt;&lt; CAN_RF0R_FULL0_Pos)                    </span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 1940</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0         CAN_RF0R_FULL0_Msk                              </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Pos     (4U)                                            </span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0699f23293ca0bc417c7c1a343f53ba"> 1942</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Msk     (0x1U &lt;&lt; CAN_RF0R_FOVR0_Pos)                    </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 1943</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0         CAN_RF0R_FOVR0_Msk                              </span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Pos     (5U)                                            </span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c768b2f6a6c8b8b434991528110467"> 1945</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Msk     (0x1U &lt;&lt; CAN_RF0R_RFOM0_Pos)                    </span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 1946</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0         CAN_RF0R_RFOM0_Msk                              </span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Pos      (0U)                                            </span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b08002573d35c943f136ab6c667f363"> 1950</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Msk      (0x3U &lt;&lt; CAN_RF1R_FMP1_Pos)                     </span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 1951</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1          CAN_RF1R_FMP1_Msk                               </span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Pos     (3U)                                            </span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac244ab1c525913bfcc3d03b9ab06f"> 1953</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Msk     (0x1U &lt;&lt; CAN_RF1R_FULL1_Pos)                    </span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 1954</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1         CAN_RF1R_FULL1_Msk                              </span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Pos     (4U)                                            </span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee8c5b572eb85447912dcbc62aac97c"> 1956</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Msk     (0x1U &lt;&lt; CAN_RF1R_FOVR1_Pos)                    </span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 1957</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1         CAN_RF1R_FOVR1_Msk                              </span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Pos     (5U)                                            </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec98a01deaf5464a0ba9052a028bf483"> 1959</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Msk     (0x1U &lt;&lt; CAN_RF1R_RFOM1_Pos)                    </span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 1960</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1         CAN_RF1R_RFOM1_Msk                              </span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Pos      (0U)                                            </span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38696874c8fbbd05b6413ac11746d6b"> 1964</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Msk      (0x1U &lt;&lt; CAN_IER_TMEIE_Pos)                     </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 1965</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE          CAN_IER_TMEIE_Msk                               </span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Pos     (1U)                                            </span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6885c5945dc4db64d46aa83bd8367e83"> 1967</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Msk     (0x1U &lt;&lt; CAN_IER_FMPIE0_Pos)                    </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 1968</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0         CAN_IER_FMPIE0_Msk                              </span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Pos      (2U)                                            </span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8885a2f34117d17dfb78fb78fb18b7a7"> 1970</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Msk      (0x1U &lt;&lt; CAN_IER_FFIE0_Pos)                     </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 1971</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0          CAN_IER_FFIE0_Msk                               </span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Pos     (3U)                                            </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859520258dfc8c61eca8da04ff180f9"> 1973</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Msk     (0x1U &lt;&lt; CAN_IER_FOVIE0_Pos)                    </span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 1974</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0         CAN_IER_FOVIE0_Msk                              </span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Pos     (4U)                                            </span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66a68cb8bc52e699f9d83673515c3b9"> 1976</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Msk     (0x1U &lt;&lt; CAN_IER_FMPIE1_Pos)                    </span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 1977</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1         CAN_IER_FMPIE1_Msk                              </span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Pos      (5U)                                            </span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20cba05b98222a9ce8bf5b5804c78ead"> 1979</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Msk      (0x1U &lt;&lt; CAN_IER_FFIE1_Pos)                     </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 1980</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1          CAN_IER_FFIE1_Msk                               </span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Pos     (6U)                                            </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0256723529d4c2adf64c0f5b6da56e7a"> 1982</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Msk     (0x1U &lt;&lt; CAN_IER_FOVIE1_Pos)                    </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 1983</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1         CAN_IER_FOVIE1_Msk                              </span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Pos      (8U)                                            </span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac15046ca7a384201773a9dfeb03deabc"> 1985</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Msk      (0x1U &lt;&lt; CAN_IER_EWGIE_Pos)                     </span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 1986</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE          CAN_IER_EWGIE_Msk                               </span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Pos      (9U)                                            </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababf833052c2a6ffbd6ce2aa5960a61b"> 1988</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Msk      (0x1U &lt;&lt; CAN_IER_EPVIE_Pos)                     </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 1989</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE          CAN_IER_EPVIE_Msk                               </span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Pos      (10U)                                           </span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748f02d794157dc9684f6c15096d4e75"> 1991</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Msk      (0x1U &lt;&lt; CAN_IER_BOFIE_Pos)                     </span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 1992</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE          CAN_IER_BOFIE_Msk                               </span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Pos      (11U)                                           </span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f61a3f7ef21600969ef0c936e255c"> 1994</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Msk      (0x1U &lt;&lt; CAN_IER_LECIE_Pos)                     </span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 1995</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE          CAN_IER_LECIE_Msk                               </span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Pos      (15U)                                           </span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3df7133242e3ff1636bb946649faa8d0"> 1997</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Msk      (0x1U &lt;&lt; CAN_IER_ERRIE_Pos)                     </span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 1998</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE          CAN_IER_ERRIE_Msk                               </span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Pos      (16U)                                           </span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga181d122c65769851c2cc82f4bd764d80"> 2000</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Msk      (0x1U &lt;&lt; CAN_IER_WKUIE_Pos)                     </span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 2001</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE          CAN_IER_WKUIE_Msk                               </span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Pos      (17U)                                           </span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34b93be0df4cfdaad8dbb99f4fa1bc7"> 2003</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Msk      (0x1U &lt;&lt; CAN_IER_SLKIE_Pos)                     </span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 2004</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE          CAN_IER_SLKIE_Msk                               </span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Pos      (8U)                                            </span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Pos       (0U)                                            </span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace0e3b331bea3a3f35a3bdf88a40b86"> 2009</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Msk       (0x1U &lt;&lt; CAN_ESR_EWGF_Pos)                      </span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 2010</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF           CAN_ESR_EWGF_Msk                                </span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Pos       (1U)                                            </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80e2d629b9aaf329dee50e9e4ee4a3e"> 2012</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Msk       (0x1U &lt;&lt; CAN_ESR_EPVF_Pos)                      </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 2013</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF           CAN_ESR_EPVF_Msk                                </span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Pos       (2U)                                            </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6607245f6b97f83691b9f9d9a3cf592"> 2015</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Msk       (0x1U &lt;&lt; CAN_ESR_BOFF_Pos)                      </span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 2016</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF           CAN_ESR_BOFF_Msk                                </span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Pos        (4U)                                            </span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88ad0a905fbbe60fa2900f2cec42f5c"> 2019</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Msk        (0x7U &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 2020</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC            CAN_ESR_LEC_Msk                                 </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 2021</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_0          (0x1U &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 2022</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_1          (0x2U &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 2023</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_2          (0x4U &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Pos        (16U)                                           </span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c7759712292904bf0d15c2d968bbad"> 2026</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Msk        (0xFFU &lt;&lt; CAN_ESR_TEC_Pos)                      </span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 2027</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC            CAN_ESR_TEC_Msk                                 </span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Pos        (24U)                                           </span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0143dc7eea1099168ef7fef24192949e"> 2029</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Msk        (0xFFU &lt;&lt; CAN_ESR_REC_Pos)                      </span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 2030</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC            CAN_ESR_REC_Msk                                 </span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Pos        (0U)                                            </span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad530ac34faa377b770d56624f009934d"> 2034</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Msk        (0x3FFU &lt;&lt; CAN_BTR_BRP_Pos)                     </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 2035</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP            CAN_BTR_BRP_Msk                                 </span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Pos        (16U)                                           </span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97266c03c918c7ff4a0d90b9f80b4f2"> 2037</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Msk        (0xFU &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 2038</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1            CAN_BTR_TS1_Msk                                 </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82"> 2039</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_0          (0x1U &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d"> 2040</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_1          (0x2U &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275"> 2041</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_2          (0x4U &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9"> 2042</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_3          (0x8U &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Pos        (20U)                                           </span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c657a3c97363915a9d739defa0f516"> 2044</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Msk        (0x7U &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 2045</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2            CAN_BTR_TS2_Msk                                 </span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880"> 2046</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_0          (0x1U &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019"> 2047</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_1          (0x2U &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da"> 2048</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_2          (0x4U &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Pos        (24U)                                           </span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf7f2fb84354e7e4756bdc25569d6cc"> 2050</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Msk        (0x3U &lt;&lt; CAN_BTR_SJW_Pos)                       </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 2051</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW            CAN_BTR_SJW_Msk                                 </span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4"> 2052</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_0          (0x1U &lt;&lt; CAN_BTR_SJW_Pos)                       </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531"> 2053</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_1          (0x2U &lt;&lt; CAN_BTR_SJW_Pos)                       </span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Pos       (30U)                                           </span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32a82ff55c8008f4c0a1e16c0492d6c"> 2055</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Msk       (0x1U &lt;&lt; CAN_BTR_LBKM_Pos)                      </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 2056</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM           CAN_BTR_LBKM_Msk                                </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Pos       (31U)                                           </span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a7f4e5e22b9959994c790ac9c7f03d3"> 2058</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Msk       (0x1U &lt;&lt; CAN_BTR_SILM_Pos)                      </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 2059</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SILM           CAN_BTR_SILM_Msk                                </span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Pos      (0U)                                            </span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53cf2d76df5b85e7363ca6fb45e71c4a"> 2065</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Msk      (0x1U &lt;&lt; CAN_TI0R_TXRQ_Pos)                     </span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 2066</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ          CAN_TI0R_TXRQ_Msk                               </span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab713759c47fadc25119dd265c413f771"> 2068</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Msk       (0x1U &lt;&lt; CAN_TI0R_RTR_Pos)                      </span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 2069</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR           CAN_TI0R_RTR_Msk                                </span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080d97de6d25618d06b2d0a453c692b6"> 2071</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Msk       (0x1U &lt;&lt; CAN_TI0R_IDE_Pos)                      </span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 2072</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE           CAN_TI0R_IDE_Msk                                </span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2138165e39efac11d31381e1d7c72bfa"> 2074</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_TI0R_EXID_Pos)                 </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 2075</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID          CAN_TI0R_EXID_Msk                               </span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b180d9e1ecf00b104d18670496a8db"> 2077</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Msk      (0x7FFU &lt;&lt; CAN_TI0R_STID_Pos)                   </span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 2078</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID          CAN_TI0R_STID_Msk                               </span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a3a47edaaf175482a18feccbce3a61"> 2082</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Msk      (0xFU &lt;&lt; CAN_TDT0R_DLC_Pos)                     </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 2083</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC          CAN_TDT0R_DLC_Msk                               </span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Pos      (8U)                                            </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394785c0a3d16b48d7bbcc524d2821a3"> 2085</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Msk      (0x1U &lt;&lt; CAN_TDT0R_TGT_Pos)                     </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 2086</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT          CAN_TDT0R_TGT_Msk                               </span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544adf091e79aa36d9d7a6e47bafcb41"> 2088</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_TDT0R_TIME_Pos)                 </span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 2089</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME         CAN_TDT0R_TIME_Msk                              </span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c0f147ab22439d7677e400651302c4"> 2093</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Msk    (0xFFU &lt;&lt; CAN_TDL0R_DATA0_Pos)                  </span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 2094</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0        CAN_TDL0R_DATA0_Msk                             </span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b879d3e573023038e211ea211ae9f"> 2096</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Msk    (0xFFU &lt;&lt; CAN_TDL0R_DATA1_Pos)                  </span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 2097</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1        CAN_TDL0R_DATA1_Msk                             </span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc788dc5db08c074c7026e60d3af7cb"> 2099</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Msk    (0xFFU &lt;&lt; CAN_TDL0R_DATA2_Pos)                  </span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 2100</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2        CAN_TDL0R_DATA2_Msk                             </span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c6f20d550a56c15fe265a75105255"> 2102</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Msk    (0xFFU &lt;&lt; CAN_TDL0R_DATA3_Pos)                  </span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 2103</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3        CAN_TDL0R_DATA3_Msk                             </span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2389e6393c4c90eac09ecadd67e77203"> 2107</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Msk    (0xFFU &lt;&lt; CAN_TDH0R_DATA4_Pos)                  </span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 2108</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4        CAN_TDH0R_DATA4_Msk                             </span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeaa64cd95a54957ee402f9edbd62411"> 2110</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Msk    (0xFFU &lt;&lt; CAN_TDH0R_DATA5_Pos)                  </span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 2111</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5        CAN_TDH0R_DATA5_Msk                             </span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80deb2e84b16aa300ba4b6dad03ced70"> 2113</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Msk    (0xFFU &lt;&lt; CAN_TDH0R_DATA6_Pos)                  </span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 2114</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6        CAN_TDH0R_DATA6_Msk                             </span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14d21df0b2b694450b769b900c1161e"> 2116</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Msk    (0xFFU &lt;&lt; CAN_TDH0R_DATA7_Pos)                  </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 2117</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7        CAN_TDH0R_DATA7_Msk                             </span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Pos      (0U)                                            </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f8f9283cb55ff6427db96afb6ad799"> 2121</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Msk      (0x1U &lt;&lt; CAN_TI1R_TXRQ_Pos)                     </span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 2122</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ          CAN_TI1R_TXRQ_Msk                               </span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f27bd0f65fe4d7afe69a92c28bef94e"> 2124</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Msk       (0x1U &lt;&lt; CAN_TI1R_RTR_Pos)                      </span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 2125</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR           CAN_TI1R_RTR_Msk                                </span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f905ac8ef34db338cd9b9e94ea7216"> 2127</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Msk       (0x1U &lt;&lt; CAN_TI1R_IDE_Pos)                      </span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 2128</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE           CAN_TI1R_IDE_Msk                                </span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba8b24afd72b47c403129c09a6f295f"> 2130</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_TI1R_EXID_Pos)                 </span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 2131</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID          CAN_TI1R_EXID_Msk                               </span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb9bb620f8051f9059d78eb2fd09cd9"> 2133</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Msk      (0x7FFU &lt;&lt; CAN_TI1R_STID_Pos)                   </span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 2134</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID          CAN_TI1R_STID_Msk                               </span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cb2a08e7abfd8105acee53c2fe6957"> 2138</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Msk      (0xFU &lt;&lt; CAN_TDT1R_DLC_Pos)                     </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 2139</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC          CAN_TDT1R_DLC_Msk                               </span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Pos      (8U)                                            </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36274682f7c568c18db742816468f08d"> 2141</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Msk      (0x1U &lt;&lt; CAN_TDT1R_TGT_Pos)                     </span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 2142</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT          CAN_TDT1R_TGT_Msk                               </span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a341aceed7cefa4f144685b047b5aa"> 2144</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_TDT1R_TIME_Pos)                 </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 2145</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME         CAN_TDT1R_TIME_Msk                              </span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16520ea88ace96a458b0818d3e4d5cf2"> 2149</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Msk    (0xFFU &lt;&lt; CAN_TDL1R_DATA0_Pos)                  </span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 2150</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0        CAN_TDL1R_DATA0_Msk                             </span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d121d05d7faac3231ab8b0cc3fd4e2"> 2152</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Msk    (0xFFU &lt;&lt; CAN_TDL1R_DATA1_Pos)                  </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 2153</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1        CAN_TDL1R_DATA1_Msk                             </span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06359cf64606bd479a4a5e074c5e70ac"> 2155</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Msk    (0xFFU &lt;&lt; CAN_TDL1R_DATA2_Pos)                  </span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 2156</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2        CAN_TDL1R_DATA2_Msk                             </span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d98be9066ebe1cf701052043be89bc"> 2158</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Msk    (0xFFU &lt;&lt; CAN_TDL1R_DATA3_Pos)                  </span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 2159</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3        CAN_TDL1R_DATA3_Msk                             </span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44d94c7419786e7bba7ec0a1b35395cb"> 2163</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Msk    (0xFFU &lt;&lt; CAN_TDH1R_DATA4_Pos)                  </span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 2164</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4        CAN_TDH1R_DATA4_Msk                             </span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa946d8a10e5f952a5c4eda78228042af"> 2166</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Msk    (0xFFU &lt;&lt; CAN_TDH1R_DATA5_Pos)                  </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 2167</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5        CAN_TDH1R_DATA5_Msk                             </span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0a58abbdfa5e21213dbc2f82935250"> 2169</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Msk    (0xFFU &lt;&lt; CAN_TDH1R_DATA6_Pos)                  </span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 2170</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6        CAN_TDH1R_DATA6_Msk                             </span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625d5b8e464b8dfc789e4191f55444cf"> 2172</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Msk    (0xFFU &lt;&lt; CAN_TDH1R_DATA7_Pos)                  </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 2173</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7        CAN_TDH1R_DATA7_Msk                             </span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Pos      (0U)                                            </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f8681c59cc25db5a1089ecfc20a2ce"> 2177</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Msk      (0x1U &lt;&lt; CAN_TI2R_TXRQ_Pos)                     </span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 2178</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ          CAN_TI2R_TXRQ_Msk                               </span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe417e434f32c25426c52b68fb763c9f"> 2180</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Msk       (0x1U &lt;&lt; CAN_TI2R_RTR_Pos)                      </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 2181</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR           CAN_TI2R_RTR_Msk                                </span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5048adf1f603ea5d5170f3f9bcb92b4"> 2183</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Msk       (0x1U &lt;&lt; CAN_TI2R_IDE_Pos)                      </span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 2184</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE           CAN_TI2R_IDE_Msk                                </span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade10da0694545f61f922cc3679f719d1"> 2186</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_TI2R_EXID_Pos)                 </span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 2187</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID          CAN_TI2R_EXID_Msk                               </span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78165cdc898ec9184cf14df3d1940a46"> 2189</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Msk      (0x7FFU &lt;&lt; CAN_TI2R_STID_Pos)                   </span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 2190</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID          CAN_TI2R_STID_Msk                               </span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span><span class="preprocessor">  </span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e75710f89ae715962fd2e2c5465edb"> 2194</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Msk      (0xFU &lt;&lt; CAN_TDT2R_DLC_Pos)                     </span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 2195</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC          CAN_TDT2R_DLC_Msk                               </span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Pos      (8U)                                            </span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d388232664bf958d0396c19e39c815"> 2197</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Msk      (0x1U &lt;&lt; CAN_TDT2R_TGT_Pos)                     </span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 2198</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT          CAN_TDT2R_TGT_Msk                               </span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9585327a9b756069b9a3ee0727e35f19"> 2200</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_TDT2R_TIME_Pos)                 </span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 2201</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME         CAN_TDT2R_TIME_Msk                              </span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d44c13085429bc76007fa3aff31964"> 2205</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Msk    (0xFFU &lt;&lt; CAN_TDL2R_DATA0_Pos)                  </span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 2206</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0        CAN_TDL2R_DATA0_Msk                             </span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e6c39a9c27791be19e6cde5f8c45c7"> 2208</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Msk    (0xFFU &lt;&lt; CAN_TDL2R_DATA1_Pos)                  </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 2209</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1        CAN_TDL2R_DATA1_Msk                             </span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dae494d814d7c4c5785066ffc203f11"> 2211</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Msk    (0xFFU &lt;&lt; CAN_TDL2R_DATA2_Pos)                  </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 2212</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2        CAN_TDL2R_DATA2_Msk                             </span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9551d67aa378b224e317e4f298ccd195"> 2214</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Msk    (0xFFU &lt;&lt; CAN_TDL2R_DATA3_Pos)                  </span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 2215</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3        CAN_TDL2R_DATA3_Msk                             </span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae061c8ed2699c7a7be546e5825946c60"> 2219</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Msk    (0xFFU &lt;&lt; CAN_TDH2R_DATA4_Pos)                  </span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 2220</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4        CAN_TDH2R_DATA4_Msk                             </span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ace2c6eb67c621bf571e285b76b007"> 2222</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Msk    (0xFFU &lt;&lt; CAN_TDH2R_DATA5_Pos)                  </span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 2223</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5        CAN_TDH2R_DATA5_Msk                             </span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga621fec630f1758b3f11a2e52e62fa970"> 2225</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Msk    (0xFFU &lt;&lt; CAN_TDH2R_DATA6_Pos)                  </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 2226</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6        CAN_TDH2R_DATA6_Msk                             </span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee62fccda69811932555a125bce78606"> 2228</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Msk    (0xFFU &lt;&lt; CAN_TDH2R_DATA7_Pos)                  </span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 2229</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7        CAN_TDH2R_DATA7_Msk                             </span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833387b84a95443455bffb4a6390b7b9"> 2233</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Msk       (0x1U &lt;&lt; CAN_RI0R_RTR_Pos)                      </span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 2234</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR           CAN_RI0R_RTR_Msk                                </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f4b044d79d1e751d54a604b637c26c"> 2236</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Msk       (0x1U &lt;&lt; CAN_RI0R_IDE_Pos)                      </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 2237</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE           CAN_RI0R_IDE_Msk                                </span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf95ca68eadd026273958ef22678dc37"> 2239</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_RI0R_EXID_Pos)                 </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 2240</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID          CAN_RI0R_EXID_Msk                               </span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a63ecf925c0930d317bdbf439e9486"> 2242</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Msk      (0x7FFU &lt;&lt; CAN_RI0R_STID_Pos)                   </span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 2243</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID          CAN_RI0R_STID_Msk                               </span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace43bd7d7388fd3cf4c33142d62ef541"> 2247</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Msk      (0xFU &lt;&lt; CAN_RDT0R_DLC_Pos)                     </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 2248</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC          CAN_RDT0R_DLC_Msk                               </span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Pos      (8U)                                            </span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bafb8a31e8370f9d068a1acfe30e222"> 2250</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Msk      (0xFFU &lt;&lt; CAN_RDT0R_FMI_Pos)                    </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 2251</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI          CAN_RDT0R_FMI_Msk                               </span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf8581ecb0c6b9bf464155b93f1003a"> 2253</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_RDT0R_TIME_Pos)                 </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 2254</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME         CAN_RDT0R_TIME_Msk                              </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f91b45288700ef7858e998d598ea21"> 2258</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Msk    (0xFFU &lt;&lt; CAN_RDL0R_DATA0_Pos)                  </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 2259</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0        CAN_RDL0R_DATA0_Msk                             </span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f144804d9b849f9bf589f9d0d53b4c"> 2261</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Msk    (0xFFU &lt;&lt; CAN_RDL0R_DATA1_Pos)                  </span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 2262</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1        CAN_RDL0R_DATA1_Msk                             </span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e00e47c6f9bab7a6602af43e7d9d4d"> 2264</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Msk    (0xFFU &lt;&lt; CAN_RDL0R_DATA2_Pos)                  </span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 2265</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2        CAN_RDL0R_DATA2_Msk                             </span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b46bd6794046d7c70d8db43a5c5524"> 2267</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Msk    (0xFFU &lt;&lt; CAN_RDL0R_DATA3_Pos)                  </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 2268</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3        CAN_RDL0R_DATA3_Msk                             </span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043ce7187baa93bc909445ec56a283b1"> 2272</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Msk    (0xFFU &lt;&lt; CAN_RDH0R_DATA4_Pos)                  </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 2273</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4        CAN_RDH0R_DATA4_Msk                             </span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a76bc6ca34c282e8d5e6d80de4d2ae6"> 2275</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Msk    (0xFFU &lt;&lt; CAN_RDH0R_DATA5_Pos)                  </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 2276</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5        CAN_RDH0R_DATA5_Msk                             </span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea6c132f074602725c9d14d4a66826c"> 2278</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Msk    (0xFFU &lt;&lt; CAN_RDH0R_DATA6_Pos)                  </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 2279</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6        CAN_RDH0R_DATA6_Msk                             </span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167fa92520367130afbb5e929ff8b542"> 2281</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Msk    (0xFFU &lt;&lt; CAN_RDH0R_DATA7_Pos)                  </span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 2282</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7        CAN_RDH0R_DATA7_Msk                             </span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e9658541637a4332c1ccf67b34a8fb9"> 2286</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Msk       (0x1U &lt;&lt; CAN_RI1R_RTR_Pos)                      </span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 2287</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR           CAN_RI1R_RTR_Msk                                </span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b6e874a467bca60ef46e3ffb30f098"> 2289</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Msk       (0x1U &lt;&lt; CAN_RI1R_IDE_Pos)                      </span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 2290</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE           CAN_RI1R_IDE_Msk                                </span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8b1261a02cdc318caab37e7cff0f5f"> 2292</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_RI1R_EXID_Pos)                 </span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 2293</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID          CAN_RI1R_EXID_Msk                               </span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4d8511b43ff7f56e18c15c6b260e0"> 2295</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Msk      (0x7FFU &lt;&lt; CAN_RI1R_STID_Pos)                   </span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 2296</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID          CAN_RI1R_STID_Msk                               </span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d633807f57ecc34d45c20e704a330"> 2300</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Msk      (0xFU &lt;&lt; CAN_RDT1R_DLC_Pos)                     </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 2301</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC          CAN_RDT1R_DLC_Msk                               </span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Pos      (8U)                                            </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ca9a71d5f237de7e4d758b2b5850b5"> 2303</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Msk      (0xFFU &lt;&lt; CAN_RDT1R_FMI_Pos)                    </span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 2304</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI          CAN_RDT1R_FMI_Msk                               </span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e450deb1ed7a778b47b4cebad44f42"> 2306</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_RDT1R_TIME_Pos)                 </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 2307</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME         CAN_RDT1R_TIME_Msk                              </span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d11f01bf6ac61f279f5227e5cfa87ac"> 2311</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Msk    (0xFFU &lt;&lt; CAN_RDL1R_DATA0_Pos)                  </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 2312</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0        CAN_RDL1R_DATA0_Msk                             </span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754a3d3971d890a60306c923f4c027d"> 2314</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Msk    (0xFFU &lt;&lt; CAN_RDL1R_DATA1_Pos)                  </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 2315</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1        CAN_RDL1R_DATA1_Msk                             </span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ea71525f58798512e56b01db47f6d5"> 2317</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Msk    (0xFFU &lt;&lt; CAN_RDL1R_DATA2_Pos)                  </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 2318</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2        CAN_RDL1R_DATA2_Msk                             </span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02684a0300f1d9e9c803b5afefb193fc"> 2320</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Msk    (0xFFU &lt;&lt; CAN_RDL1R_DATA3_Pos)                  </span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 2321</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3        CAN_RDL1R_DATA3_Msk                             </span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0ca00fb558f95f4f692d5f7b90d157"> 2325</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Msk    (0xFFU &lt;&lt; CAN_RDH1R_DATA4_Pos)                  </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 2326</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4        CAN_RDH1R_DATA4_Msk                             </span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247617fd1c2c8daa148b3ed059f0603a"> 2328</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Msk    (0xFFU &lt;&lt; CAN_RDH1R_DATA5_Pos)                  </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 2329</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5        CAN_RDH1R_DATA5_Msk                             </span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eeec37fc704ce7cf1c9ef92f6d87635"> 2331</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Msk    (0xFFU &lt;&lt; CAN_RDH1R_DATA6_Pos)                  </span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 2332</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6        CAN_RDH1R_DATA6_Msk                             </span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e7a5ddb046143d3ca7c85ddb9c94c0"> 2334</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Msk    (0xFFU &lt;&lt; CAN_RDH1R_DATA7_Pos)                  </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 2335</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7        CAN_RDH1R_DATA7_Msk                             </span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Pos      (0U)                                            </span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a8549f1c1784779e00b257c216102d"> 2340</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Msk      (0x1U &lt;&lt; CAN_FMR_FINIT_Pos)                     </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 2341</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT          CAN_FMR_FINIT_Msk                               </span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB_Pos     (8U)                                            </span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c82386fd3904c98b94f78cfb9570d2"> 2343</a></span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB_Msk     (0x3FU &lt;&lt; CAN_FMR_CAN2SB_Pos)                   </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3753c67c075a4508104d112ef9047f21"> 2344</a></span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB         CAN_FMR_CAN2SB_Msk                              </span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Pos       (0U)                                            </span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97376a7949c1758c1f294cc9a85cbe8c"> 2348</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Msk       (0xFFFFFFFU &lt;&lt; CAN_FM1R_FBM_Pos)                </span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 2349</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM           CAN_FM1R_FBM_Msk                                </span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Pos      (0U)                                            </span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e1fd75a24ae366d58b0a18e15f38bf"> 2351</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM0_Pos)                     </span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 2352</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0          CAN_FM1R_FBM0_Msk                               </span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Pos      (1U)                                            </span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57540467b1e1e98c24df335d72b6715"> 2354</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM1_Pos)                     </span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 2355</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1          CAN_FM1R_FBM1_Msk                               </span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Pos      (2U)                                            </span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab036323d5ff180c94cb011bda0e93738"> 2357</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM2_Pos)                     </span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 2358</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2          CAN_FM1R_FBM2_Msk                               </span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Pos      (3U)                                            </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8514f94421b8d4665c84a5e09ea814b6"> 2360</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM3_Pos)                     </span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 2361</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3          CAN_FM1R_FBM3_Msk                               </span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Pos      (4U)                                            </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bca8d2dab6ca215db7dfe45702c9c88"> 2363</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM4_Pos)                     </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 2364</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4          CAN_FM1R_FBM4_Msk                               </span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Pos      (5U)                                            </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8534298a873d6eeba40f67ccd8e44dc"> 2366</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM5_Pos)                     </span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 2367</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5          CAN_FM1R_FBM5_Msk                               </span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Pos      (6U)                                            </span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e635abf1f1fda09814600ac218b25a5"> 2369</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM6_Pos)                     </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 2370</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6          CAN_FM1R_FBM6_Msk                               </span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Pos      (7U)                                            </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e697f5e347652a49756219c13e6cc89"> 2372</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM7_Pos)                     </span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 2373</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7          CAN_FM1R_FBM7_Msk                               </span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Pos      (8U)                                            </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3e86a2ff5df79cb0d1fc1d09da5309"> 2375</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM8_Pos)                     </span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 2376</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8          CAN_FM1R_FBM8_Msk                               </span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Pos      (9U)                                            </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9787e28f4d47535624b593b042e7aef"> 2378</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM9_Pos)                     </span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 2379</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9          CAN_FM1R_FBM9_Msk                               </span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Pos     (10U)                                           </span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb10a1a029fdb320217c7443225df7f8"> 2381</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM10_Pos)                    </span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 2382</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10         CAN_FM1R_FBM10_Msk                              </span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Pos     (11U)                                           </span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8a7616c4e1d6b08a96a629877107ad"> 2384</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM11_Pos)                    </span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 2385</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11         CAN_FM1R_FBM11_Msk                              </span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Pos     (12U)                                           </span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b7c4c9581b2f876fe0cdf0bba3edaf"> 2387</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM12_Pos)                    </span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 2388</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12         CAN_FM1R_FBM12_Msk                              </span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Pos     (13U)                                           </span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e0f2dc1023e882b4f2392c68444858"> 2390</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM13_Pos)                    </span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 2391</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13         CAN_FM1R_FBM13_Msk                              </span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM14_Pos     (14U)                                           </span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc6cdb01d2d74ae091d20b682ceb0e3"> 2393</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM14_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM14_Pos)                    </span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae348cc5bec6eecd8a188c3e90a9618d1"> 2394</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM14         CAN_FM1R_FBM14_Msk                              </span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM15_Pos     (15U)                                           </span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d59e547e543eeddb35d6d003b18458c"> 2396</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM15_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM15_Pos)                    </span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815c710d287cec5c46a901d01e4cac76"> 2397</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM15         CAN_FM1R_FBM15_Msk                              </span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM16_Pos     (16U)                                           </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd51db2c7330341bf43bb888e63a61f5"> 2399</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM16_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM16_Pos)                    </span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6500fcdf1baf5d5019364ad155e30bf0"> 2400</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM16         CAN_FM1R_FBM16_Msk                              </span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM17_Pos     (17U)                                           </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54acc06d013985e059388599e2df40b7"> 2402</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM17_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM17_Pos)                    </span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698a1a5cf309ba539973ad61a08ed531"> 2403</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM17         CAN_FM1R_FBM17_Msk                              </span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM18_Pos     (18U)                                           </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7251ea74eaf728ad4538cd5a6ac34eaa"> 2405</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM18_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM18_Pos)                    </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47585a76a3ddf465abad7176e993ca1"> 2406</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM18         CAN_FM1R_FBM18_Msk                              </span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM19_Pos     (19U)                                           </span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185b29bf8e41d61399645ccab8efdf07"> 2408</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM19_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM19_Pos)                    </span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c9e6ce3b2e262912480c533cb94c30"> 2409</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM19         CAN_FM1R_FBM19_Msk                              </span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM20_Pos     (20U)                                           </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3557afecc8db6dab2c8ab6a19a76b245"> 2411</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM20_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM20_Pos)                    </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4af2f860f3d7c3bf3509daf366143baf"> 2412</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM20         CAN_FM1R_FBM20_Msk                              </span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM21_Pos     (21U)                                           </span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4575301b441f99be4fecfbdc0c06a5"> 2414</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM21_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM21_Pos)                    </span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bfdcf62b11bffb9afbee7f6258f089b"> 2415</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM21         CAN_FM1R_FBM21_Msk                              </span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM22_Pos     (22U)                                           </span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad10cf074d53c11a4700ad7983e2ba34"> 2417</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM22_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM22_Pos)                    </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e71ecc049fe1c882be5e03aaecdc01"> 2418</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM22         CAN_FM1R_FBM22_Msk                              </span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM23_Pos     (23U)                                           </span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600617dc97adc1e75a2abcf1909d3b"> 2420</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM23_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM23_Pos)                    </span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70ac1d53ad6dbc162272b92aa704eff4"> 2421</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM23         CAN_FM1R_FBM23_Msk                              </span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM24_Pos     (24U)                                           </span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d68bf08a503f10fa7c9728ddafa8ed7"> 2423</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM24_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM24_Pos)                    </span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2befceefa1b4600adb96b1150a738dcf"> 2424</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM24         CAN_FM1R_FBM24_Msk                              </span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM25_Pos     (25U)                                           </span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f8c432102ad6270ae8c8faa92599e7"> 2426</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM25_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM25_Pos)                    </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8302ff02a952e32bd6cb5d8ce17ef94"> 2427</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM25         CAN_FM1R_FBM25_Msk                              </span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM26_Pos     (26U)                                           </span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83528f848c64886be406a292c49f6b55"> 2429</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM26_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM26_Pos)                    </span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea4af83b76361928669dc1de5681bd5"> 2430</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM26         CAN_FM1R_FBM26_Msk                              </span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM27_Pos     (27U)                                           </span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50cb4ff71b1cf38397efdff320e80cb"> 2432</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM27_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM27_Pos)                    </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40ca208f170b85611874b2f832623aa8"> 2433</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM27         CAN_FM1R_FBM27_Msk                              </span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Pos       (0U)                                            </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5fd354abb81f726d16ba3df34d75d2"> 2437</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Msk       (0xFFFFFFFU &lt;&lt; CAN_FS1R_FSC_Pos)                </span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 2438</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC           CAN_FS1R_FSC_Msk                                </span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Pos      (0U)                                            </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521e7ed67be2a02528c2dd393abf8980"> 2440</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC0_Pos)                     </span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 2441</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0          CAN_FS1R_FSC0_Msk                               </span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Pos      (1U)                                            </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1084aab8cb7c0fa2ebb1d54c8b1e5aec"> 2443</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC1_Pos)                     </span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 2444</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1          CAN_FS1R_FSC1_Msk                               </span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Pos      (2U)                                            </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c2bf5abff8b81f574f616837e91391"> 2446</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC2_Pos)                     </span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 2447</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2          CAN_FS1R_FSC2_Msk                               </span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3_Pos      (3U)                                            </span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8783da3e87efcfa99529dc7f6d3e9b8e"> 2449</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC3_Pos)                     </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 2450</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3          CAN_FS1R_FSC3_Msk                               </span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4_Pos      (4U)                                            </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ca51fc93d252a1a57a65ebf4163c46"> 2452</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC4_Pos)                     </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 2453</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4          CAN_FS1R_FSC4_Msk                               </span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5_Pos      (5U)                                            </span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3efc361a57e98dc7fd35b9ad6db3f3"> 2455</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC5_Pos)                     </span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 2456</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5          CAN_FS1R_FSC5_Msk                               </span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6_Pos      (6U)                                            </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a42808ce8e7e8c94c7a1748bc42b256"> 2458</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC6_Pos)                     </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 2459</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6          CAN_FS1R_FSC6_Msk                               </span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7_Pos      (7U)                                            </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d4a45e6f9068e4c7ed2af48eeb9e16"> 2461</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC7_Pos)                     </span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 2462</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7          CAN_FS1R_FSC7_Msk                               </span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8_Pos      (8U)                                            </span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90fee6d415260e5eb61df78ff0bbc3d"> 2464</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC8_Pos)                     </span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 2465</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8          CAN_FS1R_FSC8_Msk                               </span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9_Pos      (9U)                                            </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb2cac86c92bee0c7d29a1ee401aaa0"> 2467</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC9_Pos)                     </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 2468</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9          CAN_FS1R_FSC9_Msk                               </span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10_Pos     (10U)                                           </span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4915e6d23184afe98e5669b2575bfad"> 2470</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC10_Pos)                    </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 2471</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10         CAN_FS1R_FSC10_Msk                              </span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11_Pos     (11U)                                           </span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d1cabb7f95d9e773867888654ea3b0"> 2473</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC11_Pos)                    </span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 2474</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11         CAN_FS1R_FSC11_Msk                              </span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12_Pos     (12U)                                           </span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12de017f6c66c2b893b34d99c36c031"> 2476</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC12_Pos)                    </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 2477</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12         CAN_FS1R_FSC12_Msk                              </span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13_Pos     (13U)                                           </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325adfc64e83297e5feb842002f09142"> 2479</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC13_Pos)                    </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 2480</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13         CAN_FS1R_FSC13_Msk                              </span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC14_Pos     (14U)                                           </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34624026fcafcbee1b6c88d7e7756aae"> 2482</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC14_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC14_Pos)                    </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361a4228de4644d1d6a810f4d074eb5f"> 2483</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC14         CAN_FS1R_FSC14_Msk                              </span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC15_Pos     (15U)                                           </span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49834a4dc96f2cb8f792bd39d032abb4"> 2485</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC15_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC15_Pos)                    </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5ff2e59c16311405dc891f956c7ec96"> 2486</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC15         CAN_FS1R_FSC15_Msk                              </span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC16_Pos     (16U)                                           </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb533d142b86083e8b163adc30999a7"> 2488</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC16_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC16_Pos)                    </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0996ddbc1dcd487c052a0ae81ab852e"> 2489</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC16         CAN_FS1R_FSC16_Msk                              </span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC17_Pos     (17U)                                           </span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4c2ff7be6ee9b3e31108c9877aef03"> 2491</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC17_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC17_Pos)                    </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65482dccb8701bf35d1397aadc1e7dde"> 2492</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC17         CAN_FS1R_FSC17_Msk                              </span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC18_Pos     (18U)                                           </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d890a441fc7b0a75e36caf1cbd7f2d"> 2494</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC18_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC18_Pos)                    </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2657192999f8d7f7fdd5c5ef14d884f"> 2495</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC18         CAN_FS1R_FSC18_Msk                              </span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC19_Pos     (19U)                                           </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562629687ae7a0c506aa310709b5451e"> 2497</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC19_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC19_Pos)                    </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd584a3a9b6d6ae964c0484decb86a93"> 2498</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC19         CAN_FS1R_FSC19_Msk                              </span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC20_Pos     (20U)                                           </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0fce6ba0c9c134b3f634c8495b1e9a2"> 2500</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC20_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC20_Pos)                    </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a5e1f0f1a66d607984d02b96b7fa2a"> 2501</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC20         CAN_FS1R_FSC20_Msk                              </span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC21_Pos     (21U)                                           </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga733db908c55117942e05d21f1ed80d7e"> 2503</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC21_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC21_Pos)                    </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1d6dbc3fc5025a9e7416cc4b40cb7d"> 2504</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC21         CAN_FS1R_FSC21_Msk                              </span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC22_Pos     (22U)                                           </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe5f4c3cd58ca9f4749942e3e6e04ee"> 2506</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC22_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC22_Pos)                    </span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586c662a1dd2458cd1644e597c8da86d"> 2507</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC22         CAN_FS1R_FSC22_Msk                              </span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC23_Pos     (23U)                                           </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f8a8529c7e6e9b2d9bcd4512888365a"> 2509</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC23_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC23_Pos)                    </span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941b39874446041b446c3102646a49b8"> 2510</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC23         CAN_FS1R_FSC23_Msk                              </span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC24_Pos     (24U)                                           </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68e6bfdc20abbec37b36857af02f466d"> 2512</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC24_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC24_Pos)                    </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702728de40ecf0afc5bc8f05ee243ece"> 2513</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC24         CAN_FS1R_FSC24_Msk                              </span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC25_Pos     (25U)                                           </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211e33f4ca75397983086826a688656"> 2515</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC25_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC25_Pos)                    </span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd08e49dcb537e967ef7e8a7b30e9d0"> 2516</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC25         CAN_FS1R_FSC25_Msk                              </span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC26_Pos     (26U)                                           </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d55d2d1459b5de35264036663bc430b"> 2518</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC26_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC26_Pos)                    </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac642623c62041b1be7ce3af929c4f924"> 2519</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC26         CAN_FS1R_FSC26_Msk                              </span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC27_Pos     (27U)                                           </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2c04e71ea402536a26c54e6f23116d"> 2521</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC27_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC27_Pos)                    </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e86579ebc64eda3a65fd8d40e15af57"> 2522</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC27         CAN_FS1R_FSC27_Msk                              </span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA_Pos      (0U)                                            </span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6813f166c5bc78b7ceabcaf544202e"> 2526</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA_Msk      (0xFFFFFFFU &lt;&lt; CAN_FFA1R_FFA_Pos)               </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 2527</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA          CAN_FFA1R_FFA_Msk                               </span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0_Pos     (0U)                                            </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a732f91a0c26a9e29151486e2af798"> 2529</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA0_Pos)                    </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 2530</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0         CAN_FFA1R_FFA0_Msk                              </span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1_Pos     (1U)                                            </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f0c606853b771a99e052cd0fe0995"> 2532</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA1_Pos)                    </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 2533</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1         CAN_FFA1R_FFA1_Msk                              </span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2_Pos     (2U)                                            </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197d8ba6187ed4b6842505ae99104992"> 2535</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA2_Pos)                    </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 2536</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2         CAN_FFA1R_FFA2_Msk                              </span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3_Pos     (3U)                                            </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c1a5ee723cd899b098e277386d86a4"> 2538</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA3_Pos)                    </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 2539</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3         CAN_FFA1R_FFA3_Msk                              </span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4_Pos     (4U)                                            </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d03c010394020f6172d2fceba9e02ea"> 2541</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA4_Pos)                    </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 2542</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4         CAN_FFA1R_FFA4_Msk                              </span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5_Pos     (5U)                                            </span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51918688a8985d110c995bf441a4f763"> 2544</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA5_Pos)                    </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 2545</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5         CAN_FFA1R_FFA5_Msk                              </span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6_Pos     (6U)                                            </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b319af3e2f1b59d544501192e24b68"> 2547</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA6_Pos)                    </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 2548</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6         CAN_FFA1R_FFA6_Msk                              </span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7_Pos     (7U)                                            </span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ff14edc65346f9e08e9f259a7fd45a"> 2550</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA7_Pos)                    </span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 2551</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7         CAN_FFA1R_FFA7_Msk                              </span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8_Pos     (8U)                                            </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga141132dbc9c5d5a0a125c8aae363445b"> 2553</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA8_Pos)                    </span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 2554</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8         CAN_FFA1R_FFA8_Msk                              </span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9_Pos     (9U)                                            </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3270aaea7647ea2c5ccbaf747ceffb5b"> 2556</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA9_Pos)                    </span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 2557</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9         CAN_FFA1R_FFA9_Msk                              </span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10_Pos    (10U)                                           </span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac746965c32524f17be780be809bf29"> 2559</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA10_Pos)                   </span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 2560</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10        CAN_FFA1R_FFA10_Msk                             </span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11_Pos    (11U)                                           </span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fec989f32c99595a73b0910dc92787"> 2562</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA11_Pos)                   </span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 2563</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11        CAN_FFA1R_FFA11_Msk                             </span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12_Pos    (12U)                                           </span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3859f0d8f9b1a52beaa72de195222b"> 2565</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA12_Pos)                   </span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 2566</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12        CAN_FFA1R_FFA12_Msk                             </span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13_Pos    (13U)                                           </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff3bf3a563646cf44a6dacfa1652cb0"> 2568</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA13_Pos)                   </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 2569</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13        CAN_FFA1R_FFA13_Msk                             </span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA14_Pos    (14U)                                           </span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10da524219356b7c7aa0fff90ef718f1"> 2571</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA14_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA14_Pos)                   </span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc473bfe275c940734d2c1775d982d"> 2572</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA14        CAN_FFA1R_FFA14_Msk                             </span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA15_Pos    (15U)                                           </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef1dfb17246f207f68f459a0f7f440df"> 2574</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA15_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA15_Pos)                   </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72b1a17bc4a9c7ec3251af645e290d"> 2575</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA15        CAN_FFA1R_FFA15_Msk                             </span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA16_Pos    (16U)                                           </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f03a68e7428cc6c56b0f755246ecff4"> 2577</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA16_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA16_Pos)                   </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac411834c4a2118354f7b160c292dd6"> 2578</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA16        CAN_FFA1R_FFA16_Msk                             </span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA17_Pos    (17U)                                           </span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eccf63346520ce0fc6d72774b62957d"> 2580</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA17_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA17_Pos)                   </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b3c3d378246929f1092416546aa45"> 2581</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA17        CAN_FFA1R_FFA17_Msk                             </span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA18_Pos    (18U)                                           </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad328f6b0426811376fb96edd92ee17dd"> 2583</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA18_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA18_Pos)                   </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2bf72b9f9c57ddcaf09449a208a4ef"> 2584</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA18        CAN_FFA1R_FFA18_Msk                             </span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA19_Pos    (19U)                                           </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc95b44aaf8c77fb00666241311d78b"> 2586</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA19_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA19_Pos)                   </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a2371494a1ab03e90ff471b4e88d4eb"> 2587</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA19        CAN_FFA1R_FFA19_Msk                             </span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA20_Pos    (20U)                                           </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87cf0758a707ef8bae3f14ca07009487"> 2589</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA20_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA20_Pos)                   </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7359bb245f5bc6f9298bdae577c7f2d1"> 2590</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA20        CAN_FFA1R_FFA20_Msk                             </span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA21_Pos    (21U)                                           </span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49398f11989a0fac67eea74c169add65"> 2592</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA21_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA21_Pos)                   </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4390bdfd6fb22feb6b64de18b45304d8"> 2593</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA21        CAN_FFA1R_FFA21_Msk                             </span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA22_Pos    (22U)                                           </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab501571f610235c7a89d5ed6148ee4bb"> 2595</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA22_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA22_Pos)                   </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga029cfaf7e13f5214dd3e056b0984b1d8"> 2596</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA22        CAN_FFA1R_FFA22_Msk                             </span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA23_Pos    (23U)                                           </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1258ce7b88510c0942cca2ec7443c749"> 2598</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA23_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA23_Pos)                   </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad969df81e8f4d8902ddf9ac76c7ff9d2"> 2599</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA23        CAN_FFA1R_FFA23_Msk                             </span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA24_Pos    (24U)                                           </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe02633e558b53290fc5645ac903318"> 2601</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA24_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA24_Pos)                   </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1adf29e37676017c67204623a45985"> 2602</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA24        CAN_FFA1R_FFA24_Msk                             </span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA25_Pos    (25U)                                           </span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf586e3c813baaa9026b78e158c90df0c"> 2604</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA25_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA25_Pos)                   </span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40553faf034d88e215c71d40c08f774e"> 2605</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA25        CAN_FFA1R_FFA25_Msk                             </span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA26_Pos    (26U)                                           </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac224810fe7b45a273faa3d655bc64d44"> 2607</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA26_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA26_Pos)                   </span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d347ff7528138f59d223adf7c838440"> 2608</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA26        CAN_FFA1R_FFA26_Msk                             </span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA27_Pos    (27U)                                           </span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae312771a3ea200b9df91e30ddc1392d2"> 2610</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA27_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA27_Pos)                   </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ace5c7e4d87bebdc36d66de6cef7442"> 2611</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA27        CAN_FFA1R_FFA27_Msk                             </span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT_Pos      (0U)                                            </span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f05941c6d7ad0294283a20dc4307a56"> 2615</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT_Msk      (0xFFFFFFFU &lt;&lt; CAN_FA1R_FACT_Pos)               </span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 2616</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT          CAN_FA1R_FACT_Msk                               </span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0_Pos     (0U)                                            </span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc33c5308d541004ba2961a7d0527278"> 2618</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT0_Pos)                    </span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 2619</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0         CAN_FA1R_FACT0_Msk                              </span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1_Pos     (1U)                                            </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10ee3a44fa9dc10a77c9a0668a19ddab"> 2621</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT1_Pos)                    </span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 2622</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1         CAN_FA1R_FACT1_Msk                              </span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2_Pos     (2U)                                            </span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc57ac18afd7bd0eb14e84dbc265a83"> 2624</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT2_Pos)                    </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 2625</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2         CAN_FA1R_FACT2_Msk                              </span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3_Pos     (3U)                                            </span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b6a83d65b39753f8208f45d0d72ce"> 2627</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT3_Pos)                    </span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 2628</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3         CAN_FA1R_FACT3_Msk                              </span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4_Pos     (4U)                                            </span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562dc354461029230ead72878c01ba30"> 2630</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT4_Pos)                    </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 2631</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4         CAN_FA1R_FACT4_Msk                              </span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5_Pos     (5U)                                            </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe67ef97c9d6b04fcad49eccad2ce8a1"> 2633</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT5_Pos)                    </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 2634</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5         CAN_FA1R_FACT5_Msk                              </span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6_Pos     (6U)                                            </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13ad536db58592d5b4f2beb9c4f0469"> 2636</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT6_Pos)                    </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 2637</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6         CAN_FA1R_FACT6_Msk                              </span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7_Pos     (7U)                                            </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a9fa687af9f4bc3800be29ee32a3e6"> 2639</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT7_Pos)                    </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 2640</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7         CAN_FA1R_FACT7_Msk                              </span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8_Pos     (8U)                                            </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9addaf5198f1b165bb8a1c5abe8c9a1f"> 2642</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT8_Pos)                    </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 2643</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8         CAN_FA1R_FACT8_Msk                              </span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9_Pos     (9U)                                            </span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cb920b1dd24719e2fe959bc9fa27b2c"> 2645</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT9_Pos)                    </span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 2646</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9         CAN_FA1R_FACT9_Msk                              </span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10_Pos    (10U)                                           </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff61cabd030366925d3f3608cd81ec4"> 2648</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT10_Pos)                   </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 2649</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10        CAN_FA1R_FACT10_Msk                             </span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11_Pos    (11U)                                           </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad043d708a8b891182f6f36217bba8a70"> 2651</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT11_Pos)                   </span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 2652</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11        CAN_FA1R_FACT11_Msk                             </span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12_Pos    (12U)                                           </span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7de851ce57bd07d4913bd409dee3f51"> 2654</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT12_Pos)                   </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 2655</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12        CAN_FA1R_FACT12_Msk                             </span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13_Pos    (13U)                                           </span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc2cc6acea1e2a86083f9f0d5ce05c0"> 2657</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT13_Pos)                   </span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 2658</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13        CAN_FA1R_FACT13_Msk                             </span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT14_Pos    (14U)                                           </span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aad7b1d23bd498ecd99b4adcb239560"> 2660</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT14_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT14_Pos)                   </span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2de45b22180cee8e9b3fef000869af3"> 2661</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT14        CAN_FA1R_FACT14_Msk                             </span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT15_Pos    (15U)                                           </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0e0b9363ac2965048f42ce3abc9518"> 2663</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT15_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT15_Pos)                   </span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8c965500f24cb92a72038e9db3a03"> 2664</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT15        CAN_FA1R_FACT15_Msk                             </span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT16_Pos    (16U)                                           </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b832148df149f3f89b168bf1da68449"> 2666</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT16_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT16_Pos)                   </span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4054fdf1fced195e59509a2282fd023"> 2667</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT16        CAN_FA1R_FACT16_Msk                             </span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT17_Pos    (17U)                                           </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1081e22c20c398d0a24cf2dba852ba"> 2669</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT17_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT17_Pos)                   </span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0970d03bb791397495af0762f54d65"> 2670</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT17        CAN_FA1R_FACT17_Msk                             </span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT18_Pos    (18U)                                           </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0844889fa76d91d278d5694d916a04ca"> 2672</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT18_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT18_Pos)                   </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98ba61a8ef9d4e5cea606148281e432d"> 2673</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT18        CAN_FA1R_FACT18_Msk                             </span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT19_Pos    (19U)                                           </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74353cfdb58079f47563079de3fd778b"> 2675</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT19_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT19_Pos)                   </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87064c634cec6fc2ee70fecbb04b92c2"> 2676</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT19        CAN_FA1R_FACT19_Msk                             </span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT20_Pos    (20U)                                           </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga093d17300bad7b8fa43bd6d264b07217"> 2678</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT20_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT20_Pos)                   </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0222f2ac5c4d4b9e6382d4dd8286bb2"> 2679</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT20        CAN_FA1R_FACT20_Msk                             </span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT21_Pos    (21U)                                           </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bcf854bcce93e28d97db435631b81d8"> 2681</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT21_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT21_Pos)                   </span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22534866322499e9d05513f0d41754fe"> 2682</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT21        CAN_FA1R_FACT21_Msk                             </span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT22_Pos    (22U)                                           </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1090ef53e33de146fb08fdee8e8874f9"> 2684</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT22_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT22_Pos)                   </span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9febd35acb8257833bf9dbbe18b063b"> 2685</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT22        CAN_FA1R_FACT22_Msk                             </span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT23_Pos    (23U)                                           </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64eea4ed2c7c6a0c0c1a1b2e4acfd32f"> 2687</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT23_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT23_Pos)                   </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12e95e773be98669c171971d3be8cc8b"> 2688</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT23        CAN_FA1R_FACT23_Msk                             </span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT24_Pos    (24U)                                           </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57f3f41e8a31cd07be66cbd05eabfbe4"> 2690</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT24_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT24_Pos)                   </span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63dd04052a79614027b3efe30ea1724a"> 2691</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT24        CAN_FA1R_FACT24_Msk                             </span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT25_Pos    (25U)                                           </span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5955b25bf2b59795d8864719ff0bf0"> 2693</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT25_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT25_Pos)                   </span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994fbfb885e73b4221b64f8bcb19631e"> 2694</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT25        CAN_FA1R_FACT25_Msk                             </span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT26_Pos    (26U)                                           </span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30095caad0d9f62fc1aa0ba0ddd70c7"> 2696</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT26_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT26_Pos)                   </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf64c2c798a0c3bbe2745bf603e034a89"> 2697</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT26        CAN_FA1R_FACT26_Msk                             </span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT27_Pos    (27U)                                           </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4c4ecc7e23c652a42b36df4494bc0bf"> 2699</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT27_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT27_Pos)                   </span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf72e900b51c3c380a81832d0314643c2"> 2700</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT27        CAN_FA1R_FACT27_Msk                             </span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf41ce0d3efb93360593d51fc1507ef37"> 2705</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0_Msk       (0x1U &lt;&lt; CAN_F0R1_FB0_Pos)                      </span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 2706</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0           CAN_F0R1_FB0_Msk                                </span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf16111eec26fa5058aeac0945c0a481"> 2708</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1_Msk       (0x1U &lt;&lt; CAN_F0R1_FB1_Pos)                      </span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 2709</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1           CAN_F0R1_FB1_Msk                                </span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269a36e254bdc397d46b7b04b25cf58c"> 2711</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2_Msk       (0x1U &lt;&lt; CAN_F0R1_FB2_Pos)                      </span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 2712</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2           CAN_F0R1_FB2_Msk                                </span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40133f8c3bdff4edac51999e63eb616"> 2714</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3_Msk       (0x1U &lt;&lt; CAN_F0R1_FB3_Pos)                      </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 2715</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3           CAN_F0R1_FB3_Msk                                </span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5be6df46bddda042bca88f23939d6cf"> 2717</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4_Msk       (0x1U &lt;&lt; CAN_F0R1_FB4_Pos)                      </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 2718</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4           CAN_F0R1_FB4_Msk                                </span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d0c4979d148b7aadf88999d127a8e4"> 2720</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5_Msk       (0x1U &lt;&lt; CAN_F0R1_FB5_Pos)                      </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 2721</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5           CAN_F0R1_FB5_Msk                                </span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559e44745ca384b08f8e3d370539e2a4"> 2723</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6_Msk       (0x1U &lt;&lt; CAN_F0R1_FB6_Pos)                      </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 2724</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6           CAN_F0R1_FB6_Msk                                </span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0b187d74d01d2d7a9e0946287a523f"> 2726</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7_Msk       (0x1U &lt;&lt; CAN_F0R1_FB7_Pos)                      </span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 2727</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7           CAN_F0R1_FB7_Msk                                </span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae373e9d2f9a170895ffab6051243a0f6"> 2729</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8_Msk       (0x1U &lt;&lt; CAN_F0R1_FB8_Pos)                      </span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 2730</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8           CAN_F0R1_FB8_Msk                                </span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ac0f1442cbee02cb21fca28b5fc61f6"> 2732</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9_Msk       (0x1U &lt;&lt; CAN_F0R1_FB9_Pos)                      </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 2733</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9           CAN_F0R1_FB9_Msk                                </span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcb7c073dbc77461d7519a85f6377a08"> 2735</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10_Msk      (0x1U &lt;&lt; CAN_F0R1_FB10_Pos)                     </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 2736</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10          CAN_F0R1_FB10_Msk                               </span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f982ab6a096e4421079c592b6791d47"> 2738</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11_Msk      (0x1U &lt;&lt; CAN_F0R1_FB11_Pos)                     </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 2739</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11          CAN_F0R1_FB11_Msk                               </span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70bfdc26446118697edbcd2d95b7676"> 2741</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12_Msk      (0x1U &lt;&lt; CAN_F0R1_FB12_Pos)                     </span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 2742</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12          CAN_F0R1_FB12_Msk                               </span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67a5fe07e6f9e3b3330ad2a46d69d98"> 2744</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13_Msk      (0x1U &lt;&lt; CAN_F0R1_FB13_Pos)                     </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 2745</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13          CAN_F0R1_FB13_Msk                               </span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac932d38da89bcc4fe8cde14ebb59a29e"> 2747</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14_Msk      (0x1U &lt;&lt; CAN_F0R1_FB14_Pos)                     </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 2748</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14          CAN_F0R1_FB14_Msk                               </span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b253d3185e16b606150fee2a19760d"> 2750</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15_Msk      (0x1U &lt;&lt; CAN_F0R1_FB15_Pos)                     </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 2751</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15          CAN_F0R1_FB15_Msk                               </span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87631b267fd39cfee4d253a3d7295b2"> 2753</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16_Msk      (0x1U &lt;&lt; CAN_F0R1_FB16_Pos)                     </span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 2754</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16          CAN_F0R1_FB16_Msk                               </span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35416758e3db5bceaff708bdbe5bdc0"> 2756</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17_Msk      (0x1U &lt;&lt; CAN_F0R1_FB17_Pos)                     </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 2757</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17          CAN_F0R1_FB17_Msk                               </span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a49c7f4d13a4e4b4038caaea711391"> 2759</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18_Msk      (0x1U &lt;&lt; CAN_F0R1_FB18_Pos)                     </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 2760</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18          CAN_F0R1_FB18_Msk                               </span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a34023fcd221fc010aaa51065d59dc"> 2762</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19_Msk      (0x1U &lt;&lt; CAN_F0R1_FB19_Pos)                     </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 2763</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19          CAN_F0R1_FB19_Msk                               </span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574954093b93f62bcfa5cd31e366c2e8"> 2765</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20_Msk      (0x1U &lt;&lt; CAN_F0R1_FB20_Pos)                     </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 2766</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20          CAN_F0R1_FB20_Msk                               </span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41cb6ebc16634fc1a187d536575f47dc"> 2768</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21_Msk      (0x1U &lt;&lt; CAN_F0R1_FB21_Pos)                     </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 2769</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21          CAN_F0R1_FB21_Msk                               </span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56eff75e99dbbdd3e4ffe99ae98cd769"> 2771</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22_Msk      (0x1U &lt;&lt; CAN_F0R1_FB22_Pos)                     </span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 2772</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22          CAN_F0R1_FB22_Msk                               </span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d558afd743b97060008ebad600c249"> 2774</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23_Msk      (0x1U &lt;&lt; CAN_F0R1_FB23_Pos)                     </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 2775</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23          CAN_F0R1_FB23_Msk                               </span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05249fde15f0ea5a4447a370ba33f344"> 2777</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24_Msk      (0x1U &lt;&lt; CAN_F0R1_FB24_Pos)                     </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 2778</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24          CAN_F0R1_FB24_Msk                               </span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e99f0edf1d250d640fda6790e5f8e7"> 2780</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25_Msk      (0x1U &lt;&lt; CAN_F0R1_FB25_Pos)                     </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 2781</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25          CAN_F0R1_FB25_Msk                               </span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d00a7d84706b341bf587c7f329ddf88"> 2783</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26_Msk      (0x1U &lt;&lt; CAN_F0R1_FB26_Pos)                     </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 2784</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26          CAN_F0R1_FB26_Msk                               </span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf334329b9d4faf3443e12317303b45d6"> 2786</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27_Msk      (0x1U &lt;&lt; CAN_F0R1_FB27_Pos)                     </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 2787</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27          CAN_F0R1_FB27_Msk                               </span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb63f1377b7f9dfd87c3ef59a5977ee3"> 2789</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28_Msk      (0x1U &lt;&lt; CAN_F0R1_FB28_Pos)                     </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 2790</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28          CAN_F0R1_FB28_Msk                               </span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7e2b3d7caf0ff01c856374d60f8345"> 2792</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29_Msk      (0x1U &lt;&lt; CAN_F0R1_FB29_Pos)                     </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 2793</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29          CAN_F0R1_FB29_Msk                               </span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9766eac13c78b86a31cd64e0d6bea0d"> 2795</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30_Msk      (0x1U &lt;&lt; CAN_F0R1_FB30_Pos)                     </span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 2796</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30          CAN_F0R1_FB30_Msk                               </span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e5e5a0416bc721a85eb46e256c35262"> 2798</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31_Msk      (0x1U &lt;&lt; CAN_F0R1_FB31_Pos)                     </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 2799</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31          CAN_F0R1_FB31_Msk                               </span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7196f5a41c5a7692fa31249177a70de5"> 2803</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0_Msk       (0x1U &lt;&lt; CAN_F1R1_FB0_Pos)                      </span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 2804</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0           CAN_F1R1_FB0_Msk                                </span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa957dafcd250c1c36d38a0da7a94d0b6"> 2806</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1_Msk       (0x1U &lt;&lt; CAN_F1R1_FB1_Pos)                      </span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 2807</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1           CAN_F1R1_FB1_Msk                                </span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76348b5edccc3dff80131b8c8c66d91"> 2809</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2_Msk       (0x1U &lt;&lt; CAN_F1R1_FB2_Pos)                      </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 2810</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2           CAN_F1R1_FB2_Msk                                </span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489dfc442d364861f5f985aae7651179"> 2812</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3_Msk       (0x1U &lt;&lt; CAN_F1R1_FB3_Pos)                      </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 2813</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3           CAN_F1R1_FB3_Msk                                </span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fba4b8013f5aa76ca9008eb1942423"> 2815</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4_Msk       (0x1U &lt;&lt; CAN_F1R1_FB4_Pos)                      </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 2816</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4           CAN_F1R1_FB4_Msk                                </span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13b02c35ea2380f0f839784fc618090a"> 2818</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5_Msk       (0x1U &lt;&lt; CAN_F1R1_FB5_Pos)                      </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 2819</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5           CAN_F1R1_FB5_Msk                                </span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe821726bd0ab42de7eb6ba9b497e56"> 2821</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6_Msk       (0x1U &lt;&lt; CAN_F1R1_FB6_Pos)                      </span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 2822</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6           CAN_F1R1_FB6_Msk                                </span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655b773dfa0dfe1e62cd8560a8dcb150"> 2824</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7_Msk       (0x1U &lt;&lt; CAN_F1R1_FB7_Pos)                      </span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 2825</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7           CAN_F1R1_FB7_Msk                                </span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1dd516a1cf52c63b64b028d7528da7b"> 2827</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8_Msk       (0x1U &lt;&lt; CAN_F1R1_FB8_Pos)                      </span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 2828</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8           CAN_F1R1_FB8_Msk                                </span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4645154d1f265dee267626ae43e35eae"> 2830</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9_Msk       (0x1U &lt;&lt; CAN_F1R1_FB9_Pos)                      </span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 2831</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9           CAN_F1R1_FB9_Msk                                </span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbe75098babb0ad9de21a966115c4cb"> 2833</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10_Msk      (0x1U &lt;&lt; CAN_F1R1_FB10_Pos)                     </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 2834</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10          CAN_F1R1_FB10_Msk                               </span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b5ea83ec6fdbcc28d0f2c907276bec9"> 2836</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11_Msk      (0x1U &lt;&lt; CAN_F1R1_FB11_Pos)                     </span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 2837</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11          CAN_F1R1_FB11_Msk                               </span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd728a049ed7528b585dd56bd4e1d2cd"> 2839</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12_Msk      (0x1U &lt;&lt; CAN_F1R1_FB12_Pos)                     </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 2840</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12          CAN_F1R1_FB12_Msk                               </span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf67d90e15499f16cb9903c75ffa2cdd"> 2842</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13_Msk      (0x1U &lt;&lt; CAN_F1R1_FB13_Pos)                     </span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 2843</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13          CAN_F1R1_FB13_Msk                               </span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd92e83b650c454a58a4e5bb0a2bae0"> 2845</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14_Msk      (0x1U &lt;&lt; CAN_F1R1_FB14_Pos)                     </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 2846</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14          CAN_F1R1_FB14_Msk                               </span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303d03c806b2cd4ae51703db085ff55b"> 2848</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15_Msk      (0x1U &lt;&lt; CAN_F1R1_FB15_Pos)                     </span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 2849</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15          CAN_F1R1_FB15_Msk                               </span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd648d6b54d04ac636e7536a08d11ebb"> 2851</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16_Msk      (0x1U &lt;&lt; CAN_F1R1_FB16_Pos)                     </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 2852</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16          CAN_F1R1_FB16_Msk                               </span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d839533fbd0dcc34aee11644d5f849"> 2854</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17_Msk      (0x1U &lt;&lt; CAN_F1R1_FB17_Pos)                     </span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 2855</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17          CAN_F1R1_FB17_Msk                               </span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67914799f407244afdbf1ade349dbf3"> 2857</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18_Msk      (0x1U &lt;&lt; CAN_F1R1_FB18_Pos)                     </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 2858</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18          CAN_F1R1_FB18_Msk                               </span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0c47dda83f3ce3f3e5b18f3fb93b35"> 2860</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19_Msk      (0x1U &lt;&lt; CAN_F1R1_FB19_Pos)                     </span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 2861</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19          CAN_F1R1_FB19_Msk                               </span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122f1435ff77893cee8ec0d39fbfb178"> 2863</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20_Msk      (0x1U &lt;&lt; CAN_F1R1_FB20_Pos)                     </span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 2864</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20          CAN_F1R1_FB20_Msk                               </span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7164f10425d3caf734b284f3bc3b5449"> 2866</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21_Msk      (0x1U &lt;&lt; CAN_F1R1_FB21_Pos)                     </span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 2867</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21          CAN_F1R1_FB21_Msk                               </span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ddbed5a2b9531b528d32857123af10a"> 2869</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22_Msk      (0x1U &lt;&lt; CAN_F1R1_FB22_Pos)                     </span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 2870</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22          CAN_F1R1_FB22_Msk                               </span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc01c86ecce551ede43bfeafbbbb384"> 2872</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23_Msk      (0x1U &lt;&lt; CAN_F1R1_FB23_Pos)                     </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 2873</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23          CAN_F1R1_FB23_Msk                               </span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9660622aa2fe3253f7b29e7591462002"> 2875</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24_Msk      (0x1U &lt;&lt; CAN_F1R1_FB24_Pos)                     </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 2876</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24          CAN_F1R1_FB24_Msk                               </span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0f80f8443876e5a992b6b320f19d537"> 2878</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25_Msk      (0x1U &lt;&lt; CAN_F1R1_FB25_Pos)                     </span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 2879</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25          CAN_F1R1_FB25_Msk                               </span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad90d82d2f8485e7e9a530992ac4a84e0"> 2881</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26_Msk      (0x1U &lt;&lt; CAN_F1R1_FB26_Pos)                     </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 2882</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26          CAN_F1R1_FB26_Msk                               </span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd73fe9a0c9c29fcb103e241ed3c4af"> 2884</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27_Msk      (0x1U &lt;&lt; CAN_F1R1_FB27_Pos)                     </span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 2885</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27          CAN_F1R1_FB27_Msk                               </span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1bc410d11b14bfa426de7b7977bee14"> 2887</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28_Msk      (0x1U &lt;&lt; CAN_F1R1_FB28_Pos)                     </span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 2888</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28          CAN_F1R1_FB28_Msk                               </span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48a223c7f7282dc22db7c2e0d557f35"> 2890</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29_Msk      (0x1U &lt;&lt; CAN_F1R1_FB29_Pos)                     </span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 2891</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29          CAN_F1R1_FB29_Msk                               </span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45ba201e41f2fd71cda39c7010f65e0"> 2893</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30_Msk      (0x1U &lt;&lt; CAN_F1R1_FB30_Pos)                     </span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 2894</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30          CAN_F1R1_FB30_Msk                               </span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1345bf0889997c6316180e9754c3e18"> 2896</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31_Msk      (0x1U &lt;&lt; CAN_F1R1_FB31_Pos)                     </span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 2897</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31          CAN_F1R1_FB31_Msk                               </span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a7356281dd4bfe7825df1f7cf2cb9"> 2901</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0_Msk       (0x1U &lt;&lt; CAN_F2R1_FB0_Pos)                      </span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 2902</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0           CAN_F2R1_FB0_Msk                                </span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a45584a55de290532b6835fadf480a"> 2904</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1_Msk       (0x1U &lt;&lt; CAN_F2R1_FB1_Pos)                      </span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 2905</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1           CAN_F2R1_FB1_Msk                                </span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42aa2e179dd31d2ef7373acb814223f2"> 2907</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2_Msk       (0x1U &lt;&lt; CAN_F2R1_FB2_Pos)                      </span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 2908</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2           CAN_F2R1_FB2_Msk                                </span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7f6fc0a5744d9f9246ae814dde3a00"> 2910</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3_Msk       (0x1U &lt;&lt; CAN_F2R1_FB3_Pos)                      </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 2911</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3           CAN_F2R1_FB3_Msk                                </span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7555733c5e81d91c22ef16a2954e58a0"> 2913</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4_Msk       (0x1U &lt;&lt; CAN_F2R1_FB4_Pos)                      </span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 2914</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4           CAN_F2R1_FB4_Msk                                </span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3302502cfe80c87773630dbb3fe8eab1"> 2916</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5_Msk       (0x1U &lt;&lt; CAN_F2R1_FB5_Pos)                      </span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 2917</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5           CAN_F2R1_FB5_Msk                                </span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c22e704c9d4404892df4086290e68ec"> 2919</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6_Msk       (0x1U &lt;&lt; CAN_F2R1_FB6_Pos)                      </span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 2920</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6           CAN_F2R1_FB6_Msk                                </span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569ec796b80a5c48de939b628a2368d8"> 2922</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7_Msk       (0x1U &lt;&lt; CAN_F2R1_FB7_Pos)                      </span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 2923</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7           CAN_F2R1_FB7_Msk                                </span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc5dd0d405b5a0e37c5a7b44e3ddb27d"> 2925</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8_Msk       (0x1U &lt;&lt; CAN_F2R1_FB8_Pos)                      </span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 2926</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8           CAN_F2R1_FB8_Msk                                </span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c52c1e2532edd862c9480c22ee72340"> 2928</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9_Msk       (0x1U &lt;&lt; CAN_F2R1_FB9_Pos)                      </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 2929</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9           CAN_F2R1_FB9_Msk                                </span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64a55a94cadc65b398bd15569223715"> 2931</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10_Msk      (0x1U &lt;&lt; CAN_F2R1_FB10_Pos)                     </span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 2932</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10          CAN_F2R1_FB10_Msk                               </span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeac622ae5a702f2f5ca04eb6d07ba57"> 2934</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11_Msk      (0x1U &lt;&lt; CAN_F2R1_FB11_Pos)                     </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 2935</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11          CAN_F2R1_FB11_Msk                               </span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dae1f468ba956371b53f200658cb93e"> 2937</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12_Msk      (0x1U &lt;&lt; CAN_F2R1_FB12_Pos)                     </span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 2938</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12          CAN_F2R1_FB12_Msk                               </span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82190e04cc99936f1670f81b3e3306d5"> 2940</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13_Msk      (0x1U &lt;&lt; CAN_F2R1_FB13_Pos)                     </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 2941</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13          CAN_F2R1_FB13_Msk                               </span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6722c1954e4dc9dce4931ca68545afd"> 2943</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14_Msk      (0x1U &lt;&lt; CAN_F2R1_FB14_Pos)                     </span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 2944</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14          CAN_F2R1_FB14_Msk                               </span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6b097d716445b57eb181592d9543c7"> 2946</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15_Msk      (0x1U &lt;&lt; CAN_F2R1_FB15_Pos)                     </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 2947</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15          CAN_F2R1_FB15_Msk                               </span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf"> 2949</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16_Msk      (0x1U &lt;&lt; CAN_F2R1_FB16_Pos)                     </span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 2950</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16          CAN_F2R1_FB16_Msk                               </span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa515e5239f2fb3f7669106b0a42ce00b"> 2952</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17_Msk      (0x1U &lt;&lt; CAN_F2R1_FB17_Pos)                     </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 2953</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17          CAN_F2R1_FB17_Msk                               </span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7132daf6ddf622a30b31b0dc82b77bcf"> 2955</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18_Msk      (0x1U &lt;&lt; CAN_F2R1_FB18_Pos)                     </span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 2956</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18          CAN_F2R1_FB18_Msk                               </span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a8f0a1951ca9c9e8cdbac39f64ec6e"> 2958</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19_Msk      (0x1U &lt;&lt; CAN_F2R1_FB19_Pos)                     </span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 2959</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19          CAN_F2R1_FB19_Msk                               </span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58042a29bd588ca97015f8de46239641"> 2961</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20_Msk      (0x1U &lt;&lt; CAN_F2R1_FB20_Pos)                     </span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 2962</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20          CAN_F2R1_FB20_Msk                               </span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e2ea1ce258fc480fb8b2b12a885c9f"> 2964</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21_Msk      (0x1U &lt;&lt; CAN_F2R1_FB21_Pos)                     </span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 2965</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21          CAN_F2R1_FB21_Msk                               </span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ff16cdc9d4b088573f668d99747af"> 2967</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22_Msk      (0x1U &lt;&lt; CAN_F2R1_FB22_Pos)                     </span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 2968</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22          CAN_F2R1_FB22_Msk                               </span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9dd3a87b66e7f305670c551b67bff47"> 2970</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23_Msk      (0x1U &lt;&lt; CAN_F2R1_FB23_Pos)                     </span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 2971</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23          CAN_F2R1_FB23_Msk                               </span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353eaadcd9e7a6ffd389c81f75e5b860"> 2973</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24_Msk      (0x1U &lt;&lt; CAN_F2R1_FB24_Pos)                     </span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 2974</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24          CAN_F2R1_FB24_Msk                               </span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6516de993c142d8a23cc647e9b06ecd2"> 2976</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25_Msk      (0x1U &lt;&lt; CAN_F2R1_FB25_Pos)                     </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 2977</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25          CAN_F2R1_FB25_Msk                               </span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6583d5cb48decd72eb2bee4113c48"> 2979</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26_Msk      (0x1U &lt;&lt; CAN_F2R1_FB26_Pos)                     </span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 2980</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26          CAN_F2R1_FB26_Msk                               </span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6942aff7b854ed29d7bb8affba388"> 2982</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27_Msk      (0x1U &lt;&lt; CAN_F2R1_FB27_Pos)                     </span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 2983</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27          CAN_F2R1_FB27_Msk                               </span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d262f3000a3723269b53cf0c4f3ad2"> 2985</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28_Msk      (0x1U &lt;&lt; CAN_F2R1_FB28_Pos)                     </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 2986</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28          CAN_F2R1_FB28_Msk                               </span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc1ecaa773500c32c41363b2dff8e72"> 2988</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29_Msk      (0x1U &lt;&lt; CAN_F2R1_FB29_Pos)                     </span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 2989</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29          CAN_F2R1_FB29_Msk                               </span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317461fc99abac5a1b3c44487499d315"> 2991</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30_Msk      (0x1U &lt;&lt; CAN_F2R1_FB30_Pos)                     </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 2992</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30          CAN_F2R1_FB30_Msk                               </span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef1c89364eec52f78811d7a8e40d0b4"> 2994</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31_Msk      (0x1U &lt;&lt; CAN_F2R1_FB31_Pos)                     </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 2995</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31          CAN_F2R1_FB31_Msk                               </span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c1d5628f543d31326f122516ae8d36c"> 2999</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0_Msk       (0x1U &lt;&lt; CAN_F3R1_FB0_Pos)                      </span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 3000</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0           CAN_F3R1_FB0_Msk                                </span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4654a2f7909715abd47c047c550d2ca"> 3002</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1_Msk       (0x1U &lt;&lt; CAN_F3R1_FB1_Pos)                      </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 3003</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1           CAN_F3R1_FB1_Msk                                </span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06d554341693c4f1e9cb5ec2d90c74ca"> 3005</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2_Msk       (0x1U &lt;&lt; CAN_F3R1_FB2_Pos)                      </span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 3006</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2           CAN_F3R1_FB2_Msk                                </span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496aa97ec5c7995b3a6da8e9b33c660e"> 3008</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3_Msk       (0x1U &lt;&lt; CAN_F3R1_FB3_Pos)                      </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 3009</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3           CAN_F3R1_FB3_Msk                                </span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62eb0d7464f228fd13f2d567e66b0225"> 3011</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4_Msk       (0x1U &lt;&lt; CAN_F3R1_FB4_Pos)                      </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 3012</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4           CAN_F3R1_FB4_Msk                                </span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e25fcc0e53a3e2d271e06f8985a1e98"> 3014</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5_Msk       (0x1U &lt;&lt; CAN_F3R1_FB5_Pos)                      </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 3015</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5           CAN_F3R1_FB5_Msk                                </span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa5eeffce32825d18dd6ae540691a43"> 3017</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6_Msk       (0x1U &lt;&lt; CAN_F3R1_FB6_Pos)                      </span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 3018</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6           CAN_F3R1_FB6_Msk                                </span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f51e4b529f2c096fb6fec2b6d7df1f5"> 3020</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7_Msk       (0x1U &lt;&lt; CAN_F3R1_FB7_Pos)                      </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 3021</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7           CAN_F3R1_FB7_Msk                                </span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa223fb562425adcb7022b2b5e6f0da6"> 3023</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8_Msk       (0x1U &lt;&lt; CAN_F3R1_FB8_Pos)                      </span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 3024</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8           CAN_F3R1_FB8_Msk                                </span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga900e4c0c595155e852cbc17fda96e9ee"> 3026</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9_Msk       (0x1U &lt;&lt; CAN_F3R1_FB9_Pos)                      </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 3027</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9           CAN_F3R1_FB9_Msk                                </span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3ae8c895b853d340ff7a133870164a"> 3029</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10_Msk      (0x1U &lt;&lt; CAN_F3R1_FB10_Pos)                     </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 3030</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10          CAN_F3R1_FB10_Msk                               </span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68222a41a14bb43bc6d2f0fc4dee1e0f"> 3032</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11_Msk      (0x1U &lt;&lt; CAN_F3R1_FB11_Pos)                     </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 3033</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11          CAN_F3R1_FB11_Msk                               </span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2bac1777b3ebef8b3a22d22514a4b2"> 3035</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12_Msk      (0x1U &lt;&lt; CAN_F3R1_FB12_Pos)                     </span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 3036</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12          CAN_F3R1_FB12_Msk                               </span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f4c6942bebdcb179b5092520842e91"> 3038</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13_Msk      (0x1U &lt;&lt; CAN_F3R1_FB13_Pos)                     </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 3039</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13          CAN_F3R1_FB13_Msk                               </span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cbf7b6b28dce1e65f4377273b060b7"> 3041</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14_Msk      (0x1U &lt;&lt; CAN_F3R1_FB14_Pos)                     </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 3042</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14          CAN_F3R1_FB14_Msk                               </span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d5afdf5c983489b0bcd8029a6e1c45a"> 3044</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15_Msk      (0x1U &lt;&lt; CAN_F3R1_FB15_Pos)                     </span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 3045</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15          CAN_F3R1_FB15_Msk                               </span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc1997d8f970761e068263b8aa9f439"> 3047</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16_Msk      (0x1U &lt;&lt; CAN_F3R1_FB16_Pos)                     </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 3048</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16          CAN_F3R1_FB16_Msk                               </span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8221248c305454dd5071679742a56383"> 3050</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17_Msk      (0x1U &lt;&lt; CAN_F3R1_FB17_Pos)                     </span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 3051</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17          CAN_F3R1_FB17_Msk                               </span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84e18a8d220d1dbf071afcbe969b976"> 3053</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18_Msk      (0x1U &lt;&lt; CAN_F3R1_FB18_Pos)                     </span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 3054</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18          CAN_F3R1_FB18_Msk                               </span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3806303c3cfe2dcee6e3409eb1492b6"> 3056</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19_Msk      (0x1U &lt;&lt; CAN_F3R1_FB19_Pos)                     </span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 3057</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19          CAN_F3R1_FB19_Msk                               </span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e8b9d7e4cdc6856c6ad61d15fae9f2"> 3059</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20_Msk      (0x1U &lt;&lt; CAN_F3R1_FB20_Pos)                     </span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 3060</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20          CAN_F3R1_FB20_Msk                               </span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6bf19e9356adcb47a75895b653025"> 3062</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21_Msk      (0x1U &lt;&lt; CAN_F3R1_FB21_Pos)                     </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 3063</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21          CAN_F3R1_FB21_Msk                               </span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f9cc55362b508457dae2a22f3577b9"> 3065</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22_Msk      (0x1U &lt;&lt; CAN_F3R1_FB22_Pos)                     </span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 3066</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22          CAN_F3R1_FB22_Msk                               </span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b384413c96686c5b6d955edf3605e7"> 3068</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23_Msk      (0x1U &lt;&lt; CAN_F3R1_FB23_Pos)                     </span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 3069</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23          CAN_F3R1_FB23_Msk                               </span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c095337bdce797f169006a2b79ecda"> 3071</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24_Msk      (0x1U &lt;&lt; CAN_F3R1_FB24_Pos)                     </span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 3072</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24          CAN_F3R1_FB24_Msk                               </span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad411d7ebb23972f68d8d3622a89de73e"> 3074</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25_Msk      (0x1U &lt;&lt; CAN_F3R1_FB25_Pos)                     </span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 3075</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25          CAN_F3R1_FB25_Msk                               </span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56aa4a1d23228828e880810e6d644054"> 3077</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26_Msk      (0x1U &lt;&lt; CAN_F3R1_FB26_Pos)                     </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 3078</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26          CAN_F3R1_FB26_Msk                               </span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a14d8e964a880b27705af96225917cb"> 3080</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27_Msk      (0x1U &lt;&lt; CAN_F3R1_FB27_Pos)                     </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 3081</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27          CAN_F3R1_FB27_Msk                               </span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62dea0d389306d34595416ca334c7bf1"> 3083</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28_Msk      (0x1U &lt;&lt; CAN_F3R1_FB28_Pos)                     </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 3084</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28          CAN_F3R1_FB28_Msk                               </span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04da25e051a24c10b8d59f6a87818fb0"> 3086</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29_Msk      (0x1U &lt;&lt; CAN_F3R1_FB29_Pos)                     </span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 3087</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29          CAN_F3R1_FB29_Msk                               </span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9b888a2c0f23588c4f79d7e1545c61"> 3089</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30_Msk      (0x1U &lt;&lt; CAN_F3R1_FB30_Pos)                     </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 3090</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30          CAN_F3R1_FB30_Msk                               </span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5486013f92f3646e9ac903676b6743"> 3092</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31_Msk      (0x1U &lt;&lt; CAN_F3R1_FB31_Pos)                     </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 3093</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31          CAN_F3R1_FB31_Msk                               </span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7988e6a122cc6084ea40df4b66de5f0f"> 3097</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0_Msk       (0x1U &lt;&lt; CAN_F4R1_FB0_Pos)                      </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 3098</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0           CAN_F4R1_FB0_Msk                                </span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88382bdd2a166258413d39fbb436050"> 3100</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1_Msk       (0x1U &lt;&lt; CAN_F4R1_FB1_Pos)                      </span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 3101</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1           CAN_F4R1_FB1_Msk                                </span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6564dfdae0be64785df0d766aa5c149"> 3103</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2_Msk       (0x1U &lt;&lt; CAN_F4R1_FB2_Pos)                      </span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 3104</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2           CAN_F4R1_FB2_Msk                                </span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga786fe254e7a86a2ac517ea453f78e120"> 3106</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3_Msk       (0x1U &lt;&lt; CAN_F4R1_FB3_Pos)                      </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 3107</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3           CAN_F4R1_FB3_Msk                                </span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd92184f0f30164e14b07a7a4e5208a2"> 3109</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4_Msk       (0x1U &lt;&lt; CAN_F4R1_FB4_Pos)                      </span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 3110</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4           CAN_F4R1_FB4_Msk                                </span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8707829180a6a5ea26822a408facce"> 3112</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5_Msk       (0x1U &lt;&lt; CAN_F4R1_FB5_Pos)                      </span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 3113</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5           CAN_F4R1_FB5_Msk                                </span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270fa51a92450225b554f19353f38f0e"> 3115</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6_Msk       (0x1U &lt;&lt; CAN_F4R1_FB6_Pos)                      </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 3116</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6           CAN_F4R1_FB6_Msk                                </span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474765e4a523545019ad84e02c9af69c"> 3118</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7_Msk       (0x1U &lt;&lt; CAN_F4R1_FB7_Pos)                      </span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 3119</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7           CAN_F4R1_FB7_Msk                                </span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa256896c733d9155ab9c60d6f2d58a3b"> 3121</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8_Msk       (0x1U &lt;&lt; CAN_F4R1_FB8_Pos)                      </span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 3122</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8           CAN_F4R1_FB8_Msk                                </span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fdff1d01f74ad524f97bd3a138e6c4d"> 3124</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9_Msk       (0x1U &lt;&lt; CAN_F4R1_FB9_Pos)                      </span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 3125</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9           CAN_F4R1_FB9_Msk                                </span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5e8f2c67a528aa361922158ae8eb92"> 3127</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10_Msk      (0x1U &lt;&lt; CAN_F4R1_FB10_Pos)                     </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 3128</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10          CAN_F4R1_FB10_Msk                               </span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cb96e2d638c18f5ce23bed3342f39d"> 3130</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11_Msk      (0x1U &lt;&lt; CAN_F4R1_FB11_Pos)                     </span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 3131</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11          CAN_F4R1_FB11_Msk                               </span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613094782d73b0e3e5272eff72f04d42"> 3133</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12_Msk      (0x1U &lt;&lt; CAN_F4R1_FB12_Pos)                     </span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 3134</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12          CAN_F4R1_FB12_Msk                               </span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07c564a28ae0d2958891d26110e4c411"> 3136</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13_Msk      (0x1U &lt;&lt; CAN_F4R1_FB13_Pos)                     </span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 3137</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13          CAN_F4R1_FB13_Msk                               </span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7d95aae3c918a4c446ecd57f876383"> 3139</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14_Msk      (0x1U &lt;&lt; CAN_F4R1_FB14_Pos)                     </span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 3140</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14          CAN_F4R1_FB14_Msk                               </span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf226c102853cbf2918931586573641bf"> 3142</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15_Msk      (0x1U &lt;&lt; CAN_F4R1_FB15_Pos)                     </span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 3143</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15          CAN_F4R1_FB15_Msk                               </span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5885429c36cad6e1bae78efccc6f4c59"> 3145</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16_Msk      (0x1U &lt;&lt; CAN_F4R1_FB16_Pos)                     </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 3146</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16          CAN_F4R1_FB16_Msk                               </span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa31c54bcaf590c65c626253362949c8"> 3148</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17_Msk      (0x1U &lt;&lt; CAN_F4R1_FB17_Pos)                     </span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 3149</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17          CAN_F4R1_FB17_Msk                               </span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d6925aa9feee56fba36b3a4e399c2d8"> 3151</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18_Msk      (0x1U &lt;&lt; CAN_F4R1_FB18_Pos)                     </span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 3152</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18          CAN_F4R1_FB18_Msk                               </span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebb1f9e546b4c8bb2bcb3d6e9a1f0949"> 3154</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19_Msk      (0x1U &lt;&lt; CAN_F4R1_FB19_Pos)                     </span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 3155</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19          CAN_F4R1_FB19_Msk                               </span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119fbe324a31a61a0b5aa989658cf15d"> 3157</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20_Msk      (0x1U &lt;&lt; CAN_F4R1_FB20_Pos)                     </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 3158</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20          CAN_F4R1_FB20_Msk                               </span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa57165c0d07048b0024f56e0febdaccd"> 3160</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21_Msk      (0x1U &lt;&lt; CAN_F4R1_FB21_Pos)                     </span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 3161</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21          CAN_F4R1_FB21_Msk                               </span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91bdc8395c27e8e23092b3f9784b7994"> 3163</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22_Msk      (0x1U &lt;&lt; CAN_F4R1_FB22_Pos)                     </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 3164</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22          CAN_F4R1_FB22_Msk                               </span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32276ab0a34c8ae46eee73ad1f208d7"> 3166</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23_Msk      (0x1U &lt;&lt; CAN_F4R1_FB23_Pos)                     </span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 3167</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23          CAN_F4R1_FB23_Msk                               </span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1033412ffe01f17f87d0287af5bd70"> 3169</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24_Msk      (0x1U &lt;&lt; CAN_F4R1_FB24_Pos)                     </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 3170</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24          CAN_F4R1_FB24_Msk                               </span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8fcea6cb9dd0d6240208ed38acecdc"> 3172</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25_Msk      (0x1U &lt;&lt; CAN_F4R1_FB25_Pos)                     </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 3173</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25          CAN_F4R1_FB25_Msk                               </span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2abd932d950db3d7aafbb9af2639a57"> 3175</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26_Msk      (0x1U &lt;&lt; CAN_F4R1_FB26_Pos)                     </span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 3176</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26          CAN_F4R1_FB26_Msk                               </span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34b9b4abc8d9196ce7aab200c99787c"> 3178</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27_Msk      (0x1U &lt;&lt; CAN_F4R1_FB27_Pos)                     </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 3179</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27          CAN_F4R1_FB27_Msk                               </span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008f59ed84fb846c36803d37e52c09d0"> 3181</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28_Msk      (0x1U &lt;&lt; CAN_F4R1_FB28_Pos)                     </span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 3182</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28          CAN_F4R1_FB28_Msk                               </span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd6c2fc9688b65bda0ca6b9e18e0c072"> 3184</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29_Msk      (0x1U &lt;&lt; CAN_F4R1_FB29_Pos)                     </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 3185</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29          CAN_F4R1_FB29_Msk                               </span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2012557ac8ac7ddd510c1dd771062dc2"> 3187</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30_Msk      (0x1U &lt;&lt; CAN_F4R1_FB30_Pos)                     </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 3188</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30          CAN_F4R1_FB30_Msk                               </span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe91e1b46bc8af15c5d727b81e51bfdb"> 3190</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31_Msk      (0x1U &lt;&lt; CAN_F4R1_FB31_Pos)                     </span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 3191</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31          CAN_F4R1_FB31_Msk                               </span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18f8312b10016a8ad987ceaa48f7a67f"> 3195</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0_Msk       (0x1U &lt;&lt; CAN_F5R1_FB0_Pos)                      </span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 3196</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0           CAN_F5R1_FB0_Msk                                </span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4421f59236d1bd77fadc2e093c988466"> 3198</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1_Msk       (0x1U &lt;&lt; CAN_F5R1_FB1_Pos)                      </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 3199</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1           CAN_F5R1_FB1_Msk                                </span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39beb5641b129903d6d43a152b9b1fc2"> 3201</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2_Msk       (0x1U &lt;&lt; CAN_F5R1_FB2_Pos)                      </span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 3202</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2           CAN_F5R1_FB2_Msk                                </span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c30456c58159fc9c8b5fc705a897c4b"> 3204</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3_Msk       (0x1U &lt;&lt; CAN_F5R1_FB3_Pos)                      </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 3205</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3           CAN_F5R1_FB3_Msk                                </span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecdbb3ad483c253075f585fb453e6fb8"> 3207</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4_Msk       (0x1U &lt;&lt; CAN_F5R1_FB4_Pos)                      </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 3208</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4           CAN_F5R1_FB4_Msk                                </span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa323c7e6521417879450a4d5996e256"> 3210</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5_Msk       (0x1U &lt;&lt; CAN_F5R1_FB5_Pos)                      </span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 3211</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5           CAN_F5R1_FB5_Msk                                </span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e09b9fe8aeb61f4253d15d6bd808f0"> 3213</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6_Msk       (0x1U &lt;&lt; CAN_F5R1_FB6_Pos)                      </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 3214</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6           CAN_F5R1_FB6_Msk                                </span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8ddbee4662088695a19791d9754f060"> 3216</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7_Msk       (0x1U &lt;&lt; CAN_F5R1_FB7_Pos)                      </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 3217</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7           CAN_F5R1_FB7_Msk                                </span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b80299e85591ee7bb2669dfbd7beced"> 3219</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8_Msk       (0x1U &lt;&lt; CAN_F5R1_FB8_Pos)                      </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 3220</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8           CAN_F5R1_FB8_Msk                                </span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad909d1a8817b8daf42ad0ebd18551ae8"> 3222</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9_Msk       (0x1U &lt;&lt; CAN_F5R1_FB9_Pos)                      </span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 3223</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9           CAN_F5R1_FB9_Msk                                </span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eba02afe3b8e8f8eebaa38b8499604c"> 3225</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10_Msk      (0x1U &lt;&lt; CAN_F5R1_FB10_Pos)                     </span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 3226</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10          CAN_F5R1_FB10_Msk                               </span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae735eeb78cc75daa1870ea4d2141e40e"> 3228</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11_Msk      (0x1U &lt;&lt; CAN_F5R1_FB11_Pos)                     </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 3229</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11          CAN_F5R1_FB11_Msk                               </span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa57169fb0310c42945b03d791c2f54b"> 3231</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12_Msk      (0x1U &lt;&lt; CAN_F5R1_FB12_Pos)                     </span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 3232</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12          CAN_F5R1_FB12_Msk                               </span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f520a74c377435d6bbbaf002bd72bf"> 3234</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13_Msk      (0x1U &lt;&lt; CAN_F5R1_FB13_Pos)                     </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 3235</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13          CAN_F5R1_FB13_Msk                               </span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35a677ded1b04b0ba090b33e4558f658"> 3237</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14_Msk      (0x1U &lt;&lt; CAN_F5R1_FB14_Pos)                     </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 3238</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14          CAN_F5R1_FB14_Msk                               </span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfe4d49efd13e228ed872dbe7f8b5a6c"> 3240</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15_Msk      (0x1U &lt;&lt; CAN_F5R1_FB15_Pos)                     </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 3241</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15          CAN_F5R1_FB15_Msk                               </span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6533312fc17838e6d13acb30b3920cb6"> 3243</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16_Msk      (0x1U &lt;&lt; CAN_F5R1_FB16_Pos)                     </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 3244</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16          CAN_F5R1_FB16_Msk                               </span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6f582e0d54bfd7467f6feed9834672a"> 3246</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17_Msk      (0x1U &lt;&lt; CAN_F5R1_FB17_Pos)                     </span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 3247</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17          CAN_F5R1_FB17_Msk                               </span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241cc69a215db80ad1e1028462f05400"> 3249</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18_Msk      (0x1U &lt;&lt; CAN_F5R1_FB18_Pos)                     </span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 3250</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18          CAN_F5R1_FB18_Msk                               </span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce1dc2e2a4b715e83aeee7419bb9640"> 3252</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19_Msk      (0x1U &lt;&lt; CAN_F5R1_FB19_Pos)                     </span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 3253</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19          CAN_F5R1_FB19_Msk                               </span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c7bd885ecb532509cd74d87eef62dc"> 3255</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20_Msk      (0x1U &lt;&lt; CAN_F5R1_FB20_Pos)                     </span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 3256</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20          CAN_F5R1_FB20_Msk                               </span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481485aaa4f39fcdbc5e687452e08cab"> 3258</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21_Msk      (0x1U &lt;&lt; CAN_F5R1_FB21_Pos)                     </span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 3259</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21          CAN_F5R1_FB21_Msk                               </span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629b22e7deeac3e00278086311c7494"> 3261</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22_Msk      (0x1U &lt;&lt; CAN_F5R1_FB22_Pos)                     </span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 3262</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22          CAN_F5R1_FB22_Msk                               </span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a285e060706ab40c834d30f23584f21"> 3264</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23_Msk      (0x1U &lt;&lt; CAN_F5R1_FB23_Pos)                     </span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 3265</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23          CAN_F5R1_FB23_Msk                               </span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb36d512d79bbf393fd07152d0128b3"> 3267</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24_Msk      (0x1U &lt;&lt; CAN_F5R1_FB24_Pos)                     </span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 3268</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24          CAN_F5R1_FB24_Msk                               </span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad908c2a3a6d777350aa5a7c926523d4"> 3270</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25_Msk      (0x1U &lt;&lt; CAN_F5R1_FB25_Pos)                     </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 3271</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25          CAN_F5R1_FB25_Msk                               </span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d0db33c0e7a81c01f442cd914348b7"> 3273</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26_Msk      (0x1U &lt;&lt; CAN_F5R1_FB26_Pos)                     </span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 3274</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26          CAN_F5R1_FB26_Msk                               </span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa42eeb73609e01712771d123cf5d9b"> 3276</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27_Msk      (0x1U &lt;&lt; CAN_F5R1_FB27_Pos)                     </span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 3277</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27          CAN_F5R1_FB27_Msk                               </span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88a15489fa10cf7d251f7faa5955ba5"> 3279</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28_Msk      (0x1U &lt;&lt; CAN_F5R1_FB28_Pos)                     </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 3280</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28          CAN_F5R1_FB28_Msk                               </span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c619cf4d0662ee07d2621300d0a22e0"> 3282</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29_Msk      (0x1U &lt;&lt; CAN_F5R1_FB29_Pos)                     </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 3283</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29          CAN_F5R1_FB29_Msk                               </span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad45b2c10d0637cb1279cfdaccd186e11"> 3285</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30_Msk      (0x1U &lt;&lt; CAN_F5R1_FB30_Pos)                     </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 3286</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30          CAN_F5R1_FB30_Msk                               </span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cca1e8863cc27c3c8afb9d7cee55fe5"> 3288</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31_Msk      (0x1U &lt;&lt; CAN_F5R1_FB31_Pos)                     </span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 3289</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31          CAN_F5R1_FB31_Msk                               </span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaf448c354a5a325c540df29f7af6ad"> 3293</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0_Msk       (0x1U &lt;&lt; CAN_F6R1_FB0_Pos)                      </span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 3294</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0           CAN_F6R1_FB0_Msk                                </span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3154b0f8cb4e1e230e37da1e696659f"> 3296</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1_Msk       (0x1U &lt;&lt; CAN_F6R1_FB1_Pos)                      </span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 3297</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1           CAN_F6R1_FB1_Msk                                </span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19eddf607d2cf5941d3b6807ff89cd"> 3299</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2_Msk       (0x1U &lt;&lt; CAN_F6R1_FB2_Pos)                      </span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 3300</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2           CAN_F6R1_FB2_Msk                                </span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1656844d8617834262a5b6e24936bd"> 3302</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3_Msk       (0x1U &lt;&lt; CAN_F6R1_FB3_Pos)                      </span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 3303</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3           CAN_F6R1_FB3_Msk                                </span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a812ea22c8f0cfb484edc70dd19d6b"> 3305</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4_Msk       (0x1U &lt;&lt; CAN_F6R1_FB4_Pos)                      </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 3306</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4           CAN_F6R1_FB4_Msk                                </span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe1da36ff17919dc17466458f924a2"> 3308</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5_Msk       (0x1U &lt;&lt; CAN_F6R1_FB5_Pos)                      </span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 3309</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5           CAN_F6R1_FB5_Msk                                </span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd31d2b1806cf454d51d956eb339d096"> 3311</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6_Msk       (0x1U &lt;&lt; CAN_F6R1_FB6_Pos)                      </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 3312</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6           CAN_F6R1_FB6_Msk                                </span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b36413ac64900c2398a530bbe647a6"> 3314</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7_Msk       (0x1U &lt;&lt; CAN_F6R1_FB7_Pos)                      </span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 3315</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7           CAN_F6R1_FB7_Msk                                </span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45055999ce3c93c3f0e13f6a5fa1da30"> 3317</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8_Msk       (0x1U &lt;&lt; CAN_F6R1_FB8_Pos)                      </span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 3318</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8           CAN_F6R1_FB8_Msk                                </span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1904252fa35eca764e319ae3d124caa"> 3320</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9_Msk       (0x1U &lt;&lt; CAN_F6R1_FB9_Pos)                      </span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 3321</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9           CAN_F6R1_FB9_Msk                                </span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a103dac7595c91ff96149735c5ce964"> 3323</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10_Msk      (0x1U &lt;&lt; CAN_F6R1_FB10_Pos)                     </span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 3324</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10          CAN_F6R1_FB10_Msk                               </span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf418fcb1f3c27715523268e65cacab77"> 3326</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11_Msk      (0x1U &lt;&lt; CAN_F6R1_FB11_Pos)                     </span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 3327</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11          CAN_F6R1_FB11_Msk                               </span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf975da091767c6f1106d725426874602"> 3329</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12_Msk      (0x1U &lt;&lt; CAN_F6R1_FB12_Pos)                     </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 3330</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12          CAN_F6R1_FB12_Msk                               </span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf024ad0a5286c193a57e761ae8dd78ab"> 3332</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13_Msk      (0x1U &lt;&lt; CAN_F6R1_FB13_Pos)                     </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 3333</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13          CAN_F6R1_FB13_Msk                               </span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc33648e9130b7b12dd082032e1e02"> 3335</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14_Msk      (0x1U &lt;&lt; CAN_F6R1_FB14_Pos)                     </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 3336</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14          CAN_F6R1_FB14_Msk                               </span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad577265745548ad4066ee66d7db968f5"> 3338</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15_Msk      (0x1U &lt;&lt; CAN_F6R1_FB15_Pos)                     </span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 3339</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15          CAN_F6R1_FB15_Msk                               </span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4c35e9c340e717ba471e6913120bac"> 3341</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16_Msk      (0x1U &lt;&lt; CAN_F6R1_FB16_Pos)                     </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 3342</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16          CAN_F6R1_FB16_Msk                               </span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b71b0660dd705a9ebe22c2e768e4172"> 3344</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17_Msk      (0x1U &lt;&lt; CAN_F6R1_FB17_Pos)                     </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 3345</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17          CAN_F6R1_FB17_Msk                               </span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42fa5a606d58f2a30da9a58581178127"> 3347</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18_Msk      (0x1U &lt;&lt; CAN_F6R1_FB18_Pos)                     </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 3348</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18          CAN_F6R1_FB18_Msk                               </span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433c7e51a79cc95f7aa5593c5d347dfc"> 3350</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19_Msk      (0x1U &lt;&lt; CAN_F6R1_FB19_Pos)                     </span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 3351</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19          CAN_F6R1_FB19_Msk                               </span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b843a11577d4891e11238810c01ccea"> 3353</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20_Msk      (0x1U &lt;&lt; CAN_F6R1_FB20_Pos)                     </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 3354</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20          CAN_F6R1_FB20_Msk                               </span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49834ceca6245c6bed6b011c37cb51c"> 3356</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21_Msk      (0x1U &lt;&lt; CAN_F6R1_FB21_Pos)                     </span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 3357</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21          CAN_F6R1_FB21_Msk                               </span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd32cd4a51845ae3257bec44dea5f36"> 3359</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22_Msk      (0x1U &lt;&lt; CAN_F6R1_FB22_Pos)                     </span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 3360</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22          CAN_F6R1_FB22_Msk                               </span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601aa03929a9eed61e4191a049c75fb8"> 3362</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23_Msk      (0x1U &lt;&lt; CAN_F6R1_FB23_Pos)                     </span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 3363</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23          CAN_F6R1_FB23_Msk                               </span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2707b11422d80fcc55e5759c7d7a3983"> 3365</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24_Msk      (0x1U &lt;&lt; CAN_F6R1_FB24_Pos)                     </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 3366</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24          CAN_F6R1_FB24_Msk                               </span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ed60d8e8930a207039da6873a403b4"> 3368</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25_Msk      (0x1U &lt;&lt; CAN_F6R1_FB25_Pos)                     </span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 3369</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25          CAN_F6R1_FB25_Msk                               </span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2202fe7314b833d290f25a0e5234169"> 3371</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26_Msk      (0x1U &lt;&lt; CAN_F6R1_FB26_Pos)                     </span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 3372</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26          CAN_F6R1_FB26_Msk                               </span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b34d58ea8416ea9ccdadd87259d810"> 3374</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27_Msk      (0x1U &lt;&lt; CAN_F6R1_FB27_Pos)                     </span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 3375</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27          CAN_F6R1_FB27_Msk                               </span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87f159252e6a934b1ecfb6082d8ac50"> 3377</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28_Msk      (0x1U &lt;&lt; CAN_F6R1_FB28_Pos)                     </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 3378</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28          CAN_F6R1_FB28_Msk                               </span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87baee8a9cefd8158caf141f29881051"> 3380</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29_Msk      (0x1U &lt;&lt; CAN_F6R1_FB29_Pos)                     </span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 3381</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29          CAN_F6R1_FB29_Msk                               </span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdec0e767a520aa7bcffac3e5652181b"> 3383</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30_Msk      (0x1U &lt;&lt; CAN_F6R1_FB30_Pos)                     </span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 3384</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30          CAN_F6R1_FB30_Msk                               </span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2f09b2ada8e9ea6e28a7abe6dfd678"> 3386</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31_Msk      (0x1U &lt;&lt; CAN_F6R1_FB31_Pos)                     </span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 3387</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31          CAN_F6R1_FB31_Msk                               </span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19ad30a6bd063074a8e787ce24f7d3f"> 3391</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0_Msk       (0x1U &lt;&lt; CAN_F7R1_FB0_Pos)                      </span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 3392</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0           CAN_F7R1_FB0_Msk                                </span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83bdd3955b202a00602bff176ab3cd8"> 3394</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1_Msk       (0x1U &lt;&lt; CAN_F7R1_FB1_Pos)                      </span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 3395</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1           CAN_F7R1_FB1_Msk                                </span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffbf82ffead59ec0190dec25b9c8c621"> 3397</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2_Msk       (0x1U &lt;&lt; CAN_F7R1_FB2_Pos)                      </span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 3398</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2           CAN_F7R1_FB2_Msk                                </span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab477aa17c626cac52ef965f21579dc69"> 3400</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3_Msk       (0x1U &lt;&lt; CAN_F7R1_FB3_Pos)                      </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 3401</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3           CAN_F7R1_FB3_Msk                                </span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e6552b734a4618cff826b853d8e5ac7"> 3403</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4_Msk       (0x1U &lt;&lt; CAN_F7R1_FB4_Pos)                      </span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 3404</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4           CAN_F7R1_FB4_Msk                                </span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b90d78121983740c8d803352b68cef"> 3406</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5_Msk       (0x1U &lt;&lt; CAN_F7R1_FB5_Pos)                      </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 3407</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5           CAN_F7R1_FB5_Msk                                </span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3a549c7bf229dda892b600b320b4e0"> 3409</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6_Msk       (0x1U &lt;&lt; CAN_F7R1_FB6_Pos)                      </span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 3410</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6           CAN_F7R1_FB6_Msk                                </span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8ad36251e272dd1487dfec8f4b6cfd"> 3412</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7_Msk       (0x1U &lt;&lt; CAN_F7R1_FB7_Pos)                      </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 3413</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7           CAN_F7R1_FB7_Msk                                </span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2be453e8e7320b77bc242044038ab02"> 3415</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8_Msk       (0x1U &lt;&lt; CAN_F7R1_FB8_Pos)                      </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 3416</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8           CAN_F7R1_FB8_Msk                                </span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga271c074cc3a12f895a531d0cfb29a883"> 3418</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9_Msk       (0x1U &lt;&lt; CAN_F7R1_FB9_Pos)                      </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 3419</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9           CAN_F7R1_FB9_Msk                                </span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad708e8bc52c416ee38bc5bb93822a877"> 3421</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10_Msk      (0x1U &lt;&lt; CAN_F7R1_FB10_Pos)                     </span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 3422</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10          CAN_F7R1_FB10_Msk                               </span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8fa9afddd282899c92a7647e6f1eb8e"> 3424</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11_Msk      (0x1U &lt;&lt; CAN_F7R1_FB11_Pos)                     </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 3425</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11          CAN_F7R1_FB11_Msk                               </span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad694f31ad366db83ec659c93fb75db7f"> 3427</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12_Msk      (0x1U &lt;&lt; CAN_F7R1_FB12_Pos)                     </span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 3428</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12          CAN_F7R1_FB12_Msk                               </span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc73cd4c1973c6d575b12ef8a34aefdf"> 3430</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13_Msk      (0x1U &lt;&lt; CAN_F7R1_FB13_Pos)                     </span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 3431</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13          CAN_F7R1_FB13_Msk                               </span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51f245c33277eb5e09db8b8302e2df6"> 3433</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14_Msk      (0x1U &lt;&lt; CAN_F7R1_FB14_Pos)                     </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 3434</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14          CAN_F7R1_FB14_Msk                               </span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd14c5855dfe51bc8a1a44266d1c925"> 3436</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15_Msk      (0x1U &lt;&lt; CAN_F7R1_FB15_Pos)                     </span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 3437</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15          CAN_F7R1_FB15_Msk                               </span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc661e05b2422313bf88f39f049ce53e"> 3439</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16_Msk      (0x1U &lt;&lt; CAN_F7R1_FB16_Pos)                     </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 3440</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16          CAN_F7R1_FB16_Msk                               </span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a27e2e7fd333f0aba9fbd5919e260d"> 3442</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17_Msk      (0x1U &lt;&lt; CAN_F7R1_FB17_Pos)                     </span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 3443</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17          CAN_F7R1_FB17_Msk                               </span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278e31f437817faa9cad12cc69e3112b"> 3445</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18_Msk      (0x1U &lt;&lt; CAN_F7R1_FB18_Pos)                     </span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 3446</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18          CAN_F7R1_FB18_Msk                               </span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1422787fd4beb2c5679f45908214fd6"> 3448</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19_Msk      (0x1U &lt;&lt; CAN_F7R1_FB19_Pos)                     </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 3449</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19          CAN_F7R1_FB19_Msk                               </span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71fb64ea19cf98ac384fed6babe5fdc"> 3451</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20_Msk      (0x1U &lt;&lt; CAN_F7R1_FB20_Pos)                     </span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 3452</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20          CAN_F7R1_FB20_Msk                               </span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1d29a629499734298ff81b9892cb0a"> 3454</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21_Msk      (0x1U &lt;&lt; CAN_F7R1_FB21_Pos)                     </span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 3455</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21          CAN_F7R1_FB21_Msk                               </span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4535f6c9da894cc9ef7a6ba6f6bc6525"> 3457</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22_Msk      (0x1U &lt;&lt; CAN_F7R1_FB22_Pos)                     </span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 3458</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22          CAN_F7R1_FB22_Msk                               </span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b9c180bade4dad957697b4f5b4354f"> 3460</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23_Msk      (0x1U &lt;&lt; CAN_F7R1_FB23_Pos)                     </span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 3461</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23          CAN_F7R1_FB23_Msk                               </span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cad693a28b872fe402439c9548f35"> 3463</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24_Msk      (0x1U &lt;&lt; CAN_F7R1_FB24_Pos)                     </span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 3464</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24          CAN_F7R1_FB24_Msk                               </span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aefee2f7b7c851315fd09a2ef4df5ed"> 3466</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25_Msk      (0x1U &lt;&lt; CAN_F7R1_FB25_Pos)                     </span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 3467</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25          CAN_F7R1_FB25_Msk                               </span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae7335a105fc044215160bdafda2485"> 3469</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26_Msk      (0x1U &lt;&lt; CAN_F7R1_FB26_Pos)                     </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 3470</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26          CAN_F7R1_FB26_Msk                               </span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f9cbef574790752e5579402adbfcf9"> 3472</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27_Msk      (0x1U &lt;&lt; CAN_F7R1_FB27_Pos)                     </span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 3473</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27          CAN_F7R1_FB27_Msk                               </span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5accb398c1b8d49f33264729b9248ba"> 3475</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28_Msk      (0x1U &lt;&lt; CAN_F7R1_FB28_Pos)                     </span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 3476</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28          CAN_F7R1_FB28_Msk                               </span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2a0882ce4432f84db55f3f699cbd93"> 3478</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29_Msk      (0x1U &lt;&lt; CAN_F7R1_FB29_Pos)                     </span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 3479</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29          CAN_F7R1_FB29_Msk                               </span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bedd413e3ab8e91f9d779ef40e45b5"> 3481</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30_Msk      (0x1U &lt;&lt; CAN_F7R1_FB30_Pos)                     </span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 3482</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30          CAN_F7R1_FB30_Msk                               </span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85d8f6af8cfade40eaef271291512ef"> 3484</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31_Msk      (0x1U &lt;&lt; CAN_F7R1_FB31_Pos)                     </span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 3485</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31          CAN_F7R1_FB31_Msk                               </span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a1537e2aeed84464aed2c398cb24c5"> 3489</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0_Msk       (0x1U &lt;&lt; CAN_F8R1_FB0_Pos)                      </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 3490</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0           CAN_F8R1_FB0_Msk                                </span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136ab0937c4919934d7dc1185d3c4064"> 3492</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1_Msk       (0x1U &lt;&lt; CAN_F8R1_FB1_Pos)                      </span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 3493</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1           CAN_F8R1_FB1_Msk                                </span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9fac3bd96ed91e471081a51b6b08ca3"> 3495</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2_Msk       (0x1U &lt;&lt; CAN_F8R1_FB2_Pos)                      </span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 3496</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2           CAN_F8R1_FB2_Msk                                </span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b9c8ec036840da8f0b04aaa715d031"> 3498</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3_Msk       (0x1U &lt;&lt; CAN_F8R1_FB3_Pos)                      </span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 3499</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3           CAN_F8R1_FB3_Msk                                </span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9829df8a13336ccf61d59be6c282d52"> 3501</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4_Msk       (0x1U &lt;&lt; CAN_F8R1_FB4_Pos)                      </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 3502</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4           CAN_F8R1_FB4_Msk                                </span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d67631dbfe1a1f15fb712df7cca4d8"> 3504</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5_Msk       (0x1U &lt;&lt; CAN_F8R1_FB5_Pos)                      </span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 3505</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5           CAN_F8R1_FB5_Msk                                </span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1d9da45066db64dcc7b6d6ea9d8d3f8"> 3507</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6_Msk       (0x1U &lt;&lt; CAN_F8R1_FB6_Pos)                      </span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 3508</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6           CAN_F8R1_FB6_Msk                                </span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14a2fe60539e333588226dbc4de4fffa"> 3510</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7_Msk       (0x1U &lt;&lt; CAN_F8R1_FB7_Pos)                      </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 3511</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7           CAN_F8R1_FB7_Msk                                </span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57e77aa8ea032bc07463d82e451e1b"> 3513</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8_Msk       (0x1U &lt;&lt; CAN_F8R1_FB8_Pos)                      </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 3514</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8           CAN_F8R1_FB8_Msk                                </span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab30a05da2419398ee1eb3cc0d0c468f3"> 3516</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9_Msk       (0x1U &lt;&lt; CAN_F8R1_FB9_Pos)                      </span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 3517</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9           CAN_F8R1_FB9_Msk                                </span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250ae96856872467bd01177a14cbd757"> 3519</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10_Msk      (0x1U &lt;&lt; CAN_F8R1_FB10_Pos)                     </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 3520</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10          CAN_F8R1_FB10_Msk                               </span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f936dea8e23ad47f01a690e3144442c"> 3522</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11_Msk      (0x1U &lt;&lt; CAN_F8R1_FB11_Pos)                     </span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 3523</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11          CAN_F8R1_FB11_Msk                               </span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad340588e0f2e4424892bf86a3df02297"> 3525</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12_Msk      (0x1U &lt;&lt; CAN_F8R1_FB12_Pos)                     </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 3526</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12          CAN_F8R1_FB12_Msk                               </span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c0634095cd3178f8b2836d6855d3f3"> 3528</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13_Msk      (0x1U &lt;&lt; CAN_F8R1_FB13_Pos)                     </span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 3529</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13          CAN_F8R1_FB13_Msk                               </span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0c83e006384165f5d1cb982728cc50"> 3531</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14_Msk      (0x1U &lt;&lt; CAN_F8R1_FB14_Pos)                     </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 3532</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14          CAN_F8R1_FB14_Msk                               </span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f23b1489ef4904d4f0a629f4fff1da"> 3534</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15_Msk      (0x1U &lt;&lt; CAN_F8R1_FB15_Pos)                     </span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 3535</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15          CAN_F8R1_FB15_Msk                               </span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a05e0a87d907888aed8f07c72d00f9"> 3537</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16_Msk      (0x1U &lt;&lt; CAN_F8R1_FB16_Pos)                     </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 3538</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16          CAN_F8R1_FB16_Msk                               </span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5980d9a8107fa12b63f1ee0abe74cd"> 3540</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17_Msk      (0x1U &lt;&lt; CAN_F8R1_FB17_Pos)                     </span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 3541</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17          CAN_F8R1_FB17_Msk                               </span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae850211d9876f0063e13b5610cf8ac65"> 3543</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18_Msk      (0x1U &lt;&lt; CAN_F8R1_FB18_Pos)                     </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 3544</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18          CAN_F8R1_FB18_Msk                               </span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666296673c08dd22ca95dab553d430ef"> 3546</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19_Msk      (0x1U &lt;&lt; CAN_F8R1_FB19_Pos)                     </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 3547</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19          CAN_F8R1_FB19_Msk                               </span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82b241f62e465fede05a749af4f6d46d"> 3549</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20_Msk      (0x1U &lt;&lt; CAN_F8R1_FB20_Pos)                     </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 3550</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20          CAN_F8R1_FB20_Msk                               </span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894777fbc3a4cfc64d779ee1bb28447a"> 3552</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21_Msk      (0x1U &lt;&lt; CAN_F8R1_FB21_Pos)                     </span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 3553</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21          CAN_F8R1_FB21_Msk                               </span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a971879dd5369d39b1b5a2d55af7f2"> 3555</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22_Msk      (0x1U &lt;&lt; CAN_F8R1_FB22_Pos)                     </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 3556</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22          CAN_F8R1_FB22_Msk                               </span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c136499422980d6a619619b67024115"> 3558</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23_Msk      (0x1U &lt;&lt; CAN_F8R1_FB23_Pos)                     </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 3559</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23          CAN_F8R1_FB23_Msk                               </span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5cb63c9cc186f5a6a188e50e9440b71"> 3561</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24_Msk      (0x1U &lt;&lt; CAN_F8R1_FB24_Pos)                     </span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 3562</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24          CAN_F8R1_FB24_Msk                               </span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66fb66d8e41424f6a5df8645e889aed"> 3564</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25_Msk      (0x1U &lt;&lt; CAN_F8R1_FB25_Pos)                     </span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 3565</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25          CAN_F8R1_FB25_Msk                               </span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4ac7b030b72119e7ff52cd7ed2c22b"> 3567</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26_Msk      (0x1U &lt;&lt; CAN_F8R1_FB26_Pos)                     </span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 3568</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26          CAN_F8R1_FB26_Msk                               </span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36df86343d04760bb4fef8b027e668d6"> 3570</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27_Msk      (0x1U &lt;&lt; CAN_F8R1_FB27_Pos)                     </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 3571</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27          CAN_F8R1_FB27_Msk                               </span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647ae349a353febc85e2d06384798e35"> 3573</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28_Msk      (0x1U &lt;&lt; CAN_F8R1_FB28_Pos)                     </span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 3574</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28          CAN_F8R1_FB28_Msk                               </span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddb3d32fc778601342a863d0a6612f5"> 3576</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29_Msk      (0x1U &lt;&lt; CAN_F8R1_FB29_Pos)                     </span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 3577</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29          CAN_F8R1_FB29_Msk                               </span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8cfc8c264df5fef0511b3cd66e459c3"> 3579</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30_Msk      (0x1U &lt;&lt; CAN_F8R1_FB30_Pos)                     </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 3580</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30          CAN_F8R1_FB30_Msk                               </span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1306a969e63813c78f15304cfeef9d"> 3582</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31_Msk      (0x1U &lt;&lt; CAN_F8R1_FB31_Pos)                     </span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 3583</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31          CAN_F8R1_FB31_Msk                               </span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc0e0cbb432679fb469888559cd8ba0"> 3587</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0_Msk       (0x1U &lt;&lt; CAN_F9R1_FB0_Pos)                      </span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 3588</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0           CAN_F9R1_FB0_Msk                                </span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311d13b8b6763e76d9c889e49c7f5254"> 3590</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1_Msk       (0x1U &lt;&lt; CAN_F9R1_FB1_Pos)                      </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 3591</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1           CAN_F9R1_FB1_Msk                                </span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66033af8f1d5f936090a464ef6af680"> 3593</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2_Msk       (0x1U &lt;&lt; CAN_F9R1_FB2_Pos)                      </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 3594</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2           CAN_F9R1_FB2_Msk                                </span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bfd9933c0a4fb97ece209b9fcdfa794"> 3596</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3_Msk       (0x1U &lt;&lt; CAN_F9R1_FB3_Pos)                      </span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 3597</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3           CAN_F9R1_FB3_Msk                                </span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362251d468d76c64459afc82f84acd06"> 3599</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4_Msk       (0x1U &lt;&lt; CAN_F9R1_FB4_Pos)                      </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 3600</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4           CAN_F9R1_FB4_Msk                                </span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af391a698294bbcfd73e13d7bc3d45f"> 3602</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5_Msk       (0x1U &lt;&lt; CAN_F9R1_FB5_Pos)                      </span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 3603</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5           CAN_F9R1_FB5_Msk                                </span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf73980f9d3a6a660ab4b0742b849827"> 3605</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6_Msk       (0x1U &lt;&lt; CAN_F9R1_FB6_Pos)                      </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 3606</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6           CAN_F9R1_FB6_Msk                                </span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cc25aaf5401c7a3e16cb4609ee0e07"> 3608</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7_Msk       (0x1U &lt;&lt; CAN_F9R1_FB7_Pos)                      </span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 3609</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7           CAN_F9R1_FB7_Msk                                </span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba01d797a4d055fe0a1af549c3fb4734"> 3611</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8_Msk       (0x1U &lt;&lt; CAN_F9R1_FB8_Pos)                      </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 3612</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8           CAN_F9R1_FB8_Msk                                </span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e7a7ac6a91de762e00f6ccbde5c982"> 3614</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9_Msk       (0x1U &lt;&lt; CAN_F9R1_FB9_Pos)                      </span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 3615</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9           CAN_F9R1_FB9_Msk                                </span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd756a032170c40a6e99e78c1c52eb95"> 3617</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10_Msk      (0x1U &lt;&lt; CAN_F9R1_FB10_Pos)                     </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 3618</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10          CAN_F9R1_FB10_Msk                               </span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7239e8ffb07b9aea8013fec8dded9153"> 3620</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11_Msk      (0x1U &lt;&lt; CAN_F9R1_FB11_Pos)                     </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 3621</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11          CAN_F9R1_FB11_Msk                               </span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fdb5f76ff7140ead344e774d2a7624"> 3623</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12_Msk      (0x1U &lt;&lt; CAN_F9R1_FB12_Pos)                     </span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 3624</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12          CAN_F9R1_FB12_Msk                               </span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga156dc983e417d37a94dd165f5d3d2f93"> 3626</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13_Msk      (0x1U &lt;&lt; CAN_F9R1_FB13_Pos)                     </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 3627</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13          CAN_F9R1_FB13_Msk                               </span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396a55b76a656a8592faa6c6910dbb40"> 3629</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14_Msk      (0x1U &lt;&lt; CAN_F9R1_FB14_Pos)                     </span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 3630</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14          CAN_F9R1_FB14_Msk                               </span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd456c2656ca51201b43ed9831d24d4d"> 3632</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15_Msk      (0x1U &lt;&lt; CAN_F9R1_FB15_Pos)                     </span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 3633</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15          CAN_F9R1_FB15_Msk                               </span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc59d106067ea2d6a18fd5f08ba2767"> 3635</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16_Msk      (0x1U &lt;&lt; CAN_F9R1_FB16_Pos)                     </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 3636</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16          CAN_F9R1_FB16_Msk                               </span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ff327faa1fe85083a3ef4f071e86e9"> 3638</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17_Msk      (0x1U &lt;&lt; CAN_F9R1_FB17_Pos)                     </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 3639</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17          CAN_F9R1_FB17_Msk                               </span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1580585e09b20a6bc206c033139649a6"> 3641</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18_Msk      (0x1U &lt;&lt; CAN_F9R1_FB18_Pos)                     </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 3642</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18          CAN_F9R1_FB18_Msk                               </span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356b4a420c19ac07bfa409d55e53adc"> 3644</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19_Msk      (0x1U &lt;&lt; CAN_F9R1_FB19_Pos)                     </span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 3645</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19          CAN_F9R1_FB19_Msk                               </span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f43ec3ddec319e7dfbda3b44c7c2df4"> 3647</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20_Msk      (0x1U &lt;&lt; CAN_F9R1_FB20_Pos)                     </span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 3648</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20          CAN_F9R1_FB20_Msk                               </span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5361a1933b142476427e60fc3f9c72"> 3650</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21_Msk      (0x1U &lt;&lt; CAN_F9R1_FB21_Pos)                     </span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 3651</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21          CAN_F9R1_FB21_Msk                               </span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a508f12177632ba51a7ddc551ed9e2"> 3653</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22_Msk      (0x1U &lt;&lt; CAN_F9R1_FB22_Pos)                     </span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 3654</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22          CAN_F9R1_FB22_Msk                               </span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65ef341230d8345ce5e8176674f9f745"> 3656</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23_Msk      (0x1U &lt;&lt; CAN_F9R1_FB23_Pos)                     </span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 3657</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23          CAN_F9R1_FB23_Msk                               </span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga309068d091fa9bd5abd28c709efb96c8"> 3659</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24_Msk      (0x1U &lt;&lt; CAN_F9R1_FB24_Pos)                     </span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 3660</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24          CAN_F9R1_FB24_Msk                               </span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97a1bd116fc0f32a29c4c3006d0330d"> 3662</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25_Msk      (0x1U &lt;&lt; CAN_F9R1_FB25_Pos)                     </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 3663</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25          CAN_F9R1_FB25_Msk                               </span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed19ac97bbe1e8d109a31af97ac183c"> 3665</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26_Msk      (0x1U &lt;&lt; CAN_F9R1_FB26_Pos)                     </span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 3666</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26          CAN_F9R1_FB26_Msk                               </span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bfa05da1393f001376725caac1a5cb1"> 3668</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27_Msk      (0x1U &lt;&lt; CAN_F9R1_FB27_Pos)                     </span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 3669</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27          CAN_F9R1_FB27_Msk                               </span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab301858f2e91edd141441ebf4be606b"> 3671</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28_Msk      (0x1U &lt;&lt; CAN_F9R1_FB28_Pos)                     </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 3672</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28          CAN_F9R1_FB28_Msk                               </span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23f3b612ef426adf60238083766f4a8"> 3674</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29_Msk      (0x1U &lt;&lt; CAN_F9R1_FB29_Pos)                     </span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 3675</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29          CAN_F9R1_FB29_Msk                               </span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0799e2743ca085ddc2d3557c81d4fb5a"> 3677</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30_Msk      (0x1U &lt;&lt; CAN_F9R1_FB30_Pos)                     </span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 3678</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30          CAN_F9R1_FB30_Msk                               </span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac69d0815a7cd9bf18de74375fea92676"> 3680</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31_Msk      (0x1U &lt;&lt; CAN_F9R1_FB31_Pos)                     </span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 3681</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31          CAN_F9R1_FB31_Msk                               </span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a05b74c330bf04f1f6f3ae982306f57"> 3685</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0_Msk      (0x1U &lt;&lt; CAN_F10R1_FB0_Pos)                     </span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 3686</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0          CAN_F10R1_FB0_Msk                               </span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc10e15c593cf151539aaf626131cd6"> 3688</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1_Msk      (0x1U &lt;&lt; CAN_F10R1_FB1_Pos)                     </span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 3689</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1          CAN_F10R1_FB1_Msk                               </span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc815403ff9f3643971ecd50b8e1c0a"> 3691</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2_Msk      (0x1U &lt;&lt; CAN_F10R1_FB2_Pos)                     </span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 3692</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2          CAN_F10R1_FB2_Msk                               </span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1db4c0b25f68a6bd3c6cbb2d2c82ee"> 3694</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3_Msk      (0x1U &lt;&lt; CAN_F10R1_FB3_Pos)                     </span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 3695</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3          CAN_F10R1_FB3_Msk                               </span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91329ef7b3229b4f06f31c8fbaa8507"> 3697</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4_Msk      (0x1U &lt;&lt; CAN_F10R1_FB4_Pos)                     </span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 3698</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4          CAN_F10R1_FB4_Msk                               </span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf7af08619a0d22a111e253c1059024d"> 3700</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5_Msk      (0x1U &lt;&lt; CAN_F10R1_FB5_Pos)                     </span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 3701</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5          CAN_F10R1_FB5_Msk                               </span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcb5577636b7acc70f13f92cbfa3f9a"> 3703</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6_Msk      (0x1U &lt;&lt; CAN_F10R1_FB6_Pos)                     </span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 3704</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6          CAN_F10R1_FB6_Msk                               </span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557466eedc11bcfb78333511b3465921"> 3706</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7_Msk      (0x1U &lt;&lt; CAN_F10R1_FB7_Pos)                     </span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 3707</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7          CAN_F10R1_FB7_Msk                               </span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451e0f30e41e5216fb223e52bdadce7a"> 3709</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8_Msk      (0x1U &lt;&lt; CAN_F10R1_FB8_Pos)                     </span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 3710</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8          CAN_F10R1_FB8_Msk                               </span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434ad62e086a866ca425960236216d34"> 3712</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9_Msk      (0x1U &lt;&lt; CAN_F10R1_FB9_Pos)                     </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 3713</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9          CAN_F10R1_FB9_Msk                               </span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159afb7939de25a56d4a7c72e3669b8c"> 3715</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10_Msk     (0x1U &lt;&lt; CAN_F10R1_FB10_Pos)                    </span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 3716</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10         CAN_F10R1_FB10_Msk                              </span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa37f47760352e40a33327441fa44917a"> 3718</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11_Msk     (0x1U &lt;&lt; CAN_F10R1_FB11_Pos)                    </span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 3719</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11         CAN_F10R1_FB11_Msk                              </span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6456e18d6659ec3437ab1b5c84b60681"> 3721</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12_Msk     (0x1U &lt;&lt; CAN_F10R1_FB12_Pos)                    </span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 3722</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12         CAN_F10R1_FB12_Msk                              </span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0b809ab8b05e662982533d29d34196"> 3724</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13_Msk     (0x1U &lt;&lt; CAN_F10R1_FB13_Pos)                    </span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 3725</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13         CAN_F10R1_FB13_Msk                              </span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1553e078a11eeb8d8ea8c0e0448b4d0"> 3727</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14_Msk     (0x1U &lt;&lt; CAN_F10R1_FB14_Pos)                    </span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 3728</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14         CAN_F10R1_FB14_Msk                              </span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ca9243e9a38085b93d717f05b885a"> 3730</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15_Msk     (0x1U &lt;&lt; CAN_F10R1_FB15_Pos)                    </span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 3731</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15         CAN_F10R1_FB15_Msk                              </span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ecfd894be7f8a4d1eb0cbfe995f7a8"> 3733</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16_Msk     (0x1U &lt;&lt; CAN_F10R1_FB16_Pos)                    </span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 3734</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16         CAN_F10R1_FB16_Msk                              </span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d4bfbfb134e99de69fe63974eae0eba"> 3736</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17_Msk     (0x1U &lt;&lt; CAN_F10R1_FB17_Pos)                    </span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 3737</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17         CAN_F10R1_FB17_Msk                              </span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59843c48e4723e0d3cb389b8dc31e95a"> 3739</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18_Msk     (0x1U &lt;&lt; CAN_F10R1_FB18_Pos)                    </span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 3740</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18         CAN_F10R1_FB18_Msk                              </span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028e9c16a75cfe1a4209db5761793d65"> 3742</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19_Msk     (0x1U &lt;&lt; CAN_F10R1_FB19_Pos)                    </span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 3743</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19         CAN_F10R1_FB19_Msk                              </span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3e3967b90e93cdf5d2dff50ccd6467"> 3745</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20_Msk     (0x1U &lt;&lt; CAN_F10R1_FB20_Pos)                    </span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 3746</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20         CAN_F10R1_FB20_Msk                              </span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7d08dc1418dc7260c85dcd41c3f2f7"> 3748</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21_Msk     (0x1U &lt;&lt; CAN_F10R1_FB21_Pos)                    </span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 3749</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21         CAN_F10R1_FB21_Msk                              </span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f696dbd8db5370eb9701e521227e2e"> 3751</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22_Msk     (0x1U &lt;&lt; CAN_F10R1_FB22_Pos)                    </span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 3752</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22         CAN_F10R1_FB22_Msk                              </span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4b78077f4a9d949debb3c345fcc8203"> 3754</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23_Msk     (0x1U &lt;&lt; CAN_F10R1_FB23_Pos)                    </span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 3755</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23         CAN_F10R1_FB23_Msk                              </span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa800d4dbab113869136419067683b7"> 3757</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24_Msk     (0x1U &lt;&lt; CAN_F10R1_FB24_Pos)                    </span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 3758</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24         CAN_F10R1_FB24_Msk                              </span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2755b753aff086d43feba71cc367da2"> 3760</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25_Msk     (0x1U &lt;&lt; CAN_F10R1_FB25_Pos)                    </span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 3761</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25         CAN_F10R1_FB25_Msk                              </span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c4b309760f303d4bbd9ef507673d9"> 3763</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26_Msk     (0x1U &lt;&lt; CAN_F10R1_FB26_Pos)                    </span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 3764</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26         CAN_F10R1_FB26_Msk                              </span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713459bb360bab56e68cd562bcc86992"> 3766</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27_Msk     (0x1U &lt;&lt; CAN_F10R1_FB27_Pos)                    </span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 3767</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27         CAN_F10R1_FB27_Msk                              </span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904044b84be51c67151570af41280109"> 3769</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28_Msk     (0x1U &lt;&lt; CAN_F10R1_FB28_Pos)                    </span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 3770</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28         CAN_F10R1_FB28_Msk                              </span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9254a4f5e458db48b99024ee4dcf28"> 3772</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29_Msk     (0x1U &lt;&lt; CAN_F10R1_FB29_Pos)                    </span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 3773</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29         CAN_F10R1_FB29_Msk                              </span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc17c37afd6e8048e5561cc76204de98"> 3775</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30_Msk     (0x1U &lt;&lt; CAN_F10R1_FB30_Pos)                    </span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 3776</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30         CAN_F10R1_FB30_Msk                              </span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0010aac3ddd9cb356328c22fcab2fd9"> 3778</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31_Msk     (0x1U &lt;&lt; CAN_F10R1_FB31_Pos)                    </span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 3779</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31         CAN_F10R1_FB31_Msk                              </span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29cf61e4385aa30fbdff533d51bdd612"> 3783</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0_Msk      (0x1U &lt;&lt; CAN_F11R1_FB0_Pos)                     </span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 3784</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0          CAN_F11R1_FB0_Msk                               </span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ad3f7a5ffa1fd9136447924950ea6"> 3786</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1_Msk      (0x1U &lt;&lt; CAN_F11R1_FB1_Pos)                     </span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 3787</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1          CAN_F11R1_FB1_Msk                               </span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5614e1e331777400a4903b74f3398d1c"> 3789</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2_Msk      (0x1U &lt;&lt; CAN_F11R1_FB2_Pos)                     </span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 3790</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2          CAN_F11R1_FB2_Msk                               </span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf6f2e8167bd44d1f02ff8de4574d4d"> 3792</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3_Msk      (0x1U &lt;&lt; CAN_F11R1_FB3_Pos)                     </span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 3793</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3          CAN_F11R1_FB3_Msk                               </span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab99e31bdf86aaad8ba7d6ad75ba7dc"> 3795</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4_Msk      (0x1U &lt;&lt; CAN_F11R1_FB4_Pos)                     </span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 3796</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4          CAN_F11R1_FB4_Msk                               </span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554f40a4480434bf6e3633e52d45e6bd"> 3798</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5_Msk      (0x1U &lt;&lt; CAN_F11R1_FB5_Pos)                     </span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 3799</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5          CAN_F11R1_FB5_Msk                               </span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aed14b088705fde497369d39675369e"> 3801</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6_Msk      (0x1U &lt;&lt; CAN_F11R1_FB6_Pos)                     </span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 3802</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6          CAN_F11R1_FB6_Msk                               </span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8580e565ee4bc7966aa7c515d6fab446"> 3804</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7_Msk      (0x1U &lt;&lt; CAN_F11R1_FB7_Pos)                     </span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 3805</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7          CAN_F11R1_FB7_Msk                               </span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639a8dc5a46ee8b2a380ac7978fb0672"> 3807</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8_Msk      (0x1U &lt;&lt; CAN_F11R1_FB8_Pos)                     </span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 3808</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8          CAN_F11R1_FB8_Msk                               </span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cd49481651b80f8fdcf08efd0e07f8c"> 3810</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9_Msk      (0x1U &lt;&lt; CAN_F11R1_FB9_Pos)                     </span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 3811</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9          CAN_F11R1_FB9_Msk                               </span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cb55bd09dade7046aa52361411fb68"> 3813</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10_Msk     (0x1U &lt;&lt; CAN_F11R1_FB10_Pos)                    </span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 3814</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10         CAN_F11R1_FB10_Msk                              </span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6235ef02d18d862d4018aa9d3f2612bd"> 3816</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11_Msk     (0x1U &lt;&lt; CAN_F11R1_FB11_Pos)                    </span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 3817</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11         CAN_F11R1_FB11_Msk                              </span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga488ce892527f6e05b74c72d3540e86e9"> 3819</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12_Msk     (0x1U &lt;&lt; CAN_F11R1_FB12_Pos)                    </span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 3820</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12         CAN_F11R1_FB12_Msk                              </span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34726d941ba918d973035cdfd4956f22"> 3822</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13_Msk     (0x1U &lt;&lt; CAN_F11R1_FB13_Pos)                    </span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 3823</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13         CAN_F11R1_FB13_Msk                              </span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a261d1beaaa14ef8021eaa305b4cdf6"> 3825</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14_Msk     (0x1U &lt;&lt; CAN_F11R1_FB14_Pos)                    </span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 3826</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14         CAN_F11R1_FB14_Msk                              </span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc324a22f00abfe9bcf15478238eeda"> 3828</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15_Msk     (0x1U &lt;&lt; CAN_F11R1_FB15_Pos)                    </span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 3829</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15         CAN_F11R1_FB15_Msk                              </span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67cc7cf7f00a9e32c2bd48dcd4941eeb"> 3831</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16_Msk     (0x1U &lt;&lt; CAN_F11R1_FB16_Pos)                    </span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 3832</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16         CAN_F11R1_FB16_Msk                              </span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5442d8600f85b1f2efb8cd2a0a9ec764"> 3834</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17_Msk     (0x1U &lt;&lt; CAN_F11R1_FB17_Pos)                    </span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 3835</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17         CAN_F11R1_FB17_Msk                              </span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga882ce3ab193542e376fb5f6d4f497a46"> 3837</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18_Msk     (0x1U &lt;&lt; CAN_F11R1_FB18_Pos)                    </span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 3838</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18         CAN_F11R1_FB18_Msk                              </span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d345cf87d73bed1e41d1fdd1da16378"> 3840</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19_Msk     (0x1U &lt;&lt; CAN_F11R1_FB19_Pos)                    </span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 3841</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19         CAN_F11R1_FB19_Msk                              </span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7955a656970b266f1398cdfc4bdb6cb"> 3843</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20_Msk     (0x1U &lt;&lt; CAN_F11R1_FB20_Pos)                    </span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 3844</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20         CAN_F11R1_FB20_Msk                              </span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5b2c12419c4cff708970be601ad3e2"> 3846</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21_Msk     (0x1U &lt;&lt; CAN_F11R1_FB21_Pos)                    </span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 3847</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21         CAN_F11R1_FB21_Msk                              </span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad2a3cd3442663331b96444d1ed798e"> 3849</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22_Msk     (0x1U &lt;&lt; CAN_F11R1_FB22_Pos)                    </span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 3850</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22         CAN_F11R1_FB22_Msk                              </span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0869365b6223739ccb3b62cfadd9f1db"> 3852</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23_Msk     (0x1U &lt;&lt; CAN_F11R1_FB23_Pos)                    </span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 3853</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23         CAN_F11R1_FB23_Msk                              </span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed24f7ad9ae64b130e3e2ce65cf5d04"> 3855</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24_Msk     (0x1U &lt;&lt; CAN_F11R1_FB24_Pos)                    </span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 3856</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24         CAN_F11R1_FB24_Msk                              </span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c2fdd934f06f41139da93cf271c9e5b"> 3858</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25_Msk     (0x1U &lt;&lt; CAN_F11R1_FB25_Pos)                    </span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 3859</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25         CAN_F11R1_FB25_Msk                              </span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga547f899b4aaa6323c75dc4660cc6dd4e"> 3861</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26_Msk     (0x1U &lt;&lt; CAN_F11R1_FB26_Pos)                    </span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 3862</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26         CAN_F11R1_FB26_Msk                              </span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5499db54e781ed6a09c987857d851e4b"> 3864</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27_Msk     (0x1U &lt;&lt; CAN_F11R1_FB27_Pos)                    </span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 3865</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27         CAN_F11R1_FB27_Msk                              </span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b8ed435fa7866580be0ec7cfada3ce"> 3867</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28_Msk     (0x1U &lt;&lt; CAN_F11R1_FB28_Pos)                    </span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 3868</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28         CAN_F11R1_FB28_Msk                              </span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa11c1e2e43d9234f768ca5f3db3521"> 3870</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29_Msk     (0x1U &lt;&lt; CAN_F11R1_FB29_Pos)                    </span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 3871</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29         CAN_F11R1_FB29_Msk                              </span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga665b624ef9be8a7b67fd0d0c8a2cc28d"> 3873</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30_Msk     (0x1U &lt;&lt; CAN_F11R1_FB30_Pos)                    </span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 3874</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30         CAN_F11R1_FB30_Msk                              </span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb79224e74be4064c186c1fd8f430b3f"> 3876</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31_Msk     (0x1U &lt;&lt; CAN_F11R1_FB31_Pos)                    </span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 3877</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31         CAN_F11R1_FB31_Msk                              </span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493ad4f71737d83380a81e3df1fafca6"> 3881</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0_Msk      (0x1U &lt;&lt; CAN_F12R1_FB0_Pos)                     </span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 3882</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0          CAN_F12R1_FB0_Msk                               </span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4cc96e515fe07094a824e27ad4d925"> 3884</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1_Msk      (0x1U &lt;&lt; CAN_F12R1_FB1_Pos)                     </span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 3885</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1          CAN_F12R1_FB1_Msk                               </span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c8d6c0e2c177e40ff60568beffac86b"> 3887</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2_Msk      (0x1U &lt;&lt; CAN_F12R1_FB2_Pos)                     </span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 3888</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2          CAN_F12R1_FB2_Msk                               </span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c79794004930e3de57c8417f7c5d6d"> 3890</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3_Msk      (0x1U &lt;&lt; CAN_F12R1_FB3_Pos)                     </span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 3891</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3          CAN_F12R1_FB3_Msk                               </span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b358c5c72ac735e4c7c802287f9903"> 3893</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4_Msk      (0x1U &lt;&lt; CAN_F12R1_FB4_Pos)                     </span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 3894</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4          CAN_F12R1_FB4_Msk                               </span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc058f703f84921bf889c9ce3c000d0"> 3896</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5_Msk      (0x1U &lt;&lt; CAN_F12R1_FB5_Pos)                     </span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 3897</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5          CAN_F12R1_FB5_Msk                               </span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86849d0bdcd7b03a0770c9fb4e1c0cf8"> 3899</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6_Msk      (0x1U &lt;&lt; CAN_F12R1_FB6_Pos)                     </span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 3900</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6          CAN_F12R1_FB6_Msk                               </span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e08cb6960016b6a352bd8353733dd"> 3902</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7_Msk      (0x1U &lt;&lt; CAN_F12R1_FB7_Pos)                     </span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 3903</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7          CAN_F12R1_FB7_Msk                               </span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad138ae340d080c7b69b9dfe0814234f6"> 3905</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8_Msk      (0x1U &lt;&lt; CAN_F12R1_FB8_Pos)                     </span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 3906</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8          CAN_F12R1_FB8_Msk                               </span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0713b2abf45e4c66dfc0c2f4aa902c"> 3908</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9_Msk      (0x1U &lt;&lt; CAN_F12R1_FB9_Pos)                     </span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 3909</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9          CAN_F12R1_FB9_Msk                               </span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3becedeec4964364eb6a6ca51af6c7a7"> 3911</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10_Msk     (0x1U &lt;&lt; CAN_F12R1_FB10_Pos)                    </span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 3912</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10         CAN_F12R1_FB10_Msk                              </span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab33464326b0107849ae73eb2d74649"> 3914</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11_Msk     (0x1U &lt;&lt; CAN_F12R1_FB11_Pos)                    </span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 3915</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11         CAN_F12R1_FB11_Msk                              </span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55c96f63d9cb2115cf779e2108cd2c2"> 3917</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12_Msk     (0x1U &lt;&lt; CAN_F12R1_FB12_Pos)                    </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 3918</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12         CAN_F12R1_FB12_Msk                              </span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6754922701ae479453231e3082f5995"> 3920</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13_Msk     (0x1U &lt;&lt; CAN_F12R1_FB13_Pos)                    </span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 3921</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13         CAN_F12R1_FB13_Msk                              </span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40af5057b396387a1162d0091b2d826e"> 3923</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14_Msk     (0x1U &lt;&lt; CAN_F12R1_FB14_Pos)                    </span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 3924</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14         CAN_F12R1_FB14_Msk                              </span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a4f362ed99f3b71078c88c720f7603"> 3926</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15_Msk     (0x1U &lt;&lt; CAN_F12R1_FB15_Pos)                    </span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 3927</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15         CAN_F12R1_FB15_Msk                              </span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44038ad11ff535489420a521d43090cd"> 3929</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16_Msk     (0x1U &lt;&lt; CAN_F12R1_FB16_Pos)                    </span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 3930</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16         CAN_F12R1_FB16_Msk                              </span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1462a6bf5fd7f197bf4fc6b40f3531e"> 3932</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17_Msk     (0x1U &lt;&lt; CAN_F12R1_FB17_Pos)                    </span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 3933</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17         CAN_F12R1_FB17_Msk                              </span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ded4d9316004285d4c49d62eb48cce6"> 3935</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18_Msk     (0x1U &lt;&lt; CAN_F12R1_FB18_Pos)                    </span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 3936</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18         CAN_F12R1_FB18_Msk                              </span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5a9bb84c7973eb3aee9bcc751a402"> 3938</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19_Msk     (0x1U &lt;&lt; CAN_F12R1_FB19_Pos)                    </span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 3939</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19         CAN_F12R1_FB19_Msk                              </span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e4aaef17496cf40db364d4c7ead7d5"> 3941</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20_Msk     (0x1U &lt;&lt; CAN_F12R1_FB20_Pos)                    </span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 3942</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20         CAN_F12R1_FB20_Msk                              </span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776befd35d22caa64a1754b75134f2a6"> 3944</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21_Msk     (0x1U &lt;&lt; CAN_F12R1_FB21_Pos)                    </span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 3945</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21         CAN_F12R1_FB21_Msk                              </span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5b00cf1faf748d52633ee2a1989b49"> 3947</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22_Msk     (0x1U &lt;&lt; CAN_F12R1_FB22_Pos)                    </span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 3948</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22         CAN_F12R1_FB22_Msk                              </span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9c58f403ed9bfc19a23aff1960065e"> 3950</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23_Msk     (0x1U &lt;&lt; CAN_F12R1_FB23_Pos)                    </span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 3951</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23         CAN_F12R1_FB23_Msk                              </span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7efaf0ba941dc22a8a322e75d6495237"> 3953</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24_Msk     (0x1U &lt;&lt; CAN_F12R1_FB24_Pos)                    </span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 3954</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24         CAN_F12R1_FB24_Msk                              </span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga495bdfd934bc40aeabfcb0454e47a2c7"> 3956</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25_Msk     (0x1U &lt;&lt; CAN_F12R1_FB25_Pos)                    </span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 3957</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25         CAN_F12R1_FB25_Msk                              </span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26edbc0aad33ae916a2c765f8a463023"> 3959</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26_Msk     (0x1U &lt;&lt; CAN_F12R1_FB26_Pos)                    </span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 3960</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26         CAN_F12R1_FB26_Msk                              </span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb051023923964df52386c58e0ee26ed"> 3962</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27_Msk     (0x1U &lt;&lt; CAN_F12R1_FB27_Pos)                    </span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 3963</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27         CAN_F12R1_FB27_Msk                              </span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e1bbde0fef2e2dab933da257a3afd66"> 3965</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28_Msk     (0x1U &lt;&lt; CAN_F12R1_FB28_Pos)                    </span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 3966</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28         CAN_F12R1_FB28_Msk                              </span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d988431331cf581558317c045e1117b"> 3968</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29_Msk     (0x1U &lt;&lt; CAN_F12R1_FB29_Pos)                    </span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 3969</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29         CAN_F12R1_FB29_Msk                              </span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b733b7cb7755ebe4678bf011a490f5"> 3971</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30_Msk     (0x1U &lt;&lt; CAN_F12R1_FB30_Pos)                    </span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 3972</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30         CAN_F12R1_FB30_Msk                              </span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ce05849eef3967db74c9dcab8d936e"> 3974</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31_Msk     (0x1U &lt;&lt; CAN_F12R1_FB31_Pos)                    </span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 3975</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31         CAN_F12R1_FB31_Msk                              </span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0775804606cd66638da3f6ba1b3b493"> 3979</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0_Msk      (0x1U &lt;&lt; CAN_F13R1_FB0_Pos)                     </span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 3980</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0          CAN_F13R1_FB0_Msk                               </span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af825390c54a3a65aac39d6a998ca48"> 3982</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1_Msk      (0x1U &lt;&lt; CAN_F13R1_FB1_Pos)                     </span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 3983</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1          CAN_F13R1_FB1_Msk                               </span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ca97bf95c63ac91fe0bbf664f96c5a"> 3985</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2_Msk      (0x1U &lt;&lt; CAN_F13R1_FB2_Pos)                     </span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 3986</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2          CAN_F13R1_FB2_Msk                               </span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf217b9312083ea4fee7d1e808d6abb84"> 3988</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3_Msk      (0x1U &lt;&lt; CAN_F13R1_FB3_Pos)                     </span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 3989</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3          CAN_F13R1_FB3_Msk                               </span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325e27d4b7557c9da7685eaaefdd9bbe"> 3991</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4_Msk      (0x1U &lt;&lt; CAN_F13R1_FB4_Pos)                     </span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 3992</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4          CAN_F13R1_FB4_Msk                               </span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dda4ae54ad09328863f96688745173"> 3994</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5_Msk      (0x1U &lt;&lt; CAN_F13R1_FB5_Pos)                     </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 3995</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5          CAN_F13R1_FB5_Msk                               </span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae396c50fbe96dbdd418620ffd2fa5b4"> 3997</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6_Msk      (0x1U &lt;&lt; CAN_F13R1_FB6_Pos)                     </span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 3998</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6          CAN_F13R1_FB6_Msk                               </span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a54488273ee23a74dfe0a0deca7d7d"> 4000</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7_Msk      (0x1U &lt;&lt; CAN_F13R1_FB7_Pos)                     </span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 4001</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7          CAN_F13R1_FB7_Msk                               </span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c2421189d009e0b2630cf53f0caaf1"> 4003</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8_Msk      (0x1U &lt;&lt; CAN_F13R1_FB8_Pos)                     </span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 4004</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8          CAN_F13R1_FB8_Msk                               </span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa365ae887f59e0e1684a5ed96fb50042"> 4006</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9_Msk      (0x1U &lt;&lt; CAN_F13R1_FB9_Pos)                     </span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 4007</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9          CAN_F13R1_FB9_Msk                               </span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2439f107e699d239c00b630979ba87e1"> 4009</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10_Msk     (0x1U &lt;&lt; CAN_F13R1_FB10_Pos)                    </span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 4010</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10         CAN_F13R1_FB10_Msk                              </span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9103107051eb07e5ae903489b76eb2c4"> 4012</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11_Msk     (0x1U &lt;&lt; CAN_F13R1_FB11_Pos)                    </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 4013</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11         CAN_F13R1_FB11_Msk                              </span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dabd107a2de9ccd6461da5926e4d4e4"> 4015</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12_Msk     (0x1U &lt;&lt; CAN_F13R1_FB12_Pos)                    </span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 4016</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12         CAN_F13R1_FB12_Msk                              </span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1db0ef6756bc958994e6fc702ce75b81"> 4018</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13_Msk     (0x1U &lt;&lt; CAN_F13R1_FB13_Pos)                    </span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 4019</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13         CAN_F13R1_FB13_Msk                              </span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1412e4fcd6edb251cf356694de9f3f42"> 4021</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14_Msk     (0x1U &lt;&lt; CAN_F13R1_FB14_Pos)                    </span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 4022</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14         CAN_F13R1_FB14_Msk                              </span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc8b54a2836661fdd482c004556cba1"> 4024</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15_Msk     (0x1U &lt;&lt; CAN_F13R1_FB15_Pos)                    </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 4025</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15         CAN_F13R1_FB15_Msk                              </span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d570ecd25032c69017c3c117f0aebdf"> 4027</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16_Msk     (0x1U &lt;&lt; CAN_F13R1_FB16_Pos)                    </span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 4028</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16         CAN_F13R1_FB16_Msk                              </span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2321a184dc8aa13baef70a5cb6193f"> 4030</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17_Msk     (0x1U &lt;&lt; CAN_F13R1_FB17_Pos)                    </span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 4031</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17         CAN_F13R1_FB17_Msk                              </span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27c24ba203819e140dfddb8bc05c473"> 4033</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18_Msk     (0x1U &lt;&lt; CAN_F13R1_FB18_Pos)                    </span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 4034</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18         CAN_F13R1_FB18_Msk                              </span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471095d382cce78017304b5db76f7a04"> 4036</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19_Msk     (0x1U &lt;&lt; CAN_F13R1_FB19_Pos)                    </span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 4037</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19         CAN_F13R1_FB19_Msk                              </span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c097cf8909e3cc7825d9500a891be52"> 4039</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20_Msk     (0x1U &lt;&lt; CAN_F13R1_FB20_Pos)                    </span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 4040</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20         CAN_F13R1_FB20_Msk                              </span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d0b622d476255e22d07d76831a75"> 4042</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21_Msk     (0x1U &lt;&lt; CAN_F13R1_FB21_Pos)                    </span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 4043</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21         CAN_F13R1_FB21_Msk                              </span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50e71fdf75fcc3e59b95b855d3bf30a"> 4045</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22_Msk     (0x1U &lt;&lt; CAN_F13R1_FB22_Pos)                    </span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 4046</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22         CAN_F13R1_FB22_Msk                              </span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b6b1f5126bfa15739a086d6734cfd5"> 4048</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23_Msk     (0x1U &lt;&lt; CAN_F13R1_FB23_Pos)                    </span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 4049</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23         CAN_F13R1_FB23_Msk                              </span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710ae584f88078c05820eede3729b65c"> 4051</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24_Msk     (0x1U &lt;&lt; CAN_F13R1_FB24_Pos)                    </span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 4052</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24         CAN_F13R1_FB24_Msk                              </span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f2580d7250fa56c7a1e25f9d282c942"> 4054</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25_Msk     (0x1U &lt;&lt; CAN_F13R1_FB25_Pos)                    </span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 4055</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25         CAN_F13R1_FB25_Msk                              </span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdd8f8b38bc3d56b97c8909c7dbb7560"> 4057</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26_Msk     (0x1U &lt;&lt; CAN_F13R1_FB26_Pos)                    </span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 4058</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26         CAN_F13R1_FB26_Msk                              </span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc69c07f91f2c9d6b85c3f26532fad1f"> 4060</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27_Msk     (0x1U &lt;&lt; CAN_F13R1_FB27_Pos)                    </span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 4061</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27         CAN_F13R1_FB27_Msk                              </span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd7a2e1000f7df336489982291d76d8"> 4063</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28_Msk     (0x1U &lt;&lt; CAN_F13R1_FB28_Pos)                    </span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 4064</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28         CAN_F13R1_FB28_Msk                              </span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed837627ac02698016cdf0439782fec"> 4066</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29_Msk     (0x1U &lt;&lt; CAN_F13R1_FB29_Pos)                    </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 4067</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29         CAN_F13R1_FB29_Msk                              </span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7f63726fd4dffa870717dbf3079be8"> 4069</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30_Msk     (0x1U &lt;&lt; CAN_F13R1_FB30_Pos)                    </span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 4070</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30         CAN_F13R1_FB30_Msk                              </span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad950a42557716b1e66d0e675d4ed0388"> 4072</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31_Msk     (0x1U &lt;&lt; CAN_F13R1_FB31_Pos)                    </span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 4073</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31         CAN_F13R1_FB31_Msk                              </span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa061083b9a300dcb531acbb0ca426943"> 4077</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0_Msk       (0x1U &lt;&lt; CAN_F0R2_FB0_Pos)                      </span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 4078</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0           CAN_F0R2_FB0_Msk                                </span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c94101334ccda880f2c3a2e9e35803"> 4080</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1_Msk       (0x1U &lt;&lt; CAN_F0R2_FB1_Pos)                      </span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 4081</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1           CAN_F0R2_FB1_Msk                                </span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d454ef34d31e40aeecb2da25e5004d"> 4083</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2_Msk       (0x1U &lt;&lt; CAN_F0R2_FB2_Pos)                      </span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 4084</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2           CAN_F0R2_FB2_Msk                                </span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526563dd72eb6023c8c6b70ed3eef49f"> 4086</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3_Msk       (0x1U &lt;&lt; CAN_F0R2_FB3_Pos)                      </span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 4087</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3           CAN_F0R2_FB3_Msk                                </span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2ad8285cf2dbc13f19cde26aa841ee"> 4089</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4_Msk       (0x1U &lt;&lt; CAN_F0R2_FB4_Pos)                      </span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 4090</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4           CAN_F0R2_FB4_Msk                                </span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae572f8b4bb3bfa4dca31b1d4b189c277"> 4092</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5_Msk       (0x1U &lt;&lt; CAN_F0R2_FB5_Pos)                      </span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 4093</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5           CAN_F0R2_FB5_Msk                                </span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d86d510a3fa0f7bb396b2535ff7412f"> 4095</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6_Msk       (0x1U &lt;&lt; CAN_F0R2_FB6_Pos)                      </span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 4096</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6           CAN_F0R2_FB6_Msk                                </span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931a307d0830015fa4494ed6a34e3fb5"> 4098</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7_Msk       (0x1U &lt;&lt; CAN_F0R2_FB7_Pos)                      </span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 4099</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7           CAN_F0R2_FB7_Msk                                </span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f123f65007d2d150da67e5114b8354f"> 4101</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8_Msk       (0x1U &lt;&lt; CAN_F0R2_FB8_Pos)                      </span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 4102</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8           CAN_F0R2_FB8_Msk                                </span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31eeb8ac004bb1a829c442474a019b05"> 4104</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9_Msk       (0x1U &lt;&lt; CAN_F0R2_FB9_Pos)                      </span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 4105</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9           CAN_F0R2_FB9_Msk                                </span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8eae7e6372cafdfbb97cee0d3a5906"> 4107</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10_Msk      (0x1U &lt;&lt; CAN_F0R2_FB10_Pos)                     </span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 4108</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10          CAN_F0R2_FB10_Msk                               </span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c19ccbf1f927445c99e0075e4743f4"> 4110</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11_Msk      (0x1U &lt;&lt; CAN_F0R2_FB11_Pos)                     </span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 4111</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11          CAN_F0R2_FB11_Msk                               </span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6f3f414927987a2409f6a4fcee1950"> 4113</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12_Msk      (0x1U &lt;&lt; CAN_F0R2_FB12_Pos)                     </span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 4114</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12          CAN_F0R2_FB12_Msk                               </span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f965255e5ae450386165052ebc91266"> 4116</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13_Msk      (0x1U &lt;&lt; CAN_F0R2_FB13_Pos)                     </span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 4117</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13          CAN_F0R2_FB13_Msk                               </span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541cda96227f171eeaef984ec3f3bfde"> 4119</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14_Msk      (0x1U &lt;&lt; CAN_F0R2_FB14_Pos)                     </span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 4120</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14          CAN_F0R2_FB14_Msk                               </span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec4acee70dd0bad3bcfb650e47f99b5"> 4122</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15_Msk      (0x1U &lt;&lt; CAN_F0R2_FB15_Pos)                     </span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 4123</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15          CAN_F0R2_FB15_Msk                               </span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae046a3f26c0161e3c40dc1bc568db3b"> 4125</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16_Msk      (0x1U &lt;&lt; CAN_F0R2_FB16_Pos)                     </span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 4126</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16          CAN_F0R2_FB16_Msk                               </span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f28b2b9fdaaba93dd8268b5567a8ad"> 4128</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17_Msk      (0x1U &lt;&lt; CAN_F0R2_FB17_Pos)                     </span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 4129</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17          CAN_F0R2_FB17_Msk                               </span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134eae58ad5e99cc09201e3f806390b2"> 4131</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18_Msk      (0x1U &lt;&lt; CAN_F0R2_FB18_Pos)                     </span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 4132</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18          CAN_F0R2_FB18_Msk                               </span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2288da969d823cf883f0a11d0e66db51"> 4134</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19_Msk      (0x1U &lt;&lt; CAN_F0R2_FB19_Pos)                     </span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 4135</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19          CAN_F0R2_FB19_Msk                               </span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e695a429859e9c143330c5cf6ad3229"> 4137</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20_Msk      (0x1U &lt;&lt; CAN_F0R2_FB20_Pos)                     </span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 4138</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20          CAN_F0R2_FB20_Msk                               </span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b4a66ffe52286fd25f6bb36fa2e6f21"> 4140</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21_Msk      (0x1U &lt;&lt; CAN_F0R2_FB21_Pos)                     </span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 4141</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21          CAN_F0R2_FB21_Msk                               </span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d02ac9f9a07b7c47059c84a2b0782ee"> 4143</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22_Msk      (0x1U &lt;&lt; CAN_F0R2_FB22_Pos)                     </span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 4144</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22          CAN_F0R2_FB22_Msk                               </span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd190536d4b825b086f682b40886f7f"> 4146</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23_Msk      (0x1U &lt;&lt; CAN_F0R2_FB23_Pos)                     </span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 4147</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23          CAN_F0R2_FB23_Msk                               </span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d6929299df0a13244f0e7958eb711a"> 4149</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24_Msk      (0x1U &lt;&lt; CAN_F0R2_FB24_Pos)                     </span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 4150</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24          CAN_F0R2_FB24_Msk                               </span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6e6acb5b23357732909d4bec0eb95e"> 4152</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25_Msk      (0x1U &lt;&lt; CAN_F0R2_FB25_Pos)                     </span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 4153</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25          CAN_F0R2_FB25_Msk                               </span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c77950c4ec1c45ab5c4c2936186d36"> 4155</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26_Msk      (0x1U &lt;&lt; CAN_F0R2_FB26_Pos)                     </span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 4156</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26          CAN_F0R2_FB26_Msk                               </span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a37ea3a0bc9d4232ee89f18782ff53"> 4158</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27_Msk      (0x1U &lt;&lt; CAN_F0R2_FB27_Pos)                     </span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 4159</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27          CAN_F0R2_FB27_Msk                               </span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfb99d019f1abf788685338176fa8595"> 4161</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28_Msk      (0x1U &lt;&lt; CAN_F0R2_FB28_Pos)                     </span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 4162</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28          CAN_F0R2_FB28_Msk                               </span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875a0587956149206e0df84242e5c38a"> 4164</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29_Msk      (0x1U &lt;&lt; CAN_F0R2_FB29_Pos)                     </span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 4165</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29          CAN_F0R2_FB29_Msk                               </span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee59bc46345bde430c9ecf20c8df7a2"> 4167</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30_Msk      (0x1U &lt;&lt; CAN_F0R2_FB30_Pos)                     </span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 4168</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30          CAN_F0R2_FB30_Msk                               </span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f146c0436009e8b77597db4f06dc88"> 4170</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31_Msk      (0x1U &lt;&lt; CAN_F0R2_FB31_Pos)                     </span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 4171</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31          CAN_F0R2_FB31_Msk                               </span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37390e12fa87a072599d57c581f82b1"> 4175</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0_Msk       (0x1U &lt;&lt; CAN_F1R2_FB0_Pos)                      </span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 4176</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0           CAN_F1R2_FB0_Msk                                </span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4652769a8b81aefaa5acbaddc83e47"> 4178</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1_Msk       (0x1U &lt;&lt; CAN_F1R2_FB1_Pos)                      </span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 4179</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1           CAN_F1R2_FB1_Msk                                </span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga550988821dc17b71e58d745367d552fb"> 4181</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2_Msk       (0x1U &lt;&lt; CAN_F1R2_FB2_Pos)                      </span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 4182</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2           CAN_F1R2_FB2_Msk                                </span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52c7978074227730285d698cdcb15c7"> 4184</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3_Msk       (0x1U &lt;&lt; CAN_F1R2_FB3_Pos)                      </span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 4185</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3           CAN_F1R2_FB3_Msk                                </span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab404d9e8cd80526beb5b83ea62236c40"> 4187</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4_Msk       (0x1U &lt;&lt; CAN_F1R2_FB4_Pos)                      </span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 4188</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4           CAN_F1R2_FB4_Msk                                </span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3210b70ca25333f077035c8178683b3c"> 4190</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5_Msk       (0x1U &lt;&lt; CAN_F1R2_FB5_Pos)                      </span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 4191</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5           CAN_F1R2_FB5_Msk                                </span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840206e4408eeadf35ca5ce492121b7"> 4193</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6_Msk       (0x1U &lt;&lt; CAN_F1R2_FB6_Pos)                      </span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 4194</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6           CAN_F1R2_FB6_Msk                                </span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93f9f5471e1a8abd2ca55fe5a4cf120f"> 4196</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7_Msk       (0x1U &lt;&lt; CAN_F1R2_FB7_Pos)                      </span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 4197</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7           CAN_F1R2_FB7_Msk                                </span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade520b46b08abd462743828dfdb211e1"> 4199</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8_Msk       (0x1U &lt;&lt; CAN_F1R2_FB8_Pos)                      </span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 4200</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8           CAN_F1R2_FB8_Msk                                </span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e355feec329b328d200ea79a3c4e73"> 4202</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9_Msk       (0x1U &lt;&lt; CAN_F1R2_FB9_Pos)                      </span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 4203</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9           CAN_F1R2_FB9_Msk                                </span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fa9a6d11d4066ce8cbed7772e5c4c1"> 4205</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10_Msk      (0x1U &lt;&lt; CAN_F1R2_FB10_Pos)                     </span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 4206</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10          CAN_F1R2_FB10_Msk                               </span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1aef88c920add1bcec693ba43f890cf"> 4208</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11_Msk      (0x1U &lt;&lt; CAN_F1R2_FB11_Pos)                     </span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 4209</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11          CAN_F1R2_FB11_Msk                               </span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4486004019a70c1c41822611cfbc24a7"> 4211</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12_Msk      (0x1U &lt;&lt; CAN_F1R2_FB12_Pos)                     </span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 4212</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12          CAN_F1R2_FB12_Msk                               </span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ef2954ebc503eaf6c44eb4ec9a593e"> 4214</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13_Msk      (0x1U &lt;&lt; CAN_F1R2_FB13_Pos)                     </span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 4215</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13          CAN_F1R2_FB13_Msk                               </span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace28daab139f94dc2ed7e388fd1b9b59"> 4217</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14_Msk      (0x1U &lt;&lt; CAN_F1R2_FB14_Pos)                     </span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 4218</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14          CAN_F1R2_FB14_Msk                               </span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb0a0b5dd87d593fc1cf8b9269bf365"> 4220</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15_Msk      (0x1U &lt;&lt; CAN_F1R2_FB15_Pos)                     </span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 4221</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15          CAN_F1R2_FB15_Msk                               </span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427c05edd87c70fb5bfede3ece583106"> 4223</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16_Msk      (0x1U &lt;&lt; CAN_F1R2_FB16_Pos)                     </span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 4224</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16          CAN_F1R2_FB16_Msk                               </span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7423c9dd0740125ba2dc7a9068c449"> 4226</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17_Msk      (0x1U &lt;&lt; CAN_F1R2_FB17_Pos)                     </span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 4227</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17          CAN_F1R2_FB17_Msk                               </span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcea3b8cd42bcc687c67e62a0ccf7471"> 4229</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18_Msk      (0x1U &lt;&lt; CAN_F1R2_FB18_Pos)                     </span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 4230</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18          CAN_F1R2_FB18_Msk                               </span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3e119637508ebc998e04873befdea02"> 4232</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19_Msk      (0x1U &lt;&lt; CAN_F1R2_FB19_Pos)                     </span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 4233</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19          CAN_F1R2_FB19_Msk                               </span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adb312018dfbe719072be0d6444b62a"> 4235</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20_Msk      (0x1U &lt;&lt; CAN_F1R2_FB20_Pos)                     </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 4236</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20          CAN_F1R2_FB20_Msk                               </span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a75816e8e01c5c9a90d7b2afa4716f"> 4238</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21_Msk      (0x1U &lt;&lt; CAN_F1R2_FB21_Pos)                     </span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 4239</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21          CAN_F1R2_FB21_Msk                               </span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace263ed2b1dcb26232c8be718c733490"> 4241</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22_Msk      (0x1U &lt;&lt; CAN_F1R2_FB22_Pos)                     </span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 4242</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22          CAN_F1R2_FB22_Msk                               </span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15089c114f7120bd834ecddd74795989"> 4244</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23_Msk      (0x1U &lt;&lt; CAN_F1R2_FB23_Pos)                     </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 4245</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23          CAN_F1R2_FB23_Msk                               </span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256936e5e1dc313a5846bcdb38746940"> 4247</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24_Msk      (0x1U &lt;&lt; CAN_F1R2_FB24_Pos)                     </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 4248</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24          CAN_F1R2_FB24_Msk                               </span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8861d429f3e5a4cf24015dd24d1035a2"> 4250</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25_Msk      (0x1U &lt;&lt; CAN_F1R2_FB25_Pos)                     </span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 4251</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25          CAN_F1R2_FB25_Msk                               </span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca03affd919dc4618d7e47f545714fe"> 4253</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26_Msk      (0x1U &lt;&lt; CAN_F1R2_FB26_Pos)                     </span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 4254</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26          CAN_F1R2_FB26_Msk                               </span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4685d281238d461eb78b7f846411f6f3"> 4256</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27_Msk      (0x1U &lt;&lt; CAN_F1R2_FB27_Pos)                     </span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 4257</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27          CAN_F1R2_FB27_Msk                               </span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6e9dc7e9d061ce75e04aceae3cfd6b"> 4259</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28_Msk      (0x1U &lt;&lt; CAN_F1R2_FB28_Pos)                     </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 4260</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28          CAN_F1R2_FB28_Msk                               </span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fee7c49b899c8af5ae4b60d47461ea2"> 4262</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29_Msk      (0x1U &lt;&lt; CAN_F1R2_FB29_Pos)                     </span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 4263</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29          CAN_F1R2_FB29_Msk                               </span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87ec718cd11264085752c85b44e6ef3"> 4265</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30_Msk      (0x1U &lt;&lt; CAN_F1R2_FB30_Pos)                     </span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 4266</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30          CAN_F1R2_FB30_Msk                               </span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cebad85393ecc2a9214f9788b77c676"> 4268</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31_Msk      (0x1U &lt;&lt; CAN_F1R2_FB31_Pos)                     </span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 4269</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31          CAN_F1R2_FB31_Msk                               </span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4399948716780ec8c4dd96270469843"> 4273</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0_Msk       (0x1U &lt;&lt; CAN_F2R2_FB0_Pos)                      </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 4274</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0           CAN_F2R2_FB0_Msk                                </span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad77d91c1c72f554e0e99650a3f47e737"> 4276</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1_Msk       (0x1U &lt;&lt; CAN_F2R2_FB1_Pos)                      </span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 4277</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1           CAN_F2R2_FB1_Msk                                </span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96dff14e0209cd48bf0c29dc53ede26b"> 4279</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2_Msk       (0x1U &lt;&lt; CAN_F2R2_FB2_Pos)                      </span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 4280</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2           CAN_F2R2_FB2_Msk                                </span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3b7ec530ba7d4f3effd0c42ab49ca9"> 4282</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3_Msk       (0x1U &lt;&lt; CAN_F2R2_FB3_Pos)                      </span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 4283</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3           CAN_F2R2_FB3_Msk                                </span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcaf819adc61da902e94fc549c5eca7"> 4285</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4_Msk       (0x1U &lt;&lt; CAN_F2R2_FB4_Pos)                      </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 4286</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4           CAN_F2R2_FB4_Msk                                </span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb028302ad008b6326533727d4fb75b0"> 4288</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5_Msk       (0x1U &lt;&lt; CAN_F2R2_FB5_Pos)                      </span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 4289</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5           CAN_F2R2_FB5_Msk                                </span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d23fc25f4bfb50a6f590e31e11c4838"> 4291</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6_Msk       (0x1U &lt;&lt; CAN_F2R2_FB6_Pos)                      </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 4292</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6           CAN_F2R2_FB6_Msk                                </span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c27ede1b3c0ad55b1d3ceeb774abbd"> 4294</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7_Msk       (0x1U &lt;&lt; CAN_F2R2_FB7_Pos)                      </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 4295</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7           CAN_F2R2_FB7_Msk                                </span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace122156ecd18b6abea1a5f23e1cfce"> 4297</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8_Msk       (0x1U &lt;&lt; CAN_F2R2_FB8_Pos)                      </span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 4298</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8           CAN_F2R2_FB8_Msk                                </span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a5442d9fc437bc2acdf878279cf7c6"> 4300</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9_Msk       (0x1U &lt;&lt; CAN_F2R2_FB9_Pos)                      </span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 4301</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9           CAN_F2R2_FB9_Msk                                </span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebf3a00b21dc2a665b2e8e7b99cefaae"> 4303</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10_Msk      (0x1U &lt;&lt; CAN_F2R2_FB10_Pos)                     </span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 4304</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10          CAN_F2R2_FB10_Msk                               </span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb77bebe0b062fe55efc6304cf8840b4"> 4306</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11_Msk      (0x1U &lt;&lt; CAN_F2R2_FB11_Pos)                     </span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 4307</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11          CAN_F2R2_FB11_Msk                               </span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd0cb91d888b98351e33516a4547e1"> 4309</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12_Msk      (0x1U &lt;&lt; CAN_F2R2_FB12_Pos)                     </span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 4310</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12          CAN_F2R2_FB12_Msk                               </span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6af8fc2890a6b457435f0ab29908e4"> 4312</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13_Msk      (0x1U &lt;&lt; CAN_F2R2_FB13_Pos)                     </span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 4313</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13          CAN_F2R2_FB13_Msk                               </span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7f01b289ae8ae3eecedd8a29ddc1eb1"> 4315</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14_Msk      (0x1U &lt;&lt; CAN_F2R2_FB14_Pos)                     </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 4316</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14          CAN_F2R2_FB14_Msk                               </span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c79b4445a4d0eb87b2121d58c73d9bc"> 4318</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15_Msk      (0x1U &lt;&lt; CAN_F2R2_FB15_Pos)                     </span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 4319</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15          CAN_F2R2_FB15_Msk                               </span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7788f7206aca6e83ba0cd081af5b2"> 4321</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16_Msk      (0x1U &lt;&lt; CAN_F2R2_FB16_Pos)                     </span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 4322</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16          CAN_F2R2_FB16_Msk                               </span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d302da92dc7ff48bfb3935a739c56f"> 4324</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17_Msk      (0x1U &lt;&lt; CAN_F2R2_FB17_Pos)                     </span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 4325</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17          CAN_F2R2_FB17_Msk                               </span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ee8abd5207088cb6f59a3fd5af3b89a"> 4327</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18_Msk      (0x1U &lt;&lt; CAN_F2R2_FB18_Pos)                     </span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 4328</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18          CAN_F2R2_FB18_Msk                               </span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ad53d41a895d341e102901c2e4113b"> 4330</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19_Msk      (0x1U &lt;&lt; CAN_F2R2_FB19_Pos)                     </span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 4331</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19          CAN_F2R2_FB19_Msk                               </span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b747f768a440c5e8fe08febc1d0683"> 4333</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20_Msk      (0x1U &lt;&lt; CAN_F2R2_FB20_Pos)                     </span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 4334</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20          CAN_F2R2_FB20_Msk                               </span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc046157f775cb1a2c5b2b90aa15d745"> 4336</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21_Msk      (0x1U &lt;&lt; CAN_F2R2_FB21_Pos)                     </span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 4337</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21          CAN_F2R2_FB21_Msk                               </span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fdd1fa55e6729712aad51a2ce62834"> 4339</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22_Msk      (0x1U &lt;&lt; CAN_F2R2_FB22_Pos)                     </span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 4340</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22          CAN_F2R2_FB22_Msk                               </span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4508040a17ba6d514e9c5db40131a196"> 4342</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23_Msk      (0x1U &lt;&lt; CAN_F2R2_FB23_Pos)                     </span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 4343</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23          CAN_F2R2_FB23_Msk                               </span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17fde946459dc3fc90da9e8809d6d05"> 4345</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24_Msk      (0x1U &lt;&lt; CAN_F2R2_FB24_Pos)                     </span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 4346</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24          CAN_F2R2_FB24_Msk                               </span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03da1089ea38abbe1093471a67a971fa"> 4348</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25_Msk      (0x1U &lt;&lt; CAN_F2R2_FB25_Pos)                     </span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 4349</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25          CAN_F2R2_FB25_Msk                               </span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef46477e39c33367b4cc071c1e3fc69"> 4351</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26_Msk      (0x1U &lt;&lt; CAN_F2R2_FB26_Pos)                     </span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 4352</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26          CAN_F2R2_FB26_Msk                               </span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833458f427d74480b7a400ace687432e"> 4354</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27_Msk      (0x1U &lt;&lt; CAN_F2R2_FB27_Pos)                     </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 4355</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27          CAN_F2R2_FB27_Msk                               </span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc909d367700acef6e2bf8954fcbed1c"> 4357</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28_Msk      (0x1U &lt;&lt; CAN_F2R2_FB28_Pos)                     </span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 4358</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28          CAN_F2R2_FB28_Msk                               </span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac030b2a517b48686820ece2c433e2f13"> 4360</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29_Msk      (0x1U &lt;&lt; CAN_F2R2_FB29_Pos)                     </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 4361</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29          CAN_F2R2_FB29_Msk                               </span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbf050f9c8c01df6dd11938eb663221"> 4363</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30_Msk      (0x1U &lt;&lt; CAN_F2R2_FB30_Pos)                     </span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 4364</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30          CAN_F2R2_FB30_Msk                               </span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5f7d56afc77679c64cc8559c9637c"> 4366</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31_Msk      (0x1U &lt;&lt; CAN_F2R2_FB31_Pos)                     </span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 4367</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31          CAN_F2R2_FB31_Msk                               </span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa00bc043a80895a2364fdb9e51b3c110"> 4371</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0_Msk       (0x1U &lt;&lt; CAN_F3R2_FB0_Pos)                      </span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 4372</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0           CAN_F3R2_FB0_Msk                                </span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f4626256cd6e806d02f8ddd1abc6d6"> 4374</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1_Msk       (0x1U &lt;&lt; CAN_F3R2_FB1_Pos)                      </span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 4375</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1           CAN_F3R2_FB1_Msk                                </span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2e95083cd9cba8a5e1dea50a2647b5"> 4377</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2_Msk       (0x1U &lt;&lt; CAN_F3R2_FB2_Pos)                      </span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 4378</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2           CAN_F3R2_FB2_Msk                                </span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1586ad1b9e7dc5ea9060b11c91c64df"> 4380</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3_Msk       (0x1U &lt;&lt; CAN_F3R2_FB3_Pos)                      </span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 4381</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3           CAN_F3R2_FB3_Msk                                </span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e602cc571c125a4b0a37ef41a35944b"> 4383</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4_Msk       (0x1U &lt;&lt; CAN_F3R2_FB4_Pos)                      </span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 4384</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4           CAN_F3R2_FB4_Msk                                </span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8c785ed06bbd1d49756b36134e7acb"> 4386</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5_Msk       (0x1U &lt;&lt; CAN_F3R2_FB5_Pos)                      </span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 4387</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5           CAN_F3R2_FB5_Msk                                </span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8497045acac1d2e6704dcefa92d3b0"> 4389</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6_Msk       (0x1U &lt;&lt; CAN_F3R2_FB6_Pos)                      </span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 4390</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6           CAN_F3R2_FB6_Msk                                </span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655169f5704760518f05c635259c7177"> 4392</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7_Msk       (0x1U &lt;&lt; CAN_F3R2_FB7_Pos)                      </span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 4393</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7           CAN_F3R2_FB7_Msk                                </span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafad82eee295a8a2858712b7a8e78b2a0"> 4395</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8_Msk       (0x1U &lt;&lt; CAN_F3R2_FB8_Pos)                      </span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 4396</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8           CAN_F3R2_FB8_Msk                                </span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13711889ff55a6b01f7141db5f702c7a"> 4398</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9_Msk       (0x1U &lt;&lt; CAN_F3R2_FB9_Pos)                      </span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 4399</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9           CAN_F3R2_FB9_Msk                                </span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdde33568809be7611190d6b1b81012"> 4401</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10_Msk      (0x1U &lt;&lt; CAN_F3R2_FB10_Pos)                     </span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 4402</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10          CAN_F3R2_FB10_Msk                               </span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed31d50f1d71f70a49a880e2c743663"> 4404</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11_Msk      (0x1U &lt;&lt; CAN_F3R2_FB11_Pos)                     </span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 4405</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11          CAN_F3R2_FB11_Msk                               </span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fcb0196d04b5e606b1c4a2287a3f36"> 4407</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12_Msk      (0x1U &lt;&lt; CAN_F3R2_FB12_Pos)                     </span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 4408</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12          CAN_F3R2_FB12_Msk                               </span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7c0fc4c6e615f3274c846c5f63319bb"> 4410</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13_Msk      (0x1U &lt;&lt; CAN_F3R2_FB13_Pos)                     </span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 4411</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13          CAN_F3R2_FB13_Msk                               </span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7318a2aa45622bb3ff2067b295c89839"> 4413</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14_Msk      (0x1U &lt;&lt; CAN_F3R2_FB14_Pos)                     </span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 4414</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14          CAN_F3R2_FB14_Msk                               </span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf5ab40d21a35f3bd2330139043b4c6"> 4416</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15_Msk      (0x1U &lt;&lt; CAN_F3R2_FB15_Pos)                     </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 4417</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15          CAN_F3R2_FB15_Msk                               </span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae505ba19e3d139a3e51aa661927c2f79"> 4419</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16_Msk      (0x1U &lt;&lt; CAN_F3R2_FB16_Pos)                     </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 4420</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16          CAN_F3R2_FB16_Msk                               </span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fcd762f60b60e56fe4bd937ac7950b"> 4422</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17_Msk      (0x1U &lt;&lt; CAN_F3R2_FB17_Pos)                     </span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 4423</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17          CAN_F3R2_FB17_Msk                               </span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cadef74e15229097c45f255cdeb8e"> 4425</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18_Msk      (0x1U &lt;&lt; CAN_F3R2_FB18_Pos)                     </span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 4426</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18          CAN_F3R2_FB18_Msk                               </span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31404c72668cd4b409b16a1335a73dae"> 4428</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19_Msk      (0x1U &lt;&lt; CAN_F3R2_FB19_Pos)                     </span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 4429</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19          CAN_F3R2_FB19_Msk                               </span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd69af5b3822a2a480bb9041a8011074"> 4431</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20_Msk      (0x1U &lt;&lt; CAN_F3R2_FB20_Pos)                     </span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 4432</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20          CAN_F3R2_FB20_Msk                               </span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102b108170e7865f895d7ca6c40f12e"> 4434</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21_Msk      (0x1U &lt;&lt; CAN_F3R2_FB21_Pos)                     </span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 4435</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21          CAN_F3R2_FB21_Msk                               </span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a42411bd3d2c7a7dc3e41bd40777ae"> 4437</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22_Msk      (0x1U &lt;&lt; CAN_F3R2_FB22_Pos)                     </span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 4438</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22          CAN_F3R2_FB22_Msk                               </span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5cae3507194258095f48d348f1307b0"> 4440</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23_Msk      (0x1U &lt;&lt; CAN_F3R2_FB23_Pos)                     </span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 4441</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23          CAN_F3R2_FB23_Msk                               </span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9218c367ef6f00e60b093f3f23a7a0b9"> 4443</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24_Msk      (0x1U &lt;&lt; CAN_F3R2_FB24_Pos)                     </span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 4444</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24          CAN_F3R2_FB24_Msk                               </span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f46cde0b8517ab5b9625a614ea3d922"> 4446</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25_Msk      (0x1U &lt;&lt; CAN_F3R2_FB25_Pos)                     </span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 4447</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25          CAN_F3R2_FB25_Msk                               </span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13acbfad9a6174945e4b814d2b3e5a8"> 4449</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26_Msk      (0x1U &lt;&lt; CAN_F3R2_FB26_Pos)                     </span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 4450</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26          CAN_F3R2_FB26_Msk                               </span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb6f5115c365c1103bfb0c2e447de450"> 4452</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27_Msk      (0x1U &lt;&lt; CAN_F3R2_FB27_Pos)                     </span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 4453</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27          CAN_F3R2_FB27_Msk                               </span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga969752803fe126111b3cd5149859c94e"> 4455</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28_Msk      (0x1U &lt;&lt; CAN_F3R2_FB28_Pos)                     </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 4456</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28          CAN_F3R2_FB28_Msk                               </span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e06415202aa98552793b9fa28ee9a7"> 4458</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29_Msk      (0x1U &lt;&lt; CAN_F3R2_FB29_Pos)                     </span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 4459</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29          CAN_F3R2_FB29_Msk                               </span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367133e3ee7501aef9513944565cea6f"> 4461</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30_Msk      (0x1U &lt;&lt; CAN_F3R2_FB30_Pos)                     </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 4462</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30          CAN_F3R2_FB30_Msk                               </span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994e84701ba2b7c21cdc7392a46e9d80"> 4464</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31_Msk      (0x1U &lt;&lt; CAN_F3R2_FB31_Pos)                     </span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 4465</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31          CAN_F3R2_FB31_Msk                               </span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9048515e8f37041f6aff9999aff569"> 4469</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0_Msk       (0x1U &lt;&lt; CAN_F4R2_FB0_Pos)                      </span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 4470</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0           CAN_F4R2_FB0_Msk                                </span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b07509549c3a1b2559040dd01c9a0e"> 4472</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1_Msk       (0x1U &lt;&lt; CAN_F4R2_FB1_Pos)                      </span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 4473</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1           CAN_F4R2_FB1_Msk                                </span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f84ea90801ae445733a36c8f10ec608"> 4475</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2_Msk       (0x1U &lt;&lt; CAN_F4R2_FB2_Pos)                      </span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 4476</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2           CAN_F4R2_FB2_Msk                                </span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4fe680c0484c7757d15d939a50e8b1"> 4478</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3_Msk       (0x1U &lt;&lt; CAN_F4R2_FB3_Pos)                      </span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 4479</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3           CAN_F4R2_FB3_Msk                                </span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91056080450f8e5f68b3120ed7b609fb"> 4481</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4_Msk       (0x1U &lt;&lt; CAN_F4R2_FB4_Pos)                      </span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 4482</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4           CAN_F4R2_FB4_Msk                                </span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96484b04cb3e058e3f70b722713990dc"> 4484</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5_Msk       (0x1U &lt;&lt; CAN_F4R2_FB5_Pos)                      </span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 4485</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5           CAN_F4R2_FB5_Msk                                </span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde7359de773b8b427dddca91f99a3c2"> 4487</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6_Msk       (0x1U &lt;&lt; CAN_F4R2_FB6_Pos)                      </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 4488</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6           CAN_F4R2_FB6_Msk                                </span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bfab19292dba8c2e7c6f6d366f1490"> 4490</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7_Msk       (0x1U &lt;&lt; CAN_F4R2_FB7_Pos)                      </span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 4491</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7           CAN_F4R2_FB7_Msk                                </span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82667269e283535191eb3439f4ad6a2"> 4493</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8_Msk       (0x1U &lt;&lt; CAN_F4R2_FB8_Pos)                      </span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 4494</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8           CAN_F4R2_FB8_Msk                                </span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae060ee50f1193b9e8a2b2ad84789eed7"> 4496</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9_Msk       (0x1U &lt;&lt; CAN_F4R2_FB9_Pos)                      </span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 4497</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9           CAN_F4R2_FB9_Msk                                </span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152ad433d216935b86e5014dd69626e"> 4499</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10_Msk      (0x1U &lt;&lt; CAN_F4R2_FB10_Pos)                     </span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 4500</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10          CAN_F4R2_FB10_Msk                               </span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc14b1315fea6d9b3948d9f00f07de7"> 4502</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11_Msk      (0x1U &lt;&lt; CAN_F4R2_FB11_Pos)                     </span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 4503</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11          CAN_F4R2_FB11_Msk                               </span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d1eae74bfd099a0512f44a4bd928c9"> 4505</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12_Msk      (0x1U &lt;&lt; CAN_F4R2_FB12_Pos)                     </span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 4506</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12          CAN_F4R2_FB12_Msk                               </span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9d3c7bbf0cf276350b00a04b43c37"> 4508</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13_Msk      (0x1U &lt;&lt; CAN_F4R2_FB13_Pos)                     </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 4509</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13          CAN_F4R2_FB13_Msk                               </span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31079d3271fc34363eed112cb9a3ed23"> 4511</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14_Msk      (0x1U &lt;&lt; CAN_F4R2_FB14_Pos)                     </span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 4512</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14          CAN_F4R2_FB14_Msk                               </span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd57e61b87f3e1e9632ad2075732fa5a"> 4514</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15_Msk      (0x1U &lt;&lt; CAN_F4R2_FB15_Pos)                     </span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 4515</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15          CAN_F4R2_FB15_Msk                               </span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24f6b4c83f05dfbd05e15c128ad6fbf"> 4517</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16_Msk      (0x1U &lt;&lt; CAN_F4R2_FB16_Pos)                     </span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 4518</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16          CAN_F4R2_FB16_Msk                               </span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973be88ab5b27952acbdb24e0b817d78"> 4520</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17_Msk      (0x1U &lt;&lt; CAN_F4R2_FB17_Pos)                     </span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 4521</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17          CAN_F4R2_FB17_Msk                               </span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85749ab4396b250aac41526571cecf3"> 4523</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18_Msk      (0x1U &lt;&lt; CAN_F4R2_FB18_Pos)                     </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 4524</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18          CAN_F4R2_FB18_Msk                               </span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74002038e0de0bebc00117c89343be6"> 4526</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19_Msk      (0x1U &lt;&lt; CAN_F4R2_FB19_Pos)                     </span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 4527</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19          CAN_F4R2_FB19_Msk                               </span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga814015c75ef6ae829af165ba84aa7692"> 4529</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20_Msk      (0x1U &lt;&lt; CAN_F4R2_FB20_Pos)                     </span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 4530</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20          CAN_F4R2_FB20_Msk                               </span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d83298755e6833a20617ab15f8712d"> 4532</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21_Msk      (0x1U &lt;&lt; CAN_F4R2_FB21_Pos)                     </span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 4533</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21          CAN_F4R2_FB21_Msk                               </span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac94ecf7d43f6a018320c3d25bc9b46c2"> 4535</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22_Msk      (0x1U &lt;&lt; CAN_F4R2_FB22_Pos)                     </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 4536</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22          CAN_F4R2_FB22_Msk                               </span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e657b91bf8789bccd4f52b8f865b2d"> 4538</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23_Msk      (0x1U &lt;&lt; CAN_F4R2_FB23_Pos)                     </span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 4539</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23          CAN_F4R2_FB23_Msk                               </span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1696522c0eecd85f864be345e40a29ea"> 4541</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24_Msk      (0x1U &lt;&lt; CAN_F4R2_FB24_Pos)                     </span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 4542</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24          CAN_F4R2_FB24_Msk                               </span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92bfc25c457c753a6e6635781a348471"> 4544</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25_Msk      (0x1U &lt;&lt; CAN_F4R2_FB25_Pos)                     </span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 4545</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25          CAN_F4R2_FB25_Msk                               </span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b9b82299251b22f45b8ead71dc2675"> 4547</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26_Msk      (0x1U &lt;&lt; CAN_F4R2_FB26_Pos)                     </span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 4548</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26          CAN_F4R2_FB26_Msk                               </span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9295be11108120ae840e8c0f12f0ed5"> 4550</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27_Msk      (0x1U &lt;&lt; CAN_F4R2_FB27_Pos)                     </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 4551</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27          CAN_F4R2_FB27_Msk                               </span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d7545d55253cd33e9bc8a186692071"> 4553</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28_Msk      (0x1U &lt;&lt; CAN_F4R2_FB28_Pos)                     </span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 4554</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28          CAN_F4R2_FB28_Msk                               </span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db3158da58bb55ec0b8e038214bf57c"> 4556</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29_Msk      (0x1U &lt;&lt; CAN_F4R2_FB29_Pos)                     </span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 4557</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29          CAN_F4R2_FB29_Msk                               </span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172377c09e98ed68359ffe7bb49f556c"> 4559</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30_Msk      (0x1U &lt;&lt; CAN_F4R2_FB30_Pos)                     </span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 4560</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30          CAN_F4R2_FB30_Msk                               </span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a9da9f03b531cb1019a2a401e9177d6"> 4562</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31_Msk      (0x1U &lt;&lt; CAN_F4R2_FB31_Pos)                     </span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 4563</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31          CAN_F4R2_FB31_Msk                               </span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01f1756425341377c80a011da4cfcb1"> 4567</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0_Msk       (0x1U &lt;&lt; CAN_F5R2_FB0_Pos)                      </span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 4568</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0           CAN_F5R2_FB0_Msk                                </span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa669537bb8f8adf60f0d40d76f5d9fb9"> 4570</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1_Msk       (0x1U &lt;&lt; CAN_F5R2_FB1_Pos)                      </span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 4571</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1           CAN_F5R2_FB1_Msk                                </span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa81eadbcd56cc52d9c0b7435ba5b40e9"> 4573</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2_Msk       (0x1U &lt;&lt; CAN_F5R2_FB2_Pos)                      </span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 4574</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2           CAN_F5R2_FB2_Msk                                </span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4271ce693ee149054334055f32083514"> 4576</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3_Msk       (0x1U &lt;&lt; CAN_F5R2_FB3_Pos)                      </span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 4577</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3           CAN_F5R2_FB3_Msk                                </span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dd49575e4657b373fd5cdc67067e0d"> 4579</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4_Msk       (0x1U &lt;&lt; CAN_F5R2_FB4_Pos)                      </span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 4580</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4           CAN_F5R2_FB4_Msk                                </span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14329fcf8b7c680e02b7967e8cb98ea"> 4582</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5_Msk       (0x1U &lt;&lt; CAN_F5R2_FB5_Pos)                      </span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 4583</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5           CAN_F5R2_FB5_Msk                                </span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119d967c2b9dff5291f892ed55650722"> 4585</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6_Msk       (0x1U &lt;&lt; CAN_F5R2_FB6_Pos)                      </span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 4586</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6           CAN_F5R2_FB6_Msk                                </span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72af802de3283727835678b4d783b7e"> 4588</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7_Msk       (0x1U &lt;&lt; CAN_F5R2_FB7_Pos)                      </span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 4589</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7           CAN_F5R2_FB7_Msk                                </span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa770d4e9ecd17918854fc97a3d96bdfd"> 4591</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8_Msk       (0x1U &lt;&lt; CAN_F5R2_FB8_Pos)                      </span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 4592</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8           CAN_F5R2_FB8_Msk                                </span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d4e4451476d46716de06cef008beb1"> 4594</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9_Msk       (0x1U &lt;&lt; CAN_F5R2_FB9_Pos)                      </span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 4595</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9           CAN_F5R2_FB9_Msk                                </span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860f7fadc560b00fe1878226c9a847be"> 4597</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10_Msk      (0x1U &lt;&lt; CAN_F5R2_FB10_Pos)                     </span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 4598</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10          CAN_F5R2_FB10_Msk                               </span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cf1650e026cc5bb83c111dc8e9ce5e"> 4600</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11_Msk      (0x1U &lt;&lt; CAN_F5R2_FB11_Pos)                     </span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 4601</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11          CAN_F5R2_FB11_Msk                               </span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed02925c42bc722b25c350bc00ec815f"> 4603</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12_Msk      (0x1U &lt;&lt; CAN_F5R2_FB12_Pos)                     </span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 4604</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12          CAN_F5R2_FB12_Msk                               </span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a2dbe8f45f7a844a2dd0dcf07786d6"> 4606</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13_Msk      (0x1U &lt;&lt; CAN_F5R2_FB13_Pos)                     </span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 4607</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13          CAN_F5R2_FB13_Msk                               </span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d471b7cf1edcabeba6eb8af6a2ca83"> 4609</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14_Msk      (0x1U &lt;&lt; CAN_F5R2_FB14_Pos)                     </span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 4610</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14          CAN_F5R2_FB14_Msk                               </span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dde50a6686b9be1d26d3d855e85f7c"> 4612</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15_Msk      (0x1U &lt;&lt; CAN_F5R2_FB15_Pos)                     </span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 4613</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15          CAN_F5R2_FB15_Msk                               </span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee326307cb31cf3cc82c36765a14f5f"> 4615</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16_Msk      (0x1U &lt;&lt; CAN_F5R2_FB16_Pos)                     </span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 4616</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16          CAN_F5R2_FB16_Msk                               </span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d64f35fb861a436083a675a4d55087"> 4618</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17_Msk      (0x1U &lt;&lt; CAN_F5R2_FB17_Pos)                     </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 4619</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17          CAN_F5R2_FB17_Msk                               </span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae05e7364c82e1f610e927785ec039d6a"> 4621</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18_Msk      (0x1U &lt;&lt; CAN_F5R2_FB18_Pos)                     </span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 4622</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18          CAN_F5R2_FB18_Msk                               </span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac707fb2bec18e9152234fc5c58b5cbc9"> 4624</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19_Msk      (0x1U &lt;&lt; CAN_F5R2_FB19_Pos)                     </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 4625</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19          CAN_F5R2_FB19_Msk                               </span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543013c958dcfd0719772fcea3ec7442"> 4627</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20_Msk      (0x1U &lt;&lt; CAN_F5R2_FB20_Pos)                     </span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 4628</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20          CAN_F5R2_FB20_Msk                               </span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab64136662c15ae221d5a0c1a5dd54b08"> 4630</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21_Msk      (0x1U &lt;&lt; CAN_F5R2_FB21_Pos)                     </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 4631</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21          CAN_F5R2_FB21_Msk                               </span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b1a77cc46c59213948b974f622090d"> 4633</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22_Msk      (0x1U &lt;&lt; CAN_F5R2_FB22_Pos)                     </span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 4634</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22          CAN_F5R2_FB22_Msk                               </span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c053ca550685ca82a4068cb35dcf1e"> 4636</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23_Msk      (0x1U &lt;&lt; CAN_F5R2_FB23_Pos)                     </span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 4637</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23          CAN_F5R2_FB23_Msk                               </span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a78f8f2aa15cad8513b89355533e9c"> 4639</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24_Msk      (0x1U &lt;&lt; CAN_F5R2_FB24_Pos)                     </span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 4640</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24          CAN_F5R2_FB24_Msk                               </span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008957461f388566b56639ecbc17cebb"> 4642</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25_Msk      (0x1U &lt;&lt; CAN_F5R2_FB25_Pos)                     </span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 4643</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25          CAN_F5R2_FB25_Msk                               </span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933f9591f9dd20f70ba06053f261fac2"> 4645</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26_Msk      (0x1U &lt;&lt; CAN_F5R2_FB26_Pos)                     </span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 4646</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26          CAN_F5R2_FB26_Msk                               </span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9d77aef830c128d7c7582c5b05799b"> 4648</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27_Msk      (0x1U &lt;&lt; CAN_F5R2_FB27_Pos)                     </span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 4649</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27          CAN_F5R2_FB27_Msk                               </span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c9aaa77d535cf3323afecae54f2014"> 4651</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28_Msk      (0x1U &lt;&lt; CAN_F5R2_FB28_Pos)                     </span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 4652</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28          CAN_F5R2_FB28_Msk                               </span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a0ff1fd4b5ea4e84e5ef7c11553ac6"> 4654</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29_Msk      (0x1U &lt;&lt; CAN_F5R2_FB29_Pos)                     </span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 4655</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29          CAN_F5R2_FB29_Msk                               </span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d4abd59ef329e2a4cdacd80450b71e"> 4657</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30_Msk      (0x1U &lt;&lt; CAN_F5R2_FB30_Pos)                     </span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 4658</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30          CAN_F5R2_FB30_Msk                               </span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872287cb1dc75d841a74fef1df7d04c4"> 4660</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31_Msk      (0x1U &lt;&lt; CAN_F5R2_FB31_Pos)                     </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 4661</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31          CAN_F5R2_FB31_Msk                               </span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57610bbf8a5efd029417aae54d4bbb"> 4665</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0_Msk       (0x1U &lt;&lt; CAN_F6R2_FB0_Pos)                      </span></div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 4666</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0           CAN_F6R2_FB0_Msk                                </span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b30db0682c6a7847de91680b2532808"> 4668</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1_Msk       (0x1U &lt;&lt; CAN_F6R2_FB1_Pos)                      </span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 4669</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1           CAN_F6R2_FB1_Msk                                </span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa901630470057df2e214f14994a714aa"> 4671</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2_Msk       (0x1U &lt;&lt; CAN_F6R2_FB2_Pos)                      </span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 4672</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2           CAN_F6R2_FB2_Msk                                </span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d1bbfb93db519a92310ca7074289e7"> 4674</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3_Msk       (0x1U &lt;&lt; CAN_F6R2_FB3_Pos)                      </span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 4675</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3           CAN_F6R2_FB3_Msk                                </span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747c01d82b012765a96bf20ae2d1e614"> 4677</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4_Msk       (0x1U &lt;&lt; CAN_F6R2_FB4_Pos)                      </span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 4678</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4           CAN_F6R2_FB4_Msk                                </span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731205c17b0265b0aed17e7335d665f1"> 4680</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5_Msk       (0x1U &lt;&lt; CAN_F6R2_FB5_Pos)                      </span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 4681</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5           CAN_F6R2_FB5_Msk                                </span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab107baf898c53eca495a0cec40383c4a"> 4683</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6_Msk       (0x1U &lt;&lt; CAN_F6R2_FB6_Pos)                      </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 4684</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6           CAN_F6R2_FB6_Msk                                </span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec3cbdfadb57b83f4a10629f5ff93a6"> 4686</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7_Msk       (0x1U &lt;&lt; CAN_F6R2_FB7_Pos)                      </span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 4687</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7           CAN_F6R2_FB7_Msk                                </span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb8cf6a22127fde7bbef7da331362fa"> 4689</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8_Msk       (0x1U &lt;&lt; CAN_F6R2_FB8_Pos)                      </span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 4690</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8           CAN_F6R2_FB8_Msk                                </span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1625345e2205b59ee47e4522833a023f"> 4692</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9_Msk       (0x1U &lt;&lt; CAN_F6R2_FB9_Pos)                      </span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 4693</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9           CAN_F6R2_FB9_Msk                                </span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611"> 4695</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10_Msk      (0x1U &lt;&lt; CAN_F6R2_FB10_Pos)                     </span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 4696</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10          CAN_F6R2_FB10_Msk                               </span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbaa9f91a1fc5474ecf6e149dbd309d"> 4698</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11_Msk      (0x1U &lt;&lt; CAN_F6R2_FB11_Pos)                     </span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 4699</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11          CAN_F6R2_FB11_Msk                               </span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7899cda2b27c9f78f33a3050f975a22"> 4701</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12_Msk      (0x1U &lt;&lt; CAN_F6R2_FB12_Pos)                     </span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 4702</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12          CAN_F6R2_FB12_Msk                               </span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07a6c5c781e5f858d27a824a3228ad6"> 4704</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13_Msk      (0x1U &lt;&lt; CAN_F6R2_FB13_Pos)                     </span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 4705</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13          CAN_F6R2_FB13_Msk                               </span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ad2ab34322414451520650bf405b8"> 4707</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14_Msk      (0x1U &lt;&lt; CAN_F6R2_FB14_Pos)                     </span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 4708</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14          CAN_F6R2_FB14_Msk                               </span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8109424b373ae93010f98f0c7ad80e5c"> 4710</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15_Msk      (0x1U &lt;&lt; CAN_F6R2_FB15_Pos)                     </span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 4711</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15          CAN_F6R2_FB15_Msk                               </span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a59865040cac5815a6a4099e72e0e4"> 4713</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16_Msk      (0x1U &lt;&lt; CAN_F6R2_FB16_Pos)                     </span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 4714</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16          CAN_F6R2_FB16_Msk                               </span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1ca2f91f8ea1af952b18ebd27dc725"> 4716</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17_Msk      (0x1U &lt;&lt; CAN_F6R2_FB17_Pos)                     </span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 4717</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17          CAN_F6R2_FB17_Msk                               </span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c4bcd69ad9af4bd97c63269e95278a"> 4719</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18_Msk      (0x1U &lt;&lt; CAN_F6R2_FB18_Pos)                     </span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 4720</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18          CAN_F6R2_FB18_Msk                               </span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b19c8600e4c828eab5759dae7cf2fc5"> 4722</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19_Msk      (0x1U &lt;&lt; CAN_F6R2_FB19_Pos)                     </span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 4723</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19          CAN_F6R2_FB19_Msk                               </span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e7a0134b94773f327e99d20877707b"> 4725</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20_Msk      (0x1U &lt;&lt; CAN_F6R2_FB20_Pos)                     </span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 4726</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20          CAN_F6R2_FB20_Msk                               </span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049c4c90a51a7370af5575dd2ce43b25"> 4728</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21_Msk      (0x1U &lt;&lt; CAN_F6R2_FB21_Pos)                     </span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 4729</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21          CAN_F6R2_FB21_Msk                               </span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70456f1faf630198eb6a6aa9d014465b"> 4731</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22_Msk      (0x1U &lt;&lt; CAN_F6R2_FB22_Pos)                     </span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 4732</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22          CAN_F6R2_FB22_Msk                               </span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1523937cea2319fb9c692056b8599861"> 4734</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23_Msk      (0x1U &lt;&lt; CAN_F6R2_FB23_Pos)                     </span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 4735</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23          CAN_F6R2_FB23_Msk                               </span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b080d0ae18594e56bc64fa67e298d6d"> 4737</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24_Msk      (0x1U &lt;&lt; CAN_F6R2_FB24_Pos)                     </span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 4738</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24          CAN_F6R2_FB24_Msk                               </span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8abbda99bc68f0dcfe984ee985bd5d"> 4740</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25_Msk      (0x1U &lt;&lt; CAN_F6R2_FB25_Pos)                     </span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 4741</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25          CAN_F6R2_FB25_Msk                               </span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5cf38e7dad669f04679189c848749f3"> 4743</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26_Msk      (0x1U &lt;&lt; CAN_F6R2_FB26_Pos)                     </span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 4744</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26          CAN_F6R2_FB26_Msk                               </span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607397b46ace68583b5b13f6d6f23cb7"> 4746</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27_Msk      (0x1U &lt;&lt; CAN_F6R2_FB27_Pos)                     </span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 4747</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27          CAN_F6R2_FB27_Msk                               </span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed265f9447716d0d3bc7dad1a295630c"> 4749</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28_Msk      (0x1U &lt;&lt; CAN_F6R2_FB28_Pos)                     </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 4750</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28          CAN_F6R2_FB28_Msk                               </span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e13bb0d4c0c6e131e3989c5a5d88b0"> 4752</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29_Msk      (0x1U &lt;&lt; CAN_F6R2_FB29_Pos)                     </span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 4753</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29          CAN_F6R2_FB29_Msk                               </span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6901cea91b3ea9b40c0d40980f554"> 4755</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30_Msk      (0x1U &lt;&lt; CAN_F6R2_FB30_Pos)                     </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 4756</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30          CAN_F6R2_FB30_Msk                               </span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6098323e8ea2d82b3dd9b355977d6b"> 4758</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31_Msk      (0x1U &lt;&lt; CAN_F6R2_FB31_Pos)                     </span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 4759</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31          CAN_F6R2_FB31_Msk                               </span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e6ac71d87a53fb60da7f7d7bb4a31c"> 4763</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0_Msk       (0x1U &lt;&lt; CAN_F7R2_FB0_Pos)                      </span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 4764</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0           CAN_F7R2_FB0_Msk                                </span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac046be844d45ddd93b750c2b3fdeffb5"> 4766</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1_Msk       (0x1U &lt;&lt; CAN_F7R2_FB1_Pos)                      </span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 4767</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1           CAN_F7R2_FB1_Msk                                </span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae222910542a55154e8b02affd43c1bb1"> 4769</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2_Msk       (0x1U &lt;&lt; CAN_F7R2_FB2_Pos)                      </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 4770</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2           CAN_F7R2_FB2_Msk                                </span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47bc62b248184ab11796b147fd12fa4"> 4772</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3_Msk       (0x1U &lt;&lt; CAN_F7R2_FB3_Pos)                      </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 4773</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3           CAN_F7R2_FB3_Msk                                </span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6532dbd923dbc1ae43394d64065b01f9"> 4775</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4_Msk       (0x1U &lt;&lt; CAN_F7R2_FB4_Pos)                      </span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 4776</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4           CAN_F7R2_FB4_Msk                                </span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791664168f6ee37eea4331bf0f17f878"> 4778</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5_Msk       (0x1U &lt;&lt; CAN_F7R2_FB5_Pos)                      </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 4779</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5           CAN_F7R2_FB5_Msk                                </span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f12b37158633c7274a01feacbf342c6"> 4781</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6_Msk       (0x1U &lt;&lt; CAN_F7R2_FB6_Pos)                      </span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 4782</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6           CAN_F7R2_FB6_Msk                                </span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae323bdff49096a4afee6dec3d9d9aebd"> 4784</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7_Msk       (0x1U &lt;&lt; CAN_F7R2_FB7_Pos)                      </span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 4785</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7           CAN_F7R2_FB7_Msk                                </span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ec8c5b0a88b30a17f9afb284bcc95c1"> 4787</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8_Msk       (0x1U &lt;&lt; CAN_F7R2_FB8_Pos)                      </span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 4788</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8           CAN_F7R2_FB8_Msk                                </span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf18ed7d215a3e4a3ebbca297626877c"> 4790</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9_Msk       (0x1U &lt;&lt; CAN_F7R2_FB9_Pos)                      </span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 4791</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9           CAN_F7R2_FB9_Msk                                </span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81766a9d745aeadd4ba0a34d3ded18e7"> 4793</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10_Msk      (0x1U &lt;&lt; CAN_F7R2_FB10_Pos)                     </span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 4794</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10          CAN_F7R2_FB10_Msk                               </span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33730db505f710ba327f8c6c1f04da4f"> 4796</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11_Msk      (0x1U &lt;&lt; CAN_F7R2_FB11_Pos)                     </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 4797</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11          CAN_F7R2_FB11_Msk                               </span></div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c278c9bfd9314c34ac6da260c08403"> 4799</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12_Msk      (0x1U &lt;&lt; CAN_F7R2_FB12_Pos)                     </span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 4800</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12          CAN_F7R2_FB12_Msk                               </span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fec0160eec943f81f05ad9d48ce9b2"> 4802</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13_Msk      (0x1U &lt;&lt; CAN_F7R2_FB13_Pos)                     </span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 4803</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13          CAN_F7R2_FB13_Msk                               </span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906faed52246a867bbe9675b588c2fe0"> 4805</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14_Msk      (0x1U &lt;&lt; CAN_F7R2_FB14_Pos)                     </span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 4806</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14          CAN_F7R2_FB14_Msk                               </span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf54c82654d230ba010300b9b879f606"> 4808</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15_Msk      (0x1U &lt;&lt; CAN_F7R2_FB15_Pos)                     </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 4809</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15          CAN_F7R2_FB15_Msk                               </span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23ba211219c2ece524f3867e2b1cc4e"> 4811</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16_Msk      (0x1U &lt;&lt; CAN_F7R2_FB16_Pos)                     </span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 4812</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16          CAN_F7R2_FB16_Msk                               </span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga714ba087c8c662749a5e1db9f82af81d"> 4814</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17_Msk      (0x1U &lt;&lt; CAN_F7R2_FB17_Pos)                     </span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 4815</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17          CAN_F7R2_FB17_Msk                               </span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228a38b1060b3ff498d35aed4e128917"> 4817</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18_Msk      (0x1U &lt;&lt; CAN_F7R2_FB18_Pos)                     </span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 4818</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18          CAN_F7R2_FB18_Msk                               </span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4893f06f2a927a5e1a38e9faf3edb90"> 4820</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19_Msk      (0x1U &lt;&lt; CAN_F7R2_FB19_Pos)                     </span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 4821</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19          CAN_F7R2_FB19_Msk                               </span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074bda7aca4edf2e11e8125a57cbc5a"> 4823</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20_Msk      (0x1U &lt;&lt; CAN_F7R2_FB20_Pos)                     </span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 4824</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20          CAN_F7R2_FB20_Msk                               </span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8dacdf1e167c8a3f7509e4ddf5757e1"> 4826</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21_Msk      (0x1U &lt;&lt; CAN_F7R2_FB21_Pos)                     </span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 4827</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21          CAN_F7R2_FB21_Msk                               </span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad37f85aab2fa384e5d0643b17eae8440"> 4829</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22_Msk      (0x1U &lt;&lt; CAN_F7R2_FB22_Pos)                     </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 4830</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22          CAN_F7R2_FB22_Msk                               </span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad01aed48c87877406fcd8a0da994b8b6"> 4832</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23_Msk      (0x1U &lt;&lt; CAN_F7R2_FB23_Pos)                     </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 4833</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23          CAN_F7R2_FB23_Msk                               </span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3274b8fc32c7104c1ae6015fe725c63b"> 4835</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24_Msk      (0x1U &lt;&lt; CAN_F7R2_FB24_Pos)                     </span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 4836</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24          CAN_F7R2_FB24_Msk                               </span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee9ad1b18fe010798526b61b23773b7"> 4838</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25_Msk      (0x1U &lt;&lt; CAN_F7R2_FB25_Pos)                     </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 4839</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25          CAN_F7R2_FB25_Msk                               </span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga649a2979cf8c968b94a82ade9eb7aa77"> 4841</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26_Msk      (0x1U &lt;&lt; CAN_F7R2_FB26_Pos)                     </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 4842</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26          CAN_F7R2_FB26_Msk                               </span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005b8dfa3d1f6eb19c33deed337fab12"> 4844</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27_Msk      (0x1U &lt;&lt; CAN_F7R2_FB27_Pos)                     </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 4845</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27          CAN_F7R2_FB27_Msk                               </span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa906c94d6d83a7a5c1d8645e814fa3"> 4847</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28_Msk      (0x1U &lt;&lt; CAN_F7R2_FB28_Pos)                     </span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 4848</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28          CAN_F7R2_FB28_Msk                               </span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1f2f87a2de3ef977b9f042559110f7"> 4850</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29_Msk      (0x1U &lt;&lt; CAN_F7R2_FB29_Pos)                     </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 4851</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29          CAN_F7R2_FB29_Msk                               </span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac67c413d3294aa6762edf76c05352d13"> 4853</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30_Msk      (0x1U &lt;&lt; CAN_F7R2_FB30_Pos)                     </span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 4854</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30          CAN_F7R2_FB30_Msk                               </span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0df32a1bad3f616506614c53de9a18"> 4856</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31_Msk      (0x1U &lt;&lt; CAN_F7R2_FB31_Pos)                     </span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 4857</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31          CAN_F7R2_FB31_Msk                               </span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5424a898996971be642271b0cb305d"> 4861</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0_Msk       (0x1U &lt;&lt; CAN_F8R2_FB0_Pos)                      </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 4862</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0           CAN_F8R2_FB0_Msk                                </span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4bdeb68c24f386e0181eb04937cf109"> 4864</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1_Msk       (0x1U &lt;&lt; CAN_F8R2_FB1_Pos)                      </span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 4865</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1           CAN_F8R2_FB1_Msk                                </span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad180babb8dfebb2d725c57d12ee6c434"> 4867</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2_Msk       (0x1U &lt;&lt; CAN_F8R2_FB2_Pos)                      </span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 4868</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2           CAN_F8R2_FB2_Msk                                </span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b411230765103ce07b48d181683a8ff"> 4870</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3_Msk       (0x1U &lt;&lt; CAN_F8R2_FB3_Pos)                      </span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 4871</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3           CAN_F8R2_FB3_Msk                                </span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5f223e200cbe85d62785c1c1411780"> 4873</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4_Msk       (0x1U &lt;&lt; CAN_F8R2_FB4_Pos)                      </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 4874</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4           CAN_F8R2_FB4_Msk                                </span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715b276f569abd0659cef3d6041ca97f"> 4876</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5_Msk       (0x1U &lt;&lt; CAN_F8R2_FB5_Pos)                      </span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 4877</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5           CAN_F8R2_FB5_Msk                                </span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc83f8b713c699af6c4a058d97a0212"> 4879</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6_Msk       (0x1U &lt;&lt; CAN_F8R2_FB6_Pos)                      </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 4880</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6           CAN_F8R2_FB6_Msk                                </span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b34be24a3201f24c3c5fb3e4518496a"> 4882</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7_Msk       (0x1U &lt;&lt; CAN_F8R2_FB7_Pos)                      </span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 4883</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7           CAN_F8R2_FB7_Msk                                </span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246521830f06fc6e78fa76e3460c0c90"> 4885</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8_Msk       (0x1U &lt;&lt; CAN_F8R2_FB8_Pos)                      </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 4886</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8           CAN_F8R2_FB8_Msk                                </span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109bccb45d80c850a1753d91810b17e6"> 4888</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9_Msk       (0x1U &lt;&lt; CAN_F8R2_FB9_Pos)                      </span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 4889</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9           CAN_F8R2_FB9_Msk                                </span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4781d01da4573f59d5bf3d87e3f55c3"> 4891</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10_Msk      (0x1U &lt;&lt; CAN_F8R2_FB10_Pos)                     </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 4892</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10          CAN_F8R2_FB10_Msk                               </span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34eab8d93d53237b1f29ca2989602250"> 4894</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11_Msk      (0x1U &lt;&lt; CAN_F8R2_FB11_Pos)                     </span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 4895</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11          CAN_F8R2_FB11_Msk                               </span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee44ebdb7cb153d4776813386c72d379"> 4897</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12_Msk      (0x1U &lt;&lt; CAN_F8R2_FB12_Pos)                     </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 4898</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12          CAN_F8R2_FB12_Msk                               </span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a533bc42a75cb20b6d2225af3259335"> 4900</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13_Msk      (0x1U &lt;&lt; CAN_F8R2_FB13_Pos)                     </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 4901</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13          CAN_F8R2_FB13_Msk                               </span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d8dd791898a26610ad5c99e04c7b85"> 4903</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14_Msk      (0x1U &lt;&lt; CAN_F8R2_FB14_Pos)                     </span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 4904</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14          CAN_F8R2_FB14_Msk                               </span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a10d9b3c535b4c04f30d1976a74003"> 4906</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15_Msk      (0x1U &lt;&lt; CAN_F8R2_FB15_Pos)                     </span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 4907</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15          CAN_F8R2_FB15_Msk                               </span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a44278629e098fdeefef5c6e699a21"> 4909</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16_Msk      (0x1U &lt;&lt; CAN_F8R2_FB16_Pos)                     </span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 4910</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16          CAN_F8R2_FB16_Msk                               </span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743f3fc9128154a5e10a49378b39dde0"> 4912</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17_Msk      (0x1U &lt;&lt; CAN_F8R2_FB17_Pos)                     </span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 4913</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17          CAN_F8R2_FB17_Msk                               </span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355102db61d562b19aea995401360f5"> 4915</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18_Msk      (0x1U &lt;&lt; CAN_F8R2_FB18_Pos)                     </span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 4916</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18          CAN_F8R2_FB18_Msk                               </span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd103af2e8859f67477580800625162"> 4918</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19_Msk      (0x1U &lt;&lt; CAN_F8R2_FB19_Pos)                     </span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 4919</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19          CAN_F8R2_FB19_Msk                               </span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a8af72eea61e6976bb97fdff7fe51"> 4921</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20_Msk      (0x1U &lt;&lt; CAN_F8R2_FB20_Pos)                     </span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 4922</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20          CAN_F8R2_FB20_Msk                               </span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bb6e52fcfdf43778db13faf53a6591"> 4924</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21_Msk      (0x1U &lt;&lt; CAN_F8R2_FB21_Pos)                     </span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 4925</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21          CAN_F8R2_FB21_Msk                               </span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5d496538d2bf3157c80523c0c5fb45"> 4927</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22_Msk      (0x1U &lt;&lt; CAN_F8R2_FB22_Pos)                     </span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 4928</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22          CAN_F8R2_FB22_Msk                               </span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa768932cd5eef5a2ee54bfe8a0ac41ea"> 4930</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23_Msk      (0x1U &lt;&lt; CAN_F8R2_FB23_Pos)                     </span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 4931</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23          CAN_F8R2_FB23_Msk                               </span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0989578ce3e5a1a533853538f3b649ff"> 4933</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24_Msk      (0x1U &lt;&lt; CAN_F8R2_FB24_Pos)                     </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 4934</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24          CAN_F8R2_FB24_Msk                               </span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a4af539b9ed1e260226c5a2f4c8242"> 4936</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25_Msk      (0x1U &lt;&lt; CAN_F8R2_FB25_Pos)                     </span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 4937</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25          CAN_F8R2_FB25_Msk                               </span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d064f4e04559c8ceeb38759b0332381"> 4939</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26_Msk      (0x1U &lt;&lt; CAN_F8R2_FB26_Pos)                     </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 4940</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26          CAN_F8R2_FB26_Msk                               </span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bcaf39d0176157117636c373492ded"> 4942</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27_Msk      (0x1U &lt;&lt; CAN_F8R2_FB27_Pos)                     </span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 4943</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27          CAN_F8R2_FB27_Msk                               </span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b60416465405bc628ede32f1ca22221"> 4945</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28_Msk      (0x1U &lt;&lt; CAN_F8R2_FB28_Pos)                     </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 4946</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28          CAN_F8R2_FB28_Msk                               </span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62518d43230d7fe0907da3068092020"> 4948</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29_Msk      (0x1U &lt;&lt; CAN_F8R2_FB29_Pos)                     </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 4949</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29          CAN_F8R2_FB29_Msk                               </span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cd28b7dd676bb4df664b0f4c886dba"> 4951</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30_Msk      (0x1U &lt;&lt; CAN_F8R2_FB30_Pos)                     </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 4952</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30          CAN_F8R2_FB30_Msk                               </span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdbb1cd26bdd6c1690ac3b208a27898"> 4954</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31_Msk      (0x1U &lt;&lt; CAN_F8R2_FB31_Pos)                     </span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 4955</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31          CAN_F8R2_FB31_Msk                               </span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47309fd6134f2abe4e3b1b496093d9be"> 4959</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0_Msk       (0x1U &lt;&lt; CAN_F9R2_FB0_Pos)                      </span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 4960</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0           CAN_F9R2_FB0_Msk                                </span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfe55444ba47900acdea02a8e64db98b"> 4962</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1_Msk       (0x1U &lt;&lt; CAN_F9R2_FB1_Pos)                      </span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 4963</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1           CAN_F9R2_FB1_Msk                                </span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3aeaa699aed8591a458dbdb8fd3358"> 4965</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2_Msk       (0x1U &lt;&lt; CAN_F9R2_FB2_Pos)                      </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 4966</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2           CAN_F9R2_FB2_Msk                                </span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9bf0ad567bc6a89528616adb3d30cc0"> 4968</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3_Msk       (0x1U &lt;&lt; CAN_F9R2_FB3_Pos)                      </span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844"> 4969</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3           CAN_F9R2_FB3_Msk                                </span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5010d303de1ed187fcf3d663cc5b7b3a"> 4971</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4_Msk       (0x1U &lt;&lt; CAN_F9R2_FB4_Pos)                      </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50"> 4972</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4           CAN_F9R2_FB4_Msk                                </span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga596e424fe2e4186174d148aeef611074"> 4974</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5_Msk       (0x1U &lt;&lt; CAN_F9R2_FB5_Pos)                      </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 4975</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5           CAN_F9R2_FB5_Msk                                </span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652ee4940983c9766b517598ad270e1f"> 4977</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6_Msk       (0x1U &lt;&lt; CAN_F9R2_FB6_Pos)                      </span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 4978</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6           CAN_F9R2_FB6_Msk                                </span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed416d6141752c65110daae0c617859a"> 4980</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7_Msk       (0x1U &lt;&lt; CAN_F9R2_FB7_Pos)                      </span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 4981</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7           CAN_F9R2_FB7_Msk                                </span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad301a470b47c85751c573fc3579d91a9"> 4983</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8_Msk       (0x1U &lt;&lt; CAN_F9R2_FB8_Pos)                      </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 4984</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8           CAN_F9R2_FB8_Msk                                </span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa912a018c3cc0adcbeacd61b6e5871a6"> 4986</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9_Msk       (0x1U &lt;&lt; CAN_F9R2_FB9_Pos)                      </span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 4987</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9           CAN_F9R2_FB9_Msk                                </span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f169b5d13d9d6d69d89d99c8451ebd"> 4989</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10_Msk      (0x1U &lt;&lt; CAN_F9R2_FB10_Pos)                     </span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 4990</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10          CAN_F9R2_FB10_Msk                               </span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b87e7eba6f9fbe4a1e390599703e4ea"> 4992</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11_Msk      (0x1U &lt;&lt; CAN_F9R2_FB11_Pos)                     </span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563"> 4993</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11          CAN_F9R2_FB11_Msk                               </span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b961aa158542f370fd755e37e3ebbf7"> 4995</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12_Msk      (0x1U &lt;&lt; CAN_F9R2_FB12_Pos)                     </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 4996</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12          CAN_F9R2_FB12_Msk                               </span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e88250b1d9d44f23df2ddc46397574"> 4998</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13_Msk      (0x1U &lt;&lt; CAN_F9R2_FB13_Pos)                     </span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 4999</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13          CAN_F9R2_FB13_Msk                               </span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2659b21a47fe2b7475163ef583622c7"> 5001</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14_Msk      (0x1U &lt;&lt; CAN_F9R2_FB14_Pos)                     </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 5002</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14          CAN_F9R2_FB14_Msk                               </span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e40bc2fcebd32d4d77b2b38c68dda"> 5004</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15_Msk      (0x1U &lt;&lt; CAN_F9R2_FB15_Pos)                     </span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 5005</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15          CAN_F9R2_FB15_Msk                               </span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae78b5a3198b22b6590676496caa801"> 5007</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16_Msk      (0x1U &lt;&lt; CAN_F9R2_FB16_Pos)                     </span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 5008</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16          CAN_F9R2_FB16_Msk                               </span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30db50cc21514e923c0bf91374491e91"> 5010</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17_Msk      (0x1U &lt;&lt; CAN_F9R2_FB17_Pos)                     </span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 5011</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17          CAN_F9R2_FB17_Msk                               </span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07c3cc02fa2a02058063f3fed95f97c"> 5013</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18_Msk      (0x1U &lt;&lt; CAN_F9R2_FB18_Pos)                     </span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 5014</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18          CAN_F9R2_FB18_Msk                               </span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280fd7273494894b41cf8b3e05a94423"> 5016</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19_Msk      (0x1U &lt;&lt; CAN_F9R2_FB19_Pos)                     </span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 5017</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19          CAN_F9R2_FB19_Msk                               </span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebf7e69a5cbb23be0d72df90d938455"> 5019</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20_Msk      (0x1U &lt;&lt; CAN_F9R2_FB20_Pos)                     </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 5020</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20          CAN_F9R2_FB20_Msk                               </span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e80a00a8a175f05ccec5b2465f707f"> 5022</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21_Msk      (0x1U &lt;&lt; CAN_F9R2_FB21_Pos)                     </span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2"> 5023</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21          CAN_F9R2_FB21_Msk                               </span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2e762f3d91189614712c5f708c13ec"> 5025</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22_Msk      (0x1U &lt;&lt; CAN_F9R2_FB22_Pos)                     </span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 5026</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22          CAN_F9R2_FB22_Msk                               </span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6411880c098bbbe9e746ae660f1d3643"> 5028</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23_Msk      (0x1U &lt;&lt; CAN_F9R2_FB23_Pos)                     </span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc"> 5029</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23          CAN_F9R2_FB23_Msk                               </span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9112971db909b1bf0bd272c687ca44ba"> 5031</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24_Msk      (0x1U &lt;&lt; CAN_F9R2_FB24_Pos)                     </span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 5032</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24          CAN_F9R2_FB24_Msk                               </span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a276cb2e015ee7b075eec7a16686ac3"> 5034</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25_Msk      (0x1U &lt;&lt; CAN_F9R2_FB25_Pos)                     </span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4"> 5035</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25          CAN_F9R2_FB25_Msk                               </span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664cbbe2443064efe7fb3129550c226b"> 5037</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26_Msk      (0x1U &lt;&lt; CAN_F9R2_FB26_Pos)                     </span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 5038</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26          CAN_F9R2_FB26_Msk                               </span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21473aad3bbd0a024b0e714c9bbf4e47"> 5040</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27_Msk      (0x1U &lt;&lt; CAN_F9R2_FB27_Pos)                     </span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc"> 5041</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27          CAN_F9R2_FB27_Msk                               </span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23124d9ac50f080e32aebae3449ee1a0"> 5043</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28_Msk      (0x1U &lt;&lt; CAN_F9R2_FB28_Pos)                     </span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 5044</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28          CAN_F9R2_FB28_Msk                               </span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c149f89a9b7f6a847fc01fe55304dd2"> 5046</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29_Msk      (0x1U &lt;&lt; CAN_F9R2_FB29_Pos)                     </span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 5047</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29          CAN_F9R2_FB29_Msk                               </span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d278d95612c8049d4ade5a1a30fabe"> 5049</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30_Msk      (0x1U &lt;&lt; CAN_F9R2_FB30_Pos)                     </span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 5050</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30          CAN_F9R2_FB30_Msk                               </span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3863b24c5580c3f1dcf4dcfccb08796f"> 5052</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31_Msk      (0x1U &lt;&lt; CAN_F9R2_FB31_Pos)                     </span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 5053</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31          CAN_F9R2_FB31_Msk                               </span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac774a841f16adc00aaa2ec9fc7e19fcb"> 5057</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0_Msk      (0x1U &lt;&lt; CAN_F10R2_FB0_Pos)                     </span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2"> 5058</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0          CAN_F10R2_FB0_Msk                               </span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a4ed750a26abda88304eac5be92b6a5"> 5060</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1_Msk      (0x1U &lt;&lt; CAN_F10R2_FB1_Pos)                     </span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 5061</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1          CAN_F10R2_FB1_Msk                               </span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf87f405ddb1abb90958df292c6fc0a4a"> 5063</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2_Msk      (0x1U &lt;&lt; CAN_F10R2_FB2_Pos)                     </span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 5064</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2          CAN_F10R2_FB2_Msk                               </span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fd1293748da16cb1139224b528082c4"> 5066</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3_Msk      (0x1U &lt;&lt; CAN_F10R2_FB3_Pos)                     </span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c"> 5067</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3          CAN_F10R2_FB3_Msk                               </span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445fedfbaf84b454483c73e6b72bedfe"> 5069</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4_Msk      (0x1U &lt;&lt; CAN_F10R2_FB4_Pos)                     </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 5070</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4          CAN_F10R2_FB4_Msk                               </span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b37e77455ba2d98eee41464c2fe039"> 5072</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5_Msk      (0x1U &lt;&lt; CAN_F10R2_FB5_Pos)                     </span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 5073</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5          CAN_F10R2_FB5_Msk                               </span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f57e8c16bb81bb9291c5ebb4a04b1a"> 5075</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6_Msk      (0x1U &lt;&lt; CAN_F10R2_FB6_Pos)                     </span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 5076</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6          CAN_F10R2_FB6_Msk                               </span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d86237a0fff09a8f49360d47f28d05"> 5078</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7_Msk      (0x1U &lt;&lt; CAN_F10R2_FB7_Pos)                     </span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc"> 5079</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7          CAN_F10R2_FB7_Msk                               </span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad459c18ab4e613bb142e5c1f78691bb8"> 5081</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8_Msk      (0x1U &lt;&lt; CAN_F10R2_FB8_Pos)                     </span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 5082</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8          CAN_F10R2_FB8_Msk                               </span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ac6067a7226de096a846276a7770e9"> 5084</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9_Msk      (0x1U &lt;&lt; CAN_F10R2_FB9_Pos)                     </span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 5085</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9          CAN_F10R2_FB9_Msk                               </span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb490d175c5c7ea273dc5a2ed089028"> 5087</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10_Msk     (0x1U &lt;&lt; CAN_F10R2_FB10_Pos)                    </span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 5088</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10         CAN_F10R2_FB10_Msk                              </span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898eafb1c345981f1feaa3e1750f7c32"> 5090</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11_Msk     (0x1U &lt;&lt; CAN_F10R2_FB11_Pos)                    </span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 5091</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11         CAN_F10R2_FB11_Msk                              </span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d87b23898f43c4c310c9e9098e78b9"> 5093</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12_Msk     (0x1U &lt;&lt; CAN_F10R2_FB12_Pos)                    </span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691"> 5094</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12         CAN_F10R2_FB12_Msk                              </span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7044a16f8b7a80cfaeaca7c1c8b244f"> 5096</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13_Msk     (0x1U &lt;&lt; CAN_F10R2_FB13_Pos)                    </span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 5097</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13         CAN_F10R2_FB13_Msk                              </span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccaaa620579ebfb8e1d78f1c3a0960c8"> 5099</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14_Msk     (0x1U &lt;&lt; CAN_F10R2_FB14_Pos)                    </span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 5100</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14         CAN_F10R2_FB14_Msk                              </span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44ba649751e52a75f36d5279ae51668"> 5102</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15_Msk     (0x1U &lt;&lt; CAN_F10R2_FB15_Pos)                    </span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 5103</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15         CAN_F10R2_FB15_Msk                              </span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8427af5b1aa6b8275902848c766a6a"> 5105</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16_Msk     (0x1U &lt;&lt; CAN_F10R2_FB16_Pos)                    </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 5106</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16         CAN_F10R2_FB16_Msk                              </span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc510b54127fe09c9fc93d265f197fd"> 5108</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17_Msk     (0x1U &lt;&lt; CAN_F10R2_FB17_Pos)                    </span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 5109</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17         CAN_F10R2_FB17_Msk                              </span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15818be97fc1df403386e5fa3791f02f"> 5111</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18_Msk     (0x1U &lt;&lt; CAN_F10R2_FB18_Pos)                    </span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 5112</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18         CAN_F10R2_FB18_Msk                              </span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc7ed5a571a970931be36e0883c9821"> 5114</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19_Msk     (0x1U &lt;&lt; CAN_F10R2_FB19_Pos)                    </span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340"> 5115</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19         CAN_F10R2_FB19_Msk                              </span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31df60197cdd2e5914c14a7dd75e026b"> 5117</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20_Msk     (0x1U &lt;&lt; CAN_F10R2_FB20_Pos)                    </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 5118</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20         CAN_F10R2_FB20_Msk                              </span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19dd43ea7d9942f810f2d93169ff5ca6"> 5120</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21_Msk     (0x1U &lt;&lt; CAN_F10R2_FB21_Pos)                    </span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 5121</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21         CAN_F10R2_FB21_Msk                              </span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace06a38396f56ff90887b648c8683acc"> 5123</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22_Msk     (0x1U &lt;&lt; CAN_F10R2_FB22_Pos)                    </span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b"> 5124</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22         CAN_F10R2_FB22_Msk                              </span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2806783fb4a13314098d247596f8ac9c"> 5126</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23_Msk     (0x1U &lt;&lt; CAN_F10R2_FB23_Pos)                    </span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 5127</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23         CAN_F10R2_FB23_Msk                              </span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57d7ec2281a4b5a7ecd3db7a80110ba"> 5129</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24_Msk     (0x1U &lt;&lt; CAN_F10R2_FB24_Pos)                    </span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 5130</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24         CAN_F10R2_FB24_Msk                              </span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b18d4f50852e67f214d2c885ab1d96b"> 5132</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25_Msk     (0x1U &lt;&lt; CAN_F10R2_FB25_Pos)                    </span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53"> 5133</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25         CAN_F10R2_FB25_Msk                              </span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac022d750541154d1c25ae0b342ff3c8d"> 5135</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26_Msk     (0x1U &lt;&lt; CAN_F10R2_FB26_Pos)                    </span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5"> 5136</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26         CAN_F10R2_FB26_Msk                              </span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441739ed3bdd065bee7417d50afc96ab"> 5138</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27_Msk     (0x1U &lt;&lt; CAN_F10R2_FB27_Pos)                    </span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886"> 5139</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27         CAN_F10R2_FB27_Msk                              </span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906bacdcf21c6bffaa9d45fa6746f80e"> 5141</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28_Msk     (0x1U &lt;&lt; CAN_F10R2_FB28_Pos)                    </span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5"> 5142</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28         CAN_F10R2_FB28_Msk                              </span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe8c560adab03768e49cad994a71cccb"> 5144</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29_Msk     (0x1U &lt;&lt; CAN_F10R2_FB29_Pos)                    </span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 5145</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29         CAN_F10R2_FB29_Msk                              </span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7ed61987ecdd8236e5236edc35946f"> 5147</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30_Msk     (0x1U &lt;&lt; CAN_F10R2_FB30_Pos)                    </span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 5148</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30         CAN_F10R2_FB30_Msk                              </span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6278728b6cc74ad7d4bc41d6014839f3"> 5150</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31_Msk     (0x1U &lt;&lt; CAN_F10R2_FB31_Pos)                    </span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 5151</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31         CAN_F10R2_FB31_Msk                              </span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756b9a7f35ddb243019a737cc9c5d4aa"> 5155</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0_Msk      (0x1U &lt;&lt; CAN_F11R2_FB0_Pos)                     </span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe"> 5156</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0          CAN_F11R2_FB0_Msk                               </span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73175a30063e3781dd1b5ee2b9ff5c7c"> 5158</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1_Msk      (0x1U &lt;&lt; CAN_F11R2_FB1_Pos)                     </span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 5159</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1          CAN_F11R2_FB1_Msk                               </span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43042d452e6efb4e24fecc0ef71f0b53"> 5161</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2_Msk      (0x1U &lt;&lt; CAN_F11R2_FB2_Pos)                     </span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 5162</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2          CAN_F11R2_FB2_Msk                               </span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603a033a522647ec072b27204f411c27"> 5164</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3_Msk      (0x1U &lt;&lt; CAN_F11R2_FB3_Pos)                     </span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 5165</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3          CAN_F11R2_FB3_Msk                               </span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f3cc6f8734688ffd55f0eae6d8a3e1"> 5167</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4_Msk      (0x1U &lt;&lt; CAN_F11R2_FB4_Pos)                     </span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 5168</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4          CAN_F11R2_FB4_Msk                               </span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100d5a8929cac40dc2d8d6bfaf2effb0"> 5170</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5_Msk      (0x1U &lt;&lt; CAN_F11R2_FB5_Pos)                     </span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 5171</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5          CAN_F11R2_FB5_Msk                               </span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2541f8510aa2f59dd2b2cfbf1bc99c1"> 5173</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6_Msk      (0x1U &lt;&lt; CAN_F11R2_FB6_Pos)                     </span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe"> 5174</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6          CAN_F11R2_FB6_Msk                               </span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2739365d7644847c2b2e9424b5361782"> 5176</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7_Msk      (0x1U &lt;&lt; CAN_F11R2_FB7_Pos)                     </span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14"> 5177</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7          CAN_F11R2_FB7_Msk                               </span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7159e2db436359c52f6db1dda067a7c2"> 5179</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8_Msk      (0x1U &lt;&lt; CAN_F11R2_FB8_Pos)                     </span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 5180</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8          CAN_F11R2_FB8_Msk                               </span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d8d29dcf8047b47275915562036f6e"> 5182</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9_Msk      (0x1U &lt;&lt; CAN_F11R2_FB9_Pos)                     </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102"> 5183</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9          CAN_F11R2_FB9_Msk                               </span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d867bbf2aeec0751fb8d9bc028a3e20"> 5185</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10_Msk     (0x1U &lt;&lt; CAN_F11R2_FB10_Pos)                    </span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 5186</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10         CAN_F11R2_FB10_Msk                              </span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f02c0270c8560877a6849dc3ec12734"> 5188</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11_Msk     (0x1U &lt;&lt; CAN_F11R2_FB11_Pos)                    </span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949"> 5189</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11         CAN_F11R2_FB11_Msk                              </span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f27deb61d7cecd98a3707baeee44c33"> 5191</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12_Msk     (0x1U &lt;&lt; CAN_F11R2_FB12_Pos)                    </span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 5192</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12         CAN_F11R2_FB12_Msk                              </span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e89abf41152c9c443eec298c3c4ee0a"> 5194</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13_Msk     (0x1U &lt;&lt; CAN_F11R2_FB13_Pos)                    </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 5195</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13         CAN_F11R2_FB13_Msk                              </span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf385990b78e0ad2903adf8ca5d31592d"> 5197</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14_Msk     (0x1U &lt;&lt; CAN_F11R2_FB14_Pos)                    </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 5198</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14         CAN_F11R2_FB14_Msk                              </span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac617eb6a2c9da89608e9a1fd20bedb05"> 5200</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15_Msk     (0x1U &lt;&lt; CAN_F11R2_FB15_Pos)                    </span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 5201</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15         CAN_F11R2_FB15_Msk                              </span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f7a12de16318eca8c069f7a4a107ba4"> 5203</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16_Msk     (0x1U &lt;&lt; CAN_F11R2_FB16_Pos)                    </span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 5204</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16         CAN_F11R2_FB16_Msk                              </span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6194082f1b79eacc5490d6c4571f2993"> 5206</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17_Msk     (0x1U &lt;&lt; CAN_F11R2_FB17_Pos)                    </span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b"> 5207</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17         CAN_F11R2_FB17_Msk                              </span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga578e9b0b0fc78522d232926aa5a474b4"> 5209</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18_Msk     (0x1U &lt;&lt; CAN_F11R2_FB18_Pos)                    </span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 5210</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18         CAN_F11R2_FB18_Msk                              </span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa7935ffacb2eb500c03e6f297c9abf"> 5212</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19_Msk     (0x1U &lt;&lt; CAN_F11R2_FB19_Pos)                    </span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 5213</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19         CAN_F11R2_FB19_Msk                              </span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecca1f88d1ccfd94c942c1dba195f566"> 5215</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20_Msk     (0x1U &lt;&lt; CAN_F11R2_FB20_Pos)                    </span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 5216</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20         CAN_F11R2_FB20_Msk                              </span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b076a8a45e423f12d66b72888a62c1"> 5218</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21_Msk     (0x1U &lt;&lt; CAN_F11R2_FB21_Pos)                    </span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 5219</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21         CAN_F11R2_FB21_Msk                              </span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a3601ecccef7d68dceacf69694f57c"> 5221</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22_Msk     (0x1U &lt;&lt; CAN_F11R2_FB22_Pos)                    </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417"> 5222</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22         CAN_F11R2_FB22_Msk                              </span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9acb53490837c29f03538f37e92ab7b0"> 5224</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23_Msk     (0x1U &lt;&lt; CAN_F11R2_FB23_Pos)                    </span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc"> 5225</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23         CAN_F11R2_FB23_Msk                              </span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d08ee868e97a722b5e25b145581435"> 5227</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24_Msk     (0x1U &lt;&lt; CAN_F11R2_FB24_Pos)                    </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c"> 5228</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24         CAN_F11R2_FB24_Msk                              </span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9aaac92b7b5c524dfd488651f66d1b"> 5230</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25_Msk     (0x1U &lt;&lt; CAN_F11R2_FB25_Pos)                    </span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 5231</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25         CAN_F11R2_FB25_Msk                              </span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769efd27c8d450433589d3a59e4b49b7"> 5233</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26_Msk     (0x1U &lt;&lt; CAN_F11R2_FB26_Pos)                    </span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14"> 5234</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26         CAN_F11R2_FB26_Msk                              </span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38daca04f9249b41d451122bfcb63b2d"> 5236</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27_Msk     (0x1U &lt;&lt; CAN_F11R2_FB27_Pos)                    </span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 5237</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27         CAN_F11R2_FB27_Msk                              </span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb214fcb4208a4d5db09465c5260d5e4"> 5239</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28_Msk     (0x1U &lt;&lt; CAN_F11R2_FB28_Pos)                    </span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc"> 5240</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28         CAN_F11R2_FB28_Msk                              </span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d6ff5e482dc1d88d0f39a0e2329427"> 5242</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29_Msk     (0x1U &lt;&lt; CAN_F11R2_FB29_Pos)                    </span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 5243</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29         CAN_F11R2_FB29_Msk                              </span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7be4778f941b5287fcc39a5ce3724e71"> 5245</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30_Msk     (0x1U &lt;&lt; CAN_F11R2_FB30_Pos)                    </span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 5246</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30         CAN_F11R2_FB30_Msk                              </span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f08f45859f87d045ab080dd511302bd"> 5248</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31_Msk     (0x1U &lt;&lt; CAN_F11R2_FB31_Pos)                    </span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 5249</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31         CAN_F11R2_FB31_Msk                              </span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8707c57f295a01f74ba15708f138c27"> 5253</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0_Msk      (0x1U &lt;&lt; CAN_F12R2_FB0_Pos)                     </span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d"> 5254</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0          CAN_F12R2_FB0_Msk                               </span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c445b90087e01550b4d69a41d01920b"> 5256</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1_Msk      (0x1U &lt;&lt; CAN_F12R2_FB1_Pos)                     </span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 5257</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1          CAN_F12R2_FB1_Msk                               </span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07ef8899e2a3d28d760dfd1ecc26534"> 5259</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2_Msk      (0x1U &lt;&lt; CAN_F12R2_FB2_Pos)                     </span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136"> 5260</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2          CAN_F12R2_FB2_Msk                               </span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5918b1d48e5c6e30363e5f5274428f6f"> 5262</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3_Msk      (0x1U &lt;&lt; CAN_F12R2_FB3_Pos)                     </span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 5263</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3          CAN_F12R2_FB3_Msk                               </span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7278ef3ee9707ed890c9fe0e6100898e"> 5265</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4_Msk      (0x1U &lt;&lt; CAN_F12R2_FB4_Pos)                     </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 5266</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4          CAN_F12R2_FB4_Msk                               </span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db42645316b7d12f6761201dde5266e"> 5268</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5_Msk      (0x1U &lt;&lt; CAN_F12R2_FB5_Pos)                     </span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 5269</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5          CAN_F12R2_FB5_Msk                               </span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105d22692de0996a549d7381117a9343"> 5271</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6_Msk      (0x1U &lt;&lt; CAN_F12R2_FB6_Pos)                     </span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 5272</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6          CAN_F12R2_FB6_Msk                               </span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef9a09cde9defbbef26f0fdb18e2eab"> 5274</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7_Msk      (0x1U &lt;&lt; CAN_F12R2_FB7_Pos)                     </span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 5275</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7          CAN_F12R2_FB7_Msk                               </span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997778eae60bd7c86e4ac5f512cf37d1"> 5277</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8_Msk      (0x1U &lt;&lt; CAN_F12R2_FB8_Pos)                     </span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512"> 5278</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8          CAN_F12R2_FB8_Msk                               </span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d597dd76bca430d66ce6cdc1dab0039"> 5280</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9_Msk      (0x1U &lt;&lt; CAN_F12R2_FB9_Pos)                     </span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd"> 5281</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9          CAN_F12R2_FB9_Msk                               </span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fe14171ea2823a2cc42bd77f8285f5"> 5283</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10_Msk     (0x1U &lt;&lt; CAN_F12R2_FB10_Pos)                    </span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 5284</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10         CAN_F12R2_FB10_Msk                              </span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf995048a494eef63803ad6d1ee208669"> 5286</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11_Msk     (0x1U &lt;&lt; CAN_F12R2_FB11_Pos)                    </span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 5287</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11         CAN_F12R2_FB11_Msk                              </span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1c705252d4dda9fc1e08a83bf44014"> 5289</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12_Msk     (0x1U &lt;&lt; CAN_F12R2_FB12_Pos)                    </span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07"> 5290</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12         CAN_F12R2_FB12_Msk                              </span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5720bd6028451390e7e09643a959eb"> 5292</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13_Msk     (0x1U &lt;&lt; CAN_F12R2_FB13_Pos)                    </span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 5293</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13         CAN_F12R2_FB13_Msk                              </span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f9e9d46f1bebfa7abcb094e87536"> 5295</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14_Msk     (0x1U &lt;&lt; CAN_F12R2_FB14_Pos)                    </span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 5296</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14         CAN_F12R2_FB14_Msk                              </span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1114ed600ca719c7df01b6e0ebd1b46e"> 5298</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15_Msk     (0x1U &lt;&lt; CAN_F12R2_FB15_Pos)                    </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 5299</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15         CAN_F12R2_FB15_Msk                              </span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b484b519e43973af447f5f39fa9ea6"> 5301</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16_Msk     (0x1U &lt;&lt; CAN_F12R2_FB16_Pos)                    </span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 5302</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16         CAN_F12R2_FB16_Msk                              </span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a2460e4afab4b8dc064ffc0342f4d9d"> 5304</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17_Msk     (0x1U &lt;&lt; CAN_F12R2_FB17_Pos)                    </span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 5305</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17         CAN_F12R2_FB17_Msk                              </span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63f4ec2056e1d8cee09e7582dd0cc4f"> 5307</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18_Msk     (0x1U &lt;&lt; CAN_F12R2_FB18_Pos)                    </span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 5308</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18         CAN_F12R2_FB18_Msk                              </span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17513f0a12a63dd49ef869f7f69c89b0"> 5310</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19_Msk     (0x1U &lt;&lt; CAN_F12R2_FB19_Pos)                    </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b"> 5311</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19         CAN_F12R2_FB19_Msk                              </span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98344bb2606581ffe2826c660c129f8b"> 5313</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20_Msk     (0x1U &lt;&lt; CAN_F12R2_FB20_Pos)                    </span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 5314</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20         CAN_F12R2_FB20_Msk                              </span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27369d641bde06fff00068460db1fad7"> 5316</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21_Msk     (0x1U &lt;&lt; CAN_F12R2_FB21_Pos)                    </span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 5317</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21         CAN_F12R2_FB21_Msk                              </span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0293d477ec5d1c58228b05da05d5ab9a"> 5319</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22_Msk     (0x1U &lt;&lt; CAN_F12R2_FB22_Pos)                    </span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0"> 5320</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22         CAN_F12R2_FB22_Msk                              </span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bb02cff06985ebc935cd0c71033e309"> 5322</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23_Msk     (0x1U &lt;&lt; CAN_F12R2_FB23_Pos)                    </span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c"> 5323</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23         CAN_F12R2_FB23_Msk                              </span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5942038c40cb69a4523cf59d41addaf"> 5325</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24_Msk     (0x1U &lt;&lt; CAN_F12R2_FB24_Pos)                    </span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 5326</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24         CAN_F12R2_FB24_Msk                              </span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77c232170c49225690370bd7b94cc34"> 5328</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25_Msk     (0x1U &lt;&lt; CAN_F12R2_FB25_Pos)                    </span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9"> 5329</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25         CAN_F12R2_FB25_Msk                              </span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051ec82cb86668c1907e9091bf7db162"> 5331</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26_Msk     (0x1U &lt;&lt; CAN_F12R2_FB26_Pos)                    </span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 5332</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26         CAN_F12R2_FB26_Msk                              </span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1eb6cc6be0e68041cb7e72b9ef73e22"> 5334</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27_Msk     (0x1U &lt;&lt; CAN_F12R2_FB27_Pos)                    </span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 5335</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27         CAN_F12R2_FB27_Msk                              </span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c63cc29f569c165a9b93cb0cb2d7557"> 5337</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28_Msk     (0x1U &lt;&lt; CAN_F12R2_FB28_Pos)                    </span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 5338</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28         CAN_F12R2_FB28_Msk                              </span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58b7118e577b7ea51f92ed3d6a86a56"> 5340</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29_Msk     (0x1U &lt;&lt; CAN_F12R2_FB29_Pos)                    </span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4"> 5341</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29         CAN_F12R2_FB29_Msk                              </span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe16c8a9c44110d181e931e96458cee"> 5343</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30_Msk     (0x1U &lt;&lt; CAN_F12R2_FB30_Pos)                    </span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 5344</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30         CAN_F12R2_FB30_Msk                              </span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677ce6a45ad5da29fbe4b3674294c356"> 5346</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31_Msk     (0x1U &lt;&lt; CAN_F12R2_FB31_Pos)                    </span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 5347</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31         CAN_F12R2_FB31_Msk                              </span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5829958d09421fd61fcf0b77d51d2da9"> 5351</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0_Msk      (0x1U &lt;&lt; CAN_F13R2_FB0_Pos)                     </span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 5352</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0          CAN_F13R2_FB0_Msk                               </span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d158b5eebb1632e54e5be5d97c8ac26"> 5354</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1_Msk      (0x1U &lt;&lt; CAN_F13R2_FB1_Pos)                     </span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 5355</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1          CAN_F13R2_FB1_Msk                               </span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4433c9b9f1466001eaf2305aa5abcf88"> 5357</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2_Msk      (0x1U &lt;&lt; CAN_F13R2_FB2_Pos)                     </span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 5358</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2          CAN_F13R2_FB2_Msk                               </span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab05ac64cc9be63004a672f439a7ab70"> 5360</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3_Msk      (0x1U &lt;&lt; CAN_F13R2_FB3_Pos)                     </span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 5361</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3          CAN_F13R2_FB3_Msk                               </span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b936b6b027a2936ab21bd3f46c830aa"> 5363</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4_Msk      (0x1U &lt;&lt; CAN_F13R2_FB4_Pos)                     </span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 5364</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4          CAN_F13R2_FB4_Msk                               </span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4ab0ef27b2b9cc09019b73f3cffed1"> 5366</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5_Msk      (0x1U &lt;&lt; CAN_F13R2_FB5_Pos)                     </span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 5367</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5          CAN_F13R2_FB5_Msk                               </span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96e3c22df9a1af249c91056375c24dc"> 5369</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6_Msk      (0x1U &lt;&lt; CAN_F13R2_FB6_Pos)                     </span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 5370</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6          CAN_F13R2_FB6_Msk                               </span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3accaea73cb0bb14c61c8327adff66"> 5372</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7_Msk      (0x1U &lt;&lt; CAN_F13R2_FB7_Pos)                     </span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324"> 5373</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7          CAN_F13R2_FB7_Msk                               </span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5134cad65b0825f53f4f4e78f0c8e11c"> 5375</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8_Msk      (0x1U &lt;&lt; CAN_F13R2_FB8_Pos)                     </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 5376</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8          CAN_F13R2_FB8_Msk                               </span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf13c3a79fcb1bc2bb884dcda8e10ffd0"> 5378</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9_Msk      (0x1U &lt;&lt; CAN_F13R2_FB9_Pos)                     </span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 5379</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9          CAN_F13R2_FB9_Msk                               </span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad8207a0741ab38136b3b5c3b1d3d91"> 5381</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10_Msk     (0x1U &lt;&lt; CAN_F13R2_FB10_Pos)                    </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 5382</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10         CAN_F13R2_FB10_Msk                              </span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001860328be3ee22113d0c10f4d3cf23"> 5384</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11_Msk     (0x1U &lt;&lt; CAN_F13R2_FB11_Pos)                    </span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4"> 5385</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11         CAN_F13R2_FB11_Msk                              </span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd232459994d381a778abd4aa43bbb70"> 5387</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12_Msk     (0x1U &lt;&lt; CAN_F13R2_FB12_Pos)                    </span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 5388</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12         CAN_F13R2_FB12_Msk                              </span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078d3a3cfba178ef1d8b0499e04326e1"> 5390</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13_Msk     (0x1U &lt;&lt; CAN_F13R2_FB13_Pos)                    </span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 5391</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13         CAN_F13R2_FB13_Msk                              </span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b3e370df1a4ec6f8a69cd648a823cb"> 5393</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14_Msk     (0x1U &lt;&lt; CAN_F13R2_FB14_Pos)                    </span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 5394</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14         CAN_F13R2_FB14_Msk                              </span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760672a8bb29f0054fbef52bc3b71c0a"> 5396</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15_Msk     (0x1U &lt;&lt; CAN_F13R2_FB15_Pos)                    </span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 5397</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15         CAN_F13R2_FB15_Msk                              </span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce486f2da389ec7cf80e6d102b7bc56"> 5399</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16_Msk     (0x1U &lt;&lt; CAN_F13R2_FB16_Pos)                    </span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 5400</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16         CAN_F13R2_FB16_Msk                              </span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d552599612053845141e0db3c89ca86"> 5402</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17_Msk     (0x1U &lt;&lt; CAN_F13R2_FB17_Pos)                    </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 5403</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17         CAN_F13R2_FB17_Msk                              </span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fcf71e30ba700e1b975c6273a99de5"> 5405</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18_Msk     (0x1U &lt;&lt; CAN_F13R2_FB18_Pos)                    </span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 5406</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18         CAN_F13R2_FB18_Msk                              </span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b5c1ede34327d024575f334f3895b7"> 5408</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19_Msk     (0x1U &lt;&lt; CAN_F13R2_FB19_Pos)                    </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 5409</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19         CAN_F13R2_FB19_Msk                              </span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae823f61c39d0a97b05947308792e122"> 5411</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20_Msk     (0x1U &lt;&lt; CAN_F13R2_FB20_Pos)                    </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 5412</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20         CAN_F13R2_FB20_Msk                              </span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea7b7f481ba0bc31d2909460e0bc54e"> 5414</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21_Msk     (0x1U &lt;&lt; CAN_F13R2_FB21_Pos)                    </span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061"> 5415</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21         CAN_F13R2_FB21_Msk                              </span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb2f382a4967515fa63a8454131fb9"> 5417</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22_Msk     (0x1U &lt;&lt; CAN_F13R2_FB22_Pos)                    </span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999"> 5418</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22         CAN_F13R2_FB22_Msk                              </span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bee64a9c633df1a34f5435406103085"> 5420</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23_Msk     (0x1U &lt;&lt; CAN_F13R2_FB23_Pos)                    </span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 5421</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23         CAN_F13R2_FB23_Msk                              </span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4176f0f14ef22173c436763a6c483e"> 5423</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24_Msk     (0x1U &lt;&lt; CAN_F13R2_FB24_Pos)                    </span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 5424</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24         CAN_F13R2_FB24_Msk                              </span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55a497a172eeaeb711d04f5cc81f411"> 5426</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25_Msk     (0x1U &lt;&lt; CAN_F13R2_FB25_Pos)                    </span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 5427</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25         CAN_F13R2_FB25_Msk                              </span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117bfac3184445e41ca1709495cd1603"> 5429</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26_Msk     (0x1U &lt;&lt; CAN_F13R2_FB26_Pos)                    </span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 5430</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26         CAN_F13R2_FB26_Msk                              </span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2716a8a28de7a05f7f448d6b581928fe"> 5432</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27_Msk     (0x1U &lt;&lt; CAN_F13R2_FB27_Pos)                    </span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 5433</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27         CAN_F13R2_FB27_Msk                              </span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9c86580fedab6d11c0e935e787fd31"> 5435</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28_Msk     (0x1U &lt;&lt; CAN_F13R2_FB28_Pos)                    </span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 5436</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28         CAN_F13R2_FB28_Msk                              </span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed854c540fda686a9c51d21cf45cff3"> 5438</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29_Msk     (0x1U &lt;&lt; CAN_F13R2_FB29_Pos)                    </span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703"> 5439</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29         CAN_F13R2_FB29_Msk                              </span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812a202cba22a21b94811b815cc57611"> 5441</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30_Msk     (0x1U &lt;&lt; CAN_F13R2_FB30_Pos)                    </span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012"> 5442</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30         CAN_F13R2_FB30_Msk                              </span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eceafce3dabadee19db4afd0e0884d6"> 5444</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31_Msk     (0x1U &lt;&lt; CAN_F13R2_FB31_Pos)                    </span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 5445</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31         CAN_F13R2_FB31_Msk                              </span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="comment">/*                          HDMI-CEC (CEC)                                    */</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;</div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment">/*******************  Bit definition for CEC_CR register  *********************/</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#define CEC_CR_CECEN_Pos         (0U)                                          </span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5c6f0a41cc8bed81f36cd4048a88700"> 5455</a></span>&#160;<span class="preprocessor">#define CEC_CR_CECEN_Msk         (0x1U &lt;&lt; CEC_CR_CECEN_Pos)                    </span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07454cc787f44ad132784c9b582a687"> 5456</a></span>&#160;<span class="preprocessor">#define CEC_CR_CECEN             CEC_CR_CECEN_Msk                              </span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#define CEC_CR_TXSOM_Pos         (1U)                                          </span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57051628e08f7a1969ab5d1b919fd0a0"> 5458</a></span>&#160;<span class="preprocessor">#define CEC_CR_TXSOM_Msk         (0x1U &lt;&lt; CEC_CR_TXSOM_Pos)                    </span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82eb7571b7a6c4b08ec2eb6be00d992"> 5459</a></span>&#160;<span class="preprocessor">#define CEC_CR_TXSOM             CEC_CR_TXSOM_Msk                              </span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define CEC_CR_TXEOM_Pos         (2U)                                          </span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94faa1f84695d3a936b790d0bd8d9974"> 5461</a></span>&#160;<span class="preprocessor">#define CEC_CR_TXEOM_Msk         (0x1U &lt;&lt; CEC_CR_TXEOM_Pos)                    </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9dc5e4a7c6d8e980a05e17e1da39ea9"> 5462</a></span>&#160;<span class="preprocessor">#define CEC_CR_TXEOM             CEC_CR_TXEOM_Msk                              </span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_CFGR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#define CEC_CFGR_SFT_Pos         (0U)                                          </span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf77ded006e0a076e9dfc277ce9be1b"> 5466</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_SFT_Msk         (0x7U &lt;&lt; CEC_CFGR_SFT_Pos)                    </span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fda3c859ea19941be7995dc9c737e4b"> 5467</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_SFT             CEC_CFGR_SFT_Msk                              </span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define CEC_CFGR_RXTOL_Pos       (3U)                                          </span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0ba5555ba8bb3c41312916bd57dc40"> 5469</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_RXTOL_Msk       (0x1U &lt;&lt; CEC_CFGR_RXTOL_Pos)                  </span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f2ff713a7f2fc5a4113b1bdb275db3"> 5470</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_RXTOL           CEC_CFGR_RXTOL_Msk                            </span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define CEC_CFGR_BRESTP_Pos      (4U)                                          </span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ea765eaafdd9498246853d91b9e24fe"> 5472</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BRESTP_Msk      (0x1U &lt;&lt; CEC_CFGR_BRESTP_Pos)                 </span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cab9c1757c7f27e80d5cd60542c6242"> 5473</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BRESTP          CEC_CFGR_BRESTP_Msk                           </span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define CEC_CFGR_BREGEN_Pos      (5U)                                          </span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122479c98984db6e0704045bcc6a62b7"> 5475</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BREGEN_Msk      (0x1U &lt;&lt; CEC_CFGR_BREGEN_Pos)                 </span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc75911736a14a5af35c1972e38c0630"> 5476</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BREGEN          CEC_CFGR_BREGEN_Msk                           </span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define CEC_CFGR_LBPEGEN_Pos     (6U)                                          </span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949403bdb8ddcc8ab939d5a2b02dff13"> 5478</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_LBPEGEN_Msk     (0x1U &lt;&lt; CEC_CFGR_LBPEGEN_Pos)                </span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea85d990bdd635458bbd7aee3504db0"> 5479</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_LBPEGEN         CEC_CFGR_LBPEGEN_Msk                          </span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define CEC_CFGR_SFTOPT_Pos      (8U)                                          </span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ca4a22ee183df479dbb7963f0f54ec"> 5481</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_SFTOPT_Msk      (0x1U &lt;&lt; CEC_CFGR_SFTOPT_Pos)                 </span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeede6a98c5742dec1da00c5a0f0e2eef"> 5482</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_SFTOPT          CEC_CFGR_SFTOPT_Msk                           </span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define CEC_CFGR_BRDNOGEN_Pos    (7U)                                          </span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga448c7866d6e535fff872134dbf40283f"> 5484</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BRDNOGEN_Msk    (0x1U &lt;&lt; CEC_CFGR_BRDNOGEN_Pos)               </span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a6dc5400356ca22bfbcf50976ae7c6"> 5485</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BRDNOGEN        CEC_CFGR_BRDNOGEN_Msk                         </span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define CEC_CFGR_OAR_Pos         (16U)                                         </span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07736cde7a34835fe41ed272640905ac"> 5487</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_OAR_Msk         (0x7FFFU &lt;&lt; CEC_CFGR_OAR_Pos)                 </span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213f76c79bba2ae209f80e4a27bfe714"> 5488</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_OAR             CEC_CFGR_OAR_Msk                              </span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define CEC_CFGR_LSTN_Pos        (31U)                                         </span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64d6abeef15e65eaf4b93beaa4c5c36"> 5490</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_LSTN_Msk        (0x1U &lt;&lt; CEC_CFGR_LSTN_Pos)                   </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga864552964e386a7c563f836ed426c339"> 5491</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_LSTN            CEC_CFGR_LSTN_Msk                             </span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_TXDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define CEC_TXDR_TXD_Pos         (0U)                                          </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e2e5a30bf560e94a404f22e4d33b3cb"> 5495</a></span>&#160;<span class="preprocessor">#define CEC_TXDR_TXD_Msk         (0xFFU &lt;&lt; CEC_TXDR_TXD_Pos)                   </span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaee6937031ef2aac70af5c6ead1fe64"> 5496</a></span>&#160;<span class="preprocessor">#define CEC_TXDR_TXD             CEC_TXDR_TXD_Msk                              </span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_RXDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#define CEC_RXDR_RXD_Pos         (0U)                                          </span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea5454c84f14991dbbd3209b5922d25"> 5500</a></span>&#160;<span class="preprocessor">#define CEC_RXDR_RXD_Msk         (0xFFU &lt;&lt; CEC_RXDR_RXD_Pos)                   </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga689a3ba372d859757eb94b9cd579310c"> 5501</a></span>&#160;<span class="preprocessor">#define CEC_RXDR_RXD             CEC_RXDR_RXD_Msk                              </span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor"></span><span class="comment">/*legacy define*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae24df8ebeb894544ad41f141916ada42"> 5503</a></span>&#160;<span class="preprocessor">#define  CEC_TXDR_RXD                        CEC_RXDR_RXD      </span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_ISR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define CEC_ISR_RXBR_Pos         (0U)                                          </span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc172ab7b97430c5771cff2e35570c4"> 5507</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXBR_Msk         (0x1U &lt;&lt; CEC_ISR_RXBR_Pos)                    </span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8392ffce27c7e83421cbf020935ceefb"> 5508</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXBR             CEC_ISR_RXBR_Msk                              </span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define CEC_ISR_RXEND_Pos        (1U)                                          </span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807eda1da7d1098201dd21ac9f7ccdaa"> 5510</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXEND_Msk        (0x1U &lt;&lt; CEC_ISR_RXEND_Pos)                   </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea7f53b864b19a3205bd19917bd3037"> 5511</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXEND            CEC_ISR_RXEND_Msk                             </span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define CEC_ISR_RXOVR_Pos        (2U)                                          </span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751ac222b85a6633601c8f4a7b632b91"> 5513</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXOVR_Msk        (0x1U &lt;&lt; CEC_ISR_RXOVR_Pos)                   </span></div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87abe06cd76beefee3da896c063813d4"> 5514</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXOVR            CEC_ISR_RXOVR_Msk                             </span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define CEC_ISR_BRE_Pos          (3U)                                          </span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c04113fcaa66499b12b846765ed1d51"> 5516</a></span>&#160;<span class="preprocessor">#define CEC_ISR_BRE_Msk          (0x1U &lt;&lt; CEC_ISR_BRE_Pos)                     </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfcf0cdc619594d308868633a9bb34cc"> 5517</a></span>&#160;<span class="preprocessor">#define CEC_ISR_BRE              CEC_ISR_BRE_Msk                               </span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define CEC_ISR_SBPE_Pos         (4U)                                          </span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35cf0a82dbf68d6aca1c36d93b56c9"> 5519</a></span>&#160;<span class="preprocessor">#define CEC_ISR_SBPE_Msk         (0x1U &lt;&lt; CEC_ISR_SBPE_Pos)                    </span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8878e81f0b2d9bafc030902c14aa5"> 5520</a></span>&#160;<span class="preprocessor">#define CEC_ISR_SBPE             CEC_ISR_SBPE_Msk                              </span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor">#define CEC_ISR_LBPE_Pos         (5U)                                          </span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc39a4d39eb86251dc639c345a8de61d"> 5522</a></span>&#160;<span class="preprocessor">#define CEC_ISR_LBPE_Msk         (0x1U &lt;&lt; CEC_ISR_LBPE_Pos)                    </span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7f8deb9ed20b386b08d2c4356fd857"> 5523</a></span>&#160;<span class="preprocessor">#define CEC_ISR_LBPE             CEC_ISR_LBPE_Msk                              </span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor">#define CEC_ISR_RXACKE_Pos       (6U)                                          </span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533d66155ce2bb828f110237d08e5891"> 5525</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXACKE_Msk       (0x1U &lt;&lt; CEC_ISR_RXACKE_Pos)                  </span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbf3902511d8e44ce5b68e6dea017f3"> 5526</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXACKE           CEC_ISR_RXACKE_Msk                            </span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor">#define CEC_ISR_ARBLST_Pos       (7U)                                          </span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca4d1b6e92a4ff9b10eff39539c9f99"> 5528</a></span>&#160;<span class="preprocessor">#define CEC_ISR_ARBLST_Msk       (0x1U &lt;&lt; CEC_ISR_ARBLST_Pos)                  </span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb233d5135afbab6a46bba0dbfeeef4"> 5529</a></span>&#160;<span class="preprocessor">#define CEC_ISR_ARBLST           CEC_ISR_ARBLST_Msk                            </span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define CEC_ISR_TXBR_Pos         (8U)                                          </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef326ff82b8f40f9aa8cde8e2fab0bf"> 5531</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXBR_Msk         (0x1U &lt;&lt; CEC_ISR_TXBR_Pos)                    </span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8732e4e9aa818b694f9b65e13d9ccc62"> 5532</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXBR             CEC_ISR_TXBR_Msk                              </span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define CEC_ISR_TXEND_Pos        (9U)                                          </span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65260b3392c7f88de9bb9e717da6df57"> 5534</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXEND_Msk        (0x1U &lt;&lt; CEC_ISR_TXEND_Pos)                   </span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga371572b0aa30cb782f5cc84357370222"> 5535</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXEND            CEC_ISR_TXEND_Msk                             </span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define CEC_ISR_TXUDR_Pos        (10U)                                         </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad936aa7e22e479c7e611b95f6d510ce4"> 5537</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXUDR_Msk        (0x1U &lt;&lt; CEC_ISR_TXUDR_Pos)                   </span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf66fd9ec42869f8a61d1515a3551a7"> 5538</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXUDR            CEC_ISR_TXUDR_Msk                             </span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor">#define CEC_ISR_TXERR_Pos        (11U)                                         </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27cefd71a3abe1ead2f77a086576f3"> 5540</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXERR_Msk        (0x1U &lt;&lt; CEC_ISR_TXERR_Pos)                   </span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66a06121fc545cb8ec5a1c2ada0a138"> 5541</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXERR            CEC_ISR_TXERR_Msk                             </span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define CEC_ISR_TXACKE_Pos       (12U)                                         </span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd50f3c32a7ecf04a2c510ae00f615a"> 5543</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXACKE_Msk       (0x1U &lt;&lt; CEC_ISR_TXACKE_Pos)                  </span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c198764299a5b22c5cb41cbc16e9b5"> 5544</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXACKE           CEC_ISR_TXACKE_Msk                            </span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_IER register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define CEC_IER_RXBRIE_Pos       (0U)                                          </span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5021cd808b6130663fb2036809003fef"> 5548</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXBRIE_Msk       (0x1U &lt;&lt; CEC_IER_RXBRIE_Pos)                  </span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9813cba2c5a4b58b07f9bbf6551ea00"> 5549</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXBRIE           CEC_IER_RXBRIE_Msk                            </span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define CEC_IER_RXENDIE_Pos      (1U)                                          </span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb7a3ea51018932381e0a07049b89999"> 5551</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXENDIE_Msk      (0x1U &lt;&lt; CEC_IER_RXENDIE_Pos)                 </span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c76604ef22d67a6ed9209ad2989070"> 5552</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXENDIE          CEC_IER_RXENDIE_Msk                           </span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define CEC_IER_RXOVRIE_Pos      (2U)                                          </span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1605f77e73ffc79f67c8f49a1738a2ce"> 5554</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXOVRIE_Msk      (0x1U &lt;&lt; CEC_IER_RXOVRIE_Pos)                 </span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7437e3b41768abceaa3b17bb1ed3c0"> 5555</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXOVRIE          CEC_IER_RXOVRIE_Msk                           </span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define CEC_IER_BREIE_Pos        (3U)                                          </span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf98a0b6552138fcd703a785e3414e7a"> 5557</a></span>&#160;<span class="preprocessor">#define CEC_IER_BREIE_Msk        (0x1U &lt;&lt; CEC_IER_BREIE_Pos)                   </span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86672dd7838e6a272ac7b90ee7a6f63"> 5558</a></span>&#160;<span class="preprocessor">#define CEC_IER_BREIE            CEC_IER_BREIE_Msk                             </span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define CEC_IER_SBPEIE_Pos       (4U)                                          </span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b3c95cc98f7bfe4c6eb5b474870035"> 5560</a></span>&#160;<span class="preprocessor">#define CEC_IER_SBPEIE_Msk       (0x1U &lt;&lt; CEC_IER_SBPEIE_Pos)                  </span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a690355b9ad58c6450aa1b074a9e00"> 5561</a></span>&#160;<span class="preprocessor">#define CEC_IER_SBPEIE           CEC_IER_SBPEIE_Msk                            </span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define CEC_IER_LBPEIE_Pos       (5U)                                          </span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf86b68306a7594d4fc30b17494175b"> 5563</a></span>&#160;<span class="preprocessor">#define CEC_IER_LBPEIE_Msk       (0x1U &lt;&lt; CEC_IER_LBPEIE_Pos)                  </span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad062f53e7de36f1d36629edbe6a0ac0a"> 5564</a></span>&#160;<span class="preprocessor">#define CEC_IER_LBPEIE           CEC_IER_LBPEIE_Msk                            </span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define CEC_IER_RXACKEIE_Pos     (6U)                                          </span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af5dfc5532b8c689c114ad00d74465a"> 5566</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXACKEIE_Msk     (0x1U &lt;&lt; CEC_IER_RXACKEIE_Pos)                </span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a47896655d7b828d14c2e02b1166cd"> 5567</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXACKEIE         CEC_IER_RXACKEIE_Msk                          </span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define CEC_IER_ARBLSTIE_Pos     (7U)                                          </span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32931d10f52fe31842711ca64ee268f1"> 5569</a></span>&#160;<span class="preprocessor">#define CEC_IER_ARBLSTIE_Msk     (0x1U &lt;&lt; CEC_IER_ARBLSTIE_Pos)                </span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8be887f1e0529b2500342302ce6fa9ab"> 5570</a></span>&#160;<span class="preprocessor">#define CEC_IER_ARBLSTIE         CEC_IER_ARBLSTIE_Msk                          </span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define CEC_IER_TXBRIE_Pos       (8U)                                          </span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e28dd5cb8ff1d0d897bd8d0e38c8dd7"> 5572</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXBRIE_Msk       (0x1U &lt;&lt; CEC_IER_TXBRIE_Pos)                  </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57e187c65212322673ccf7c4a221f7db"> 5573</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXBRIE           CEC_IER_TXBRIE_Msk                            </span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define CEC_IER_TXENDIE_Pos      (9U)                                          </span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6388cbdeef240c2639e6228ea7a690"> 5575</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXENDIE_Msk      (0x1U &lt;&lt; CEC_IER_TXENDIE_Pos)                 </span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e04209a3863d7dbab0f06f76bf282fd"> 5576</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXENDIE          CEC_IER_TXENDIE_Msk                           </span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define CEC_IER_TXUDRIE_Pos      (10U)                                         </span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a038babf843c635c4e405c2353eecd"> 5578</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXUDRIE_Msk      (0x1U &lt;&lt; CEC_IER_TXUDRIE_Pos)                 </span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997c4e3dafb4f37953f060590b17e4ef"> 5579</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXUDRIE          CEC_IER_TXUDRIE_Msk                           </span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define CEC_IER_TXERRIE_Pos      (11U)                                         </span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eebddfb2c47381eeebbc8b680f9e2c"> 5581</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXERRIE_Msk      (0x1U &lt;&lt; CEC_IER_TXERRIE_Pos)                 </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga422be1fb8f29baf93ecdc5d2466f0592"> 5582</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXERRIE          CEC_IER_TXERRIE_Msk                           </span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define CEC_IER_TXACKEIE_Pos     (12U)                                         </span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga920d146577ef2a3fdc0b9e6ae40d1c5b"> 5584</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXACKEIE_Msk     (0x1U &lt;&lt; CEC_IER_TXACKEIE_Pos)                </span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7999bc46c6dbd508261b3975803e799"> 5585</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXACKEIE         CEC_IER_TXACKEIE_Msk                          </span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="comment">/*                          CRC calculation unit                              */</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos       (0U)                                               </span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 5594</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk       (0xFFFFFFFFU &lt;&lt; CRC_DR_DR_Pos)                     </span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 5595</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR           CRC_DR_DR_Msk                                      </span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Pos     (0U)                                               </span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a"> 5600</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Msk     (0xFFU &lt;&lt; CRC_IDR_IDR_Pos)                         </span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 5601</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR         CRC_IDR_IDR_Msk                                    </span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos    (0U)                                               </span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 5606</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk    (0x1U &lt;&lt; CRC_CR_RESET_Pos)                         </span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 5607</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET        CRC_CR_RESET_Msk                                   </span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88aaf7e89ddcd648227fd514315c9838"> 5617</a></span>&#160;<span class="preprocessor">#define DAC_CHANNEL2_SUPPORT                                    </span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Pos              (0U)                                       </span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 5620</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Msk              (0x1U &lt;&lt; DAC_CR_EN1_Pos)                   </span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 5621</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             </span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Pos            (1U)                                       </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f"> 5623</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Msk            (0x1U &lt;&lt; DAC_CR_BOFF1_Pos)                 </span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 5624</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1                DAC_CR_BOFF1_Msk                           </span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Pos             (2U)                                       </span></div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 5626</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Msk             (0x1U &lt;&lt; DAC_CR_TEN1_Pos)                  </span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 5627</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            </span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Pos            (3U)                                       </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 5630</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Msk            (0x7U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 5631</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           </span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 5632</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_0              (0x1U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 5633</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_1              (0x2U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 5634</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_2              (0x4U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Pos            (6U)                                       </span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 5637</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Msk            (0x3U &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 5638</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           </span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 5639</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_0              (0x1U &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 5640</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_1              (0x2U &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Pos            (8U)                                       </span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 5643</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Msk            (0xFU &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 5644</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           </span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 5645</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_0              (0x1U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 5646</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_1              (0x2U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 5647</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_2              (0x4U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 5648</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_3              (0x8U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Pos           (12U)                                      </span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 5651</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Msk           (0x1U &lt;&lt; DAC_CR_DMAEN1_Pos)                </span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 5652</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          </span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos        (13U)                                      </span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 5654</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk        (0x1U &lt;&lt; DAC_CR_DMAUDRIE1_Pos)             </span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 5655</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       </span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Pos              (16U)                                      </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 5657</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Msk              (0x1U &lt;&lt; DAC_CR_EN2_Pos)                   </span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 5658</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             </span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Pos            (17U)                                      </span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3"> 5660</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Msk            (0x1U &lt;&lt; DAC_CR_BOFF2_Pos)                 </span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 5661</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2                DAC_CR_BOFF2_Msk                           </span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Pos             (18U)                                      </span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 5663</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Msk             (0x1U &lt;&lt; DAC_CR_TEN2_Pos)                  </span></div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 5664</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            </span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Pos            (19U)                                      </span></div><div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 5667</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Msk            (0x7U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 5668</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           </span></div><div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 5669</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_0              (0x1U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 5670</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_1              (0x2U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 5671</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_2              (0x4U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Pos            (22U)                                      </span></div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 5674</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Msk            (0x3U &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 5675</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 5676</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_0              (0x1U &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div><div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 5677</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_1              (0x2U &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Pos            (24U)                                      </span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 5680</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Msk            (0xFU &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 5681</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           </span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 5682</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_0              (0x1U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 5683</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_1              (0x2U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 5684</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_2              (0x4U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 5685</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_3              (0x8U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Pos           (28U)                                      </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 5688</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Msk           (0x1U &lt;&lt; DAC_CR_DMAEN2_Pos)                </span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 5689</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          </span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos        (29U)                                      </span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 5691</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk        (0x1U &lt;&lt; DAC_CR_DMAUDRIE2_Pos)             </span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 5692</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       </span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)                                       </span></div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 5696</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)          </span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 5697</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)                                       </span></div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 5699</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)          </span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 5700</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    </span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)                                       </span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 5704</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)       </span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 5705</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)                                       </span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 5709</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)       </span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 5710</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)                                       </span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 5714</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)         </span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 5715</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos    (0U)                                       </span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 5719</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)       </span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 5720</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   </span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos    (4U)                                       </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 5724</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)       </span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 5725</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   </span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos     (0U)                                       </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 5729</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)         </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 5730</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    </span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)                                       </span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 5734</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)       </span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 5735</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos    (16U)                                      </span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 5737</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)       </span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 5738</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   </span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)                                       </span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 5742</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)       </span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 5743</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos    (20U)                                      </span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 5745</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)       </span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 5746</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   </span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)                                       </span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 5750</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)         </span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 5751</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos     (8U)                                       </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 5753</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)         </span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 5754</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    </span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos       (0U)                                       </span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 5758</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk       (0xFFFU &lt;&lt; DAC_DOR1_DACC1DOR_Pos)          </span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 5759</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      </span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos       (0U)                                       </span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 5763</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk       (0xFFFU &lt;&lt; DAC_DOR2_DACC2DOR_Pos)          </span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 5764</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      </span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)                                      </span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 5768</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1U &lt;&lt; DAC_SR_DMAUDR1_Pos)               </span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 5769</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Pos          (29U)                                      </span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 5771</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Msk          (0x1U &lt;&lt; DAC_SR_DMAUDR2_Pos)               </span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 5772</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         </span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="comment">/*                                    DCMI                                    */</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CR register  ******************/</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor">#define DCMI_CR_CAPTURE_Pos        (0U)                                        </span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f2c325d001c3d3d5a1939106584fb3"> 5781</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CAPTURE_Msk        (0x1U &lt;&lt; DCMI_CR_CAPTURE_Pos)               </span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define DCMI_CR_CAPTURE            DCMI_CR_CAPTURE_Msk                         </span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define DCMI_CR_CM_Pos             (1U)                                        </span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9213d50a3270e1e2df73b73a97300b0"> 5784</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CM_Msk             (0x1U &lt;&lt; DCMI_CR_CM_Pos)                    </span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="preprocessor">#define DCMI_CR_CM                 DCMI_CR_CM_Msk                              </span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define DCMI_CR_CROP_Pos           (2U)                                        </span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45cccbefdbcefa8f1b4effbd30e4fd57"> 5787</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CROP_Msk           (0x1U &lt;&lt; DCMI_CR_CROP_Pos)                  </span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor">#define DCMI_CR_CROP               DCMI_CR_CROP_Msk                            </span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define DCMI_CR_JPEG_Pos           (3U)                                        </span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4bc80edc936ebf381a4c2149a9aa9c"> 5790</a></span>&#160;<span class="preprocessor">#define DCMI_CR_JPEG_Msk           (0x1U &lt;&lt; DCMI_CR_JPEG_Pos)                  </span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor">#define DCMI_CR_JPEG               DCMI_CR_JPEG_Msk                            </span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define DCMI_CR_ESS_Pos            (4U)                                        </span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4f4d68488cc78decac4e7fe8838655"> 5793</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ESS_Msk            (0x1U &lt;&lt; DCMI_CR_ESS_Pos)                   </span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor">#define DCMI_CR_ESS                DCMI_CR_ESS_Msk                             </span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define DCMI_CR_PCKPOL_Pos         (5U)                                        </span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ec8d81a49c61ae9fd02cc5de658f8c"> 5796</a></span>&#160;<span class="preprocessor">#define DCMI_CR_PCKPOL_Msk         (0x1U &lt;&lt; DCMI_CR_PCKPOL_Pos)                </span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor">#define DCMI_CR_PCKPOL             DCMI_CR_PCKPOL_Msk                          </span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="preprocessor">#define DCMI_CR_HSPOL_Pos          (6U)                                        </span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c027a03833f80bfddbf2205d092769e"> 5799</a></span>&#160;<span class="preprocessor">#define DCMI_CR_HSPOL_Msk          (0x1U &lt;&lt; DCMI_CR_HSPOL_Pos)                 </span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor">#define DCMI_CR_HSPOL              DCMI_CR_HSPOL_Msk                           </span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">#define DCMI_CR_VSPOL_Pos          (7U)                                        </span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ac7d448956eaddaa8f416598662089"> 5802</a></span>&#160;<span class="preprocessor">#define DCMI_CR_VSPOL_Msk          (0x1U &lt;&lt; DCMI_CR_VSPOL_Pos)                 </span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define DCMI_CR_VSPOL              DCMI_CR_VSPOL_Msk                           </span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_0             0x00000100U                                 </span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_1             0x00000200U                                 </span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_0              0x00000400U                                 </span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_1              0x00000800U                                 </span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define DCMI_CR_OUTEN_Pos          (13U)                                       </span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c8aaf6bc1fe030e98f2be832700687"> 5809</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OUTEN_Msk          (0x1U &lt;&lt; DCMI_CR_OUTEN_Pos)                 </span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#define DCMI_CR_OUTEN              DCMI_CR_OUTEN_Msk                           </span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor">#define DCMI_CR_ENABLE_Pos         (14U)                                       </span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1b2217a7ae182f5cb6739fd28c0cc"> 5812</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ENABLE_Msk         (0x1U &lt;&lt; DCMI_CR_ENABLE_Pos)                </span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define DCMI_CR_ENABLE             DCMI_CR_ENABLE_Msk                          </span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor">#define DCMI_CR_BSM_0              0x00010000U                                 </span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define DCMI_CR_BSM_1              0x00020000U                                 </span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define DCMI_CR_OEBS_Pos           (18U)                                       </span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dffdcf0055d8eeebdc200dabd401042"> 5817</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OEBS_Msk           (0x1U &lt;&lt; DCMI_CR_OEBS_Pos)                  </span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="preprocessor">#define DCMI_CR_OEBS               DCMI_CR_OEBS_Msk                            </span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define DCMI_CR_LSM_Pos            (19U)                                       </span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eee9b9fbd700f7ab6988a764de7c474"> 5820</a></span>&#160;<span class="preprocessor">#define DCMI_CR_LSM_Msk            (0x1U &lt;&lt; DCMI_CR_LSM_Pos)                   </span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor">#define DCMI_CR_LSM                DCMI_CR_LSM_Msk                             </span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="preprocessor">#define DCMI_CR_OELS_Pos           (20U)                                       </span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6cac11b09a259c69791677f4332afdc"> 5823</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OELS_Msk           (0x1U &lt;&lt; DCMI_CR_OELS_Pos)                  </span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor">#define DCMI_CR_OELS               DCMI_CR_OELS_Msk                            </span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;</div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="comment">/********************  Bits definition for DCMI_SR register  ******************/</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define DCMI_SR_HSYNC_Pos          (0U)                                        </span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a8a170e5bc418b043e712c65852121"> 5828</a></span>&#160;<span class="preprocessor">#define DCMI_SR_HSYNC_Msk          (0x1U &lt;&lt; DCMI_SR_HSYNC_Pos)                 </span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor">#define DCMI_SR_HSYNC              DCMI_SR_HSYNC_Msk                           </span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="preprocessor">#define DCMI_SR_VSYNC_Pos          (1U)                                        </span></div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae563614237e37f375f3a0cea5d01d272"> 5831</a></span>&#160;<span class="preprocessor">#define DCMI_SR_VSYNC_Msk          (0x1U &lt;&lt; DCMI_SR_VSYNC_Pos)                 </span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define DCMI_SR_VSYNC              DCMI_SR_VSYNC_Msk                           </span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define DCMI_SR_FNE_Pos            (2U)                                        </span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19357d2286c9647ce0fce32c8b0578c"> 5834</a></span>&#160;<span class="preprocessor">#define DCMI_SR_FNE_Msk            (0x1U &lt;&lt; DCMI_SR_FNE_Pos)                   </span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor">#define DCMI_SR_FNE                DCMI_SR_FNE_Msk                             </span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;</div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="comment">/********************  Bits definition for DCMI_RIS register  *****************/</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define DCMI_RIS_FRAME_RIS_Pos     (0U)                                        </span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f7059f0838e9089197abd09dbb1773"> 5839</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_FRAME_RIS_Msk     (0x1U &lt;&lt; DCMI_RIS_FRAME_RIS_Pos)            </span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor">#define DCMI_RIS_FRAME_RIS         DCMI_RIS_FRAME_RIS_Msk                      </span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="preprocessor">#define DCMI_RIS_OVR_RIS_Pos       (1U)                                        </span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf3ee23039b601106d1d91e9acced53"> 5842</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_OVR_RIS_Msk       (0x1U &lt;&lt; DCMI_RIS_OVR_RIS_Pos)              </span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define DCMI_RIS_OVR_RIS           DCMI_RIS_OVR_RIS_Msk                        </span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define DCMI_RIS_ERR_RIS_Pos       (2U)                                        </span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f212d4ebfc932e28a9a190f96e1861"> 5845</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_ERR_RIS_Msk       (0x1U &lt;&lt; DCMI_RIS_ERR_RIS_Pos)              </span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define DCMI_RIS_ERR_RIS           DCMI_RIS_ERR_RIS_Msk                        </span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">#define DCMI_RIS_VSYNC_RIS_Pos     (3U)                                        </span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2902c19b9063c83d8e269f83428a6d"> 5848</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_VSYNC_RIS_Msk     (0x1U &lt;&lt; DCMI_RIS_VSYNC_RIS_Pos)            </span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define DCMI_RIS_VSYNC_RIS         DCMI_RIS_VSYNC_RIS_Msk                      </span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#define DCMI_RIS_LINE_RIS_Pos      (4U)                                        </span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga143c2c95deb861fb392953a15b99c174"> 5851</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_LINE_RIS_Msk      (0x1U &lt;&lt; DCMI_RIS_LINE_RIS_Pos)             </span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define DCMI_RIS_LINE_RIS          DCMI_RIS_LINE_RIS_Msk                       </span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define DCMI_RISR_FRAME_RIS                  DCMI_RIS_FRAME_RIS</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define DCMI_RISR_OVR_RIS                    DCMI_RIS_OVR_RIS</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define DCMI_RISR_ERR_RIS                    DCMI_RIS_ERR_RIS</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define DCMI_RISR_VSYNC_RIS                  DCMI_RIS_VSYNC_RIS</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define DCMI_RISR_LINE_RIS                   DCMI_RIS_LINE_RIS</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define DCMI_RISR_OVF_RIS                    DCMI_RIS_OVR_RIS</span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment">/********************  Bits definition for DCMI_IER register  *****************/</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="preprocessor">#define DCMI_IER_FRAME_IE_Pos      (0U)                                        </span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f620e3f5ac8a334cda95e761e7e410b"> 5863</a></span>&#160;<span class="preprocessor">#define DCMI_IER_FRAME_IE_Msk      (0x1U &lt;&lt; DCMI_IER_FRAME_IE_Pos)             </span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define DCMI_IER_FRAME_IE          DCMI_IER_FRAME_IE_Msk                       </span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor">#define DCMI_IER_OVR_IE_Pos        (1U)                                        </span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b10a920924f2a6b2fbc3a29e1dfab62"> 5866</a></span>&#160;<span class="preprocessor">#define DCMI_IER_OVR_IE_Msk        (0x1U &lt;&lt; DCMI_IER_OVR_IE_Pos)               </span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define DCMI_IER_OVR_IE            DCMI_IER_OVR_IE_Msk                         </span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define DCMI_IER_ERR_IE_Pos        (2U)                                        </span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdbc46256c696cc52602dbb3c275090"> 5869</a></span>&#160;<span class="preprocessor">#define DCMI_IER_ERR_IE_Msk        (0x1U &lt;&lt; DCMI_IER_ERR_IE_Pos)               </span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define DCMI_IER_ERR_IE            DCMI_IER_ERR_IE_Msk                         </span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define DCMI_IER_VSYNC_IE_Pos      (3U)                                        </span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8df43e41d5ffd5f74e8ab0e892a5eb9"> 5872</a></span>&#160;<span class="preprocessor">#define DCMI_IER_VSYNC_IE_Msk      (0x1U &lt;&lt; DCMI_IER_VSYNC_IE_Pos)             </span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define DCMI_IER_VSYNC_IE          DCMI_IER_VSYNC_IE_Msk                       </span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define DCMI_IER_LINE_IE_Pos       (4U)                                        </span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b024ef7c45524af9a733769c453ee4"> 5875</a></span>&#160;<span class="preprocessor">#define DCMI_IER_LINE_IE_Msk       (0x1U &lt;&lt; DCMI_IER_LINE_IE_Pos)              </span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define DCMI_IER_LINE_IE           DCMI_IER_LINE_IE_Msk                        </span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">#define DCMI_IER_OVF_IE                      DCMI_IER_OVR_IE</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;</div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="comment">/********************  Bits definition for DCMI_MIS register  *****************/</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define DCMI_MIS_FRAME_MIS_Pos     (0U)                                        </span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bccb72ae32d9e1af338767329728ecf"> 5882</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_FRAME_MIS_Msk     (0x1U &lt;&lt; DCMI_MIS_FRAME_MIS_Pos)            </span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define DCMI_MIS_FRAME_MIS         DCMI_MIS_FRAME_MIS_Msk                      </span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define DCMI_MIS_OVR_MIS_Pos       (1U)                                        </span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56960bc01ad1ed046aab7db0fc2d0a5e"> 5885</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_OVR_MIS_Msk       (0x1U &lt;&lt; DCMI_MIS_OVR_MIS_Pos)              </span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define DCMI_MIS_OVR_MIS           DCMI_MIS_OVR_MIS_Msk                        </span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define DCMI_MIS_ERR_MIS_Pos       (2U)                                        </span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae49e11fcd9d6e779c0f03fb206ba50dd"> 5888</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_ERR_MIS_Msk       (0x1U &lt;&lt; DCMI_MIS_ERR_MIS_Pos)              </span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor">#define DCMI_MIS_ERR_MIS           DCMI_MIS_ERR_MIS_Msk                        </span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#define DCMI_MIS_VSYNC_MIS_Pos     (3U)                                        </span></div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ff5663b22aac5464b75cb3514f262e"> 5891</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_VSYNC_MIS_Msk     (0x1U &lt;&lt; DCMI_MIS_VSYNC_MIS_Pos)            </span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define DCMI_MIS_VSYNC_MIS         DCMI_MIS_VSYNC_MIS_Msk                      </span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define DCMI_MIS_LINE_MIS_Pos      (4U)                                        </span></div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06dbeaf099a326aa55f1ea65dd821af4"> 5894</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_LINE_MIS_Msk      (0x1U &lt;&lt; DCMI_MIS_LINE_MIS_Pos)             </span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define DCMI_MIS_LINE_MIS          DCMI_MIS_LINE_MIS_Msk                       </span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#define DCMI_MISR_FRAME_MIS                  DCMI_MIS_FRAME_MIS</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define DCMI_MISR_OVF_MIS                    DCMI_MIS_OVR_MIS</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define DCMI_MISR_ERR_MIS                    DCMI_MIS_ERR_MIS</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define DCMI_MISR_VSYNC_MIS                  DCMI_MIS_VSYNC_MIS</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define DCMI_MISR_LINE_MIS                   DCMI_MIS_LINE_MIS</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;</div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ICR register  *****************/</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define DCMI_ICR_FRAME_ISC_Pos     (0U)                                        </span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc8bd2a6b5de3b723915ab6fbfc9603"> 5906</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_FRAME_ISC_Msk     (0x1U &lt;&lt; DCMI_ICR_FRAME_ISC_Pos)            </span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define DCMI_ICR_FRAME_ISC         DCMI_ICR_FRAME_ISC_Msk                      </span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define DCMI_ICR_OVR_ISC_Pos       (1U)                                        </span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63ef3349d85e073e5a212e523ad1ac50"> 5909</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_OVR_ISC_Msk       (0x1U &lt;&lt; DCMI_ICR_OVR_ISC_Pos)              </span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define DCMI_ICR_OVR_ISC           DCMI_ICR_OVR_ISC_Msk                        </span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define DCMI_ICR_ERR_ISC_Pos       (2U)                                        </span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab819f4eb028d0bce638a7fc5aac68e1e"> 5912</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_ERR_ISC_Msk       (0x1U &lt;&lt; DCMI_ICR_ERR_ISC_Pos)              </span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define DCMI_ICR_ERR_ISC           DCMI_ICR_ERR_ISC_Msk                        </span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define DCMI_ICR_VSYNC_ISC_Pos     (3U)                                        </span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f7f889d6c3a2e1f6300618333b54b78"> 5915</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_VSYNC_ISC_Msk     (0x1U &lt;&lt; DCMI_ICR_VSYNC_ISC_Pos)            </span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor">#define DCMI_ICR_VSYNC_ISC         DCMI_ICR_VSYNC_ISC_Msk                      </span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define DCMI_ICR_LINE_ISC_Pos      (4U)                                        </span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdca5913b4eae2aeb02469e77434d557"> 5918</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_LINE_ISC_Msk      (0x1U &lt;&lt; DCMI_ICR_LINE_ISC_Pos)             </span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define DCMI_ICR_LINE_ISC          DCMI_ICR_LINE_ISC_Msk                       </span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;</div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define DCMI_ICR_OVF_ISC                     DCMI_ICR_OVR_ISC</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ESCR register  ******************/</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_Pos          (0U)                                        </span></div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ce58bb8ea8ca57dc51016be5eadb2d6"> 5926</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_Msk          (0xFFU &lt;&lt; DCMI_ESCR_FSC_Pos)                </span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC              DCMI_ESCR_FSC_Msk                           </span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_Pos          (8U)                                        </span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70700ed96c539f193ff3dde57c41e414"> 5929</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_Msk          (0xFFU &lt;&lt; DCMI_ESCR_LSC_Pos)                </span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC              DCMI_ESCR_LSC_Msk                           </span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_Pos          (16U)                                       </span></div><div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48737db683e9eb6c654fb009eccd7be"> 5932</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_Msk          (0xFFU &lt;&lt; DCMI_ESCR_LEC_Pos)                </span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC              DCMI_ESCR_LEC_Msk                           </span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_Pos          (24U)                                       </span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ae393fc1fb2182bdf482cc4a1f5ff3"> 5935</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_Msk          (0xFFU &lt;&lt; DCMI_ESCR_FEC_Pos)                </span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC              DCMI_ESCR_FEC_Msk                           </span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;</div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ESUR register  ******************/</span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_Pos          (0U)                                        </span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga036205fd064f7ac796af221a5c01d719"> 5940</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_Msk          (0xFFU &lt;&lt; DCMI_ESUR_FSU_Pos)                </span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU              DCMI_ESUR_FSU_Msk                           </span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_Pos          (8U)                                        </span></div><div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f623ee4d63d33aa7ffba98e4eb56d2"> 5943</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_Msk          (0xFFU &lt;&lt; DCMI_ESUR_LSU_Pos)                </span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU              DCMI_ESUR_LSU_Msk                           </span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_Pos          (16U)                                       </span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa57fa1027141af3c9cbca28d364bfff6"> 5946</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_Msk          (0xFFU &lt;&lt; DCMI_ESUR_LEU_Pos)                </span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU              DCMI_ESUR_LEU_Msk                           </span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_Pos          (24U)                                       </span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9324fdd6bc3877df9bc3bdc2adecb6c"> 5949</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_Msk          (0xFFU &lt;&lt; DCMI_ESUR_FEU_Pos)                </span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU              DCMI_ESUR_FEU_Msk                           </span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;</div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CWSTRT register  ******************/</span></div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_Pos    (0U)                                        </span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0fae460ad5a360aada91b734fa3ba57"> 5954</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_Msk    (0x3FFFU &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)        </span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT        DCMI_CWSTRT_HOFFCNT_Msk                     </span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_Pos        (16U)                                       </span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1652ad176cc9fbdcec26e5ee24e1f90"> 5957</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_Msk        (0x1FFFU &lt;&lt; DCMI_CWSTRT_VST_Pos)            </span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST            DCMI_CWSTRT_VST_Msk                         </span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CWSIZE register  ******************/</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_Pos     (0U)                                        </span></div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad530930a69892f9cd7ad4ff52a92b133"> 5962</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_Msk     (0x3FFFU &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)         </span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT         DCMI_CWSIZE_CAPCNT_Msk                      </span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_Pos      (16U)                                       </span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga628637bf9713da908eca5a53e0f42d4b"> 5965</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_Msk      (0x3FFFU &lt;&lt; DCMI_CWSIZE_VLINE_Pos)          </span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE          DCMI_CWSIZE_VLINE_Msk                       </span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">/********************  Bits definition for DCMI_DR register  *********************/</span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_Pos          (0U)                                        </span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07c270f5e6d112768db06c11b2cc6e56"> 5970</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_Msk          (0xFFU &lt;&lt; DCMI_DR_BYTE0_Pos)                </span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0              DCMI_DR_BYTE0_Msk                           </span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_Pos          (8U)                                        </span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab17364d3900caed76aecc643774c54bc"> 5973</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_Msk          (0xFFU &lt;&lt; DCMI_DR_BYTE1_Pos)                </span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1              DCMI_DR_BYTE1_Msk                           </span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_Pos          (16U)                                       </span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee34bf9dabcdca52c0cbf44f25d9c5a"> 5976</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_Msk          (0xFFU &lt;&lt; DCMI_DR_BYTE2_Pos)                </span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2              DCMI_DR_BYTE2_Msk                           </span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_Pos          (24U)                                       </span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa294b6ac2643ebf5c1492257ad79f45d"> 5979</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_Msk          (0xFFU &lt;&lt; DCMI_DR_BYTE3_Pos)                </span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3              DCMI_DR_BYTE3_Msk                           </span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;</div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCR register  *****************/</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_Pos       (25U)                                         </span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c7e607fbf7db7b5515bacbb9070346"> 5989</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_Msk       (0x7U &lt;&lt; DMA_SxCR_CHSEL_Pos)                  </span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL           DMA_SxCR_CHSEL_Msk                            </span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_0         0x02000000U                                   </span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_1         0x04000000U                                   </span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_2         0x08000000U                                   </span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_Pos      (23U)                                         </span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa451942408f8a368a57eb9c45e43e7c8"> 5995</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_Msk      (0x3U &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST          DMA_SxCR_MBURST_Msk                           </span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca"> 5997</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_0        (0x1U &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74"> 5998</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_1        (0x2U &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_Pos      (21U)                                         </span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0522a557e1c258b7973e76da59cb7bbb"> 6000</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_Msk      (0x3U &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST          DMA_SxCR_PBURST_Msk                           </span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16"> 6002</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_0        (0x1U &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda"> 6003</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_1        (0x2U &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define DMA_SxCR_CT_Pos          (19U)                                         </span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3ef149321f19c6fdda5eea2d622b78e"> 6005</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CT_Msk          (0x1U &lt;&lt; DMA_SxCR_CT_Pos)                     </span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define DMA_SxCR_CT              DMA_SxCR_CT_Msk                               </span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM_Pos         (18U)                                         </span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b7d274a9e54d2ddabddc9832425b4"> 6008</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM_Msk         (0x1U &lt;&lt; DMA_SxCR_DBM_Pos)                    </span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM             DMA_SxCR_DBM_Msk                              </span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_Pos          (16U)                                         </span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc66d05a0b6c646926e155f584c2164"> 6011</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_Msk          (0x3U &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL              DMA_SxCR_PL_Msk                               </span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6"> 6013</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_0            (0x1U &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77"> 6014</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_1            (0x2U &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS_Pos      (15U)                                         </span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78df7ff746fecc4afaa5e980f11de4d6"> 6016</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS_Msk      (0x1U &lt;&lt; DMA_SxCR_PINCOS_Pos)                 </span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS          DMA_SxCR_PINCOS_Msk                           </span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_Pos       (13U)                                         </span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769dd95d6aa84f0bc0080891094cd5bd"> 6019</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_Msk       (0x3U &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE           DMA_SxCR_MSIZE_Msk                            </span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f"> 6021</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_0         (0x1U &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263"> 6022</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_1         (0x2U &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_Pos       (11U)                                         </span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ddb21769dcff3c41c4bb61e66d8459a"> 6024</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_Msk       (0x3U &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE           DMA_SxCR_PSIZE_Msk                            </span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f"> 6026</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_0         (0x1U &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302"> 6027</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_1         (0x2U &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC_Pos        (10U)                                         </span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b9b94c796c25b6dac673c711f74eb48"> 6029</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC_Msk        (0x1U &lt;&lt; DMA_SxCR_MINC_Pos)                   </span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC            DMA_SxCR_MINC_Msk                             </span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC_Pos        (9U)                                          </span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0829e862db027069781244f9820113ab"> 6032</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC_Msk        (0x1U &lt;&lt; DMA_SxCR_PINC_Pos)                   </span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC            DMA_SxCR_PINC_Msk                             </span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC_Pos        (8U)                                          </span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873f1581fb2b88c20d6621143a5751ac"> 6035</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC_Msk        (0x1U &lt;&lt; DMA_SxCR_CIRC_Pos)                   </span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC            DMA_SxCR_CIRC_Msk                             </span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_Pos         (6U)                                          </span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c4f77554490fc06ecbd63e0e81a696"> 6038</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_Msk         (0x3U &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR             DMA_SxCR_DIR_Msk                              </span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e"> 6040</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_0           (0x1U &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae"> 6041</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_1           (0x2U &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL_Pos      (5U)                                          </span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67e3396d4689bc81191afda92e1864c"> 6043</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL_Msk      (0x1U &lt;&lt; DMA_SxCR_PFCTRL_Pos)                 </span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL          DMA_SxCR_PFCTRL_Msk                           </span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE_Pos        (4U)                                          </span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e6592b451e33103e1d6d119046a5e3"> 6046</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE_Msk        (0x1U &lt;&lt; DMA_SxCR_TCIE_Pos)                   </span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE            DMA_SxCR_TCIE_Msk                             </span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE_Pos        (3U)                                          </span></div><div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2b5b47a0da93f112effd85edf7e27b"> 6049</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE_Msk        (0x1U &lt;&lt; DMA_SxCR_HTIE_Pos)                   </span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE            DMA_SxCR_HTIE_Msk                             </span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE_Pos        (2U)                                          </span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7331240fc8545d3dba92568b243039"> 6052</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE_Msk        (0x1U &lt;&lt; DMA_SxCR_TEIE_Pos)                   </span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE            DMA_SxCR_TEIE_Msk                             </span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE_Pos       (1U)                                          </span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640f196b45fc4e81ac468cbc3503148b"> 6055</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE_Msk       (0x1U &lt;&lt; DMA_SxCR_DMEIE_Pos)                  </span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE           DMA_SxCR_DMEIE_Msk                            </span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define DMA_SxCR_EN_Pos          (0U)                                          </span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038999913cf4b5608f4b06bde0f5b6f1"> 6058</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_EN_Msk          (0x1U &lt;&lt; DMA_SxCR_EN_Pos)                     </span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define DMA_SxCR_EN              DMA_SxCR_EN_Msk                               </span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK_Pos         (20U)                                         </span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b6c12b1fc9d635ce6abac4b15006e"> 6063</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK_Msk         (0x1U &lt;&lt; DMA_SxCR_ACK_Pos)                    </span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK             DMA_SxCR_ACK_Msk                              </span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;</div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define DMA_SxNDT_Pos            (0U)                                          </span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9525ced3fadc78d4d5bb8234d226a52"> 6068</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_Msk            (0xFFFFU &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define DMA_SxNDT                DMA_SxNDT_Msk                                 </span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852"> 6070</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_0              (0x0001U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94"> 6071</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_1              (0x0002U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222"> 6072</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_2              (0x0004U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394"> 6073</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_3              (0x0008U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c"> 6074</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_4              (0x0010U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674"> 6075</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_5              (0x0020U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee"> 6076</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_6              (0x0040U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4"> 6077</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_7              (0x0080U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca"> 6078</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_8              (0x0100U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698"> 6079</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_9              (0x0200U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca"> 6080</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_10             (0x0400U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187"> 6081</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_11             (0x0800U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103"> 6082</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_12             (0x1000U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb"> 6083</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_13             (0x2000U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae"> 6084</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_14             (0x4000U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65"> 6085</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_15             (0x8000U &lt;&lt; DMA_SxNDT_Pos)                    </span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DMA_SxFCR register  ****************/</span><span class="preprocessor"> </span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE_Pos       (7U)                                          </span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff36ebec91293d8106a40bbf580be00"> 6089</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE_Msk       (0x1U &lt;&lt; DMA_SxFCR_FEIE_Pos)                  </span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE           DMA_SxFCR_FEIE_Msk                            </span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_Pos         (3U)                                          </span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46ecd57c9b56be53a38263c02d25c50f"> 6092</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_Msk         (0x7U &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS             DMA_SxFCR_FS_Msk                              </span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060"> 6094</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_0           (0x1U &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842"> 6095</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_1           (0x2U &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c"> 6096</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_2           (0x4U &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS_Pos      (2U)                                          </span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadedd400be2f182737e484d52be6b80c1"> 6098</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS_Msk      (0x1U &lt;&lt; DMA_SxFCR_DMDIS_Pos)                 </span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS          DMA_SxFCR_DMDIS_Msk                           </span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_Pos        (0U)                                          </span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e436952c24ada5a0c553043092285e7"> 6101</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_Msk        (0x3U &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH            DMA_SxFCR_FTH_Msk                             </span></div><div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8"> 6103</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_0          (0x1U &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1"> 6104</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_1          (0x2U &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DMA_LISR register  *****************/</span><span class="preprocessor"> </span></div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3_Pos       (27U)                                         </span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcbb22f764dbcd84f9f7679ba140fd8"> 6108</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3_Msk       (0x1U &lt;&lt; DMA_LISR_TCIF3_Pos)                  </span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3           DMA_LISR_TCIF3_Msk                            </span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3_Pos       (26U)                                         </span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202e6ae73e145494851e4c40f5c2eb2e"> 6111</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3_Msk       (0x1U &lt;&lt; DMA_LISR_HTIF3_Pos)                  </span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3           DMA_LISR_HTIF3_Msk                            </span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3_Pos       (25U)                                         </span></div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga770b6645dff14ef5d2950aff2995ec72"> 6114</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3_Msk       (0x1U &lt;&lt; DMA_LISR_TEIF3_Pos)                  </span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3           DMA_LISR_TEIF3_Msk                            </span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3_Pos      (24U)                                         </span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4331e1ec530a0dc0cbee400d5950b3a"> 6117</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3_Msk      (0x1U &lt;&lt; DMA_LISR_DMEIF3_Pos)                 </span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3          DMA_LISR_DMEIF3_Msk                           </span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3_Pos       (22U)                                         </span></div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bd312d438cb54d4b68b189cf120fd1"> 6120</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3_Msk       (0x1U &lt;&lt; DMA_LISR_FEIF3_Pos)                  </span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3           DMA_LISR_FEIF3_Msk                            </span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2_Pos       (21U)                                         </span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae271580139c8f7d241532d0c833afe06"> 6123</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2_Msk       (0x1U &lt;&lt; DMA_LISR_TCIF2_Pos)                  </span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2           DMA_LISR_TCIF2_Msk                            </span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2_Pos       (20U)                                         </span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c87fe2679a6130003dd72b363e9c53"> 6126</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2_Msk       (0x1U &lt;&lt; DMA_LISR_HTIF2_Pos)                  </span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2           DMA_LISR_HTIF2_Msk                            </span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2_Pos       (19U)                                         </span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f9f609e2612044dd911f853c401ce9"> 6129</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2_Msk       (0x1U &lt;&lt; DMA_LISR_TEIF2_Pos)                  </span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2           DMA_LISR_TEIF2_Msk                            </span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2_Pos      (18U)                                         </span></div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f7a3d352057475b51e9627d497bf8d5"> 6132</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2_Msk      (0x1U &lt;&lt; DMA_LISR_DMEIF2_Pos)                 </span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2          DMA_LISR_DMEIF2_Msk                           </span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2_Pos       (16U)                                         </span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4c97aa0bf50b5ff36e271bde6b2285"> 6135</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2_Msk       (0x1U &lt;&lt; DMA_LISR_FEIF2_Pos)                  </span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2           DMA_LISR_FEIF2_Msk                            </span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1_Pos       (11U)                                         </span></div><div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338a63d76a175d0ef90bd5469232cc69"> 6138</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1_Msk       (0x1U &lt;&lt; DMA_LISR_TCIF1_Pos)                  </span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1           DMA_LISR_TCIF1_Msk                            </span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1_Pos       (10U)                                         </span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c9343cd010bd919a13bf32f9a8d998f"> 6141</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1_Msk       (0x1U &lt;&lt; DMA_LISR_HTIF1_Pos)                  </span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1           DMA_LISR_HTIF1_Msk                            </span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1_Pos       (9U)                                          </span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014420a4087c5f7fa521536fed95a57b"> 6144</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1_Msk       (0x1U &lt;&lt; DMA_LISR_TEIF1_Pos)                  </span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1           DMA_LISR_TEIF1_Msk                            </span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1_Pos      (8U)                                          </span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ddcdc61bbf235161b59b2fa356fa3b"> 6147</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1_Msk      (0x1U &lt;&lt; DMA_LISR_DMEIF1_Pos)                 </span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1          DMA_LISR_DMEIF1_Msk                           </span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1_Pos       (6U)                                          </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa932a51d97ae0952a1cf37b876ac9cbc"> 6150</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1_Msk       (0x1U &lt;&lt; DMA_LISR_FEIF1_Pos)                  </span></div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1           DMA_LISR_FEIF1_Msk                            </span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0_Pos       (5U)                                          </span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a6dc2ab51b3f572bf7dba9ee25354b"> 6153</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0_Msk       (0x1U &lt;&lt; DMA_LISR_TCIF0_Pos)                  </span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0           DMA_LISR_TCIF0_Msk                            </span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0_Pos       (4U)                                          </span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5a05c426a6fc95eee5f6b387139293"> 6156</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0_Msk       (0x1U &lt;&lt; DMA_LISR_HTIF0_Pos)                  </span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0           DMA_LISR_HTIF0_Msk                            </span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0_Pos       (3U)                                          </span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8213385927a3d6b07c3e035b331fead4"> 6159</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0_Msk       (0x1U &lt;&lt; DMA_LISR_TEIF0_Pos)                  </span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0           DMA_LISR_TEIF0_Msk                            </span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0_Pos      (2U)                                          </span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66347e1824698903c1533784c2413f84"> 6162</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0_Msk      (0x1U &lt;&lt; DMA_LISR_DMEIF0_Pos)                 </span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0          DMA_LISR_DMEIF0_Msk                           </span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0_Pos       (0U)                                          </span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ecaf3690c72bee4bd08746779615dd"> 6165</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0_Msk       (0x1U &lt;&lt; DMA_LISR_FEIF0_Pos)                  </span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0           DMA_LISR_FEIF0_Msk                            </span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;</div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="comment">/********************  Bits definition for DMA_HISR register  *****************/</span> </div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7_Pos       (27U)                                         </span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cecdf83cc7589761412e00b3d71e657"> 6170</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7_Msk       (0x1U &lt;&lt; DMA_HISR_TCIF7_Pos)                  </span></div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7           DMA_HISR_TCIF7_Msk                            </span></div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7_Pos       (26U)                                         </span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a223400ca195866f036f2a3cdf2029"> 6173</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7_Msk       (0x1U &lt;&lt; DMA_HISR_HTIF7_Pos)                  </span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7           DMA_HISR_HTIF7_Msk                            </span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7_Pos       (25U)                                         </span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754f465bbced1dec2e45bbb8fc9a3c4"> 6176</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7_Msk       (0x1U &lt;&lt; DMA_HISR_TEIF7_Pos)                  </span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7           DMA_HISR_TEIF7_Msk                            </span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7_Pos      (24U)                                         </span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c027560b6bf31fb7926439500c32d6c"> 6179</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7_Msk      (0x1U &lt;&lt; DMA_HISR_DMEIF7_Pos)                 </span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7          DMA_HISR_DMEIF7_Msk                           </span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7_Pos       (22U)                                         </span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe1e3a74167419160edbbc759ca3789"> 6182</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7_Msk       (0x1U &lt;&lt; DMA_HISR_FEIF7_Pos)                  </span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7           DMA_HISR_FEIF7_Msk                            </span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6_Pos       (21U)                                         </span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8504bd4d44054ecc0974a59578f6f6ce"> 6185</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6_Msk       (0x1U &lt;&lt; DMA_HISR_TCIF6_Pos)                  </span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6           DMA_HISR_TCIF6_Msk                            </span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6_Pos       (20U)                                         </span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b24166ff10769a7f325a6bda26272"> 6188</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6_Msk       (0x1U &lt;&lt; DMA_HISR_HTIF6_Pos)                  </span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6           DMA_HISR_HTIF6_Msk                            </span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6_Pos       (19U)                                         </span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d3a65ce374edd183b14be4f40356e2"> 6191</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6_Msk       (0x1U &lt;&lt; DMA_HISR_TEIF6_Pos)                  </span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6           DMA_HISR_TEIF6_Msk                            </span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6_Pos      (18U)                                         </span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903b58a651a1aaf08e3058d9aefb2e76"> 6194</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6_Msk      (0x1U &lt;&lt; DMA_HISR_DMEIF6_Pos)                 </span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6          DMA_HISR_DMEIF6_Msk                           </span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6_Pos       (16U)                                         </span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1736288bfd961d56e8571bdc91bd65b"> 6197</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6_Msk       (0x1U &lt;&lt; DMA_HISR_FEIF6_Pos)                  </span></div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6           DMA_HISR_FEIF6_Msk                            </span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5_Pos       (11U)                                         </span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c25c3b163cfb7c292d5ebce785a2b7"> 6200</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5_Msk       (0x1U &lt;&lt; DMA_HISR_TCIF5_Pos)                  </span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5           DMA_HISR_TCIF5_Msk                            </span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5_Pos       (10U)                                         </span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad021f5ec7b128f0493f3f0989ad154ce"> 6203</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5_Msk       (0x1U &lt;&lt; DMA_HISR_HTIF5_Pos)                  </span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5           DMA_HISR_HTIF5_Msk                            </span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5_Pos       (9U)                                          </span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706c81ee1877cd6f10dd96fd1668d0f8"> 6206</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5_Msk       (0x1U &lt;&lt; DMA_HISR_TEIF5_Pos)                  </span></div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5           DMA_HISR_TEIF5_Msk                            </span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5_Pos      (8U)                                          </span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae170cce8a55fc679cc5a50b1b947969d"> 6209</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5_Msk      (0x1U &lt;&lt; DMA_HISR_DMEIF5_Pos)                 </span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5          DMA_HISR_DMEIF5_Msk                           </span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5_Pos       (6U)                                          </span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4fff852e4fcf19079f79234caf9ae"> 6212</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5_Msk       (0x1U &lt;&lt; DMA_HISR_FEIF5_Pos)                  </span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5           DMA_HISR_FEIF5_Msk                            </span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4_Pos       (5U)                                          </span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0436cbb07d44b1049a8c9ff1e5438c48"> 6215</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4_Msk       (0x1U &lt;&lt; DMA_HISR_TCIF4_Pos)                  </span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4           DMA_HISR_TCIF4_Msk                            </span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4_Pos       (4U)                                          </span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6117628ef3e354f4e6ce4ac3656bcd70"> 6218</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4_Msk       (0x1U &lt;&lt; DMA_HISR_HTIF4_Pos)                  </span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4           DMA_HISR_HTIF4_Msk                            </span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4_Pos       (3U)                                          </span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac851827ca11788591231f3d29f4ecc1c"> 6221</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4_Msk       (0x1U &lt;&lt; DMA_HISR_TEIF4_Pos)                  </span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4           DMA_HISR_TEIF4_Msk                            </span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4_Pos      (2U)                                          </span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3bcb3c175f9e00b37de22d0d5cc041d"> 6224</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4_Msk      (0x1U &lt;&lt; DMA_HISR_DMEIF4_Pos)                 </span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4          DMA_HISR_DMEIF4_Msk                           </span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4_Pos       (0U)                                          </span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd4eb12e7b05343a0bddd0dd413ba4c"> 6227</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4_Msk       (0x1U &lt;&lt; DMA_HISR_FEIF4_Pos)                  </span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4           DMA_HISR_FEIF4_Msk                            </span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;</div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="comment">/********************  Bits definition for DMA_LIFCR register  ****************/</span> </div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3_Pos     (27U)                                         </span></div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae2b6bed517a5d5f1f39e8fdd5ff18a"> 6232</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3_Msk     (0x1U &lt;&lt; DMA_LIFCR_CTCIF3_Pos)                </span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3         DMA_LIFCR_CTCIF3_Msk                          </span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3_Pos     (26U)                                         </span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f893f7c820962403289cc0f05e58bd"> 6235</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3_Msk     (0x1U &lt;&lt; DMA_LIFCR_CHTIF3_Pos)                </span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3         DMA_LIFCR_CHTIF3_Msk                          </span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3_Pos     (25U)                                         </span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeab970135917ddac9a49e5c5d246188"> 6238</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3_Msk     (0x1U &lt;&lt; DMA_LIFCR_CTEIF3_Pos)                </span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3         DMA_LIFCR_CTEIF3_Msk                          </span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3_Pos    (24U)                                         </span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87881333fb961788c6b31d08a9705cc5"> 6241</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3_Msk    (0x1U &lt;&lt; DMA_LIFCR_CDMEIF3_Pos)               </span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3        DMA_LIFCR_CDMEIF3_Msk                         </span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3_Pos     (22U)                                         </span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1733762b49e7da8c32a4d27044966872"> 6244</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3_Msk     (0x1U &lt;&lt; DMA_LIFCR_CFEIF3_Pos)                </span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3         DMA_LIFCR_CFEIF3_Msk                          </span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2_Pos     (21U)                                         </span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e090383d9196956fa52d732415263d"> 6247</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2_Msk     (0x1U &lt;&lt; DMA_LIFCR_CTCIF2_Pos)                </span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2         DMA_LIFCR_CTCIF2_Msk                          </span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2_Pos     (20U)                                         </span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac756f07e62c4b7f720924d67b42b9af7"> 6250</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2_Msk     (0x1U &lt;&lt; DMA_LIFCR_CHTIF2_Pos)                </span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2         DMA_LIFCR_CHTIF2_Msk                          </span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2_Pos     (19U)                                         </span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d209fe8a4bec205b32f36435895a3a"> 6253</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2_Msk     (0x1U &lt;&lt; DMA_LIFCR_CTEIF2_Pos)                </span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2         DMA_LIFCR_CTEIF2_Msk                          </span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2_Pos    (18U)                                         </span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacac8f0e26e7170255fb9d9fd31b1ccbe"> 6256</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2_Msk    (0x1U &lt;&lt; DMA_LIFCR_CDMEIF2_Pos)               </span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2        DMA_LIFCR_CDMEIF2_Msk                         </span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2_Pos     (16U)                                         </span></div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117212472340bb8a793f05a4dcb98f03"> 6259</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2_Msk     (0x1U &lt;&lt; DMA_LIFCR_CFEIF2_Pos)                </span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2         DMA_LIFCR_CFEIF2_Msk                          </span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1_Pos     (11U)                                         </span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fc3bbc2471af2fc722698c394b5595"> 6262</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1_Msk     (0x1U &lt;&lt; DMA_LIFCR_CTCIF1_Pos)                </span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1         DMA_LIFCR_CTCIF1_Msk                          </span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1_Pos     (10U)                                         </span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c3edca2d07701c0b50a844454593d54"> 6265</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1_Msk     (0x1U &lt;&lt; DMA_LIFCR_CHTIF1_Pos)                </span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1         DMA_LIFCR_CHTIF1_Msk                          </span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1_Pos     (9U)                                          </span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf08b5acf028d011d3ccf519066f4e58e"> 6268</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1_Msk     (0x1U &lt;&lt; DMA_LIFCR_CTEIF1_Pos)                </span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1         DMA_LIFCR_CTEIF1_Msk                          </span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1_Pos    (8U)                                          </span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5941929a8582fdaf1e413063b56728"> 6271</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1_Msk    (0x1U &lt;&lt; DMA_LIFCR_CDMEIF1_Pos)               </span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1        DMA_LIFCR_CDMEIF1_Msk                         </span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1_Pos     (6U)                                          </span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0809a566feea19caa99820c0beb7593a"> 6274</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1_Msk     (0x1U &lt;&lt; DMA_LIFCR_CFEIF1_Pos)                </span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1         DMA_LIFCR_CFEIF1_Msk                          </span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0_Pos     (5U)                                          </span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a99e08422f2f1ab8858824e873f0a5d"> 6277</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0_Msk     (0x1U &lt;&lt; DMA_LIFCR_CTCIF0_Pos)                </span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0         DMA_LIFCR_CTCIF0_Msk                          </span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0_Pos     (4U)                                          </span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca0f3b2beb4ae475024f013bfbe7813e"> 6280</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0_Msk     (0x1U &lt;&lt; DMA_LIFCR_CHTIF0_Pos)                </span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0         DMA_LIFCR_CHTIF0_Msk                          </span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0_Pos     (3U)                                          </span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e2bd6764a2c823750659f82e6ab82e4"> 6283</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0_Msk     (0x1U &lt;&lt; DMA_LIFCR_CTEIF0_Pos)                </span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0         DMA_LIFCR_CTEIF0_Msk                          </span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0_Pos    (2U)                                          </span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad09384dd4e933d5ae8490599f09b60f"> 6286</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0_Msk    (0x1U &lt;&lt; DMA_LIFCR_CDMEIF0_Pos)               </span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0        DMA_LIFCR_CDMEIF0_Msk                         </span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0_Pos     (0U)                                          </span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e3b1026a57f00f382879e844835e95"> 6289</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0_Msk     (0x1U &lt;&lt; DMA_LIFCR_CFEIF0_Pos)                </span></div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0         DMA_LIFCR_CFEIF0_Msk                          </span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;</div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="comment">/********************  Bits definition for DMA_HIFCR  register  ****************/</span> </div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7_Pos     (27U)                                         </span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1f557e9a94cd3841f22f0955ab2a43"> 6294</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7_Msk     (0x1U &lt;&lt; DMA_HIFCR_CTCIF7_Pos)                </span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7         DMA_HIFCR_CTCIF7_Msk                          </span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7_Pos     (26U)                                         </span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256a0e76673c186a39f9f717af2e2287"> 6297</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7_Msk     (0x1U &lt;&lt; DMA_HIFCR_CHTIF7_Pos)                </span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7         DMA_HIFCR_CHTIF7_Msk                          </span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7_Pos     (25U)                                         </span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c1daec30b9644c55db577867afe491"> 6300</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7_Msk     (0x1U &lt;&lt; DMA_HIFCR_CTEIF7_Pos)                </span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7         DMA_HIFCR_CTEIF7_Msk                          </span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7_Pos    (24U)                                         </span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5c753438fac42cee45e0e9a34fab6c"> 6303</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7_Msk    (0x1U &lt;&lt; DMA_HIFCR_CDMEIF7_Pos)               </span></div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7        DMA_HIFCR_CDMEIF7_Msk                         </span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7_Pos     (22U)                                         </span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962da3b48acc29b53beae6ae483f5331"> 6306</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7_Msk     (0x1U &lt;&lt; DMA_HIFCR_CFEIF7_Pos)                </span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7         DMA_HIFCR_CFEIF7_Msk                          </span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6_Pos     (21U)                                         </span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8367ef52cfc4bb3dd4e1bbf8c01fc189"> 6309</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6_Msk     (0x1U &lt;&lt; DMA_HIFCR_CTCIF6_Pos)                </span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6         DMA_HIFCR_CTCIF6_Msk                          </span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6_Pos     (20U)                                         </span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6464e076a7b905e1b4a73e367fb4488e"> 6312</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6_Msk     (0x1U &lt;&lt; DMA_HIFCR_CHTIF6_Pos)                </span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6         DMA_HIFCR_CHTIF6_Msk                          </span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6_Pos     (19U)                                         </span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4328c04dd38fc2360b7333d6e22d8f73"> 6315</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6_Msk     (0x1U &lt;&lt; DMA_HIFCR_CTEIF6_Pos)                </span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6         DMA_HIFCR_CTEIF6_Msk                          </span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6_Pos    (18U)                                         </span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798be301c7de50d3015965037a8ec2bd"> 6318</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6_Msk    (0x1U &lt;&lt; DMA_HIFCR_CDMEIF6_Pos)               </span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6        DMA_HIFCR_CDMEIF6_Msk                         </span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6_Pos     (16U)                                         </span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4bb45a54e669718435808019bd2b9fb"> 6321</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6_Msk     (0x1U &lt;&lt; DMA_HIFCR_CFEIF6_Pos)                </span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6         DMA_HIFCR_CFEIF6_Msk                          </span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5_Pos     (11U)                                         </span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bec2f8ae9244ef971aed8aa9253f7fe"> 6324</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5_Msk     (0x1U &lt;&lt; DMA_HIFCR_CTCIF5_Pos)                </span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5         DMA_HIFCR_CTCIF5_Msk                          </span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5_Pos     (10U)                                         </span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1ff3abfbb813d2e7c030d9b16786d00"> 6327</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5_Msk     (0x1U &lt;&lt; DMA_HIFCR_CHTIF5_Pos)                </span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5         DMA_HIFCR_CHTIF5_Msk                          </span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5_Pos     (9U)                                          </span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca104c26dd5e9190434023a88d0dc4ac"> 6330</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5_Msk     (0x1U &lt;&lt; DMA_HIFCR_CTEIF5_Pos)                </span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5         DMA_HIFCR_CTEIF5_Msk                          </span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5_Pos    (8U)                                          </span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b99d7b4f3c6346ccafa79d425ee6873"> 6333</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5_Msk    (0x1U &lt;&lt; DMA_HIFCR_CDMEIF5_Pos)               </span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5        DMA_HIFCR_CDMEIF5_Msk                         </span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5_Pos     (6U)                                          </span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48755800a0d03cf51f6c69848c6e1ce"> 6336</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5_Msk     (0x1U &lt;&lt; DMA_HIFCR_CFEIF5_Pos)                </span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5         DMA_HIFCR_CFEIF5_Msk                          </span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4_Pos     (5U)                                          </span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae02d30716d6c3e975c13073ae65f69e5"> 6339</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4_Msk     (0x1U &lt;&lt; DMA_HIFCR_CTCIF4_Pos)                </span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4         DMA_HIFCR_CTCIF4_Msk                          </span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4_Pos     (4U)                                          </span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1aa9781098072d161c20890c3d1918"> 6342</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4_Msk     (0x1U &lt;&lt; DMA_HIFCR_CHTIF4_Pos)                </span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4         DMA_HIFCR_CHTIF4_Msk                          </span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4_Pos     (3U)                                          </span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa004e3db2fb6845a6678bd30d9a604"> 6345</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4_Msk     (0x1U &lt;&lt; DMA_HIFCR_CTEIF4_Pos)                </span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4         DMA_HIFCR_CTEIF4_Msk                          </span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4_Pos    (2U)                                          </span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c5757329dbf0633cbe2ff33591b7f2d"> 6348</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4_Msk    (0x1U &lt;&lt; DMA_HIFCR_CDMEIF4_Pos)               </span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4        DMA_HIFCR_CDMEIF4_Msk                         </span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4_Pos     (0U)                                          </span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6d4a4e8764fa0406a1c9dd1bc4535f"> 6351</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4_Msk     (0x1U &lt;&lt; DMA_HIFCR_CFEIF4_Pos)                </span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4         DMA_HIFCR_CFEIF4_Msk                          </span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="comment">/******************  Bit definition for DMA_SxPAR register  ********************/</span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define DMA_SxPAR_PA_Pos         (0U)                                          </span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19727ba46d26c121b0133381ceb4b521"> 6356</a></span>&#160;<span class="preprocessor">#define DMA_SxPAR_PA_Msk         (0xFFFFFFFFU &lt;&lt; DMA_SxPAR_PA_Pos)             </span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ea0d30f566ad469a7794e088b93ecf"> 6357</a></span>&#160;<span class="preprocessor">#define DMA_SxPAR_PA             DMA_SxPAR_PA_Msk                              </span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_SxM0AR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define DMA_SxM0AR_M0A_Pos       (0U)                                          </span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9675f5a5f6306fe441e0ee395b055d36"> 6361</a></span>&#160;<span class="preprocessor">#define DMA_SxM0AR_M0A_Msk       (0xFFFFFFFFU &lt;&lt; DMA_SxM0AR_M0A_Pos)           </span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad87688b73616d4ff9503421a820f1cf"> 6362</a></span>&#160;<span class="preprocessor">#define DMA_SxM0AR_M0A           DMA_SxM0AR_M0A_Msk                            </span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_SxM1AR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">#define DMA_SxM1AR_M1A_Pos       (0U)                                          </span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d1e5bcfadadcb890897b907225cd73"> 6366</a></span>&#160;<span class="preprocessor">#define DMA_SxM1AR_M1A_Msk       (0xFFFFFFFFU &lt;&lt; DMA_SxM1AR_M1A_Pos)           </span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d"> 6367</a></span>&#160;<span class="preprocessor">#define DMA_SxM1AR_M1A           DMA_SxM1AR_M1A_Msk                            </span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Pos          (0U)                                         </span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 6377</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Msk          (0x1U &lt;&lt; EXTI_IMR_MR0_Pos)                   </span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 6378</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0              EXTI_IMR_MR0_Msk                             </span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Pos          (1U)                                         </span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 6380</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Msk          (0x1U &lt;&lt; EXTI_IMR_MR1_Pos)                   </span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 6381</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1              EXTI_IMR_MR1_Msk                             </span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Pos          (2U)                                         </span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 6383</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Msk          (0x1U &lt;&lt; EXTI_IMR_MR2_Pos)                   </span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 6384</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2              EXTI_IMR_MR2_Msk                             </span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Pos          (3U)                                         </span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 6386</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Msk          (0x1U &lt;&lt; EXTI_IMR_MR3_Pos)                   </span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 6387</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3              EXTI_IMR_MR3_Msk                             </span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Pos          (4U)                                         </span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 6389</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Msk          (0x1U &lt;&lt; EXTI_IMR_MR4_Pos)                   </span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 6390</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4              EXTI_IMR_MR4_Msk                             </span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Pos          (5U)                                         </span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 6392</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Msk          (0x1U &lt;&lt; EXTI_IMR_MR5_Pos)                   </span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 6393</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5              EXTI_IMR_MR5_Msk                             </span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Pos          (6U)                                         </span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 6395</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Msk          (0x1U &lt;&lt; EXTI_IMR_MR6_Pos)                   </span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 6396</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6              EXTI_IMR_MR6_Msk                             </span></div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Pos          (7U)                                         </span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 6398</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Msk          (0x1U &lt;&lt; EXTI_IMR_MR7_Pos)                   </span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 6399</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7              EXTI_IMR_MR7_Msk                             </span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Pos          (8U)                                         </span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 6401</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Msk          (0x1U &lt;&lt; EXTI_IMR_MR8_Pos)                   </span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 6402</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8              EXTI_IMR_MR8_Msk                             </span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Pos          (9U)                                         </span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 6404</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Msk          (0x1U &lt;&lt; EXTI_IMR_MR9_Pos)                   </span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 6405</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9              EXTI_IMR_MR9_Msk                             </span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Pos         (10U)                                        </span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 6407</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Msk         (0x1U &lt;&lt; EXTI_IMR_MR10_Pos)                  </span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 6408</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10             EXTI_IMR_MR10_Msk                            </span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Pos         (11U)                                        </span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 6410</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Msk         (0x1U &lt;&lt; EXTI_IMR_MR11_Pos)                  </span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 6411</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11             EXTI_IMR_MR11_Msk                            </span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Pos         (12U)                                        </span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 6413</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Msk         (0x1U &lt;&lt; EXTI_IMR_MR12_Pos)                  </span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 6414</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12             EXTI_IMR_MR12_Msk                            </span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Pos         (13U)                                        </span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 6416</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Msk         (0x1U &lt;&lt; EXTI_IMR_MR13_Pos)                  </span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 6417</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13             EXTI_IMR_MR13_Msk                            </span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Pos         (14U)                                        </span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 6419</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Msk         (0x1U &lt;&lt; EXTI_IMR_MR14_Pos)                  </span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 6420</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            </span></div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Pos         (15U)                                        </span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 6422</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Msk         (0x1U &lt;&lt; EXTI_IMR_MR15_Pos)                  </span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 6423</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15             EXTI_IMR_MR15_Msk                            </span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Pos         (16U)                                        </span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e"> 6425</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Msk         (0x1U &lt;&lt; EXTI_IMR_MR16_Pos)                  </span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 6426</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16             EXTI_IMR_MR16_Msk                            </span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Pos         (17U)                                        </span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 6428</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Msk         (0x1U &lt;&lt; EXTI_IMR_MR17_Pos)                  </span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 6429</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17             EXTI_IMR_MR17_Msk                            </span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Pos         (18U)                                        </span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 6431</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Msk         (0x1U &lt;&lt; EXTI_IMR_MR18_Pos)                  </span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 6432</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18             EXTI_IMR_MR18_Msk                            </span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Pos         (19U)                                        </span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca"> 6434</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Msk         (0x1U &lt;&lt; EXTI_IMR_MR19_Pos)                  </span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 6435</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19             EXTI_IMR_MR19_Msk                            </span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Pos         (20U)                                        </span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd"> 6437</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Msk         (0x1U &lt;&lt; EXTI_IMR_MR20_Pos)                  </span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 6438</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20             EXTI_IMR_MR20_Msk                            </span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21_Pos         (21U)                                        </span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf"> 6440</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21_Msk         (0x1U &lt;&lt; EXTI_IMR_MR21_Pos)                  </span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 6441</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21             EXTI_IMR_MR21_Msk                            </span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Pos         (22U)                                        </span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6"> 6443</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Msk         (0x1U &lt;&lt; EXTI_IMR_MR22_Pos)                  </span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 6444</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22             EXTI_IMR_MR22_Msk                            </span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM0                        EXTI_IMR_MR0</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM1                        EXTI_IMR_MR1</span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM2                        EXTI_IMR_MR2</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM3                        EXTI_IMR_MR3</span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM4                        EXTI_IMR_MR4</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM5                        EXTI_IMR_MR5</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM6                        EXTI_IMR_MR6</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM7                        EXTI_IMR_MR7</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM8                        EXTI_IMR_MR8</span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM9                        EXTI_IMR_MR9</span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM10                       EXTI_IMR_MR10</span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM11                       EXTI_IMR_MR11</span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM12                       EXTI_IMR_MR12</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM13                       EXTI_IMR_MR13</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM14                       EXTI_IMR_MR14</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM15                       EXTI_IMR_MR15</span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM16                       EXTI_IMR_MR16</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM17                       EXTI_IMR_MR17</span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM18                       EXTI_IMR_MR18</span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM19                       EXTI_IMR_MR19</span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM20                       EXTI_IMR_MR20</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM21                       EXTI_IMR_MR21</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM22                       EXTI_IMR_MR22</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Pos           (0U)                                         </span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 6471</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Msk           (0x7FFFFFU &lt;&lt; EXTI_IMR_IM_Pos)               </span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 6472</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM               EXTI_IMR_IM_Msk                              </span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Pos          (0U)                                         </span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 6476</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Msk          (0x1U &lt;&lt; EXTI_EMR_MR0_Pos)                   </span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 6477</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0              EXTI_EMR_MR0_Msk                             </span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Pos          (1U)                                         </span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 6479</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Msk          (0x1U &lt;&lt; EXTI_EMR_MR1_Pos)                   </span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 6480</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1              EXTI_EMR_MR1_Msk                             </span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Pos          (2U)                                         </span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 6482</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Msk          (0x1U &lt;&lt; EXTI_EMR_MR2_Pos)                   </span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 6483</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2              EXTI_EMR_MR2_Msk                             </span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Pos          (3U)                                         </span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 6485</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Msk          (0x1U &lt;&lt; EXTI_EMR_MR3_Pos)                   </span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 6486</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3              EXTI_EMR_MR3_Msk                             </span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Pos          (4U)                                         </span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 6488</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Msk          (0x1U &lt;&lt; EXTI_EMR_MR4_Pos)                   </span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 6489</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4              EXTI_EMR_MR4_Msk                             </span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Pos          (5U)                                         </span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 6491</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Msk          (0x1U &lt;&lt; EXTI_EMR_MR5_Pos)                   </span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 6492</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5              EXTI_EMR_MR5_Msk                             </span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Pos          (6U)                                         </span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 6494</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Msk          (0x1U &lt;&lt; EXTI_EMR_MR6_Pos)                   </span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 6495</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6              EXTI_EMR_MR6_Msk                             </span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Pos          (7U)                                         </span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 6497</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Msk          (0x1U &lt;&lt; EXTI_EMR_MR7_Pos)                   </span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 6498</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7              EXTI_EMR_MR7_Msk                             </span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Pos          (8U)                                         </span></div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 6500</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Msk          (0x1U &lt;&lt; EXTI_EMR_MR8_Pos)                   </span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 6501</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8              EXTI_EMR_MR8_Msk                             </span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Pos          (9U)                                         </span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 6503</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Msk          (0x1U &lt;&lt; EXTI_EMR_MR9_Pos)                   </span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 6504</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9              EXTI_EMR_MR9_Msk                             </span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Pos         (10U)                                        </span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 6506</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Msk         (0x1U &lt;&lt; EXTI_EMR_MR10_Pos)                  </span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 6507</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10             EXTI_EMR_MR10_Msk                            </span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Pos         (11U)                                        </span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 6509</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Msk         (0x1U &lt;&lt; EXTI_EMR_MR11_Pos)                  </span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 6510</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11             EXTI_EMR_MR11_Msk                            </span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Pos         (12U)                                        </span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 6512</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Msk         (0x1U &lt;&lt; EXTI_EMR_MR12_Pos)                  </span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 6513</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12             EXTI_EMR_MR12_Msk                            </span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Pos         (13U)                                        </span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 6515</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Msk         (0x1U &lt;&lt; EXTI_EMR_MR13_Pos)                  </span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 6516</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13             EXTI_EMR_MR13_Msk                            </span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Pos         (14U)                                        </span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 6518</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Msk         (0x1U &lt;&lt; EXTI_EMR_MR14_Pos)                  </span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 6519</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14             EXTI_EMR_MR14_Msk                            </span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Pos         (15U)                                        </span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 6521</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Msk         (0x1U &lt;&lt; EXTI_EMR_MR15_Pos)                  </span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 6522</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15             EXTI_EMR_MR15_Msk                            </span></div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Pos         (16U)                                        </span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4"> 6524</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Msk         (0x1U &lt;&lt; EXTI_EMR_MR16_Pos)                  </span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 6525</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16             EXTI_EMR_MR16_Msk                            </span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Pos         (17U)                                        </span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 6527</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Msk         (0x1U &lt;&lt; EXTI_EMR_MR17_Pos)                  </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 6528</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17             EXTI_EMR_MR17_Msk                            </span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Pos         (18U)                                        </span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 6530</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Msk         (0x1U &lt;&lt; EXTI_EMR_MR18_Pos)                  </span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 6531</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18             EXTI_EMR_MR18_Msk                            </span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Pos         (19U)                                        </span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4"> 6533</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Msk         (0x1U &lt;&lt; EXTI_EMR_MR19_Pos)                  </span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 6534</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19             EXTI_EMR_MR19_Msk                            </span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Pos         (20U)                                        </span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c"> 6536</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Msk         (0x1U &lt;&lt; EXTI_EMR_MR20_Pos)                  </span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 6537</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20             EXTI_EMR_MR20_Msk                            </span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21_Pos         (21U)                                        </span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532"> 6539</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21_Msk         (0x1U &lt;&lt; EXTI_EMR_MR21_Pos)                  </span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 6540</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21             EXTI_EMR_MR21_Msk                            </span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Pos         (22U)                                        </span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a"> 6542</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Msk         (0x1U &lt;&lt; EXTI_EMR_MR22_Pos)                  </span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 6543</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22             EXTI_EMR_MR22_Msk                            </span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM0                        EXTI_EMR_MR0</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM1                        EXTI_EMR_MR1</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM2                        EXTI_EMR_MR2</span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM3                        EXTI_EMR_MR3</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM4                        EXTI_EMR_MR4</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM5                        EXTI_EMR_MR5</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM6                        EXTI_EMR_MR6</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM7                        EXTI_EMR_MR7</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM8                        EXTI_EMR_MR8</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM9                        EXTI_EMR_MR9</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM10                       EXTI_EMR_MR10</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM11                       EXTI_EMR_MR11</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM12                       EXTI_EMR_MR12</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM13                       EXTI_EMR_MR13</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM14                       EXTI_EMR_MR14</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM15                       EXTI_EMR_MR15</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM16                       EXTI_EMR_MR16</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM17                       EXTI_EMR_MR17</span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM18                       EXTI_EMR_MR18</span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM19                       EXTI_EMR_MR19</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM20                       EXTI_EMR_MR20</span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM21                       EXTI_EMR_MR21</span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM22                       EXTI_EMR_MR22</span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;</div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Pos         (0U)                                         </span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 6572</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR0_Pos)                  </span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 6573</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            </span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Pos         (1U)                                         </span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 6575</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR1_Pos)                  </span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 6576</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1             EXTI_RTSR_TR1_Msk                            </span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Pos         (2U)                                         </span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 6578</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR2_Pos)                  </span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 6579</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2             EXTI_RTSR_TR2_Msk                            </span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Pos         (3U)                                         </span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 6581</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR3_Pos)                  </span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 6582</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3             EXTI_RTSR_TR3_Msk                            </span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Pos         (4U)                                         </span></div><div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 6584</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR4_Pos)                  </span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 6585</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4             EXTI_RTSR_TR4_Msk                            </span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Pos         (5U)                                         </span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 6587</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR5_Pos)                  </span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 6588</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5             EXTI_RTSR_TR5_Msk                            </span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Pos         (6U)                                         </span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 6590</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR6_Pos)                  </span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 6591</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6             EXTI_RTSR_TR6_Msk                            </span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Pos         (7U)                                         </span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 6593</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR7_Pos)                  </span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 6594</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7             EXTI_RTSR_TR7_Msk                            </span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Pos         (8U)                                         </span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 6596</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR8_Pos)                  </span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 6597</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8             EXTI_RTSR_TR8_Msk                            </span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Pos         (9U)                                         </span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 6599</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR9_Pos)                  </span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 6600</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9             EXTI_RTSR_TR9_Msk                            </span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Pos        (10U)                                        </span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 6602</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR10_Pos)                 </span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 6603</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10            EXTI_RTSR_TR10_Msk                           </span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Pos        (11U)                                        </span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 6605</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR11_Pos)                 </span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 6606</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11            EXTI_RTSR_TR11_Msk                           </span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Pos        (12U)                                        </span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 6608</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR12_Pos)                 </span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 6609</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12            EXTI_RTSR_TR12_Msk                           </span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Pos        (13U)                                        </span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 6611</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR13_Pos)                 </span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 6612</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13            EXTI_RTSR_TR13_Msk                           </span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Pos        (14U)                                        </span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 6614</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR14_Pos)                 </span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 6615</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14            EXTI_RTSR_TR14_Msk                           </span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Pos        (15U)                                        </span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 6617</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR15_Pos)                 </span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 6618</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15            EXTI_RTSR_TR15_Msk                           </span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Pos        (16U)                                        </span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 6620</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR16_Pos)                 </span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 6621</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16            EXTI_RTSR_TR16_Msk                           </span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Pos        (17U)                                        </span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 6623</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR17_Pos)                 </span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 6624</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17            EXTI_RTSR_TR17_Msk                           </span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Pos        (18U)                                        </span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617"> 6626</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR18_Pos)                 </span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 6627</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18            EXTI_RTSR_TR18_Msk                           </span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Pos        (19U)                                        </span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe"> 6629</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR19_Pos)                 </span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 6630</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19            EXTI_RTSR_TR19_Msk                           </span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Pos        (20U)                                        </span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423"> 6632</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR20_Pos)                 </span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 6633</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20            EXTI_RTSR_TR20_Msk                           </span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21_Pos        (21U)                                        </span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210"> 6635</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR21_Pos)                 </span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 6636</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21            EXTI_RTSR_TR21_Msk                           </span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Pos        (22U)                                        </span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f"> 6638</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR22_Pos)                 </span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 6639</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22            EXTI_RTSR_TR22_Msk                           </span></div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Pos         (0U)                                         </span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 6643</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR0_Pos)                  </span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 6644</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0             EXTI_FTSR_TR0_Msk                            </span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Pos         (1U)                                         </span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 6646</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR1_Pos)                  </span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 6647</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1             EXTI_FTSR_TR1_Msk                            </span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Pos         (2U)                                         </span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 6649</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR2_Pos)                  </span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 6650</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2             EXTI_FTSR_TR2_Msk                            </span></div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Pos         (3U)                                         </span></div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 6652</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR3_Pos)                  </span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 6653</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3             EXTI_FTSR_TR3_Msk                            </span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Pos         (4U)                                         </span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 6655</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR4_Pos)                  </span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 6656</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4             EXTI_FTSR_TR4_Msk                            </span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Pos         (5U)                                         </span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 6658</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR5_Pos)                  </span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 6659</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5             EXTI_FTSR_TR5_Msk                            </span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Pos         (6U)                                         </span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 6661</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR6_Pos)                  </span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 6662</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6             EXTI_FTSR_TR6_Msk                            </span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Pos         (7U)                                         </span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 6664</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR7_Pos)                  </span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 6665</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7             EXTI_FTSR_TR7_Msk                            </span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Pos         (8U)                                         </span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 6667</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR8_Pos)                  </span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 6668</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8             EXTI_FTSR_TR8_Msk                            </span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Pos         (9U)                                         </span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 6670</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR9_Pos)                  </span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 6671</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9             EXTI_FTSR_TR9_Msk                            </span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Pos        (10U)                                        </span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 6673</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR10_Pos)                 </span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 6674</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10            EXTI_FTSR_TR10_Msk                           </span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Pos        (11U)                                        </span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 6676</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR11_Pos)                 </span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 6677</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11            EXTI_FTSR_TR11_Msk                           </span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Pos        (12U)                                        </span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 6679</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR12_Pos)                 </span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 6680</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12            EXTI_FTSR_TR12_Msk                           </span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Pos        (13U)                                        </span></div><div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 6682</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR13_Pos)                 </span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 6683</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13            EXTI_FTSR_TR13_Msk                           </span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Pos        (14U)                                        </span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 6685</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR14_Pos)                 </span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 6686</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14            EXTI_FTSR_TR14_Msk                           </span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Pos        (15U)                                        </span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 6688</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR15_Pos)                 </span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 6689</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15            EXTI_FTSR_TR15_Msk                           </span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Pos        (16U)                                        </span></div><div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 6691</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR16_Pos)                 </span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 6692</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16            EXTI_FTSR_TR16_Msk                           </span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Pos        (17U)                                        </span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 6694</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR17_Pos)                 </span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 6695</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17            EXTI_FTSR_TR17_Msk                           </span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Pos        (18U)                                        </span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf"> 6697</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR18_Pos)                 </span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 6698</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18            EXTI_FTSR_TR18_Msk                           </span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Pos        (19U)                                        </span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4"> 6700</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR19_Pos)                 </span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 6701</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19            EXTI_FTSR_TR19_Msk                           </span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Pos        (20U)                                        </span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36"> 6703</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR20_Pos)                 </span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 6704</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20            EXTI_FTSR_TR20_Msk                           </span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21_Pos        (21U)                                        </span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064"> 6706</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR21_Pos)                 </span></div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 6707</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21            EXTI_FTSR_TR21_Msk                           </span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Pos        (22U)                                        </span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a"> 6709</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR22_Pos)                 </span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 6710</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22            EXTI_FTSR_TR22_Msk                           </span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos     (0U)                                         </span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 6714</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER0_Pos)              </span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 6715</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0         EXTI_SWIER_SWIER0_Msk                        </span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos     (1U)                                         </span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 6717</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER1_Pos)              </span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 6718</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1         EXTI_SWIER_SWIER1_Msk                        </span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos     (2U)                                         </span></div><div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 6720</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER2_Pos)              </span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 6721</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2         EXTI_SWIER_SWIER2_Msk                        </span></div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos     (3U)                                         </span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 6723</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER3_Pos)              </span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 6724</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3         EXTI_SWIER_SWIER3_Msk                        </span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos     (4U)                                         </span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 6726</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER4_Pos)              </span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 6727</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4         EXTI_SWIER_SWIER4_Msk                        </span></div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos     (5U)                                         </span></div><div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 6729</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER5_Pos)              </span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 6730</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5         EXTI_SWIER_SWIER5_Msk                        </span></div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos     (6U)                                         </span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 6732</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER6_Pos)              </span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 6733</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6         EXTI_SWIER_SWIER6_Msk                        </span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos     (7U)                                         </span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 6735</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER7_Pos)              </span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 6736</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7         EXTI_SWIER_SWIER7_Msk                        </span></div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos     (8U)                                         </span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 6738</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER8_Pos)              </span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 6739</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8         EXTI_SWIER_SWIER8_Msk                        </span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos     (9U)                                         </span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 6741</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER9_Pos)              </span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 6742</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9         EXTI_SWIER_SWIER9_Msk                        </span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos    (10U)                                        </span></div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 6744</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER10_Pos)             </span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 6745</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10        EXTI_SWIER_SWIER10_Msk                       </span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos    (11U)                                        </span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 6747</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER11_Pos)             </span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 6748</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11        EXTI_SWIER_SWIER11_Msk                       </span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos    (12U)                                        </span></div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 6750</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER12_Pos)             </span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 6751</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12        EXTI_SWIER_SWIER12_Msk                       </span></div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos    (13U)                                        </span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 6753</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER13_Pos)             </span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 6754</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13        EXTI_SWIER_SWIER13_Msk                       </span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos    (14U)                                        </span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 6756</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER14_Pos)             </span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 6757</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14        EXTI_SWIER_SWIER14_Msk                       </span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos    (15U)                                        </span></div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 6759</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER15_Pos)             </span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 6760</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15        EXTI_SWIER_SWIER15_Msk                       </span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos    (16U)                                        </span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 6762</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER16_Pos)             </span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 6763</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16        EXTI_SWIER_SWIER16_Msk                       </span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos    (17U)                                        </span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 6765</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER17_Pos)             </span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 6766</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17        EXTI_SWIER_SWIER17_Msk                       </span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Pos    (18U)                                        </span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002"> 6768</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER18_Pos)             </span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 6769</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18        EXTI_SWIER_SWIER18_Msk                       </span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Pos    (19U)                                        </span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41"> 6771</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER19_Pos)             </span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 6772</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19        EXTI_SWIER_SWIER19_Msk                       </span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Pos    (20U)                                        </span></div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445"> 6774</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER20_Pos)             </span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 6775</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20        EXTI_SWIER_SWIER20_Msk                       </span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21_Pos    (21U)                                        </span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977"> 6777</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER21_Pos)             </span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 6778</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21        EXTI_SWIER_SWIER21_Msk                       </span></div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Pos    (22U)                                        </span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3"> 6780</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER22_Pos)             </span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 6781</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22        EXTI_SWIER_SWIER22_Msk                       </span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Pos           (0U)                                         </span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 6785</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Msk           (0x1U &lt;&lt; EXTI_PR_PR0_Pos)                    </span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 6786</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0               EXTI_PR_PR0_Msk                              </span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Pos           (1U)                                         </span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 6788</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Msk           (0x1U &lt;&lt; EXTI_PR_PR1_Pos)                    </span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 6789</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1               EXTI_PR_PR1_Msk                              </span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Pos           (2U)                                         </span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 6791</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Msk           (0x1U &lt;&lt; EXTI_PR_PR2_Pos)                    </span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 6792</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2               EXTI_PR_PR2_Msk                              </span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Pos           (3U)                                         </span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 6794</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Msk           (0x1U &lt;&lt; EXTI_PR_PR3_Pos)                    </span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 6795</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3               EXTI_PR_PR3_Msk                              </span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Pos           (4U)                                         </span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 6797</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Msk           (0x1U &lt;&lt; EXTI_PR_PR4_Pos)                    </span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 6798</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4               EXTI_PR_PR4_Msk                              </span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Pos           (5U)                                         </span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 6800</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Msk           (0x1U &lt;&lt; EXTI_PR_PR5_Pos)                    </span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 6801</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5               EXTI_PR_PR5_Msk                              </span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Pos           (6U)                                         </span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 6803</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Msk           (0x1U &lt;&lt; EXTI_PR_PR6_Pos)                    </span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 6804</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6               EXTI_PR_PR6_Msk                              </span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Pos           (7U)                                         </span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 6806</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Msk           (0x1U &lt;&lt; EXTI_PR_PR7_Pos)                    </span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 6807</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7               EXTI_PR_PR7_Msk                              </span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Pos           (8U)                                         </span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 6809</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Msk           (0x1U &lt;&lt; EXTI_PR_PR8_Pos)                    </span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 6810</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8               EXTI_PR_PR8_Msk                              </span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Pos           (9U)                                         </span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 6812</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Msk           (0x1U &lt;&lt; EXTI_PR_PR9_Pos)                    </span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 6813</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9               EXTI_PR_PR9_Msk                              </span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Pos          (10U)                                        </span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 6815</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Msk          (0x1U &lt;&lt; EXTI_PR_PR10_Pos)                   </span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 6816</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10              EXTI_PR_PR10_Msk                             </span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Pos          (11U)                                        </span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 6818</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Msk          (0x1U &lt;&lt; EXTI_PR_PR11_Pos)                   </span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 6819</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11              EXTI_PR_PR11_Msk                             </span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Pos          (12U)                                        </span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 6821</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Msk          (0x1U &lt;&lt; EXTI_PR_PR12_Pos)                   </span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 6822</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12              EXTI_PR_PR12_Msk                             </span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Pos          (13U)                                        </span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 6824</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Msk          (0x1U &lt;&lt; EXTI_PR_PR13_Pos)                   </span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 6825</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13              EXTI_PR_PR13_Msk                             </span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Pos          (14U)                                        </span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 6827</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Msk          (0x1U &lt;&lt; EXTI_PR_PR14_Pos)                   </span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 6828</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14              EXTI_PR_PR14_Msk                             </span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Pos          (15U)                                        </span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 6830</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Msk          (0x1U &lt;&lt; EXTI_PR_PR15_Pos)                   </span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 6831</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15              EXTI_PR_PR15_Msk                             </span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Pos          (16U)                                        </span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 6833</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Msk          (0x1U &lt;&lt; EXTI_PR_PR16_Pos)                   </span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 6834</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16              EXTI_PR_PR16_Msk                             </span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Pos          (17U)                                        </span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 6836</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Msk          (0x1U &lt;&lt; EXTI_PR_PR17_Pos)                   </span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 6837</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17              EXTI_PR_PR17_Msk                             </span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Pos          (18U)                                        </span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a"> 6839</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Msk          (0x1U &lt;&lt; EXTI_PR_PR18_Pos)                   </span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 6840</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18              EXTI_PR_PR18_Msk                             </span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Pos          (19U)                                        </span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78"> 6842</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Msk          (0x1U &lt;&lt; EXTI_PR_PR19_Pos)                   </span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 6843</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19              EXTI_PR_PR19_Msk                             </span></div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Pos          (20U)                                        </span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4"> 6845</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Msk          (0x1U &lt;&lt; EXTI_PR_PR20_Pos)                   </span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 6846</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20              EXTI_PR_PR20_Msk                             </span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="preprocessor">#define EXTI_PR_PR21_Pos          (21U)                                        </span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba"> 6848</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR21_Msk          (0x1U &lt;&lt; EXTI_PR_PR21_Pos)                   </span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 6849</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR21              EXTI_PR_PR21_Msk                             </span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Pos          (22U)                                        </span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a"> 6851</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Msk          (0x1U &lt;&lt; EXTI_PR_PR22_Pos)                   </span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 6852</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22              EXTI_PR_PR22_Msk                             </span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="comment">/*                                    FLASH                                   */</span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos          (0U)                                    </span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 6861</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk          (0xFU &lt;&lt; FLASH_ACR_LATENCY_Pos)         </span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY              FLASH_ACR_LATENCY_Msk                   </span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_0WS          0x00000000U                             </span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_1WS          0x00000001U                             </span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_2WS          0x00000002U                             </span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_3WS          0x00000003U                             </span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_4WS          0x00000004U                             </span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_5WS          0x00000005U                             </span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_6WS          0x00000006U                             </span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_7WS          0x00000007U                             </span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;</div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_8WS          0x00000008U                             </span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_9WS          0x00000009U                             </span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_10WS         0x0000000AU                             </span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_11WS         0x0000000BU                             </span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_12WS         0x0000000CU                             </span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_13WS         0x0000000DU                             </span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_14WS         0x0000000EU                             </span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_15WS         0x0000000FU                             </span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos           (8U)                                    </span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179"> 6881</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk           (0x1U &lt;&lt; FLASH_ACR_PRFTEN_Pos)          </span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN               FLASH_ACR_PRFTEN_Msk                    </span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN_Pos             (9U)                                    </span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9"> 6884</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN_Msk             (0x1U &lt;&lt; FLASH_ACR_ICEN_Pos)            </span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN                 FLASH_ACR_ICEN_Msk                      </span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN_Pos             (10U)                                   </span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5"> 6887</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN_Msk             (0x1U &lt;&lt; FLASH_ACR_DCEN_Pos)            </span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN                 FLASH_ACR_DCEN_Msk                      </span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST_Pos            (11U)                                   </span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea"> 6890</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST_Msk            (0x1U &lt;&lt; FLASH_ACR_ICRST_Pos)           </span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST                FLASH_ACR_ICRST_Msk                     </span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST_Pos            (12U)                                   </span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede"> 6893</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST_Msk            (0x1U &lt;&lt; FLASH_ACR_DCRST_Pos)           </span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST                FLASH_ACR_DCRST_Msk                     </span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS_Pos    (10U)                                   </span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e53f8ca7c06552c5383884a01908a58"> 6896</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS_Msk    (0x10008FU &lt;&lt; FLASH_ACR_BYTE0_ADDRESS_Pos) </span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS        FLASH_ACR_BYTE0_ADDRESS_Msk             </span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS_Pos    (0U)                                    </span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb60f05f974d5fa62cea9de4dc907d1"> 6899</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS_Msk    (0x40023C03U &lt;&lt; FLASH_ACR_BYTE2_ADDRESS_Pos) </span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS        FLASH_ACR_BYTE2_ADDRESS_Msk             </span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;</div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos               (0U)                                    </span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 6904</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk               (0x1U &lt;&lt; FLASH_SR_EOP_Pos)              </span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                   FLASH_SR_EOP_Msk                        </span></div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define FLASH_SR_SOP_Pos               (1U)                                    </span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd0272b01aaf5f6f7d69cd5906f3d755"> 6907</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SOP_Msk               (0x1U &lt;&lt; FLASH_SR_SOP_Pos)              </span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define FLASH_SR_SOP                   FLASH_SR_SOP_Msk                        </span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Pos            (4U)                                    </span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 6910</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Msk            (0x1U &lt;&lt; FLASH_SR_WRPERR_Pos)           </span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR                FLASH_SR_WRPERR_Msk                     </span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR_Pos            (5U)                                    </span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 6913</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR_Msk            (0x1U &lt;&lt; FLASH_SR_PGAERR_Pos)           </span></div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR                FLASH_SR_PGAERR_Msk                     </span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR_Pos            (6U)                                    </span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6caf6ab98ec1dd59205297dcf582c945"> 6916</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR_Msk            (0x1U &lt;&lt; FLASH_SR_PGPERR_Pos)           </span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR                FLASH_SR_PGPERR_Msk                     </span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR_Pos            (7U)                                    </span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be"> 6919</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR_Msk            (0x1U &lt;&lt; FLASH_SR_PGSERR_Pos)           </span></div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR                FLASH_SR_PGSERR_Msk                     </span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#define FLASH_SR_RDERR_Pos            (8U)                                    </span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8"> 6922</a></span>&#160;<span class="preprocessor">#define FLASH_SR_RDERR_Msk            (0x1U &lt;&lt; FLASH_SR_RDERR_Pos)             </span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor">#define FLASH_SR_RDERR                FLASH_SR_RDERR_Msk                     </span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos               (16U)                                   </span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 6925</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk               (0x1U &lt;&lt; FLASH_SR_BSY_Pos)              </span></div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                   FLASH_SR_BSY_Msk                        </span></div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;</div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Pos                (0U)                                    </span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 6930</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Msk                (0x1U &lt;&lt; FLASH_CR_PG_Pos)               </span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define FLASH_CR_PG                    FLASH_CR_PG_Msk                         </span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define FLASH_CR_SER_Pos               (1U)                                    </span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6479f79813e55ff738208840dd3abfeb"> 6933</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SER_Msk               (0x1U &lt;&lt; FLASH_CR_SER_Pos)              </span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define FLASH_CR_SER                   FLASH_CR_SER_Msk                        </span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Pos               (2U)                                    </span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 6936</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Msk               (0x1U &lt;&lt; FLASH_CR_MER_Pos)              </span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">#define FLASH_CR_MER                   FLASH_CR_MER_Msk                        </span></div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define FLASH_CR_MER1                        FLASH_CR_MER</span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_Pos               (3U)                                    </span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d162f1700e851ee1f94a541f761c7d"> 6940</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_Msk               (0x1FU &lt;&lt; FLASH_CR_SNB_Pos)             </span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB                   FLASH_CR_SNB_Msk                        </span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9937f2386c7127f9855f68e2ec121448"> 6942</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_0                 (0x01U &lt;&lt; FLASH_CR_SNB_Pos)             </span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c4abfe231ffeab3f34a97c171427b"> 6943</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_1                 (0x02U &lt;&lt; FLASH_CR_SNB_Pos)             </span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c44361d3aaf062fc6b288b1d44b988"> 6944</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_2                 (0x04U &lt;&lt; FLASH_CR_SNB_Pos)             </span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga417708b5b7aabfe219fb671f2955af31"> 6945</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_3                 (0x08U &lt;&lt; FLASH_CR_SNB_Pos)             </span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734972442e2704a86bfb69c5707b33a1"> 6946</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_4                 (0x10U &lt;&lt; FLASH_CR_SNB_Pos)             </span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_Pos             (8U)                                    </span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6b8486e155b78a7617fe046bade831"> 6948</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_Msk             (0x3U &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE                 FLASH_CR_PSIZE_Msk                      </span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6"> 6950</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_0               (0x1U &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196dca8b265486bf05782e6bbe81d854"> 6951</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_1               (0x2U &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define FLASH_CR_MER2_Pos              (15U)                                   </span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe1ffe11268f3994451d06818a909179"> 6953</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER2_Msk              (0x1U &lt;&lt; FLASH_CR_MER2_Pos)             </span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define FLASH_CR_MER2                  FLASH_CR_MER2_Msk                       </span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Pos              (16U)                                   </span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 6956</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Msk              (0x1U &lt;&lt; FLASH_CR_STRT_Pos)             </span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                  FLASH_CR_STRT_Msk                       </span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Pos             (24U)                                   </span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 6959</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Msk             (0x1U &lt;&lt; FLASH_CR_EOPIE_Pos)            </span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                 FLASH_CR_EOPIE_Msk                      </span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Pos              (31U)                                   </span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 6962</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Msk              (0x1U &lt;&lt; FLASH_CR_LOCK_Pos)             </span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                  FLASH_CR_LOCK_Msk                       </span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;</div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK_Pos        (0U)                                    </span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fb506626a51c8b29c864573f6c2835"> 6967</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK_Msk        (0x1U &lt;&lt; FLASH_OPTCR_OPTLOCK_Pos)       </span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK            FLASH_OPTCR_OPTLOCK_Msk                 </span></div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT_Pos        (1U)                                    </span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93699ed3b5dc9bb83833f2bf1610b11"> 6970</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT_Msk        (0x1U &lt;&lt; FLASH_OPTCR_OPTSTRT_Pos)       </span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT            FLASH_OPTCR_OPTSTRT_Msk                 </span></div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;</div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_0          0x00000004U                             </span></div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_1          0x00000008U                             </span></div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_Pos        (2U)                                    </span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bbb4145b4e60c9aba5a41b52ca7de42"> 6976</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_Msk        (0x3U &lt;&lt; FLASH_OPTCR_BOR_LEV_Pos)       </span></div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV            FLASH_OPTCR_BOR_LEV_Msk                 </span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BFB2_Pos           (4U)                                    </span></div><div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cbe5a5da2d2714319773cd1ee4575af"> 6979</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BFB2_Msk           (0x1U &lt;&lt; FLASH_OPTCR_BFB2_Pos)          </span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BFB2               FLASH_OPTCR_BFB2_Msk                    </span></div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW_Pos         (5U)                                    </span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a820fdb171a46fddcc020aa769a7b87"> 6982</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW_Msk         (0x1U &lt;&lt; FLASH_OPTCR_WDG_SW_Pos)        </span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW             FLASH_OPTCR_WDG_SW_Msk                  </span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP_Pos      (6U)                                    </span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203b0fae4100b7cb942d38ab22459793"> 6985</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP_Msk      (0x1U &lt;&lt; FLASH_OPTCR_nRST_STOP_Pos)     </span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP          FLASH_OPTCR_nRST_STOP_Msk               </span></div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY_Pos     (7U)                                    </span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c3e4e48e88b93407109e671e8aaf0e"> 6988</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY_Msk     (0x1U &lt;&lt; FLASH_OPTCR_nRST_STDBY_Pos)    </span></div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY         FLASH_OPTCR_nRST_STDBY_Msk              </span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_Pos            (8U)                                    </span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc4c590daea652ce57f3a44a6a67d84"> 6991</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_Msk            (0xFFU &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP                FLASH_OPTCR_RDP_Msk                     </span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd79ca0fb8dd121074f40b83b2313d12"> 6993</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_0              (0x01U &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935fe4b6ea955b3dc26110f19e894e60"> 6994</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_1              (0x02U &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02ba844244e374fe8105a7cad59ad523"> 6995</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_2              (0x04U &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844d4d62b7de476c90dd5f971f5e9041"> 6996</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_3              (0x08U &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709"> 6997</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_4              (0x10U &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd"> 6998</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_5              (0x20U &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18946cdea0f463f1e5386f42986f7e67"> 6999</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_6              (0x40U &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00a8584a84d18d76e147e4873740b4d"> 7000</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_7              (0x80U &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_Pos           (16U)                                   </span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33aa677769879cad328db0ee92829df"> 7002</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_Msk           (0xFFFU &lt;&lt; FLASH_OPTCR_nWRP_Pos)        </span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP               FLASH_OPTCR_nWRP_Msk                    </span></div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_0             0x00010000U                             </span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_1             0x00020000U                             </span></div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_2             0x00040000U                             </span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_3             0x00080000U                             </span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_4             0x00100000U                             </span></div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_5             0x00200000U                             </span></div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_6             0x00400000U                             </span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_7             0x00800000U                             </span></div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_8             0x01000000U                             </span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_9             0x02000000U                             </span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_10            0x04000000U                             </span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_11            0x08000000U                             </span></div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_DB1M_Pos           (30U)                                   </span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74383d03bca570b2de3ba5200e212452"> 7017</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_DB1M_Msk           (0x1U &lt;&lt; FLASH_OPTCR_DB1M_Pos)          </span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_DB1M               FLASH_OPTCR_DB1M_Msk                    </span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_SPRMOD_Pos         (31U)                                   </span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9a3be08330847706ce3e0c66fa03517"> 7020</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_SPRMOD_Msk         (0x1U &lt;&lt; FLASH_OPTCR_SPRMOD_Pos)        </span></div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_SPRMOD             FLASH_OPTCR_SPRMOD_Msk                  </span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;                                             </div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="comment">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_Pos          (16U)                                   </span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584b3c849783bc64b9fde5f4f15090b6"> 7025</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_Msk          (0xFFFU &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP              FLASH_OPTCR1_nWRP_Msk                   </span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8704f7d9b4f2ed666a36fd524200393"> 7027</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_0            (0x001U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37"> 7028</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_1            (0x002U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95055e7aee08960157182164896ab53e"> 7029</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_2            (0x004U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5"> 7030</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_3            (0x008U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552186f19bc88ebbceb4b20fd17fa15c"> 7031</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_4            (0x010U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4370733a7b56759492f1af72272d086"> 7032</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_5            (0x020U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907"> 7033</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_6            (0x040U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf"> 7034</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_7            (0x080U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97aac6b31d856505401e3bef486df10f"> 7035</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_8            (0x100U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d"> 7036</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_9            (0x200U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf08f9db2b0ca30861faac54b6df672e"> 7037</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_10           (0x400U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244656eb3ca465d38aba14e92f8c5870"> 7038</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_11           (0x800U &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="comment">/*                          Flexible Memory Controller                        */</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="comment">/******************  Bit definition for FMC_BCR1 register  *******************/</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="preprocessor">#define FMC_BCR1_MBKEN_Pos          (0U)                                       </span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6b1e9a8f5a4ca804aaef43ccd4c4dc"> 7047</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MBKEN_Msk          (0x1U &lt;&lt; FMC_BCR1_MBKEN_Pos)               </span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8071c51a621c27198498af06ea0adf15"> 7048</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MBKEN              FMC_BCR1_MBKEN_Msk                         </span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define FMC_BCR1_MUXEN_Pos          (1U)                                       </span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e38b82480f3835ea42a42e609b7bd8"> 7050</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MUXEN_Msk          (0x1U &lt;&lt; FMC_BCR1_MUXEN_Pos)               </span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga264e6e4d5724db35b934f697b0a0cbba"> 7051</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MUXEN              FMC_BCR1_MUXEN_Msk                         </span></div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define FMC_BCR1_MTYP_Pos           (2U)                                       </span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga816927d7872ebbaeeec91efd4fc78d69"> 7054</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MTYP_Msk           (0x3U &lt;&lt; FMC_BCR1_MTYP_Pos)                </span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaead0f00cdc16a6c8d50d5b9e51d5e38"> 7055</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MTYP               FMC_BCR1_MTYP_Msk                          </span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12b651b6fec1d5cc19a41f15f373302"> 7056</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MTYP_0             (0x1U &lt;&lt; FMC_BCR1_MTYP_Pos)                </span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ac66a7011c2ef381a9512dedab49c2"> 7057</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MTYP_1             (0x2U &lt;&lt; FMC_BCR1_MTYP_Pos)                </span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define FMC_BCR1_MWID_Pos           (4U)                                       </span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abe485579fd26879f6ccbf2a52302de"> 7060</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MWID_Msk           (0x3U &lt;&lt; FMC_BCR1_MWID_Pos)                </span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf441da43ab55821ee7274c2eff4951"> 7061</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MWID               FMC_BCR1_MWID_Msk                          </span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b20787ab0e36d2b42a1645a87f2614"> 7062</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MWID_0             (0x1U &lt;&lt; FMC_BCR1_MWID_Pos)                </span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e257468b72dc62f66a67133b9d7b2a"> 7063</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_MWID_1             (0x2U &lt;&lt; FMC_BCR1_MWID_Pos)                </span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor">#define FMC_BCR1_FACCEN_Pos         (6U)                                       </span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b09b7a4001f93de3a172956d1e0cc63"> 7066</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_FACCEN_Msk         (0x1U &lt;&lt; FMC_BCR1_FACCEN_Pos)              </span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2399e833b0d207fafa5ba6d9dfb5e0"> 7067</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_FACCEN             FMC_BCR1_FACCEN_Msk                        </span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor">#define FMC_BCR1_BURSTEN_Pos        (8U)                                       </span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabba264784410528f5ea264e8573dddcb"> 7069</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_BURSTEN_Msk        (0x1U &lt;&lt; FMC_BCR1_BURSTEN_Pos)             </span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eddbefa7bf439fb39ef0d9a2debac76"> 7070</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_BURSTEN            FMC_BCR1_BURSTEN_Msk                       </span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor">#define FMC_BCR1_WAITPOL_Pos        (9U)                                       </span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54962dc497f2c51a1dc3ffa7e12b48ed"> 7072</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WAITPOL_Msk        (0x1U &lt;&lt; FMC_BCR1_WAITPOL_Pos)             </span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884394e393c0b7719ee4297989690956"> 7073</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WAITPOL            FMC_BCR1_WAITPOL_Msk                       </span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define FMC_BCR1_WAITCFG_Pos        (11U)                                      </span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300ff27720b15b8f4c6573259ddbe1b0"> 7075</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WAITCFG_Msk        (0x1U &lt;&lt; FMC_BCR1_WAITCFG_Pos)             </span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3965a2c338566154c6fe79c5d07989"> 7076</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WAITCFG            FMC_BCR1_WAITCFG_Msk                       </span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor">#define FMC_BCR1_WREN_Pos           (12U)                                      </span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc3c3ed8d41e29b12231fedffdb6c55"> 7078</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WREN_Msk           (0x1U &lt;&lt; FMC_BCR1_WREN_Pos)                </span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d44d438efe1c501fe1705b8c24674a"> 7079</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WREN               FMC_BCR1_WREN_Msk                          </span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#define FMC_BCR1_WAITEN_Pos         (13U)                                      </span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab640de34fee1da765abbdcab7e7e9510"> 7081</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WAITEN_Msk         (0x1U &lt;&lt; FMC_BCR1_WAITEN_Pos)              </span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4203a3390f8eb0fc6064f7fc23c22b98"> 7082</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WAITEN             FMC_BCR1_WAITEN_Msk                        </span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define FMC_BCR1_EXTMOD_Pos         (14U)                                      </span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacce72680fa014f635a9d1ef2a517e1c4"> 7084</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_EXTMOD_Msk         (0x1U &lt;&lt; FMC_BCR1_EXTMOD_Pos)              </span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1fcf43df17e45825939c7839de4f8d"> 7085</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_EXTMOD             FMC_BCR1_EXTMOD_Msk                        </span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define FMC_BCR1_ASYNCWAIT_Pos      (15U)                                      </span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9d68e7901dafdb9179c619239390a"> 7087</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_ASYNCWAIT_Msk      (0x1U &lt;&lt; FMC_BCR1_ASYNCWAIT_Pos)           </span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19306ae46c68880f1e10ad7e973a329f"> 7088</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_ASYNCWAIT          FMC_BCR1_ASYNCWAIT_Msk                     </span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor">#define FMC_BCR1_CPSIZE_Pos         (16U)                                      </span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ad94baad3418fa5faca68ab871bb02"> 7090</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_CPSIZE_Msk         (0x7U &lt;&lt; FMC_BCR1_CPSIZE_Pos)              </span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac648a5eb8b02da6f44559de903bcef5f"> 7091</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_CPSIZE             FMC_BCR1_CPSIZE_Msk                        </span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa921858a5afbd90ac9aaa3f95b2c4159"> 7092</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_CPSIZE_0           (0x1U &lt;&lt; FMC_BCR1_CPSIZE_Pos)              </span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bdb91c832146adf7b3c7acc8abecab6"> 7093</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_CPSIZE_1           (0x2U &lt;&lt; FMC_BCR1_CPSIZE_Pos)              </span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4ea9a1656dcb26a06522f183763a55c"> 7094</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_CPSIZE_2           (0x4U &lt;&lt; FMC_BCR1_CPSIZE_Pos)              </span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define FMC_BCR1_CBURSTRW_Pos       (19U)                                      </span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0e8ffa06f87a01c3bd10be8058304f"> 7096</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_CBURSTRW_Msk       (0x1U &lt;&lt; FMC_BCR1_CBURSTRW_Pos)            </span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cedbd16af9eadf6b20ff39bc5bfcc87"> 7097</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_CBURSTRW           FMC_BCR1_CBURSTRW_Msk                      </span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define FMC_BCR1_CCLKEN_Pos         (20U)                                      </span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae873484b8a524889aa32c553d5e72f8a"> 7099</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_CCLKEN_Msk         (0x1U &lt;&lt; FMC_BCR1_CCLKEN_Pos)              </span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef"> 7100</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_CCLKEN             FMC_BCR1_CCLKEN_Msk                        </span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor">#define FMC_BCR1_WFDIS_Pos          (21U)                                      </span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473707832ee86b97812bab3044bb37cb"> 7102</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WFDIS_Msk          (0x1U &lt;&lt; FMC_BCR1_WFDIS_Pos)               </span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9126627358994c4a4957d22187bb173d"> 7103</a></span>&#160;<span class="preprocessor">#define FMC_BCR1_WFDIS              FMC_BCR1_WFDIS_Msk                         </span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="preprocessor">#define FMC_BCR2_MBKEN_Pos          (0U)                                       </span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga370df2226ca74b52d5cc1a9990f233d2"> 7107</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MBKEN_Msk          (0x1U &lt;&lt; FMC_BCR2_MBKEN_Pos)               </span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga806ffcbb7df09854fadaa6359937abc7"> 7108</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MBKEN              FMC_BCR2_MBKEN_Msk                         </span></div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor">#define FMC_BCR2_MUXEN_Pos          (1U)                                       </span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c6c92e36775ec50957b670cc57bc85"> 7110</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MUXEN_Msk          (0x1U &lt;&lt; FMC_BCR2_MUXEN_Pos)               </span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec63981e041671ea66929db82b8249b8"> 7111</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MUXEN              FMC_BCR2_MUXEN_Msk                         </span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define FMC_BCR2_MTYP_Pos           (2U)                                       </span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea1f97f57680632fbea3e79dbf13c610"> 7114</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MTYP_Msk           (0x3U &lt;&lt; FMC_BCR2_MTYP_Pos)                </span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88084314578cf2ff414628ede49de766"> 7115</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MTYP               FMC_BCR2_MTYP_Msk                          </span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f4d78a02f70ac0fac1e86afa0b1ff8"> 7116</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MTYP_0             (0x1U &lt;&lt; FMC_BCR2_MTYP_Pos)                </span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0270700f81c52bd3db35beb2257f4db"> 7117</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MTYP_1             (0x2U &lt;&lt; FMC_BCR2_MTYP_Pos)                </span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define FMC_BCR2_MWID_Pos           (4U)                                       </span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fd33b0b4708f769107d6a89c42b0a0"> 7120</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MWID_Msk           (0x3U &lt;&lt; FMC_BCR2_MWID_Pos)                </span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a8b2a704d52ff724800026e9f91286"> 7121</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MWID               FMC_BCR2_MWID_Msk                          </span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14065f0a50b4ef296979b37e4a935a25"> 7122</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MWID_0             (0x1U &lt;&lt; FMC_BCR2_MWID_Pos)                </span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8481092d5dc21f3074a05589e80db5ab"> 7123</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_MWID_1             (0x2U &lt;&lt; FMC_BCR2_MWID_Pos)                </span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define FMC_BCR2_FACCEN_Pos         (6U)                                       </span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfcf204b33b322b3c3c2ae6c88d5bd8c"> 7126</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_FACCEN_Msk         (0x1U &lt;&lt; FMC_BCR2_FACCEN_Pos)              </span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7f4b003caeab1bc64558f6be54fd9f"> 7127</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_FACCEN             FMC_BCR2_FACCEN_Msk                        </span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define FMC_BCR2_BURSTEN_Pos        (8U)                                       </span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9038ef034f31b54447739c215b938361"> 7129</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_BURSTEN_Msk        (0x1U &lt;&lt; FMC_BCR2_BURSTEN_Pos)             </span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0660c58f9d930249478ca408e61a89b8"> 7130</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_BURSTEN            FMC_BCR2_BURSTEN_Msk                       </span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define FMC_BCR2_WAITPOL_Pos        (9U)                                       </span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0226b930fb819aed7fa5bb06062da3bb"> 7132</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_WAITPOL_Msk        (0x1U &lt;&lt; FMC_BCR2_WAITPOL_Pos)             </span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00b7b8a4f2f955127be17323d645b53"> 7133</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_WAITPOL            FMC_BCR2_WAITPOL_Msk                       </span></div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define FMC_BCR2_WAITCFG_Pos        (11U)                                      </span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga444329d1c7a3ffcf2525bb4895961cfa"> 7135</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_WAITCFG_Msk        (0x1U &lt;&lt; FMC_BCR2_WAITCFG_Pos)             </span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e8b6114c93f1cf1965b0f819feffc9"> 7136</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_WAITCFG            FMC_BCR2_WAITCFG_Msk                       </span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define FMC_BCR2_WREN_Pos           (12U)                                      </span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cab79811a1f393e722211e84db493b"> 7138</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_WREN_Msk           (0x1U &lt;&lt; FMC_BCR2_WREN_Pos)                </span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c7a9a40f277a54aad2e082e790d795"> 7139</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_WREN               FMC_BCR2_WREN_Msk                          </span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define FMC_BCR2_WAITEN_Pos         (13U)                                      </span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad364c8aa697816897ffa5c4b0a504ba8"> 7141</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_WAITEN_Msk         (0x1U &lt;&lt; FMC_BCR2_WAITEN_Pos)              </span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7581e32000958dfc6c79b2f4f408c4b"> 7142</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_WAITEN             FMC_BCR2_WAITEN_Msk                        </span></div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define FMC_BCR2_EXTMOD_Pos         (14U)                                      </span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc765c7e2fdbc11f4d20339ec8a5dedd"> 7144</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_EXTMOD_Msk         (0x1U &lt;&lt; FMC_BCR2_EXTMOD_Pos)              </span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45954b41bab797d2e476f29ac8a266cb"> 7145</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_EXTMOD             FMC_BCR2_EXTMOD_Msk                        </span></div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor">#define FMC_BCR2_ASYNCWAIT_Pos      (15U)                                      </span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga839a83d5d72579123a29a59403c730f1"> 7147</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_ASYNCWAIT_Msk      (0x1U &lt;&lt; FMC_BCR2_ASYNCWAIT_Pos)           </span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9197133e4621db082f725c685291790b"> 7148</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_ASYNCWAIT          FMC_BCR2_ASYNCWAIT_Msk                     </span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor">#define FMC_BCR2_CBURSTRW_Pos       (19U)                                      </span></div><div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ef4e07f69a8d2c56505eabc1cf4757b"> 7150</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_CBURSTRW_Msk       (0x1U &lt;&lt; FMC_BCR2_CBURSTRW_Pos)            </span></div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7b82c6919935d04c4c9767e150e69b2"> 7151</a></span>&#160;<span class="preprocessor">#define FMC_BCR2_CBURSTRW           FMC_BCR2_CBURSTRW_Msk                      </span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define FMC_BCR3_MBKEN_Pos          (0U)                                       </span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa766e1c37e91d09bf4ad94d6190c36"> 7155</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MBKEN_Msk          (0x1U &lt;&lt; FMC_BCR3_MBKEN_Pos)               </span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39d746796860729b8450895c15dbd1f"> 7156</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MBKEN              FMC_BCR3_MBKEN_Msk                         </span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define FMC_BCR3_MUXEN_Pos          (1U)                                       </span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53cec77bb480a2f5657ce18a083d47d"> 7158</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MUXEN_Msk          (0x1U &lt;&lt; FMC_BCR3_MUXEN_Pos)               </span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60c25b0762169d8c04f46cd1d6dbd5b0"> 7159</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MUXEN              FMC_BCR3_MUXEN_Msk                         </span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">#define FMC_BCR3_MTYP_Pos           (2U)                                       </span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e82f35a5226f85fc177626b451b2fea"> 7162</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MTYP_Msk           (0x3U &lt;&lt; FMC_BCR3_MTYP_Pos)                </span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc0d07c2ad888c8d6bd055af2606ac0"> 7163</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MTYP               FMC_BCR3_MTYP_Msk                          </span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33fb83a655f54b1b4efd2bcfd79261"> 7164</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MTYP_0             (0x1U &lt;&lt; FMC_BCR3_MTYP_Pos)                </span></div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7b9621adfe4a689d7cddfce37b85904"> 7165</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MTYP_1             (0x2U &lt;&lt; FMC_BCR3_MTYP_Pos)                </span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#define FMC_BCR3_MWID_Pos           (4U)                                       </span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3134e17087694363211a1f8360d01e8b"> 7168</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MWID_Msk           (0x3U &lt;&lt; FMC_BCR3_MWID_Pos)                </span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f15d87e56d26ccbc51372e17f7adb2b"> 7169</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MWID               FMC_BCR3_MWID_Msk                          </span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c1db3faf4f829d6c622ba3b7749695"> 7170</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MWID_0             (0x1U &lt;&lt; FMC_BCR3_MWID_Pos)                </span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34b2d6e169df228db7cfcfd8b4218e8"> 7171</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_MWID_1             (0x2U &lt;&lt; FMC_BCR3_MWID_Pos)                </span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#define FMC_BCR3_FACCEN_Pos         (6U)                                       </span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717516d0b091afeced2cd79f5593ca6c"> 7174</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_FACCEN_Msk         (0x1U &lt;&lt; FMC_BCR3_FACCEN_Pos)              </span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f32d231117767911be359eac4c0fb12"> 7175</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_FACCEN             FMC_BCR3_FACCEN_Msk                        </span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define FMC_BCR3_BURSTEN_Pos        (8U)                                       </span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda7ad7c0dfc6f807326a1a64f792273"> 7177</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_BURSTEN_Msk        (0x1U &lt;&lt; FMC_BCR3_BURSTEN_Pos)             </span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5914fb00e14f35e4325c3dd4b08d2e5"> 7178</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_BURSTEN            FMC_BCR3_BURSTEN_Msk                       </span></div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor">#define FMC_BCR3_WAITPOL_Pos        (9U)                                       </span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f71c558c27339e913b38a4a2dd679df"> 7180</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_WAITPOL_Msk        (0x1U &lt;&lt; FMC_BCR3_WAITPOL_Pos)             </span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84113bc1c81eee0d8cf6f7ffab072384"> 7181</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_WAITPOL            FMC_BCR3_WAITPOL_Msk                       </span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define FMC_BCR3_WAITCFG_Pos        (11U)                                      </span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac733efc2466cdfad76386a90c7364103"> 7183</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_WAITCFG_Msk        (0x1U &lt;&lt; FMC_BCR3_WAITCFG_Pos)             </span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80825cd2cadfe3e1da7c830ea5f99ca8"> 7184</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_WAITCFG            FMC_BCR3_WAITCFG_Msk                       </span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define FMC_BCR3_WREN_Pos           (12U)                                      </span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9714aa02964a7559dc3410a7c405a5ec"> 7186</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_WREN_Msk           (0x1U &lt;&lt; FMC_BCR3_WREN_Pos)                </span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2ab7b6cd958a686a95e6b0b1c932a0"> 7187</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_WREN               FMC_BCR3_WREN_Msk                          </span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#define FMC_BCR3_WAITEN_Pos         (13U)                                      </span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6a33883aa7a329f4e6e0022518237c"> 7189</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_WAITEN_Msk         (0x1U &lt;&lt; FMC_BCR3_WAITEN_Pos)              </span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ce6546f9c8f4a3f6a1c33b7ab2255e"> 7190</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_WAITEN             FMC_BCR3_WAITEN_Msk                        </span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="preprocessor">#define FMC_BCR3_EXTMOD_Pos         (14U)                                      </span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdbce644791f6df0aaacb0a1f62c2428"> 7192</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_EXTMOD_Msk         (0x1U &lt;&lt; FMC_BCR3_EXTMOD_Pos)              </span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1926f28a527467e4d85950f0ca2f2a"> 7193</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_EXTMOD             FMC_BCR3_EXTMOD_Msk                        </span></div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define FMC_BCR3_ASYNCWAIT_Pos      (15U)                                      </span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe012e966e2beae6946235e272385dd7"> 7195</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_ASYNCWAIT_Msk      (0x1U &lt;&lt; FMC_BCR3_ASYNCWAIT_Pos)           </span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fdcc517814b476365c64db8cb45bfd2"> 7196</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_ASYNCWAIT          FMC_BCR3_ASYNCWAIT_Msk                     </span></div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define FMC_BCR3_CBURSTRW_Pos       (19U)                                      </span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68eff76c39d5fc6c297d6465bbe977e9"> 7198</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_CBURSTRW_Msk       (0x1U &lt;&lt; FMC_BCR3_CBURSTRW_Pos)            </span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e4ce97eaf324f9b363eb2bb4f5b5602"> 7199</a></span>&#160;<span class="preprocessor">#define FMC_BCR3_CBURSTRW           FMC_BCR3_CBURSTRW_Msk                      </span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor">#define FMC_BCR4_MBKEN_Pos          (0U)                                       </span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60ae14cc86f20d27770a3c1aba5b446c"> 7203</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MBKEN_Msk          (0x1U &lt;&lt; FMC_BCR4_MBKEN_Pos)               </span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ad796447c52db3b9193a690038e2f7"> 7204</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MBKEN              FMC_BCR4_MBKEN_Msk                         </span></div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define FMC_BCR4_MUXEN_Pos          (1U)                                       </span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaacb43a0806e98cd6425181031e1d3a"> 7206</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MUXEN_Msk          (0x1U &lt;&lt; FMC_BCR4_MUXEN_Pos)               </span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ceedfbf48f262b3482b6863332ca5c"> 7207</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MUXEN              FMC_BCR4_MUXEN_Msk                         </span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define FMC_BCR4_MTYP_Pos           (2U)                                       </span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4a3fbc2f6b2c1f64945b5811201470"> 7210</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MTYP_Msk           (0x3U &lt;&lt; FMC_BCR4_MTYP_Pos)                </span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1745ef965ec0db57264010bac40b3415"> 7211</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MTYP               FMC_BCR4_MTYP_Msk                          </span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga759aef002f31cb4b9ec9db3a28c054b8"> 7212</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MTYP_0             (0x1U &lt;&lt; FMC_BCR4_MTYP_Pos)                </span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690f6aa1cbb10b87608dfa73fb6135f4"> 7213</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MTYP_1             (0x2U &lt;&lt; FMC_BCR4_MTYP_Pos)                </span></div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor">#define FMC_BCR4_MWID_Pos           (4U)                                       </span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bfe22da0da9ea67019628d5f482ae60"> 7216</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MWID_Msk           (0x3U &lt;&lt; FMC_BCR4_MWID_Pos)                </span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e81cf8e7970d3b698eca66739af5291"> 7217</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MWID               FMC_BCR4_MWID_Msk                          </span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7492174606ffc0e378c4fceb8667af76"> 7218</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MWID_0             (0x1U &lt;&lt; FMC_BCR4_MWID_Pos)                </span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32b6c086de72953d5e16b8e95f490cf"> 7219</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_MWID_1             (0x2U &lt;&lt; FMC_BCR4_MWID_Pos)                </span></div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="preprocessor">#define FMC_BCR4_FACCEN_Pos         (6U)                                       </span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5073b3a0bdef2ce59f83eefd82630eb"> 7222</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_FACCEN_Msk         (0x1U &lt;&lt; FMC_BCR4_FACCEN_Pos)              </span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cabf54dcea0c372acfa2456a3fe7433"> 7223</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_FACCEN             FMC_BCR4_FACCEN_Msk                        </span></div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define FMC_BCR4_BURSTEN_Pos        (8U)                                       </span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9e292863265cb931d12e16294516ba"> 7225</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_BURSTEN_Msk        (0x1U &lt;&lt; FMC_BCR4_BURSTEN_Pos)             </span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5788405af508617c9c67538a55f1d4b"> 7226</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_BURSTEN            FMC_BCR4_BURSTEN_Msk                       </span></div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define FMC_BCR4_WAITPOL_Pos        (9U)                                       </span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab327659f60ed1ed3fadcc7502ca2c986"> 7228</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_WAITPOL_Msk        (0x1U &lt;&lt; FMC_BCR4_WAITPOL_Pos)             </span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389f90894f2114db51ada6f1453fc7c"> 7229</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_WAITPOL            FMC_BCR4_WAITPOL_Msk                       </span></div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="preprocessor">#define FMC_BCR4_WAITCFG_Pos        (11U)                                      </span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d20d3ca73faac5df877d73864e0be66"> 7231</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_WAITCFG_Msk        (0x1U &lt;&lt; FMC_BCR4_WAITCFG_Pos)             </span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f5519509b1c92cd3c1ba9b24c9e3f49"> 7232</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_WAITCFG            FMC_BCR4_WAITCFG_Msk                       </span></div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="preprocessor">#define FMC_BCR4_WREN_Pos           (12U)                                      </span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06fa2ca0f1e297c22736da7d4bf735b9"> 7234</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_WREN_Msk           (0x1U &lt;&lt; FMC_BCR4_WREN_Pos)                </span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac531aace49ec704708376206618c9cf"> 7235</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_WREN               FMC_BCR4_WREN_Msk                          </span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor">#define FMC_BCR4_WAITEN_Pos         (13U)                                      </span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87af340f4133d20d67cc849d6c558a08"> 7237</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_WAITEN_Msk         (0x1U &lt;&lt; FMC_BCR4_WAITEN_Pos)              </span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac19337dcefac10fff1cfd20370d5926f"> 7238</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_WAITEN             FMC_BCR4_WAITEN_Msk                        </span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor">#define FMC_BCR4_EXTMOD_Pos         (14U)                                      </span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac25e3b5747350b7fee06a60390799b2"> 7240</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_EXTMOD_Msk         (0x1U &lt;&lt; FMC_BCR4_EXTMOD_Pos)              </span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73378d89d5aa4eec05f80c4f2e6bb034"> 7241</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_EXTMOD             FMC_BCR4_EXTMOD_Msk                        </span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="preprocessor">#define FMC_BCR4_ASYNCWAIT_Pos      (15U)                                      </span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459190ff7d847639036aeec4646f252"> 7243</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_ASYNCWAIT_Msk      (0x1U &lt;&lt; FMC_BCR4_ASYNCWAIT_Pos)           </span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72cfd40e2baf32f1d1f3d3752838c"> 7244</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_ASYNCWAIT          FMC_BCR4_ASYNCWAIT_Msk                     </span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define FMC_BCR4_CBURSTRW_Pos       (19U)                                      </span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1143f694de0681c4a6b7fb17062039c"> 7246</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_CBURSTRW_Msk       (0x1U &lt;&lt; FMC_BCR4_CBURSTRW_Pos)            </span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a497ad2155cac57ed092c8aa67c4e0"> 7247</a></span>&#160;<span class="preprocessor">#define FMC_BCR4_CBURSTRW           FMC_BCR4_CBURSTRW_Msk                      </span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDSET_Pos         (0U)                                       </span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c7b9396e0881a666df9e49f7539d14"> 7251</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDSET_Msk         (0xFU &lt;&lt; FMC_BTR1_ADDSET_Pos)              </span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac737a3394b76cf01d47fd5a8dba8f4"> 7252</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDSET             FMC_BTR1_ADDSET_Msk                        </span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd6d846985a1ae7ae4e643b9ee580c4"> 7253</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDSET_0           (0x1U &lt;&lt; FMC_BTR1_ADDSET_Pos)              </span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c32823c1dbebb25d799bb7fb04d0856"> 7254</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDSET_1           (0x2U &lt;&lt; FMC_BTR1_ADDSET_Pos)              </span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7885e3cd0a003fa0f266228b527e72"> 7255</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDSET_2           (0x4U &lt;&lt; FMC_BTR1_ADDSET_Pos)              </span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f8adf39b8b9d6f4337244ff09ac7a4"> 7256</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDSET_3           (0x8U &lt;&lt; FMC_BTR1_ADDSET_Pos)              </span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDHLD_Pos         (4U)                                       </span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aeb23076319682b56944fff273d7a56"> 7259</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDHLD_Msk         (0xFU &lt;&lt; FMC_BTR1_ADDHLD_Pos)              </span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b33d3b88bcfd0dd50ba7566bcab9318"> 7260</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDHLD             FMC_BTR1_ADDHLD_Msk                        </span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196502714af9ca07f041bb80b85ba61a"> 7261</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDHLD_0           (0x1U &lt;&lt; FMC_BTR1_ADDHLD_Pos)              </span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4bf5e7d0c13c95de20cfdb37c7b9a6"> 7262</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDHLD_1           (0x2U &lt;&lt; FMC_BTR1_ADDHLD_Pos)              </span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57e6001a6f9458edd9028efd9956b6c5"> 7263</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDHLD_2           (0x4U &lt;&lt; FMC_BTR1_ADDHLD_Pos)              </span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2765e2c91cbe1e41a2661084ca7449c"> 7264</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ADDHLD_3           (0x8U &lt;&lt; FMC_BTR1_ADDHLD_Pos)              </span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_Pos         (8U)                                       </span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e76acff1027581c9cfe1ee86d26ac93"> 7267</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_Msk         (0xFFU &lt;&lt; FMC_BTR1_DATAST_Pos)             </span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c22e7aec32f718bea7da389e50eab8"> 7268</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST             FMC_BTR1_DATAST_Msk                        </span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09124e2f839d078c563ce7a3863a6133"> 7269</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_0           (0x01U &lt;&lt; FMC_BTR1_DATAST_Pos)             </span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a930c14f6bda2fe78b8655dfffed9a9"> 7270</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_1           (0x02U &lt;&lt; FMC_BTR1_DATAST_Pos)             </span></div><div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1597c4219828a4023155835717f272"> 7271</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_2           (0x04U &lt;&lt; FMC_BTR1_DATAST_Pos)             </span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2719fb553d33be08d0d5b23df20354ae"> 7272</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_3           (0x08U &lt;&lt; FMC_BTR1_DATAST_Pos)             </span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8bd6d73f04c3f036f423acf18aa374c"> 7273</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_4           (0x10U &lt;&lt; FMC_BTR1_DATAST_Pos)             </span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga825313a10a35a96dc03341565fde7e2b"> 7274</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_5           (0x20U &lt;&lt; FMC_BTR1_DATAST_Pos)             </span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87e5a2e939bc6a1b71baa91227c0c3f"> 7275</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_6           (0x40U &lt;&lt; FMC_BTR1_DATAST_Pos)             </span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec132b451b59b5e610f2a994d7165d23"> 7276</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATAST_7           (0x80U &lt;&lt; FMC_BTR1_DATAST_Pos)             </span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define FMC_BTR1_BUSTURN_Pos        (16U)                                      </span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1842371c6b2f291ab15b3a4a8a13d32a"> 7279</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_BUSTURN_Msk        (0xFU &lt;&lt; FMC_BTR1_BUSTURN_Pos)             </span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade675816da03adc6cfabac0690a9f059"> 7280</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_BUSTURN            FMC_BTR1_BUSTURN_Msk                       </span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9f26032c770700c3cd8c9235503c2b"> 7281</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_BUSTURN_0          (0x1U &lt;&lt; FMC_BTR1_BUSTURN_Pos)             </span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa859ea7083d6c9b60942c7a47a750ce3"> 7282</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_BUSTURN_1          (0x2U &lt;&lt; FMC_BTR1_BUSTURN_Pos)             </span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf539d3c70a03578add08306cc775ce67"> 7283</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_BUSTURN_2          (0x4U &lt;&lt; FMC_BTR1_BUSTURN_Pos)             </span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad661fcadae7dc48456b8eb87b12b18f6"> 7284</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_BUSTURN_3          (0x8U &lt;&lt; FMC_BTR1_BUSTURN_Pos)             </span></div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define FMC_BTR1_CLKDIV_Pos         (20U)                                      </span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65985bb395744f33a712455bae556302"> 7287</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_CLKDIV_Msk         (0xFU &lt;&lt; FMC_BTR1_CLKDIV_Pos)              </span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2da3afe5989bb714b10d6b5a608e8a1"> 7288</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_CLKDIV             FMC_BTR1_CLKDIV_Msk                        </span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaada61cc64860e50f75878e3619dbd7"> 7289</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_CLKDIV_0           (0x1U &lt;&lt; FMC_BTR1_CLKDIV_Pos)              </span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3e188cd0a44b2b3b2e6c4df19d2597"> 7290</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_CLKDIV_1           (0x2U &lt;&lt; FMC_BTR1_CLKDIV_Pos)              </span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0fe91a99bce820b72272ab3824d5b"> 7291</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_CLKDIV_2           (0x4U &lt;&lt; FMC_BTR1_CLKDIV_Pos)              </span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7088fb780e320a53e7368cc3ef9101a0"> 7292</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_CLKDIV_3           (0x8U &lt;&lt; FMC_BTR1_CLKDIV_Pos)              </span></div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define FMC_BTR1_DATLAT_Pos         (24U)                                      </span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5918a620b908f19fcdd2564a953a4ed1"> 7295</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATLAT_Msk         (0xFU &lt;&lt; FMC_BTR1_DATLAT_Pos)              </span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1ae8893f0067cacc02959eefb1e2b3"> 7296</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATLAT             FMC_BTR1_DATLAT_Msk                        </span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934e38a07f1b60f782836f2d79a25ff6"> 7297</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATLAT_0           (0x1U &lt;&lt; FMC_BTR1_DATLAT_Pos)              </span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c351995abef549d57f430fce5b28a4"> 7298</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATLAT_1           (0x2U &lt;&lt; FMC_BTR1_DATLAT_Pos)              </span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0081dd107cf6e2e0872ecfde3bd86971"> 7299</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATLAT_2           (0x4U &lt;&lt; FMC_BTR1_DATLAT_Pos)              </span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0861684e3b5690ff4d92e77ddb74298a"> 7300</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_DATLAT_3           (0x8U &lt;&lt; FMC_BTR1_DATLAT_Pos)              </span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="preprocessor">#define FMC_BTR1_ACCMOD_Pos         (28U)                                      </span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae581675fb18d0f7c631db8732e9a4d50"> 7303</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ACCMOD_Msk         (0x3U &lt;&lt; FMC_BTR1_ACCMOD_Pos)              </span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3e702e7dcb3f1ee4fc608734d85829"> 7304</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ACCMOD             FMC_BTR1_ACCMOD_Msk                        </span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8687303ecd6dc67a4424b88dc9b36c"> 7305</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ACCMOD_0           (0x1U &lt;&lt; FMC_BTR1_ACCMOD_Pos)              </span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e013d6f821fcb9347285c1f8e86537"> 7306</a></span>&#160;<span class="preprocessor">#define FMC_BTR1_ACCMOD_1           (0x2U &lt;&lt; FMC_BTR1_ACCMOD_Pos)              </span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDSET_Pos         (0U)                                       </span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga864b8817954747209bd3a123658db45a"> 7310</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDSET_Msk         (0xFU &lt;&lt; FMC_BTR2_ADDSET_Pos)              </span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e0bc22bf5310764b9c66c46cff1447"> 7311</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDSET             FMC_BTR2_ADDSET_Msk                        </span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf166b9942ff2e91d10d9e719ee867c"> 7312</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDSET_0           (0x1U &lt;&lt; FMC_BTR2_ADDSET_Pos)              </span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569a91b0d4ad2cc39a5e0d7987721f82"> 7313</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDSET_1           (0x2U &lt;&lt; FMC_BTR2_ADDSET_Pos)              </span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef979e3cb8f13cb7ff08862c0d4406ec"> 7314</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDSET_2           (0x4U &lt;&lt; FMC_BTR2_ADDSET_Pos)              </span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac677dd11a5ee8c010da1f9c532654494"> 7315</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDSET_3           (0x8U &lt;&lt; FMC_BTR2_ADDSET_Pos)              </span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDHLD_Pos         (4U)                                       </span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga297dbc7fac7606195398f7d34ab8635b"> 7318</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDHLD_Msk         (0xFU &lt;&lt; FMC_BTR2_ADDHLD_Pos)              </span></div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5fd0241b2ef17601153dada5038ee99"> 7319</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDHLD             FMC_BTR2_ADDHLD_Msk                        </span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648e6bbfa87b81ba39d87bf699fd70b5"> 7320</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDHLD_0           (0x1U &lt;&lt; FMC_BTR2_ADDHLD_Pos)              </span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2bac4ba37ff410e0ea0c6fe201b51d"> 7321</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDHLD_1           (0x2U &lt;&lt; FMC_BTR2_ADDHLD_Pos)              </span></div><div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b99aec121b5eed8153dce41346c9585"> 7322</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDHLD_2           (0x4U &lt;&lt; FMC_BTR2_ADDHLD_Pos)              </span></div><div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9dd0e62c405769a751793b2c461da79"> 7323</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ADDHLD_3           (0x8U &lt;&lt; FMC_BTR2_ADDHLD_Pos)              </span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_Pos         (8U)                                       </span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3b56fe947b7c8cf83c8b1d2962157f"> 7326</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_Msk         (0xFFU &lt;&lt; FMC_BTR2_DATAST_Pos)             </span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27534dbc827d054d7b9ebf630fe6fc78"> 7327</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST             FMC_BTR2_DATAST_Msk                        </span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6791bc6820080d2aa4aff09f88cd9e8"> 7328</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_0           (0x01U &lt;&lt; FMC_BTR2_DATAST_Pos)             </span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf2f9849f2ca631411dd56d1236bde39"> 7329</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_1           (0x02U &lt;&lt; FMC_BTR2_DATAST_Pos)             </span></div><div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba9abc5ddbfb0675956894857640f02"> 7330</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_2           (0x04U &lt;&lt; FMC_BTR2_DATAST_Pos)             </span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e4f53c62ffef2a20a0a698fbf516dd"> 7331</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_3           (0x08U &lt;&lt; FMC_BTR2_DATAST_Pos)             </span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834ba9086d68b3f257b82fcf85c91b9d"> 7332</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_4           (0x10U &lt;&lt; FMC_BTR2_DATAST_Pos)             </span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga170101250c9fac14f515e7ffe4c193e8"> 7333</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_5           (0x20U &lt;&lt; FMC_BTR2_DATAST_Pos)             </span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02dc888e7306d116367e2d05d249aa8a"> 7334</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_6           (0x40U &lt;&lt; FMC_BTR2_DATAST_Pos)             </span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f6d2e653f4d80f4973c4fd089162fb8"> 7335</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATAST_7           (0x80U &lt;&lt; FMC_BTR2_DATAST_Pos)             </span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define FMC_BTR2_BUSTURN_Pos        (16U)                                      </span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70cdeffa5d11b88047f3c52d218ac475"> 7338</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_BUSTURN_Msk        (0xFU &lt;&lt; FMC_BTR2_BUSTURN_Pos)             </span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cff70bddfd20cec5d58b45e2b4af3f"> 7339</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_BUSTURN            FMC_BTR2_BUSTURN_Msk                       </span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b2373a2ac5150ca92566fd4663fb17"> 7340</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_BUSTURN_0          (0x1U &lt;&lt; FMC_BTR2_BUSTURN_Pos)             </span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9ba31a0cbdd1f0d45827d1907b09d1"> 7341</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_BUSTURN_1          (0x2U &lt;&lt; FMC_BTR2_BUSTURN_Pos)             </span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1feaa074d6084fc01be49acf452dfe0d"> 7342</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_BUSTURN_2          (0x4U &lt;&lt; FMC_BTR2_BUSTURN_Pos)             </span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcb1c8fcaefdd8f69c1901053d19af0a"> 7343</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_BUSTURN_3          (0x8U &lt;&lt; FMC_BTR2_BUSTURN_Pos)             </span></div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="preprocessor">#define FMC_BTR2_CLKDIV_Pos         (20U)                                      </span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610d629439cc2fb262a51bca33e97ea9"> 7346</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_CLKDIV_Msk         (0xFU &lt;&lt; FMC_BTR2_CLKDIV_Pos)              </span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d74edf5c61b00ac07d850d24ce4c9ef"> 7347</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_CLKDIV             FMC_BTR2_CLKDIV_Msk                        </span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467850507ba1ba43e0bbd5eae3a20cb7"> 7348</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_CLKDIV_0           (0x1U &lt;&lt; FMC_BTR2_CLKDIV_Pos)              </span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad50c2190aedfd888dbd27fe80f1a0bb7"> 7349</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_CLKDIV_1           (0x2U &lt;&lt; FMC_BTR2_CLKDIV_Pos)              </span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f42b5e2443e130f4124942d41584b7"> 7350</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_CLKDIV_2           (0x4U &lt;&lt; FMC_BTR2_CLKDIV_Pos)              </span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc576c55519b43674c2c472d733ad344"> 7351</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_CLKDIV_3           (0x8U &lt;&lt; FMC_BTR2_CLKDIV_Pos)              </span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor">#define FMC_BTR2_DATLAT_Pos         (24U)                                      </span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e44e0396a34ab66699e8ec662cd0cfa"> 7354</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATLAT_Msk         (0xFU &lt;&lt; FMC_BTR2_DATLAT_Pos)              </span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0355107fc1832bc960e156c5afe2f766"> 7355</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATLAT             FMC_BTR2_DATLAT_Msk                        </span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369d2e19d2029600a1695642dbce7d00"> 7356</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATLAT_0           (0x1U &lt;&lt; FMC_BTR2_DATLAT_Pos)              </span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7426b93d1a4566059e68bab5082c06a0"> 7357</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATLAT_1           (0x2U &lt;&lt; FMC_BTR2_DATLAT_Pos)              </span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27032c266e70f14e546dc80f1e46d5ae"> 7358</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATLAT_2           (0x4U &lt;&lt; FMC_BTR2_DATLAT_Pos)              </span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10980a3ac7b947ed567ff0344bc2ce77"> 7359</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_DATLAT_3           (0x8U &lt;&lt; FMC_BTR2_DATLAT_Pos)              </span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define FMC_BTR2_ACCMOD_Pos         (28U)                                      </span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cef4debb7e348ac04106fc15a647e3"> 7362</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ACCMOD_Msk         (0x3U &lt;&lt; FMC_BTR2_ACCMOD_Pos)              </span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed2da062ce6a8bfe5c47b6c784a40c3"> 7363</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ACCMOD             FMC_BTR2_ACCMOD_Msk                        </span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c19588b5c7f26483e3b901fe80f4b6"> 7364</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ACCMOD_0           (0x1U &lt;&lt; FMC_BTR2_ACCMOD_Pos)              </span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a4c3f98ccb3926fdafabb4d30f6a19"> 7365</a></span>&#160;<span class="preprocessor">#define FMC_BTR2_ACCMOD_1           (0x2U &lt;&lt; FMC_BTR2_ACCMOD_Pos)              </span></div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_BTR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDSET_Pos         (0U)                                       </span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa01744b089226dba2e48f9c347a92c4e"> 7369</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDSET_Msk         (0xFU &lt;&lt; FMC_BTR3_ADDSET_Pos)              </span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf883dc5451e34cf2fb8ef75242df7bbb"> 7370</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDSET             FMC_BTR3_ADDSET_Msk                        </span></div><div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878893c51b403dadb68c037150c17e3b"> 7371</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDSET_0           (0x1U &lt;&lt; FMC_BTR3_ADDSET_Pos)              </span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafabb2a522db48bb9561fb41bd9decbe5"> 7372</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDSET_1           (0x2U &lt;&lt; FMC_BTR3_ADDSET_Pos)              </span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2eb5e75c8dc85ca6df7c2725f8ee646"> 7373</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDSET_2           (0x4U &lt;&lt; FMC_BTR3_ADDSET_Pos)              </span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7451e5ccb98dcaa25b84bd103fcafbdf"> 7374</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDSET_3           (0x8U &lt;&lt; FMC_BTR3_ADDSET_Pos)              </span></div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDHLD_Pos         (4U)                                       </span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga374bd31a561297bcd3206800b5f449f7"> 7377</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDHLD_Msk         (0xFU &lt;&lt; FMC_BTR3_ADDHLD_Pos)              </span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13d284b94b4ce24b3c189b124687701"> 7378</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDHLD             FMC_BTR3_ADDHLD_Msk                        </span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7275593374d450468b22c26cbea33dd8"> 7379</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDHLD_0           (0x1U &lt;&lt; FMC_BTR3_ADDHLD_Pos)              </span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b15c2b321e23ae1bab84214d89d0d1"> 7380</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDHLD_1           (0x2U &lt;&lt; FMC_BTR3_ADDHLD_Pos)              </span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac533b044ab3dee01ed536aa82f6aaadf"> 7381</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDHLD_2           (0x4U &lt;&lt; FMC_BTR3_ADDHLD_Pos)              </span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c89199355afc1021de738a3552c667"> 7382</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ADDHLD_3           (0x8U &lt;&lt; FMC_BTR3_ADDHLD_Pos)              </span></div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_Pos         (8U)                                       </span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad632cfed3e1c42cfe42944b5dd6218f8"> 7385</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_Msk         (0xFFU &lt;&lt; FMC_BTR3_DATAST_Pos)             </span></div><div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b0f293d07778448b0c61d5e9be0202"> 7386</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST             FMC_BTR3_DATAST_Msk                        </span></div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8994d8f35206861c9e1f9e9f02fdff88"> 7387</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_0           (0x01U &lt;&lt; FMC_BTR3_DATAST_Pos)             </span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1072203836262f4cdd03bc11137c153"> 7388</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_1           (0x02U &lt;&lt; FMC_BTR3_DATAST_Pos)             </span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60ba03006fda62b2feec57f4b5ec01cf"> 7389</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_2           (0x04U &lt;&lt; FMC_BTR3_DATAST_Pos)             </span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf0a198e1becb9374637106906b2318"> 7390</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_3           (0x08U &lt;&lt; FMC_BTR3_DATAST_Pos)             </span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11addba81f5f3ebcc752cca5b37e5f43"> 7391</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_4           (0x10U &lt;&lt; FMC_BTR3_DATAST_Pos)             </span></div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81587c348381afb8016436ff3c6c89"> 7392</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_5           (0x20U &lt;&lt; FMC_BTR3_DATAST_Pos)             </span></div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b2eadb6176218455a8571947a6dbab"> 7393</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_6           (0x40U &lt;&lt; FMC_BTR3_DATAST_Pos)             </span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b57a2fef89eb414a980a20b277cd898"> 7394</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATAST_7           (0x80U &lt;&lt; FMC_BTR3_DATAST_Pos)             </span></div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">#define FMC_BTR3_BUSTURN_Pos        (16U)                                      </span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf83a96c0f4d925db8be65df751235db5"> 7397</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_BUSTURN_Msk        (0xFU &lt;&lt; FMC_BTR3_BUSTURN_Pos)             </span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb173b413055cd84eb663ab9c4cbddac"> 7398</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_BUSTURN            FMC_BTR3_BUSTURN_Msk                       </span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf394f96c4714904f336dc8b69aa9361a"> 7399</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_BUSTURN_0          (0x1U &lt;&lt; FMC_BTR3_BUSTURN_Pos)             </span></div><div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b7aeec494880f6235b03c8a53e31ea7"> 7400</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_BUSTURN_1          (0x2U &lt;&lt; FMC_BTR3_BUSTURN_Pos)             </span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328b290ff1291eafcc948d63b312383d"> 7401</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_BUSTURN_2          (0x4U &lt;&lt; FMC_BTR3_BUSTURN_Pos)             </span></div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993a07fde2bd0e0657b997a1beb9797e"> 7402</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_BUSTURN_3          (0x8U &lt;&lt; FMC_BTR3_BUSTURN_Pos)             </span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;<span class="preprocessor">#define FMC_BTR3_CLKDIV_Pos         (20U)                                      </span></div><div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga230019ce08cdb7569b618106d2d53e3f"> 7405</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_CLKDIV_Msk         (0xFU &lt;&lt; FMC_BTR3_CLKDIV_Pos)              </span></div><div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8880e40c16250ff5d6231e3cf26a8359"> 7406</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_CLKDIV             FMC_BTR3_CLKDIV_Msk                        </span></div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b951f740d53cd638425686a926c1939"> 7407</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_CLKDIV_0           (0x1U &lt;&lt; FMC_BTR3_CLKDIV_Pos)              </span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ef82290df5fa2ac7236f6140c12433"> 7408</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_CLKDIV_1           (0x2U &lt;&lt; FMC_BTR3_CLKDIV_Pos)              </span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf375e6c97d573e8ce28d522a188696c0"> 7409</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_CLKDIV_2           (0x4U &lt;&lt; FMC_BTR3_CLKDIV_Pos)              </span></div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga563fd4382f10a7dbc4d8dbb52aef0fc7"> 7410</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_CLKDIV_3           (0x8U &lt;&lt; FMC_BTR3_CLKDIV_Pos)              </span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define FMC_BTR3_DATLAT_Pos         (24U)                                      </span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5899f3019cc575ad519113db8a36cd5"> 7413</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATLAT_Msk         (0xFU &lt;&lt; FMC_BTR3_DATLAT_Pos)              </span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc5faa5298c568280967a0a780542d5"> 7414</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATLAT             FMC_BTR3_DATLAT_Msk                        </span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfdcb176f7b4b62fed7ca801f1f06ca0"> 7415</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATLAT_0           (0x1U &lt;&lt; FMC_BTR3_DATLAT_Pos)              </span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5af57431f7f2e50e82fe5da6186c00"> 7416</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATLAT_1           (0x2U &lt;&lt; FMC_BTR3_DATLAT_Pos)              </span></div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4cef2108f0d5e3cdf6161bc9ff2373"> 7417</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATLAT_2           (0x4U &lt;&lt; FMC_BTR3_DATLAT_Pos)              </span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac22de62ca6e30344d0b60e6d267d545d"> 7418</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_DATLAT_3           (0x8U &lt;&lt; FMC_BTR3_DATLAT_Pos)              </span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor">#define FMC_BTR3_ACCMOD_Pos         (28U)                                      </span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b02615a4ce2d346b2cdec033605670"> 7421</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ACCMOD_Msk         (0x3U &lt;&lt; FMC_BTR3_ACCMOD_Pos)              </span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef6596d1c7c7b619ed9a201325048bec"> 7422</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ACCMOD             FMC_BTR3_ACCMOD_Msk                        </span></div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3414a5ddfde98948f469605b50cad957"> 7423</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ACCMOD_0           (0x1U &lt;&lt; FMC_BTR3_ACCMOD_Pos)              </span></div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c59c3baf4b1e44a18ed5bb8276d146d"> 7424</a></span>&#160;<span class="preprocessor">#define FMC_BTR3_ACCMOD_1           (0x2U &lt;&lt; FMC_BTR3_ACCMOD_Pos)              </span></div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDSET_Pos         (0U)                                       </span></div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbda3ec1c340deef91e1d5c3f86ffa18"> 7428</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDSET_Msk         (0xFU &lt;&lt; FMC_BTR4_ADDSET_Pos)              </span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f6a7dcb09be943435981372ec07652c"> 7429</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDSET             FMC_BTR4_ADDSET_Msk                        </span></div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b9d92d9c84eff0b9aa954b2b7d86bc"> 7430</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDSET_0           (0x1U &lt;&lt; FMC_BTR4_ADDSET_Pos)              </span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7897a1c260f4d187867990db088cd714"> 7431</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDSET_1           (0x2U &lt;&lt; FMC_BTR4_ADDSET_Pos)              </span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6fa8795183ad31d3bad28feb5371892"> 7432</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDSET_2           (0x4U &lt;&lt; FMC_BTR4_ADDSET_Pos)              </span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949afa5dae261f1077a7250d7de41b94"> 7433</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDSET_3           (0x8U &lt;&lt; FMC_BTR4_ADDSET_Pos)              </span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDHLD_Pos         (4U)                                       </span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga010e794091f865de765bdf06b61b9e6e"> 7436</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDHLD_Msk         (0xFU &lt;&lt; FMC_BTR4_ADDHLD_Pos)              </span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0aecf09e72a59b2b91d585db0752edc"> 7437</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDHLD             FMC_BTR4_ADDHLD_Msk                        </span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166760cb0d6545c52545c485e5e4c19b"> 7438</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDHLD_0           (0x1U &lt;&lt; FMC_BTR4_ADDHLD_Pos)              </span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92879435bc55db0ddf1f4a6a895212fb"> 7439</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDHLD_1           (0x2U &lt;&lt; FMC_BTR4_ADDHLD_Pos)              </span></div><div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0381eb493864976d60571886179a1702"> 7440</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDHLD_2           (0x4U &lt;&lt; FMC_BTR4_ADDHLD_Pos)              </span></div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c7afc2a7787808dd051ef4dc3d88018"> 7441</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ADDHLD_3           (0x8U &lt;&lt; FMC_BTR4_ADDHLD_Pos)              </span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_Pos         (8U)                                       </span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7f9a34b502f59367f103940fe65fc6"> 7444</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_Msk         (0xFFU &lt;&lt; FMC_BTR4_DATAST_Pos)             </span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae597b084698f4daaa14f171448991b51"> 7445</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST             FMC_BTR4_DATAST_Msk                        </span></div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f614a345a4e59aeec79911a50769d9"> 7446</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_0           (0x01U &lt;&lt; FMC_BTR4_DATAST_Pos)             </span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dd46de610d8efc6daf684da4103e35"> 7447</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_1           (0x02U &lt;&lt; FMC_BTR4_DATAST_Pos)             </span></div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4efb367cee486feb4e77b75c86ded2"> 7448</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_2           (0x04U &lt;&lt; FMC_BTR4_DATAST_Pos)             </span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246f1254227733d6257ac363723ef7d4"> 7449</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_3           (0x08U &lt;&lt; FMC_BTR4_DATAST_Pos)             </span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1a89ec85b87dc189d04ed9bb043656"> 7450</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_4           (0x10U &lt;&lt; FMC_BTR4_DATAST_Pos)             </span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc98efda67fa7281c6a80c61aaad4fa"> 7451</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_5           (0x20U &lt;&lt; FMC_BTR4_DATAST_Pos)             </span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5898126a58c9e854c0c04cd02871660b"> 7452</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_6           (0x40U &lt;&lt; FMC_BTR4_DATAST_Pos)             </span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae05ac86c85ec4a92d9da0256de5e7f1"> 7453</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATAST_7           (0x80U &lt;&lt; FMC_BTR4_DATAST_Pos)             </span></div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="preprocessor">#define FMC_BTR4_BUSTURN_Pos        (16U)                                      </span></div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba71ef5f8f0644de99bd03fc390243d"> 7456</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_BUSTURN_Msk        (0xFU &lt;&lt; FMC_BTR4_BUSTURN_Pos)             </span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc02d1bf398c8efc3663d83020ec8636"> 7457</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_BUSTURN            FMC_BTR4_BUSTURN_Msk                       </span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga862f3f68269dcb1a69c19435f9793738"> 7458</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_BUSTURN_0          (0x1U &lt;&lt; FMC_BTR4_BUSTURN_Pos)             </span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8cc562455d1045498067cafffa78b"> 7459</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_BUSTURN_1          (0x2U &lt;&lt; FMC_BTR4_BUSTURN_Pos)             </span></div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c5ab4ead3178167707a95944cd8f1d"> 7460</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_BUSTURN_2          (0x4U &lt;&lt; FMC_BTR4_BUSTURN_Pos)             </span></div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701be470bd79e84b612e3b71581103da"> 7461</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_BUSTURN_3          (0x8U &lt;&lt; FMC_BTR4_BUSTURN_Pos)             </span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define FMC_BTR4_CLKDIV_Pos         (20U)                                      </span></div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dfd9cc94b0ed727fbb7dcd76ae593c3"> 7464</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_CLKDIV_Msk         (0xFU &lt;&lt; FMC_BTR4_CLKDIV_Pos)              </span></div><div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeeb07cb66dc35eadc0f6d07cc737aca"> 7465</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_CLKDIV             FMC_BTR4_CLKDIV_Msk                        </span></div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c7a1606692d81c0788523921d7acea"> 7466</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_CLKDIV_0           (0x1U &lt;&lt; FMC_BTR4_CLKDIV_Pos)              </span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad989406cce64b4f56f81d5a6b8318e51"> 7467</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_CLKDIV_1           (0x2U &lt;&lt; FMC_BTR4_CLKDIV_Pos)              </span></div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a189165717e95ea50113b753c872eb7"> 7468</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_CLKDIV_2           (0x4U &lt;&lt; FMC_BTR4_CLKDIV_Pos)              </span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe4f73d1a9393d9445ef6633faaa9f26"> 7469</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_CLKDIV_3           (0x8U &lt;&lt; FMC_BTR4_CLKDIV_Pos)              </span></div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="preprocessor">#define FMC_BTR4_DATLAT_Pos         (24U)                                      </span></div><div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e829b7c0975f753aa174130e86b379a"> 7472</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATLAT_Msk         (0xFU &lt;&lt; FMC_BTR4_DATLAT_Pos)              </span></div><div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b468274c9c3a00ce4a487332a21945"> 7473</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATLAT             FMC_BTR4_DATLAT_Msk                        </span></div><div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2ab289037bb5bb69e026760543ba5b"> 7474</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATLAT_0           (0x1U &lt;&lt; FMC_BTR4_DATLAT_Pos)              </span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a5af564e30b9cf139c7b11662cc341"> 7475</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATLAT_1           (0x2U &lt;&lt; FMC_BTR4_DATLAT_Pos)              </span></div><div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad13dc9e989664dfea7d3d6642f926c79"> 7476</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATLAT_2           (0x4U &lt;&lt; FMC_BTR4_DATLAT_Pos)              </span></div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41195ebebd77ccff516bf89a71df8010"> 7477</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_DATLAT_3           (0x8U &lt;&lt; FMC_BTR4_DATLAT_Pos)              </span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">#define FMC_BTR4_ACCMOD_Pos         (28U)                                      </span></div><div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cdd69685855b9fe6fe3f429b5c0588"> 7480</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ACCMOD_Msk         (0x3U &lt;&lt; FMC_BTR4_ACCMOD_Pos)              </span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60882215cd4103a0b861df1556da39b0"> 7481</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ACCMOD             FMC_BTR4_ACCMOD_Msk                        </span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10c8b3542dc89a1aaf8b2d73ff581c1f"> 7482</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ACCMOD_0           (0x1U &lt;&lt; FMC_BTR4_ACCMOD_Pos)              </span></div><div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0634983355087d96242118bf93a4fe56"> 7483</a></span>&#160;<span class="preprocessor">#define FMC_BTR4_ACCMOD_1           (0x2U &lt;&lt; FMC_BTR4_ACCMOD_Pos)              </span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDSET_Pos        (0U)                                       </span></div><div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e60c2bb22dacb7dfeb2a2cdff50537"> 7487</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDSET_Msk        (0xFU &lt;&lt; FMC_BWTR1_ADDSET_Pos)             </span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ee6be13eb7427108d8909ea346b997"> 7488</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDSET            FMC_BWTR1_ADDSET_Msk                       </span></div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga296847dc6799c4881b76e9f90f77faf3"> 7489</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDSET_0          (0x1U &lt;&lt; FMC_BWTR1_ADDSET_Pos)             </span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57d01f1f0efdea572b7fb75924d688e"> 7490</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDSET_1          (0x2U &lt;&lt; FMC_BWTR1_ADDSET_Pos)             </span></div><div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga836076a13cd1fda3eb51ff58ac0a7e7b"> 7491</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDSET_2          (0x4U &lt;&lt; FMC_BWTR1_ADDSET_Pos)             </span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c609c3128b51d1d29823c3ddc62034"> 7492</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDSET_3          (0x8U &lt;&lt; FMC_BWTR1_ADDSET_Pos)             </span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDHLD_Pos        (4U)                                       </span></div><div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8354c6f3ee200dc6c9f22ce2cce397"> 7495</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDHLD_Msk        (0xFU &lt;&lt; FMC_BWTR1_ADDHLD_Pos)             </span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db445e8735da6962cb5415944e689f2"> 7496</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDHLD            FMC_BWTR1_ADDHLD_Msk                       </span></div><div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7c5d09bc0c1027bd72e69bc61968d8"> 7497</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDHLD_0          (0x1U &lt;&lt; FMC_BWTR1_ADDHLD_Pos)             </span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9acbe7de2ada9d09c8931d2d0d855c2"> 7498</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDHLD_1          (0x2U &lt;&lt; FMC_BWTR1_ADDHLD_Pos)             </span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087a60d3023d66c5efe92162f4037fcf"> 7499</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDHLD_2          (0x4U &lt;&lt; FMC_BWTR1_ADDHLD_Pos)             </span></div><div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a9fb334868b1a0b21dd1478c843cdbe"> 7500</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ADDHLD_3          (0x8U &lt;&lt; FMC_BWTR1_ADDHLD_Pos)             </span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_Pos        (8U)                                       </span></div><div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeec04dbe1a05e056c7301ada1bac312"> 7503</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_Msk        (0xFFU &lt;&lt; FMC_BWTR1_DATAST_Pos)            </span></div><div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f07b208e73fc8b9b16aa1e13279e6c3"> 7504</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST            FMC_BWTR1_DATAST_Msk                       </span></div><div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0660f620af4d2b3bfa4c14fcf88e3d"> 7505</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_0          (0x01U &lt;&lt; FMC_BWTR1_DATAST_Pos)            </span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b7aadba3f225502c5d01db9b40d5a2"> 7506</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_1          (0x02U &lt;&lt; FMC_BWTR1_DATAST_Pos)            </span></div><div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga938b5b8d8100a6e3e582b41ef621aaf4"> 7507</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_2          (0x04U &lt;&lt; FMC_BWTR1_DATAST_Pos)            </span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f204dbe0d9e7248659ec7ffc2bb23a0"> 7508</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_3          (0x08U &lt;&lt; FMC_BWTR1_DATAST_Pos)            </span></div><div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64a72dcf70ca2a6ee576a3a8c829838"> 7509</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_4          (0x10U &lt;&lt; FMC_BWTR1_DATAST_Pos)            </span></div><div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ef38af34437ee0b0729c09173e55aa"> 7510</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_5          (0x20U &lt;&lt; FMC_BWTR1_DATAST_Pos)            </span></div><div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga448c382780df345fb3b278631f37fcee"> 7511</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_6          (0x40U &lt;&lt; FMC_BWTR1_DATAST_Pos)            </span></div><div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab00fb436ac5f86422984c1d4adf807b"> 7512</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_DATAST_7          (0x80U &lt;&lt; FMC_BWTR1_DATAST_Pos)            </span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="preprocessor">#define FMC_BWTR1_BUSTURN_Pos       (16U)                                      </span></div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0f49ef13f68e89968b8df6703184f6f"> 7515</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_BUSTURN_Msk       (0xFU &lt;&lt; FMC_BWTR1_BUSTURN_Pos)            </span></div><div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3555b65222e5a678ae5d98df86c08781"> 7516</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_BUSTURN           FMC_BWTR1_BUSTURN_Msk                      </span></div><div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd76d174ac3879f3c1a6ca0fe10cbc0c"> 7517</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_BUSTURN_0         (0x1U &lt;&lt; FMC_BWTR1_BUSTURN_Pos)            </span></div><div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209f9cfb7e62531de567c93558d4e67"> 7518</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_BUSTURN_1         (0x2U &lt;&lt; FMC_BWTR1_BUSTURN_Pos)            </span></div><div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad13c16fba259251c0610942d7c291cb5"> 7519</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_BUSTURN_2         (0x4U &lt;&lt; FMC_BWTR1_BUSTURN_Pos)            </span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga890022ca98ae33900705dc18e14e62cb"> 7520</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_BUSTURN_3         (0x8U &lt;&lt; FMC_BWTR1_BUSTURN_Pos)            </span></div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor">#define FMC_BWTR1_ACCMOD_Pos        (28U)                                      </span></div><div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd8e869f0a7763c3989fa2833c43c3dc"> 7523</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ACCMOD_Msk        (0x3U &lt;&lt; FMC_BWTR1_ACCMOD_Pos)             </span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a6ce7a26a219939f901de7788b4c37"> 7524</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ACCMOD            FMC_BWTR1_ACCMOD_Msk                       </span></div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc04d80a5319d0831faa6875a648b3a6"> 7525</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ACCMOD_0          (0x1U &lt;&lt; FMC_BWTR1_ACCMOD_Pos)             </span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55eb0571c0c113cb91e76fe24ee0c46d"> 7526</a></span>&#160;<span class="preprocessor">#define FMC_BWTR1_ACCMOD_1          (0x2U &lt;&lt; FMC_BWTR1_ACCMOD_Pos)             </span></div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDSET_Pos        (0U)                                       </span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13abf5faa94329bcab94ed8ddb80b2f1"> 7530</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDSET_Msk        (0xFU &lt;&lt; FMC_BWTR2_ADDSET_Pos)             </span></div><div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c989facbec0d010aee2bb2d25d0931"> 7531</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDSET            FMC_BWTR2_ADDSET_Msk                       </span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658490e3efd32fe20117def27430895"> 7532</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDSET_0          (0x1U &lt;&lt; FMC_BWTR2_ADDSET_Pos)             </span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d85cd7636604b1d4829b327e0bf7f41"> 7533</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDSET_1          (0x2U &lt;&lt; FMC_BWTR2_ADDSET_Pos)             </span></div><div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67947d02b94c8479c4fae8b26df8516"> 7534</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDSET_2          (0x4U &lt;&lt; FMC_BWTR2_ADDSET_Pos)             </span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270800bb01955df76d8fb9fd39e57f4f"> 7535</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDSET_3          (0x8U &lt;&lt; FMC_BWTR2_ADDSET_Pos)             </span></div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDHLD_Pos        (4U)                                       </span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43cfb01ea58b9ce1bea20e211bad2b4b"> 7538</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDHLD_Msk        (0xFU &lt;&lt; FMC_BWTR2_ADDHLD_Pos)             </span></div><div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2522def70a5af1931b5fbedd0f3dfe68"> 7539</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDHLD            FMC_BWTR2_ADDHLD_Msk                       </span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga390f3cfa5bcccc987fba36dfc1284726"> 7540</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDHLD_0          (0x1U &lt;&lt; FMC_BWTR2_ADDHLD_Pos)             </span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89dd157ea0c3f3fe11d7c4fcf0f9e557"> 7541</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDHLD_1          (0x2U &lt;&lt; FMC_BWTR2_ADDHLD_Pos)             </span></div><div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc782b05523254607a7761fbcb1aaf4"> 7542</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDHLD_2          (0x4U &lt;&lt; FMC_BWTR2_ADDHLD_Pos)             </span></div><div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f49f54fd81dde177b3963feb4f1c58"> 7543</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ADDHLD_3          (0x8U &lt;&lt; FMC_BWTR2_ADDHLD_Pos)             </span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_Pos        (8U)                                       </span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26879df9dce0264be3873af47803aa59"> 7546</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_Msk        (0xFFU &lt;&lt; FMC_BWTR2_DATAST_Pos)            </span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dad27dcbc23fd54f2665085667bc16e"> 7547</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST            FMC_BWTR2_DATAST_Msk                       </span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453cbfa62c60394f3d32bb949103a1c6"> 7548</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_0          (0x01U &lt;&lt; FMC_BWTR2_DATAST_Pos)            </span></div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a01bed4761486248222304a96d2245"> 7549</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_1          (0x02U &lt;&lt; FMC_BWTR2_DATAST_Pos)            </span></div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b500004e583a878ccaef37a4903a5b"> 7550</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_2          (0x04U &lt;&lt; FMC_BWTR2_DATAST_Pos)            </span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac173224cc48622ec2ee1461e5d7045f0"> 7551</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_3          (0x08U &lt;&lt; FMC_BWTR2_DATAST_Pos)            </span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250509f9b98e9c5395d0c2581832d59e"> 7552</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_4          (0x10U &lt;&lt; FMC_BWTR2_DATAST_Pos)            </span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4953849bf1cdadc377de91e03ae2110"> 7553</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_5          (0x20U &lt;&lt; FMC_BWTR2_DATAST_Pos)            </span></div><div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd071a8e1fc0b2b13afb20721b7694a"> 7554</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_6          (0x40U &lt;&lt; FMC_BWTR2_DATAST_Pos)            </span></div><div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b30777b1751b95075b3b15f5900d0a"> 7555</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_DATAST_7          (0x80U &lt;&lt; FMC_BWTR2_DATAST_Pos)            </span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="preprocessor">#define FMC_BWTR2_BUSTURN_Pos       (16U)                                      </span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3aff8d54fabffa51062c4bb04bb5e9"> 7558</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_BUSTURN_Msk       (0xFU &lt;&lt; FMC_BWTR2_BUSTURN_Pos)            </span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46c0b228563e3e9ab5ca1ec3cacd27e5"> 7559</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_BUSTURN           FMC_BWTR2_BUSTURN_Msk                      </span></div><div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48959e363b9a091557dd2f96d189214e"> 7560</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_BUSTURN_0         (0x1U &lt;&lt; FMC_BWTR2_BUSTURN_Pos)            </span></div><div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa202cbf445b6963d3f45b56e733bd01f"> 7561</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_BUSTURN_1         (0x2U &lt;&lt; FMC_BWTR2_BUSTURN_Pos)            </span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d27bd5b059c0da008d441dc34671063"> 7562</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_BUSTURN_2         (0x4U &lt;&lt; FMC_BWTR2_BUSTURN_Pos)            </span></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9bc8ca38b8e23fa1dc30dcebdf1888"> 7563</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_BUSTURN_3         (0x8U &lt;&lt; FMC_BWTR2_BUSTURN_Pos)            </span></div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="preprocessor">#define FMC_BWTR2_ACCMOD_Pos        (28U)                                      </span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44b2e82b52b0f6fc303e9409cb50227e"> 7566</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ACCMOD_Msk        (0x3U &lt;&lt; FMC_BWTR2_ACCMOD_Pos)             </span></div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607bd882e1c677030cf50c361c10c7ea"> 7567</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ACCMOD            FMC_BWTR2_ACCMOD_Msk                       </span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdd0234395a9fbe3531702f18431139"> 7568</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ACCMOD_0          (0x1U &lt;&lt; FMC_BWTR2_ACCMOD_Pos)             </span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff10b5f910fe4fc837a53b7d1dd126b8"> 7569</a></span>&#160;<span class="preprocessor">#define FMC_BWTR2_ACCMOD_1          (0x2U &lt;&lt; FMC_BWTR2_ACCMOD_Pos)             </span></div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDSET_Pos        (0U)                                       </span></div><div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300bcb2700fbd0931921c318de7f478f"> 7573</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDSET_Msk        (0xFU &lt;&lt; FMC_BWTR3_ADDSET_Pos)             </span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fb8aff4bd707b831c1b619c02e476dc"> 7574</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDSET            FMC_BWTR3_ADDSET_Msk                       </span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20263b2c7deae196db232f8aeb74ae95"> 7575</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDSET_0          (0x1U &lt;&lt; FMC_BWTR3_ADDSET_Pos)             </span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97e53f3ffb5cccda1077815e464902c"> 7576</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDSET_1          (0x2U &lt;&lt; FMC_BWTR3_ADDSET_Pos)             </span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33de0c909afd743f9810757a6101714"> 7577</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDSET_2          (0x4U &lt;&lt; FMC_BWTR3_ADDSET_Pos)             </span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa007e4ce5a739825a7db7226403f03df"> 7578</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDSET_3          (0x8U &lt;&lt; FMC_BWTR3_ADDSET_Pos)             </span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDHLD_Pos        (4U)                                       </span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f662a1f33cd8d5300afc341ee0461d2"> 7581</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDHLD_Msk        (0xFU &lt;&lt; FMC_BWTR3_ADDHLD_Pos)             </span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32bfc08b7df7161d015e1259a6983328"> 7582</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDHLD            FMC_BWTR3_ADDHLD_Msk                       </span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38bf34a3aafc775d2f94f00b92bda6f"> 7583</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDHLD_0          (0x1U &lt;&lt; FMC_BWTR3_ADDHLD_Pos)             </span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga832302a5e997487798eb35bbf3f22485"> 7584</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDHLD_1          (0x2U &lt;&lt; FMC_BWTR3_ADDHLD_Pos)             </span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253623b3b0b18664948fa9a269301e04"> 7585</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDHLD_2          (0x4U &lt;&lt; FMC_BWTR3_ADDHLD_Pos)             </span></div><div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada9657b519ad60a4eadb2489e53d1a2"> 7586</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ADDHLD_3          (0x8U &lt;&lt; FMC_BWTR3_ADDHLD_Pos)             </span></div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_Pos        (8U)                                       </span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19b95aa30b93cdd4fa17ddea8d5974"> 7589</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_Msk        (0xFFU &lt;&lt; FMC_BWTR3_DATAST_Pos)            </span></div><div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5643c07731862878499699422bb09841"> 7590</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST            FMC_BWTR3_DATAST_Msk                       </span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f85f6d6b83563522ea4952c981e2143"> 7591</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_0          (0x01U &lt;&lt; FMC_BWTR3_DATAST_Pos)            </span></div><div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c9266ebd0ca77b1848f3444e62e204"> 7592</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_1          (0x02U &lt;&lt; FMC_BWTR3_DATAST_Pos)            </span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac843635cf8fcdb589b9fb8fb0d889d3b"> 7593</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_2          (0x04U &lt;&lt; FMC_BWTR3_DATAST_Pos)            </span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c8d6918ee7771256a0c870092d501c"> 7594</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_3          (0x08U &lt;&lt; FMC_BWTR3_DATAST_Pos)            </span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b210ff765a5ef34e7115627e87fa25f"> 7595</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_4          (0x10U &lt;&lt; FMC_BWTR3_DATAST_Pos)            </span></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04d455b065af323b57a853351a8e888"> 7596</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_5          (0x20U &lt;&lt; FMC_BWTR3_DATAST_Pos)            </span></div><div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf70e7a01b324687176f155efc4a132"> 7597</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_6          (0x40U &lt;&lt; FMC_BWTR3_DATAST_Pos)            </span></div><div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga534ab93c129bf34898df47767a3e6786"> 7598</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_DATAST_7          (0x80U &lt;&lt; FMC_BWTR3_DATAST_Pos)            </span></div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="preprocessor">#define FMC_BWTR3_BUSTURN_Pos       (16U)                                      </span></div><div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8ea456dc6b620fc40fcdab1620149a"> 7601</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_BUSTURN_Msk       (0xFU &lt;&lt; FMC_BWTR3_BUSTURN_Pos)            </span></div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234f110a5c919c8278516fdea5a4c4c9"> 7602</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_BUSTURN           FMC_BWTR3_BUSTURN_Msk                      </span></div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3775e4af04d5e6cf036f4411c1aa445"> 7603</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_BUSTURN_0         (0x1U &lt;&lt; FMC_BWTR3_BUSTURN_Pos)            </span></div><div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a5483679f2e4e7e4b4de8fd9b405a1f"> 7604</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_BUSTURN_1         (0x2U &lt;&lt; FMC_BWTR3_BUSTURN_Pos)            </span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c055b4ab59224d8025f770ec5cfd354"> 7605</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_BUSTURN_2         (0x4U &lt;&lt; FMC_BWTR3_BUSTURN_Pos)            </span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19350608aba793798e4f8e9c9ee56958"> 7606</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_BUSTURN_3         (0x8U &lt;&lt; FMC_BWTR3_BUSTURN_Pos)            </span></div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="preprocessor">#define FMC_BWTR3_ACCMOD_Pos        (28U)                                      </span></div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33d3edd1f416b527223775ef7feb79a"> 7609</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ACCMOD_Msk        (0x3U &lt;&lt; FMC_BWTR3_ACCMOD_Pos)             </span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29556bba5b57a25104de74433d8cd31"> 7610</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ACCMOD            FMC_BWTR3_ACCMOD_Msk                       </span></div><div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c38bd5b89f343173f346818797c2f79"> 7611</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ACCMOD_0          (0x1U &lt;&lt; FMC_BWTR3_ACCMOD_Pos)             </span></div><div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c8db26db7d90abeecdfb0c77d79d41"> 7612</a></span>&#160;<span class="preprocessor">#define FMC_BWTR3_ACCMOD_1          (0x2U &lt;&lt; FMC_BWTR3_ACCMOD_Pos)             </span></div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDSET_Pos        (0U)                                       </span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac58c5d0865327a988149afdf3cfb6e20"> 7616</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDSET_Msk        (0xFU &lt;&lt; FMC_BWTR4_ADDSET_Pos)             </span></div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga390cf4f37c5bafb4e743a01c710af1b1"> 7617</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDSET            FMC_BWTR4_ADDSET_Msk                       </span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacc3264b5ea2e11299f2569eecee4327"> 7618</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDSET_0          (0x1U &lt;&lt; FMC_BWTR4_ADDSET_Pos)             </span></div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4e54a786be68357abcae452e8afdfe"> 7619</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDSET_1          (0x2U &lt;&lt; FMC_BWTR4_ADDSET_Pos)             </span></div><div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2aae31f8762343215341b617965662"> 7620</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDSET_2          (0x4U &lt;&lt; FMC_BWTR4_ADDSET_Pos)             </span></div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2e28b6f73b25bf66a17f3efca072de7"> 7621</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDSET_3          (0x8U &lt;&lt; FMC_BWTR4_ADDSET_Pos)             </span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDHLD_Pos        (4U)                                       </span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87654c7829997c3c7511e7e46b6fc9a9"> 7624</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDHLD_Msk        (0xFU &lt;&lt; FMC_BWTR4_ADDHLD_Pos)             </span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac198aa0afd198bbbae52dd50e3189a9b"> 7625</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDHLD            FMC_BWTR4_ADDHLD_Msk                       </span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaf6e86eb33414e12d8eb61eeacf4263"> 7626</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDHLD_0          (0x1U &lt;&lt; FMC_BWTR4_ADDHLD_Pos)             </span></div><div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0949fb769f0a457cc5af56453813e762"> 7627</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDHLD_1          (0x2U &lt;&lt; FMC_BWTR4_ADDHLD_Pos)             </span></div><div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2071f9faa234c8ff2e1899fa4ec3f2a"> 7628</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDHLD_2          (0x4U &lt;&lt; FMC_BWTR4_ADDHLD_Pos)             </span></div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c369ff80eea251235205f50c59e813"> 7629</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ADDHLD_3          (0x8U &lt;&lt; FMC_BWTR4_ADDHLD_Pos)             </span></div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_Pos        (8U)                                       </span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7dfef54f952c260e629558a95af4674"> 7632</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_Msk        (0xFFU &lt;&lt; FMC_BWTR4_DATAST_Pos)            </span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaf78968be594198df5647329adee376"> 7633</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST            FMC_BWTR4_DATAST_Msk                       </span></div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada54773af3f61974e625eb1ed40cdb7e"> 7634</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_0          (0x01U &lt;&lt; FMC_BWTR4_DATAST_Pos)            </span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a03f950e92075ab637f49acee774f15"> 7635</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_1          (0x02U &lt;&lt; FMC_BWTR4_DATAST_Pos)            </span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a798f35db2ec8e12c9a38a9f0d69d36"> 7636</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_2          (0x04U &lt;&lt; FMC_BWTR4_DATAST_Pos)            </span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369df63d563123bfee4d576e2a8deeef"> 7637</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_3          (0x08U &lt;&lt; FMC_BWTR4_DATAST_Pos)            </span></div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa12855f7b537bf8a3733483a6e2391aa"> 7638</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_4          (0x10U &lt;&lt; FMC_BWTR4_DATAST_Pos)            </span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937da979bee4bf94331e17af4d40af08"> 7639</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_5          (0x20U &lt;&lt; FMC_BWTR4_DATAST_Pos)            </span></div><div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2bc0ce7ae7b0e7bad3ad51a6329dcea"> 7640</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_6          (0x40U &lt;&lt; FMC_BWTR4_DATAST_Pos)            </span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf507c451d9270c21dd48d06e92d58338"> 7641</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_DATAST_7          (0x80U &lt;&lt; FMC_BWTR4_DATAST_Pos)            </span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define FMC_BWTR4_BUSTURN_Pos       (16U)                                      </span></div><div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac44ff2b1cb0366493462a1e4c37e5dc4"> 7644</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_BUSTURN_Msk       (0xFU &lt;&lt; FMC_BWTR4_BUSTURN_Pos)            </span></div><div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1ec62f5da62ae6f3b92a82a0db1357"> 7645</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_BUSTURN           FMC_BWTR4_BUSTURN_Msk                      </span></div><div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga920c101c28f3d4aa9b6e1b3cb122ef21"> 7646</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_BUSTURN_0         (0x1U &lt;&lt; FMC_BWTR4_BUSTURN_Pos)            </span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac374498ba0e082abf00fd24e933a29"> 7647</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_BUSTURN_1         (0x2U &lt;&lt; FMC_BWTR4_BUSTURN_Pos)            </span></div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae810af31ed3caeaa940cdcafd1e633"> 7648</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_BUSTURN_2         (0x4U &lt;&lt; FMC_BWTR4_BUSTURN_Pos)            </span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1319ab33674e3f18897a5f571073fdc"> 7649</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_BUSTURN_3         (0x8U &lt;&lt; FMC_BWTR4_BUSTURN_Pos)            </span></div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">#define FMC_BWTR4_ACCMOD_Pos        (28U)                                      </span></div><div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20f2efd30061ae5b3b570dca6436646"> 7652</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ACCMOD_Msk        (0x3U &lt;&lt; FMC_BWTR4_ACCMOD_Pos)             </span></div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc0b23a5bd025762fcdd24ba1a9b4e2"> 7653</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ACCMOD            FMC_BWTR4_ACCMOD_Msk                       </span></div><div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fd888351f34fdb4cec7dd273aff9236"> 7654</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ACCMOD_0          (0x1U &lt;&lt; FMC_BWTR4_ACCMOD_Pos)             </span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239cacbb75a015082b850d7395f94355"> 7655</a></span>&#160;<span class="preprocessor">#define FMC_BWTR4_ACCMOD_1          (0x2U &lt;&lt; FMC_BWTR4_ACCMOD_Pos)             </span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor">#define FMC_PCR_PWAITEN_Pos         (1U)                                       </span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6524a8e5c52b642ce3cc64a065b47dc8"> 7659</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PWAITEN_Msk         (0x1U &lt;&lt; FMC_PCR_PWAITEN_Pos)              </span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b226dd185159177700c050eaebd89c"> 7660</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PWAITEN             FMC_PCR_PWAITEN_Msk                        </span></div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="preprocessor">#define FMC_PCR_PBKEN_Pos           (2U)                                       </span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c2bd24bad9e8ba5e56c0bf1adbc5ac1"> 7662</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PBKEN_Msk           (0x1U &lt;&lt; FMC_PCR_PBKEN_Pos)                </span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4062c4c6a263064cc1f042bde7f86ecc"> 7663</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PBKEN               FMC_PCR_PBKEN_Msk                          </span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define FMC_PCR_PTYP_Pos            (3U)                                       </span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea882e39f83a7f1e3f8740f89bec836d"> 7665</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PTYP_Msk            (0x1U &lt;&lt; FMC_PCR_PTYP_Pos)                 </span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d40acee4f143a939766ca5060dabbc5"> 7666</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PTYP                FMC_PCR_PTYP_Msk                           </span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="preprocessor">#define FMC_PCR_PWID_Pos            (4U)                                       </span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f8516c0c1dd88ad5be2365d6b1ebf2"> 7669</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PWID_Msk            (0x3U &lt;&lt; FMC_PCR_PWID_Pos)                 </span></div><div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0267dc43fe73bd853d831334f7703cca"> 7670</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PWID                FMC_PCR_PWID_Msk                           </span></div><div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98a640f2d438d41cbcc23928b4da3a7"> 7671</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PWID_0              (0x1U &lt;&lt; FMC_PCR_PWID_Pos)                 </span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b52de31fd35b8dc7f4221716af7c409"> 7672</a></span>&#160;<span class="preprocessor">#define FMC_PCR_PWID_1              (0x2U &lt;&lt; FMC_PCR_PWID_Pos)                 </span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define FMC_PCR_ECCEN_Pos           (6U)                                       </span></div><div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb7955fad2fa1c4c00b94f80e6c776a"> 7675</a></span>&#160;<span class="preprocessor">#define FMC_PCR_ECCEN_Msk           (0x1U &lt;&lt; FMC_PCR_ECCEN_Pos)                </span></div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002da315c29cdb3bfd54e7599be390e2"> 7676</a></span>&#160;<span class="preprocessor">#define FMC_PCR_ECCEN               FMC_PCR_ECCEN_Msk                          </span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="preprocessor">#define FMC_PCR_TCLR_Pos            (9U)                                       </span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ec9f44bbc7379819bbf357df58ef2b"> 7679</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TCLR_Msk            (0xFU &lt;&lt; FMC_PCR_TCLR_Pos)                 </span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac351e99858e39068f5648922532b3b83"> 7680</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TCLR                FMC_PCR_TCLR_Msk                           </span></div><div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76dfb2bfc148ac53966ba85e1f9f3df5"> 7681</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TCLR_0              (0x1U &lt;&lt; FMC_PCR_TCLR_Pos)                 </span></div><div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9cd5294f9a446254bca9d4180242c60"> 7682</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TCLR_1              (0x2U &lt;&lt; FMC_PCR_TCLR_Pos)                 </span></div><div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ddcbb186ef456e1483ed5c4569034a8"> 7683</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TCLR_2              (0x4U &lt;&lt; FMC_PCR_TCLR_Pos)                 </span></div><div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13215b798f1f2fa9810f33332cee48af"> 7684</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TCLR_3              (0x8U &lt;&lt; FMC_PCR_TCLR_Pos)                 </span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="preprocessor">#define FMC_PCR_TAR_Pos             (13U)                                      </span></div><div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef10f40acb0bffeb3f0c54acda23c499"> 7687</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TAR_Msk             (0xFU &lt;&lt; FMC_PCR_TAR_Pos)                  </span></div><div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43de633621aabb2082fe473ca03ade77"> 7688</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TAR                 FMC_PCR_TAR_Msk                            </span></div><div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21b100c7beac8f93e8b71390d7911fc"> 7689</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TAR_0               (0x1U &lt;&lt; FMC_PCR_TAR_Pos)                  </span></div><div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8005a8fc79fbc6223bdbfbe2a757b35e"> 7690</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TAR_1               (0x2U &lt;&lt; FMC_PCR_TAR_Pos)                  </span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c4750f3b5a9ea6390d88d0d0484415"> 7691</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TAR_2               (0x4U &lt;&lt; FMC_PCR_TAR_Pos)                  </span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9b704d6cc46440bcfd15ca17fe68e17"> 7692</a></span>&#160;<span class="preprocessor">#define FMC_PCR_TAR_3               (0x8U &lt;&lt; FMC_PCR_TAR_Pos)                  </span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor">#define FMC_PCR_ECCPS_Pos           (17U)                                      </span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3015d6c2d2cc60c524ac5be7b7fb441"> 7695</a></span>&#160;<span class="preprocessor">#define FMC_PCR_ECCPS_Msk           (0x7U &lt;&lt; FMC_PCR_ECCPS_Pos)                </span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9728603378fb317f3bf09bccf54bfd93"> 7696</a></span>&#160;<span class="preprocessor">#define FMC_PCR_ECCPS               FMC_PCR_ECCPS_Msk                          </span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9fc3b26f39a0e2c37dba42f640de40"> 7697</a></span>&#160;<span class="preprocessor">#define FMC_PCR_ECCPS_0             (0x1U &lt;&lt; FMC_PCR_ECCPS_Pos)                </span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ef871b2203dbd43703a386813525df8"> 7698</a></span>&#160;<span class="preprocessor">#define FMC_PCR_ECCPS_1             (0x2U &lt;&lt; FMC_PCR_ECCPS_Pos)                </span></div><div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ac9de3e357eb07f3d7984f52240b30"> 7699</a></span>&#160;<span class="preprocessor">#define FMC_PCR_ECCPS_2             (0x4U &lt;&lt; FMC_PCR_ECCPS_Pos)                </span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">#define FMC_SR_IRS_Pos              (0U)                                       </span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e6c61b137e7d9878c4b22abc3eb805"> 7703</a></span>&#160;<span class="preprocessor">#define FMC_SR_IRS_Msk              (0x1U &lt;&lt; FMC_SR_IRS_Pos)                   </span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aebba9887843a75f0d74a1aadfaec5c"> 7704</a></span>&#160;<span class="preprocessor">#define FMC_SR_IRS                  FMC_SR_IRS_Msk                             </span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor">#define FMC_SR_ILS_Pos              (1U)                                       </span></div><div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa177393f7f319fc17add811a45ead7fe"> 7706</a></span>&#160;<span class="preprocessor">#define FMC_SR_ILS_Msk              (0x1U &lt;&lt; FMC_SR_ILS_Pos)                   </span></div><div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e176fe54bfbadddf0d5a1c604717c2"> 7707</a></span>&#160;<span class="preprocessor">#define FMC_SR_ILS                  FMC_SR_ILS_Msk                             </span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define FMC_SR_IFS_Pos              (2U)                                       </span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41aed2dfec2e67254335ebeef38319ed"> 7709</a></span>&#160;<span class="preprocessor">#define FMC_SR_IFS_Msk              (0x1U &lt;&lt; FMC_SR_IFS_Pos)                   </span></div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21b08396fc575bea43e7cdcf5f1c2e46"> 7710</a></span>&#160;<span class="preprocessor">#define FMC_SR_IFS                  FMC_SR_IFS_Msk                             </span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">#define FMC_SR_IREN_Pos             (3U)                                       </span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e32b88997e3f631759f08b5edd8fba"> 7712</a></span>&#160;<span class="preprocessor">#define FMC_SR_IREN_Msk             (0x1U &lt;&lt; FMC_SR_IREN_Pos)                  </span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aaa1d8af3b7c74a2d35ef2516a7de31"> 7713</a></span>&#160;<span class="preprocessor">#define FMC_SR_IREN                 FMC_SR_IREN_Msk                            </span></div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="preprocessor">#define FMC_SR_ILEN_Pos             (4U)                                       </span></div><div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13081bdd4409f571590495c5adabcecd"> 7715</a></span>&#160;<span class="preprocessor">#define FMC_SR_ILEN_Msk             (0x1U &lt;&lt; FMC_SR_ILEN_Pos)                  </span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4249519a136c06341a8b3573aa3cc74d"> 7716</a></span>&#160;<span class="preprocessor">#define FMC_SR_ILEN                 FMC_SR_ILEN_Msk                            </span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor">#define FMC_SR_IFEN_Pos             (5U)                                       </span></div><div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90b14d3c29013e670d3b06e33140794"> 7718</a></span>&#160;<span class="preprocessor">#define FMC_SR_IFEN_Msk             (0x1U &lt;&lt; FMC_SR_IFEN_Pos)                  </span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eb6a944e89ae29d338c46aa444ff1c"> 7719</a></span>&#160;<span class="preprocessor">#define FMC_SR_IFEN                 FMC_SR_IFEN_Msk                            </span></div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="preprocessor">#define FMC_SR_FEMPT_Pos            (6U)                                       </span></div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e6611e05db6d8c5aa4c7d316b90046"> 7721</a></span>&#160;<span class="preprocessor">#define FMC_SR_FEMPT_Msk            (0x1U &lt;&lt; FMC_SR_FEMPT_Pos)                 </span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92ff4285fb3cb9a2ea538348090006e0"> 7722</a></span>&#160;<span class="preprocessor">#define FMC_SR_FEMPT                FMC_SR_FEMPT_Msk                           </span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PMEM register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_Pos        (0U)                                       </span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a56889d1909ebe84e35f5a132ab499a"> 7726</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_Msk        (0xFFU &lt;&lt; FMC_PMEM_MEMSET2_Pos)            </span></div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf9ec43858f19e11a8cc95b6be23ec28"> 7727</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2            FMC_PMEM_MEMSET2_Msk                       </span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabff2ab899de7facdad4df0de85d134f3"> 7728</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_0          (0x01U &lt;&lt; FMC_PMEM_MEMSET2_Pos)            </span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250d311bd5a6576567ac0403e13b777"> 7729</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_1          (0x02U &lt;&lt; FMC_PMEM_MEMSET2_Pos)            </span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae155f5a93bcaad77c06febba82a5c5bf"> 7730</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_2          (0x04U &lt;&lt; FMC_PMEM_MEMSET2_Pos)            </span></div><div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39ea4c7ad569b5ca95cd1955851576cf"> 7731</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_3          (0x08U &lt;&lt; FMC_PMEM_MEMSET2_Pos)            </span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8b3585e3eff7bc67dc76e90c301974"> 7732</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_4          (0x10U &lt;&lt; FMC_PMEM_MEMSET2_Pos)            </span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3302817d057bf5fb99fd86aeb800478"> 7733</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_5          (0x20U &lt;&lt; FMC_PMEM_MEMSET2_Pos)            </span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcfebe1dc164d92ac03cbf00812855ab"> 7734</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_6          (0x40U &lt;&lt; FMC_PMEM_MEMSET2_Pos)            </span></div><div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af1a6a4d991d0959e2909becc0bb128"> 7735</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMSET2_7          (0x80U &lt;&lt; FMC_PMEM_MEMSET2_Pos)            </span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_Pos       (8U)                                       </span></div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5e6ebd7eb1a3df5293bfc15e59b3f32"> 7738</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_Msk       (0xFFU &lt;&lt; FMC_PMEM_MEMWAIT2_Pos)           </span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ba8ee96f431578086f956923ecc8b58"> 7739</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2           FMC_PMEM_MEMWAIT2_Msk                      </span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53883a5622a34a551c821938c4e5f3ba"> 7740</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_0         (0x01U &lt;&lt; FMC_PMEM_MEMWAIT2_Pos)           </span></div><div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8ed4670abb84f283a56571a87803a4"> 7741</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_1         (0x02U &lt;&lt; FMC_PMEM_MEMWAIT2_Pos)           </span></div><div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfe43661ffd148eb2ae74a45d5ca5842"> 7742</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_2         (0x04U &lt;&lt; FMC_PMEM_MEMWAIT2_Pos)           </span></div><div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga699d1a307a0a844fa38d3ce930ade5a0"> 7743</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_3         (0x08U &lt;&lt; FMC_PMEM_MEMWAIT2_Pos)           </span></div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e0a5ec08e7ef96016c166b3762b0cb"> 7744</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_4         (0x10U &lt;&lt; FMC_PMEM_MEMWAIT2_Pos)           </span></div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1075225e69367ae3557eb31b2969c7"> 7745</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_5         (0x20U &lt;&lt; FMC_PMEM_MEMWAIT2_Pos)           </span></div><div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11d307f1f7697f772989142dde3a849f"> 7746</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_6         (0x40U &lt;&lt; FMC_PMEM_MEMWAIT2_Pos)           </span></div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82886d348e48baff74ed43b30461998"> 7747</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMWAIT2_7         (0x80U &lt;&lt; FMC_PMEM_MEMWAIT2_Pos)           </span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_Pos       (16U)                                      </span></div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8000c4b46741139ea6519e9117216af5"> 7750</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_Msk       (0xFFU &lt;&lt; FMC_PMEM_MEMHOLD2_Pos)           </span></div><div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c3b686baf4db6f22ec2ffeae871242"> 7751</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2           FMC_PMEM_MEMHOLD2_Msk                      </span></div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b53b91b9759857228c7bbac3ad18b90"> 7752</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_0         (0x01U &lt;&lt; FMC_PMEM_MEMHOLD2_Pos)           </span></div><div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6366f597ee1837cfc3c57a7cf946ad"> 7753</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_1         (0x02U &lt;&lt; FMC_PMEM_MEMHOLD2_Pos)           </span></div><div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf509d0c8e1c523d1bd9f003520443ffe"> 7754</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_2         (0x04U &lt;&lt; FMC_PMEM_MEMHOLD2_Pos)           </span></div><div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c334215d2ea7dcb682d70781cedd4a"> 7755</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_3         (0x08U &lt;&lt; FMC_PMEM_MEMHOLD2_Pos)           </span></div><div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbfb9791c79d5b02da2eb65781184f07"> 7756</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_4         (0x10U &lt;&lt; FMC_PMEM_MEMHOLD2_Pos)           </span></div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67df9ff6ccbba2c26b0c32d0e4148bb3"> 7757</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_5         (0x20U &lt;&lt; FMC_PMEM_MEMHOLD2_Pos)           </span></div><div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6999db37014d4414cc18c22f814eb66e"> 7758</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_6         (0x40U &lt;&lt; FMC_PMEM_MEMHOLD2_Pos)           </span></div><div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga686d03abe605d9c65cfae15a21400602"> 7759</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHOLD2_7         (0x80U &lt;&lt; FMC_PMEM_MEMHOLD2_Pos)           </span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_Pos        (24U)                                      </span></div><div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa075bcb5ed1288d52bbe71cfa1878eb6"> 7762</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_Msk        (0xFFU &lt;&lt; FMC_PMEM_MEMHIZ2_Pos)            </span></div><div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1762c8fdd367eebcfbbfa9d096db1968"> 7763</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2            FMC_PMEM_MEMHIZ2_Msk                       </span></div><div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc0aaf555f7572ca553bd647109854c"> 7764</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_0          (0x01U &lt;&lt; FMC_PMEM_MEMHIZ2_Pos)            </span></div><div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7474fbda4597be19aeae94c2b049c6"> 7765</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_1          (0x02U &lt;&lt; FMC_PMEM_MEMHIZ2_Pos)            </span></div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1f3594df7a7f83d1ac0c8005e8e9642"> 7766</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_2          (0x04U &lt;&lt; FMC_PMEM_MEMHIZ2_Pos)            </span></div><div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5edbaa04810150bf3e3465c5b278fbf"> 7767</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_3          (0x08U &lt;&lt; FMC_PMEM_MEMHIZ2_Pos)            </span></div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5968e21ee6dc924913d8e41a1683b79"> 7768</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_4          (0x10U &lt;&lt; FMC_PMEM_MEMHIZ2_Pos)            </span></div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92feb7c9915726c0ec0d3a9cdbce261f"> 7769</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_5          (0x20U &lt;&lt; FMC_PMEM_MEMHIZ2_Pos)            </span></div><div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e248db788ea16b525f48007a16d83c1"> 7770</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_6          (0x40U &lt;&lt; FMC_PMEM_MEMHIZ2_Pos)            </span></div><div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf92baa38b1e78c19edb40b8ee5051f7"> 7771</a></span>&#160;<span class="preprocessor">#define FMC_PMEM_MEMHIZ2_7          (0x80U &lt;&lt; FMC_PMEM_MEMHIZ2_Pos)            </span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PATT register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_Pos        (0U)                                       </span></div><div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67026a5d3f476787b1193cdd32e9cbbb"> 7775</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_Msk        (0xFFU &lt;&lt; FMC_PATT_ATTSET2_Pos)            </span></div><div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d2f12d56ac282f6ef08dc3b2c8b800"> 7776</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2            FMC_PATT_ATTSET2_Msk                       </span></div><div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae67faa619144e6751e2e3d8e82a96f"> 7777</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_0          (0x01U &lt;&lt; FMC_PATT_ATTSET2_Pos)            </span></div><div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d91e14b4b77ef673b2e9c17bd961d2"> 7778</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_1          (0x02U &lt;&lt; FMC_PATT_ATTSET2_Pos)            </span></div><div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ecb5cc5f03397aeed86137988ef9947"> 7779</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_2          (0x04U &lt;&lt; FMC_PATT_ATTSET2_Pos)            </span></div><div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2583bee17fddafa4a836f4344bff05b0"> 7780</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_3          (0x08U &lt;&lt; FMC_PATT_ATTSET2_Pos)            </span></div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8057447a8fea96725a1dc5423ac55563"> 7781</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_4          (0x10U &lt;&lt; FMC_PATT_ATTSET2_Pos)            </span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc14340db51843748c1a05ec793b886"> 7782</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_5          (0x20U &lt;&lt; FMC_PATT_ATTSET2_Pos)            </span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61dc306530ee495843516b869b0c6caa"> 7783</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_6          (0x40U &lt;&lt; FMC_PATT_ATTSET2_Pos)            </span></div><div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7caa18a42797e3f057b1ac77c312f19"> 7784</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTSET2_7          (0x80U &lt;&lt; FMC_PATT_ATTSET2_Pos)            </span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_Pos       (8U)                                       </span></div><div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad529018d552539c6d2b6fd966e35e5fb"> 7787</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_Msk       (0xFFU &lt;&lt; FMC_PATT_ATTWAIT2_Pos)           </span></div><div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07884f3c641344b592ba70ee698d98a2"> 7788</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2           FMC_PATT_ATTWAIT2_Msk                      </span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf61242daf7a07df2ea2bda6199a13154"> 7789</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_0         (0x01U &lt;&lt; FMC_PATT_ATTWAIT2_Pos)           </span></div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7985a20e551d89cad0d5e7eebe81151b"> 7790</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_1         (0x02U &lt;&lt; FMC_PATT_ATTWAIT2_Pos)           </span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027de6b2d197bd7bfe72fa0e02a3f4ce"> 7791</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_2         (0x04U &lt;&lt; FMC_PATT_ATTWAIT2_Pos)           </span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8954264cd756eecf37bb39d02f0b997f"> 7792</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_3         (0x08U &lt;&lt; FMC_PATT_ATTWAIT2_Pos)           </span></div><div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab315599f533370135bee45de8c54a024"> 7793</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_4         (0x10U &lt;&lt; FMC_PATT_ATTWAIT2_Pos)           </span></div><div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c8f8c4c84913aeda73b673e1571db8"> 7794</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_5         (0x20U &lt;&lt; FMC_PATT_ATTWAIT2_Pos)           </span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeefc038f7d441e26767583a0a2f69f2f"> 7795</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_6         (0x40U &lt;&lt; FMC_PATT_ATTWAIT2_Pos)           </span></div><div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2042be49ba0fe59b64e4fc7613aa659c"> 7796</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTWAIT2_7         (0x80U &lt;&lt; FMC_PATT_ATTWAIT2_Pos)           </span></div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_Pos       (16U)                                      </span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8b495fba9dfdce2d41cb6c266d084d"> 7799</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_Msk       (0xFFU &lt;&lt; FMC_PATT_ATTHOLD2_Pos)           </span></div><div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228bdf62b7c97cfab5289f53e0b3755e"> 7800</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2           FMC_PATT_ATTHOLD2_Msk                      </span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba2899a30e61a5e596a1171420a2d7b"> 7801</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_0         (0x01U &lt;&lt; FMC_PATT_ATTHOLD2_Pos)           </span></div><div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818560f3774b33f076727fd03badaff"> 7802</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_1         (0x02U &lt;&lt; FMC_PATT_ATTHOLD2_Pos)           </span></div><div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84cf33f89f66750dcacba11f48524cb4"> 7803</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_2         (0x04U &lt;&lt; FMC_PATT_ATTHOLD2_Pos)           </span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f4b02ab13d467acbd8a2f05a5715bf"> 7804</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_3         (0x08U &lt;&lt; FMC_PATT_ATTHOLD2_Pos)           </span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab54276b088c31d7326a679cc1cdfd26e"> 7805</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_4         (0x10U &lt;&lt; FMC_PATT_ATTHOLD2_Pos)           </span></div><div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1a5c87044cd0bedcd309f2380479c7"> 7806</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_5         (0x20U &lt;&lt; FMC_PATT_ATTHOLD2_Pos)           </span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99727b7474f7d844609f8ad5eb94a940"> 7807</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_6         (0x40U &lt;&lt; FMC_PATT_ATTHOLD2_Pos)           </span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9a97ebdd3096bb08c68240b2decc5d"> 7808</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHOLD2_7         (0x80U &lt;&lt; FMC_PATT_ATTHOLD2_Pos)           </span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_Pos        (24U)                                      </span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bb8cafe1548485cb63c161066603a1"> 7811</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_Msk        (0xFFU &lt;&lt; FMC_PATT_ATTHIZ2_Pos)            </span></div><div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d10dc0140d507f2a9815a7381e7acb3"> 7812</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2            FMC_PATT_ATTHIZ2_Msk                       </span></div><div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e69f1d1db7bcb6bab1087fe7369e0b1"> 7813</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_0          (0x01U &lt;&lt; FMC_PATT_ATTHIZ2_Pos)            </span></div><div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd2378e9cddebab0e925e24efb85cf56"> 7814</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_1          (0x02U &lt;&lt; FMC_PATT_ATTHIZ2_Pos)            </span></div><div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064efd9d274ca82dce39deea5f805e21"> 7815</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_2          (0x04U &lt;&lt; FMC_PATT_ATTHIZ2_Pos)            </span></div><div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c7e260187ebf5193134efdf93f1c95"> 7816</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_3          (0x08U &lt;&lt; FMC_PATT_ATTHIZ2_Pos)            </span></div><div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9e09d970126e371134ebbe2d632958"> 7817</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_4          (0x10U &lt;&lt; FMC_PATT_ATTHIZ2_Pos)            </span></div><div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8b24c5276738626f787e9841fe286a"> 7818</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_5          (0x20U &lt;&lt; FMC_PATT_ATTHIZ2_Pos)            </span></div><div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafef92c6ce88f0e8bc57175325768be29"> 7819</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_6          (0x40U &lt;&lt; FMC_PATT_ATTHIZ2_Pos)            </span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a3bf2e8a2c65c708159d23d42422ad"> 7820</a></span>&#160;<span class="preprocessor">#define FMC_PATT_ATTHIZ2_7          (0x80U &lt;&lt; FMC_PATT_ATTHIZ2_Pos)            </span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_ECCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define FMC_ECCR_ECC2_Pos           (0U)                                       </span></div><div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc8fbda183547be6b31459f8e27fb045"> 7824</a></span>&#160;<span class="preprocessor">#define FMC_ECCR_ECC2_Msk           (0xFFFFFFFFU &lt;&lt; FMC_ECCR_ECC2_Pos)         </span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d459ac4278e14f788e05ac794a9ae46"> 7825</a></span>&#160;<span class="preprocessor">#define FMC_ECCR_ECC2               FMC_ECCR_ECC2_Msk                          </span></div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">#define FMC_SDCR1_NC_Pos            (0U)                                       </span></div><div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cac35cd7fb86bbb767ab816fd5842b8"> 7829</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NC_Msk            (0x3U &lt;&lt; FMC_SDCR1_NC_Pos)                 </span></div><div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eeb21e821732533aaae6604ff44098e"> 7830</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NC                FMC_SDCR1_NC_Msk                           </span></div><div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77ce176bb5e50cefc098079a97d8d5"> 7831</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NC_0              (0x1U &lt;&lt; FMC_SDCR1_NC_Pos)                 </span></div><div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34dcfde54fd9a2be2c0273ce33b48ea"> 7832</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NC_1              (0x2U &lt;&lt; FMC_SDCR1_NC_Pos)                 </span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor">#define FMC_SDCR1_NR_Pos            (2U)                                       </span></div><div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8bac687c10e4b09464fd1ace14178f0"> 7835</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NR_Msk            (0x3U &lt;&lt; FMC_SDCR1_NR_Pos)                 </span></div><div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ba0a387944cfabbe55a7423bb236e1"> 7836</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NR                FMC_SDCR1_NR_Msk                           </span></div><div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42647032ded6e7d7ed7d497e26983fd2"> 7837</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NR_0              (0x1U &lt;&lt; FMC_SDCR1_NR_Pos)                 </span></div><div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c94c1ad102bcb4a5a1304baf47c190b"> 7838</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NR_1              (0x2U &lt;&lt; FMC_SDCR1_NR_Pos)                 </span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="preprocessor">#define FMC_SDCR1_MWID_Pos          (4U)                                       </span></div><div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09040edf18aa9fd2739da6819562e93c"> 7841</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_MWID_Msk          (0x3U &lt;&lt; FMC_SDCR1_MWID_Pos)               </span></div><div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bb45a38d71be0faba70883a40ed456"> 7842</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_MWID              FMC_SDCR1_MWID_Msk                         </span></div><div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ece1d444304cb8ca5184b3e00c40aaf"> 7843</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_MWID_0            (0x1U &lt;&lt; FMC_SDCR1_MWID_Pos)               </span></div><div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f08d41e53e7cb8d7e3a64b44c9dfc9f"> 7844</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_MWID_1            (0x2U &lt;&lt; FMC_SDCR1_MWID_Pos)               </span></div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="preprocessor">#define FMC_SDCR1_NB_Pos            (6U)                                       </span></div><div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3288b0dcc118f52415a4e76f2119e8eb"> 7847</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NB_Msk            (0x1U &lt;&lt; FMC_SDCR1_NB_Pos)                 </span></div><div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4880d6d6e02e44a16dae8020fb1fd5b1"> 7848</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_NB                FMC_SDCR1_NB_Msk                           </span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="preprocessor">#define FMC_SDCR1_CAS_Pos           (7U)                                       </span></div><div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7cceb23034776967d95b30227678a06"> 7851</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_CAS_Msk           (0x3U &lt;&lt; FMC_SDCR1_CAS_Pos)                </span></div><div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde0761dd55b3f9abbd0b9a9c4397362"> 7852</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_CAS               FMC_SDCR1_CAS_Msk                          </span></div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9287c6c1e6e668b192ddb5cc52d877"> 7853</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_CAS_0             (0x1U &lt;&lt; FMC_SDCR1_CAS_Pos)                </span></div><div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc709516fcca82dccba70b916bea936"> 7854</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_CAS_1             (0x2U &lt;&lt; FMC_SDCR1_CAS_Pos)                </span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define FMC_SDCR1_WP_Pos            (9U)                                       </span></div><div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab7f05990a9c3971169c03b71e2167b"> 7857</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_WP_Msk            (0x1U &lt;&lt; FMC_SDCR1_WP_Pos)                 </span></div><div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff88cdf28fdd800474bd01ecc68fa5e"> 7858</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_WP                FMC_SDCR1_WP_Msk                           </span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="preprocessor">#define FMC_SDCR1_SDCLK_Pos         (10U)                                      </span></div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga240444c728384c5d725418f94363512a"> 7861</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_SDCLK_Msk         (0x3U &lt;&lt; FMC_SDCR1_SDCLK_Pos)              </span></div><div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d22db08969e3e4c2f5026ba7d909fc4"> 7862</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_SDCLK             FMC_SDCR1_SDCLK_Msk                        </span></div><div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1438cad23e58ed57fc58e8c567ddb09a"> 7863</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_SDCLK_0           (0x1U &lt;&lt; FMC_SDCR1_SDCLK_Pos)              </span></div><div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabafbe1377c6a11ab01f45958abf0a391"> 7864</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_SDCLK_1           (0x2U &lt;&lt; FMC_SDCR1_SDCLK_Pos)              </span></div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="preprocessor">#define FMC_SDCR1_RBURST_Pos        (12U)                                      </span></div><div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac60e4d246207e85da31475ac33313a99"> 7867</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_RBURST_Msk        (0x1U &lt;&lt; FMC_SDCR1_RBURST_Pos)             </span></div><div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334057f73f228afd64d153cd8f1ac262"> 7868</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_RBURST            FMC_SDCR1_RBURST_Msk                       </span></div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="preprocessor">#define FMC_SDCR1_RPIPE_Pos         (13U)                                      </span></div><div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga880424898e87bed97ac01419dffc2e6a"> 7871</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_RPIPE_Msk         (0x3U &lt;&lt; FMC_SDCR1_RPIPE_Pos)              </span></div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcbd27dae5f45c02cdc1b27d2838d767"> 7872</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_RPIPE             FMC_SDCR1_RPIPE_Msk                        </span></div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30757c25f6c892dad5bd70b8fda36ec6"> 7873</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_RPIPE_0           (0x1U &lt;&lt; FMC_SDCR1_RPIPE_Pos)              </span></div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab382ba7323cfed86e4bdd97b61a65245"> 7874</a></span>&#160;<span class="preprocessor">#define FMC_SDCR1_RPIPE_1           (0x2U &lt;&lt; FMC_SDCR1_RPIPE_Pos)              </span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define FMC_SDCR2_NC_Pos            (0U)                                       </span></div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga429fbaa96d5e83cd69c2c013f949549a"> 7878</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NC_Msk            (0x3U &lt;&lt; FMC_SDCR2_NC_Pos)                 </span></div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0982eb0da5e6394745a0bba1ec6ab2"> 7879</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NC                FMC_SDCR2_NC_Msk                           </span></div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04cb11d5d348b79a55b24f43907d7123"> 7880</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NC_0              (0x1U &lt;&lt; FMC_SDCR2_NC_Pos)                 </span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84cda239ab3a083f42ac688db9dace08"> 7881</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NC_1              (0x2U &lt;&lt; FMC_SDCR2_NC_Pos)                 </span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor">#define FMC_SDCR2_NR_Pos            (2U)                                       </span></div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a7d715dd88b284de899cf3a0fe431"> 7884</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NR_Msk            (0x3U &lt;&lt; FMC_SDCR2_NR_Pos)                 </span></div><div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5721d733e1a90dd7f4da4e192d3b293e"> 7885</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NR                FMC_SDCR2_NR_Msk                           </span></div><div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b66a00e4ca6f82e3dc696299512a5e"> 7886</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NR_0              (0x1U &lt;&lt; FMC_SDCR2_NR_Pos)                 </span></div><div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77079a4b136d6464a4864348f6ed8e5"> 7887</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NR_1              (0x2U &lt;&lt; FMC_SDCR2_NR_Pos)                 </span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define FMC_SDCR2_MWID_Pos          (4U)                                       </span></div><div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cddefba274dc1ecda99ad4a61ef749"> 7890</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_MWID_Msk          (0x3U &lt;&lt; FMC_SDCR2_MWID_Pos)               </span></div><div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f865acf3fb16992b8fb3b4875e52c72"> 7891</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_MWID              FMC_SDCR2_MWID_Msk                         </span></div><div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2624ab2f7e3a574d2e1bb68001b19749"> 7892</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_MWID_0            (0x1U &lt;&lt; FMC_SDCR2_MWID_Pos)               </span></div><div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2e16efaa9e4b7b585968f4ca7d46d4"> 7893</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_MWID_1            (0x2U &lt;&lt; FMC_SDCR2_MWID_Pos)               </span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define FMC_SDCR2_NB_Pos            (6U)                                       </span></div><div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ef2db3047c3f171737bed7a160962ae"> 7896</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NB_Msk            (0x1U &lt;&lt; FMC_SDCR2_NB_Pos)                 </span></div><div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b213d7d47df2e3d7d860de93249d25"> 7897</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_NB                FMC_SDCR2_NB_Msk                           </span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define FMC_SDCR2_CAS_Pos           (7U)                                       </span></div><div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9327c2722eb7427bdbd5455da1463a"> 7900</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_CAS_Msk           (0x3U &lt;&lt; FMC_SDCR2_CAS_Pos)                </span></div><div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc67e86f49b5e5bc252db77c219bfad4"> 7901</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_CAS               FMC_SDCR2_CAS_Msk                          </span></div><div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1d268650f96863b222913c88368eb56"> 7902</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_CAS_0             (0x1U &lt;&lt; FMC_SDCR2_CAS_Pos)                </span></div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b2a62112efb48cae7a39f38bf643d1c"> 7903</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_CAS_1             (0x2U &lt;&lt; FMC_SDCR2_CAS_Pos)                </span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor">#define FMC_SDCR2_WP_Pos            (9U)                                       </span></div><div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b0eb53afc8ba7ca4636e63c91b58f16"> 7906</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_WP_Msk            (0x1U &lt;&lt; FMC_SDCR2_WP_Pos)                 </span></div><div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6676a3d4b2f3096a95928a40bbf48e6f"> 7907</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_WP                FMC_SDCR2_WP_Msk                           </span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor">#define FMC_SDCR2_SDCLK_Pos         (10U)                                      </span></div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14414381488cee3b1f18b8ed0a0db99c"> 7910</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_SDCLK_Msk         (0x3U &lt;&lt; FMC_SDCR2_SDCLK_Pos)              </span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d10ae3adcfdd26e732c039e238b90da"> 7911</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_SDCLK             FMC_SDCR2_SDCLK_Msk                        </span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3744cbf66fea30d6a5e66022c57917"> 7912</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_SDCLK_0           (0x1U &lt;&lt; FMC_SDCR2_SDCLK_Pos)              </span></div><div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec4624250c37f3b77ed7787845622b0c"> 7913</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_SDCLK_1           (0x2U &lt;&lt; FMC_SDCR2_SDCLK_Pos)              </span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor">#define FMC_SDCR2_RBURST_Pos        (12U)                                      </span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa78da9bd6991db201367406fdbae93"> 7916</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_RBURST_Msk        (0x1U &lt;&lt; FMC_SDCR2_RBURST_Pos)             </span></div><div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c2a2e6358beff4912f952dc1bc4557"> 7917</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_RBURST            FMC_SDCR2_RBURST_Msk                       </span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor">#define FMC_SDCR2_RPIPE_Pos         (13U)                                      </span></div><div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga959e30ac818660adeddccff2215274a8"> 7920</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_RPIPE_Msk         (0x3U &lt;&lt; FMC_SDCR2_RPIPE_Pos)              </span></div><div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb23a935989b8683e9a8ab246082e5b"> 7921</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_RPIPE             FMC_SDCR2_RPIPE_Msk                        </span></div><div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6333b0bf43ef34d8864ab34ea2d42c0"> 7922</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_RPIPE_0           (0x1U &lt;&lt; FMC_SDCR2_RPIPE_Pos)              </span></div><div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade33cd62a438bd16d13aadfdb11327a7"> 7923</a></span>&#160;<span class="preprocessor">#define FMC_SDCR2_RPIPE_1           (0x2U &lt;&lt; FMC_SDCR2_RPIPE_Pos)              </span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="preprocessor">#define FMC_SDTR1_TMRD_Pos          (0U)                                       </span></div><div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95df54708ddbbdd1cfa22214b63e87fc"> 7927</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TMRD_Msk          (0xFU &lt;&lt; FMC_SDTR1_TMRD_Pos)               </span></div><div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb6ebfa7b3b1a412aa1f9f623655b4a8"> 7928</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TMRD              FMC_SDTR1_TMRD_Msk                         </span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a65bd1df8c53a5b3d0bb81a1aed6b9"> 7929</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TMRD_0            (0x1U &lt;&lt; FMC_SDTR1_TMRD_Pos)               </span></div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ac9cc8898890e53fe81f45bbc75a1f4"> 7930</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TMRD_1            (0x2U &lt;&lt; FMC_SDTR1_TMRD_Pos)               </span></div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f1a5b22dcab38cecf96f6d48d67e06"> 7931</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TMRD_2            (0x4U &lt;&lt; FMC_SDTR1_TMRD_Pos)               </span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a18e29b2caa3109ca6190316b353a71"> 7932</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TMRD_3            (0x8U &lt;&lt; FMC_SDTR1_TMRD_Pos)               </span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">#define FMC_SDTR1_TXSR_Pos          (4U)                                       </span></div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5daf0e5f3099f875a52ea5078479bf"> 7935</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TXSR_Msk          (0xFU &lt;&lt; FMC_SDTR1_TXSR_Pos)               </span></div><div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47630734e66766d09fcab1e568a2db95"> 7936</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TXSR              FMC_SDTR1_TXSR_Msk                         </span></div><div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ecc928d02b0fd223264b969da9c1f5"> 7937</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TXSR_0            (0x1U &lt;&lt; FMC_SDTR1_TXSR_Pos)               </span></div><div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47a110321def54269a5bae3db0583b5"> 7938</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TXSR_1            (0x2U &lt;&lt; FMC_SDTR1_TXSR_Pos)               </span></div><div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5da5e97cdd11996cd9285c9189cf5bb"> 7939</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TXSR_2            (0x4U &lt;&lt; FMC_SDTR1_TXSR_Pos)               </span></div><div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521d56904fcb04ba8a4d06786575afc5"> 7940</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TXSR_3            (0x8U &lt;&lt; FMC_SDTR1_TXSR_Pos)               </span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRAS_Pos          (8U)                                       </span></div><div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d1c2efca069178730e1aa0aa7fe3e4"> 7943</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRAS_Msk          (0xFU &lt;&lt; FMC_SDTR1_TRAS_Pos)               </span></div><div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48919a6cbb4b2a2e943c710a23a4bd43"> 7944</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRAS              FMC_SDTR1_TRAS_Msk                         </span></div><div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc313caf5f3afe6c6ed4eed48cd00991"> 7945</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRAS_0            (0x1U &lt;&lt; FMC_SDTR1_TRAS_Pos)               </span></div><div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ee04f77f426a046d9c724d36a3fc2"> 7946</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRAS_1            (0x2U &lt;&lt; FMC_SDTR1_TRAS_Pos)               </span></div><div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166ee3ebfe67ee4a9432c178c19ee326"> 7947</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRAS_2            (0x4U &lt;&lt; FMC_SDTR1_TRAS_Pos)               </span></div><div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c8a3febfdda6e8bf856649097983f0"> 7948</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRAS_3            (0x8U &lt;&lt; FMC_SDTR1_TRAS_Pos)               </span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRC_Pos           (12U)                                      </span></div><div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39ab449dc6bed87514fca16d1abf3be"> 7951</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRC_Msk           (0xFU &lt;&lt; FMC_SDTR1_TRC_Pos)                </span></div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0123ad7b93374bbc08987a4143bcd3"> 7952</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRC               FMC_SDTR1_TRC_Msk                          </span></div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ae2a22e786b7416d484fc234d86b10"> 7953</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRC_0             (0x1U &lt;&lt; FMC_SDTR1_TRC_Pos)                </span></div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3130dc62df22338b4a181932ecba52"> 7954</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRC_1             (0x2U &lt;&lt; FMC_SDTR1_TRC_Pos)                </span></div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61770b59be337ac150b6a6dda30d0928"> 7955</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRC_2             (0x4U &lt;&lt; FMC_SDTR1_TRC_Pos)                </span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor">#define FMC_SDTR1_TWR_Pos           (16U)                                      </span></div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f60819f9b4a3efb0346fd7a497c18dc"> 7958</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TWR_Msk           (0xFU &lt;&lt; FMC_SDTR1_TWR_Pos)                </span></div><div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb44a3c894f28dd39c934ec90ba56ac"> 7959</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TWR               FMC_SDTR1_TWR_Msk                          </span></div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4a2cb5d74a8a0b6d9ef2bb3a8ac781f"> 7960</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TWR_0             (0x1U &lt;&lt; FMC_SDTR1_TWR_Pos)                </span></div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb00d356f656fbc88753fe637caebe37"> 7961</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TWR_1             (0x2U &lt;&lt; FMC_SDTR1_TWR_Pos)                </span></div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad443346f5bb1b7ddf47471fecbaec2c1"> 7962</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TWR_2             (0x4U &lt;&lt; FMC_SDTR1_TWR_Pos)                </span></div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRP_Pos           (20U)                                      </span></div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f0cbff29881d48bc3c1af8a3c790c5"> 7965</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRP_Msk           (0xFU &lt;&lt; FMC_SDTR1_TRP_Pos)                </span></div><div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb3982d998c6d3fae9db38ff73c6ad2c"> 7966</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRP               FMC_SDTR1_TRP_Msk                          </span></div><div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8581d15fe4e560a014896c764019cba"> 7967</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRP_0             (0x1U &lt;&lt; FMC_SDTR1_TRP_Pos)                </span></div><div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d6e564ff6dcde17c36d1c14f1460e2"> 7968</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRP_1             (0x2U &lt;&lt; FMC_SDTR1_TRP_Pos)                </span></div><div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7295928b5b8f8bbbde3871fc42fbacd4"> 7969</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRP_2             (0x4U &lt;&lt; FMC_SDTR1_TRP_Pos)                </span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRCD_Pos          (24U)                                      </span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00d48dfcc5877017f8c653216687c6a"> 7972</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRCD_Msk          (0xFU &lt;&lt; FMC_SDTR1_TRCD_Pos)               </span></div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab70da38dd9906e2f4c20e3c029a40f28"> 7973</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRCD              FMC_SDTR1_TRCD_Msk                         </span></div><div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee29cd619ba23cb0652169968711f3c1"> 7974</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRCD_0            (0x1U &lt;&lt; FMC_SDTR1_TRCD_Pos)               </span></div><div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259e4554f155c465dc00b1f644132be7"> 7975</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRCD_1            (0x2U &lt;&lt; FMC_SDTR1_TRCD_Pos)               </span></div><div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3507aff00a50ada81d1e34c56b60340c"> 7976</a></span>&#160;<span class="preprocessor">#define FMC_SDTR1_TRCD_2            (0x4U &lt;&lt; FMC_SDTR1_TRCD_Pos)               </span></div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="preprocessor">#define FMC_SDTR2_TMRD_Pos          (0U)                                       </span></div><div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf959b177ffec5fecae01df211aafa139"> 7980</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TMRD_Msk          (0xFU &lt;&lt; FMC_SDTR2_TMRD_Pos)               </span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcb04798f181d45a5feb2dee5efa326"> 7981</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TMRD              FMC_SDTR2_TMRD_Msk                         </span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393c00740e38c011ec5474f34cc28faf"> 7982</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TMRD_0            (0x1U &lt;&lt; FMC_SDTR2_TMRD_Pos)               </span></div><div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676938ed1cdf5e9fdc48097282779362"> 7983</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TMRD_1            (0x2U &lt;&lt; FMC_SDTR2_TMRD_Pos)               </span></div><div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca0b7233ba3dcaeae3927d9f700a47f5"> 7984</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TMRD_2            (0x4U &lt;&lt; FMC_SDTR2_TMRD_Pos)               </span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaceaee2b72f3945ded886fa7050c6267"> 7985</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TMRD_3            (0x8U &lt;&lt; FMC_SDTR2_TMRD_Pos)               </span></div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor">#define FMC_SDTR2_TXSR_Pos          (4U)                                       </span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e70db7c34419f3cdcc5fca145ebbb3"> 7988</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TXSR_Msk          (0xFU &lt;&lt; FMC_SDTR2_TXSR_Pos)               </span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7005c4b941100b2ae35bf3ed9e90dac1"> 7989</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TXSR              FMC_SDTR2_TXSR_Msk                         </span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37364fdcf558b6db14293c1d9a155b35"> 7990</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TXSR_0            (0x1U &lt;&lt; FMC_SDTR2_TXSR_Pos)               </span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c2d2d781a3e721509e14bd3d955625b"> 7991</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TXSR_1            (0x2U &lt;&lt; FMC_SDTR2_TXSR_Pos)               </span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga333459bc23f9a2b6c3e6392914d6cfbd"> 7992</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TXSR_2            (0x4U &lt;&lt; FMC_SDTR2_TXSR_Pos)               </span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1eb72ec423c9ef57606a0caff36963a"> 7993</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TXSR_3            (0x8U &lt;&lt; FMC_SDTR2_TXSR_Pos)               </span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRAS_Pos          (8U)                                       </span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8227a10df8aa47bc9f7410053b5dc404"> 7996</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRAS_Msk          (0xFU &lt;&lt; FMC_SDTR2_TRAS_Pos)               </span></div><div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ec97481c061ce0fb57b5650e236c2c"> 7997</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRAS              FMC_SDTR2_TRAS_Msk                         </span></div><div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25c115354ca524d0e54863910d955f7e"> 7998</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRAS_0            (0x1U &lt;&lt; FMC_SDTR2_TRAS_Pos)               </span></div><div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8be8d2631508ffa660f2a18160eec14"> 7999</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRAS_1            (0x2U &lt;&lt; FMC_SDTR2_TRAS_Pos)               </span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807a56b8f7805e6030a91a33033f01c4"> 8000</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRAS_2            (0x4U &lt;&lt; FMC_SDTR2_TRAS_Pos)               </span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc0e239772b03c1c099300b4ff35614e"> 8001</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRAS_3            (0x8U &lt;&lt; FMC_SDTR2_TRAS_Pos)               </span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRC_Pos           (12U)                                      </span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c85c0cbdaa1e6e6788a15c62235198"> 8004</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRC_Msk           (0xFU &lt;&lt; FMC_SDTR2_TRC_Pos)                </span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga971ae41a2beb317513258a4540b2919d"> 8005</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRC               FMC_SDTR2_TRC_Msk                          </span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638d26afde1f082a0b9ac2620cd3e719"> 8006</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRC_0             (0x1U &lt;&lt; FMC_SDTR2_TRC_Pos)                </span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110a611c1b3b6f19ba938b3608722618"> 8007</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRC_1             (0x2U &lt;&lt; FMC_SDTR2_TRC_Pos)                </span></div><div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39e70a22e12291dfd597ab670302dcf"> 8008</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRC_2             (0x4U &lt;&lt; FMC_SDTR2_TRC_Pos)                </span></div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor">#define FMC_SDTR2_TWR_Pos           (16U)                                      </span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf512a31be8847a28800effde3fc553df"> 8011</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TWR_Msk           (0xFU &lt;&lt; FMC_SDTR2_TWR_Pos)                </span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ae356412f329f41bfff202e63d4bd7"> 8012</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TWR               FMC_SDTR2_TWR_Msk                          </span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80441ef137e696c0bc86810ebc3a9591"> 8013</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TWR_0             (0x1U &lt;&lt; FMC_SDTR2_TWR_Pos)                </span></div><div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca7e3d279d6e2e7c8916732569cc320"> 8014</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TWR_1             (0x2U &lt;&lt; FMC_SDTR2_TWR_Pos)                </span></div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03d06b1b22b19b119573251be53f71d9"> 8015</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TWR_2             (0x4U &lt;&lt; FMC_SDTR2_TWR_Pos)                </span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRP_Pos           (20U)                                      </span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36712d58bb63e1f36eedcb89b6516688"> 8018</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRP_Msk           (0xFU &lt;&lt; FMC_SDTR2_TRP_Pos)                </span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1c956f8c94cb9cba9c1f557da586b8"> 8019</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRP               FMC_SDTR2_TRP_Msk                          </span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21507a52ac22d6140456663d010228e1"> 8020</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRP_0             (0x1U &lt;&lt; FMC_SDTR2_TRP_Pos)                </span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17c3377be5aef1b63835494e087d888c"> 8021</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRP_1             (0x2U &lt;&lt; FMC_SDTR2_TRP_Pos)                </span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c8388e19ae4a72c129f8e833bdfd76"> 8022</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRP_2             (0x4U &lt;&lt; FMC_SDTR2_TRP_Pos)                </span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRCD_Pos          (24U)                                      </span></div><div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f4e8da70156583be558616b4661fb4d"> 8025</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRCD_Msk          (0xFU &lt;&lt; FMC_SDTR2_TRCD_Pos)               </span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c1654c57366fa4fc8837bf3af09f383"> 8026</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRCD              FMC_SDTR2_TRCD_Msk                         </span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04835087694f81fb7cd48ee9c92662d6"> 8027</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRCD_0            (0x1U &lt;&lt; FMC_SDTR2_TRCD_Pos)               </span></div><div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae998d2cd523e6beee400d63cab203a45"> 8028</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRCD_1            (0x2U &lt;&lt; FMC_SDTR2_TRCD_Pos)               </span></div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2d37d3e8661d7e4531eadb21e3d8d9c"> 8029</a></span>&#160;<span class="preprocessor">#define FMC_SDTR2_TRCD_2            (0x4U &lt;&lt; FMC_SDTR2_TRCD_Pos)               </span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCMR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="preprocessor">#define FMC_SDCMR_MODE_Pos          (0U)                                       </span></div><div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e50b82ab0b4e8971b0de44bfe495c2d"> 8033</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_MODE_Msk          (0x7U &lt;&lt; FMC_SDCMR_MODE_Pos)               </span></div><div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b461484a0933d1a4986e421e5d526f"> 8034</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_MODE              FMC_SDCMR_MODE_Msk                         </span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d3ec6d41090e91f8fa0e51cf8661ed6"> 8035</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_MODE_0            (0x1U &lt;&lt; FMC_SDCMR_MODE_Pos)               </span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6b9bcd474c6c4d2191a0cd769a8c25"> 8036</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_MODE_1            (0x2U &lt;&lt; FMC_SDCMR_MODE_Pos)               </span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a48f0ad4ac8ab284d36d50cbe905c6d"> 8037</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_MODE_2            (0x4U &lt;&lt; FMC_SDCMR_MODE_Pos)               </span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor">#define FMC_SDCMR_CTB2_Pos          (3U)                                       </span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21398960dd4468d2cd14fbe9e37a1e34"> 8040</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_CTB2_Msk          (0x1U &lt;&lt; FMC_SDCMR_CTB2_Pos)               </span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87be0a3520cec2885d2fc16589b97ba0"> 8041</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_CTB2              FMC_SDCMR_CTB2_Msk                         </span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define FMC_SDCMR_CTB1_Pos          (4U)                                       </span></div><div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57075124ff0be7f4efe456f0db2c698d"> 8044</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_CTB1_Msk          (0x1U &lt;&lt; FMC_SDCMR_CTB1_Pos)               </span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e5ca0bd4982c8354c021b53ef8e65e9"> 8045</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_CTB1              FMC_SDCMR_CTB1_Msk                         </span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor">#define FMC_SDCMR_NRFS_Pos          (5U)                                       </span></div><div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52da3c11b6bbc01418947543bb7c8f2"> 8048</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_NRFS_Msk          (0xFU &lt;&lt; FMC_SDCMR_NRFS_Pos)               </span></div><div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaeb56b5aa330ef73e41e266d097563a"> 8049</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_NRFS              FMC_SDCMR_NRFS_Msk                         </span></div><div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7774d6dc5ef85052d769d37508c8491a"> 8050</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_NRFS_0            (0x1U &lt;&lt; FMC_SDCMR_NRFS_Pos)               </span></div><div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga749af2383a457a11b43f5edbb599ac88"> 8051</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_NRFS_1            (0x2U &lt;&lt; FMC_SDCMR_NRFS_Pos)               </span></div><div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338ece2d58060d8ffdd97b6d34cab58f"> 8052</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_NRFS_2            (0x4U &lt;&lt; FMC_SDCMR_NRFS_Pos)               </span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03d9be7436176323dbb83df4cee39a2b"> 8053</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_NRFS_3            (0x8U &lt;&lt; FMC_SDCMR_NRFS_Pos)               </span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define FMC_SDCMR_MRD_Pos           (9U)                                       </span></div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a586056dc2ebcf8e221579d54c9e10"> 8056</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_MRD_Msk           (0x1FFFU &lt;&lt; FMC_SDCMR_MRD_Pos)             </span></div><div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38d24d604092db07d03256b149437920"> 8057</a></span>&#160;<span class="preprocessor">#define FMC_SDCMR_MRD               FMC_SDCMR_MRD_Msk                          </span></div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDRTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define FMC_SDRTR_CRE_Pos           (0U)                                       </span></div><div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71eddf482575aaec1b497d210cc7fb66"> 8061</a></span>&#160;<span class="preprocessor">#define FMC_SDRTR_CRE_Msk           (0x1U &lt;&lt; FMC_SDRTR_CRE_Pos)                </span></div><div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81edf1f7343fe344297dd376cd46fc22"> 8062</a></span>&#160;<span class="preprocessor">#define FMC_SDRTR_CRE               FMC_SDRTR_CRE_Msk                          </span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor">#define FMC_SDRTR_COUNT_Pos         (1U)                                       </span></div><div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga137efdcddac4a9d4211f4651302e183d"> 8065</a></span>&#160;<span class="preprocessor">#define FMC_SDRTR_COUNT_Msk         (0x1FFFU &lt;&lt; FMC_SDRTR_COUNT_Pos)           </span></div><div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481bad1d54c3eae0b2581c867b5e0e68"> 8066</a></span>&#160;<span class="preprocessor">#define FMC_SDRTR_COUNT             FMC_SDRTR_COUNT_Msk                        </span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor">#define FMC_SDRTR_REIE_Pos          (14U)                                      </span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41416b22b7862474c6329f341e2d0121"> 8069</a></span>&#160;<span class="preprocessor">#define FMC_SDRTR_REIE_Msk          (0x1U &lt;&lt; FMC_SDRTR_REIE_Pos)               </span></div><div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd0a57affeb0e260988e4c2b4f732e19"> 8070</a></span>&#160;<span class="preprocessor">#define FMC_SDRTR_REIE              FMC_SDRTR_REIE_Msk                         </span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDSR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">#define FMC_SDSR_RE_Pos             (0U)                                       </span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad364eda547d02fb1bee42f28d1c0e3fe"> 8074</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_RE_Msk             (0x1U &lt;&lt; FMC_SDSR_RE_Pos)                  </span></div><div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6122b8dc3cac5ac09342b843b36ae36d"> 8075</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_RE                 FMC_SDSR_RE_Msk                            </span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES1_Pos         (1U)                                       </span></div><div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf539a69f72059885009336fdd49836a9"> 8078</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES1_Msk         (0x3U &lt;&lt; FMC_SDSR_MODES1_Pos)              </span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258c6e1bc24052baac9319394072e929"> 8079</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES1             FMC_SDSR_MODES1_Msk                        </span></div><div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfebd747cc0903d32a7e34e498ae665"> 8080</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES1_0           (0x1U &lt;&lt; FMC_SDSR_MODES1_Pos)              </span></div><div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fd27fa69758aa02dec28e01b79ffc2e"> 8081</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES1_1           (0x2U &lt;&lt; FMC_SDSR_MODES1_Pos)              </span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES2_Pos         (3U)                                       </span></div><div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8706a156995bf96899c16e86629be68"> 8084</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES2_Msk         (0x3U &lt;&lt; FMC_SDSR_MODES2_Pos)              </span></div><div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10c0603a55b13a06b5100bd9bf970238"> 8085</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES2             FMC_SDSR_MODES2_Msk                        </span></div><div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ac465d213b069576f0723fa1f2284e6"> 8086</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES2_0           (0x1U &lt;&lt; FMC_SDSR_MODES2_Pos)              </span></div><div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54f34b5663ef3b2574b9315d17512cc"> 8087</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_MODES2_1           (0x2U &lt;&lt; FMC_SDSR_MODES2_Pos)              </span></div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor">#define FMC_SDSR_BUSY_Pos           (5U)                                       </span></div><div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c1852b363d4ff63b81ec8ad990d76b"> 8089</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_BUSY_Msk           (0x1U &lt;&lt; FMC_SDSR_BUSY_Pos)                </span></div><div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1fac2c6ca51889b974cae07f51839b"> 8090</a></span>&#160;<span class="preprocessor">#define FMC_SDSR_BUSY               FMC_SDSR_BUSY_Msk                          </span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="comment">/*                            General Purpose I/O                             */</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_Pos             (0U)                                  </span></div><div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953"> 8099</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE0_Pos)        </span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0                 GPIO_MODER_MODE0_Msk                  </span></div><div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16"> 8101</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_0               (0x1U &lt;&lt; GPIO_MODER_MODE0_Pos)        </span></div><div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc"> 8102</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_1               (0x2U &lt;&lt; GPIO_MODER_MODE0_Pos)        </span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_Pos             (2U)                                  </span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f"> 8104</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE1_Pos)        </span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1                 GPIO_MODER_MODE1_Msk                  </span></div><div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95"> 8106</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_0               (0x1U &lt;&lt; GPIO_MODER_MODE1_Pos)        </span></div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9"> 8107</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_1               (0x2U &lt;&lt; GPIO_MODER_MODE1_Pos)        </span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_Pos             (4U)                                  </span></div><div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf"> 8109</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE2_Pos)        </span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2                 GPIO_MODER_MODE2_Msk                  </span></div><div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b"> 8111</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_0               (0x1U &lt;&lt; GPIO_MODER_MODE2_Pos)        </span></div><div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e"> 8112</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_1               (0x2U &lt;&lt; GPIO_MODER_MODE2_Pos)        </span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_Pos             (6U)                                  </span></div><div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94"> 8114</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE3_Pos)        </span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3                 GPIO_MODER_MODE3_Msk                  </span></div><div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d"> 8116</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_0               (0x1U &lt;&lt; GPIO_MODER_MODE3_Pos)        </span></div><div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98"> 8117</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_1               (0x2U &lt;&lt; GPIO_MODER_MODE3_Pos)        </span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_Pos             (8U)                                  </span></div><div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47"> 8119</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE4_Pos)        </span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4                 GPIO_MODER_MODE4_Msk                  </span></div><div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875"> 8121</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_0               (0x1U &lt;&lt; GPIO_MODER_MODE4_Pos)        </span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62"> 8122</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_1               (0x2U &lt;&lt; GPIO_MODER_MODE4_Pos)        </span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_Pos             (10U)                                 </span></div><div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3"> 8124</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE5_Pos)        </span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5                 GPIO_MODER_MODE5_Msk                  </span></div><div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9"> 8126</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_0               (0x1U &lt;&lt; GPIO_MODER_MODE5_Pos)        </span></div><div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55"> 8127</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_1               (0x2U &lt;&lt; GPIO_MODER_MODE5_Pos)        </span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_Pos             (12U)                                 </span></div><div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b"> 8129</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE6_Pos)        </span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6                 GPIO_MODER_MODE6_Msk                  </span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678"> 8131</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_0               (0x1U &lt;&lt; GPIO_MODER_MODE6_Pos)        </span></div><div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f"> 8132</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_1               (0x2U &lt;&lt; GPIO_MODER_MODE6_Pos)        </span></div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_Pos             (14U)                                 </span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee"> 8134</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE7_Pos)        </span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7                 GPIO_MODER_MODE7_Msk                  </span></div><div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178"> 8136</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_0               (0x1U &lt;&lt; GPIO_MODER_MODE7_Pos)        </span></div><div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee"> 8137</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_1               (0x2U &lt;&lt; GPIO_MODER_MODE7_Pos)        </span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_Pos             (16U)                                 </span></div><div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5"> 8139</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE8_Pos)        </span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8                 GPIO_MODER_MODE8_Msk                  </span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b"> 8141</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_0               (0x1U &lt;&lt; GPIO_MODER_MODE8_Pos)        </span></div><div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd"> 8142</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_1               (0x2U &lt;&lt; GPIO_MODER_MODE8_Pos)        </span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_Pos             (18U)                                 </span></div><div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74"> 8144</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_Msk             (0x3U &lt;&lt; GPIO_MODER_MODE9_Pos)        </span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9                 GPIO_MODER_MODE9_Msk                  </span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91"> 8146</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_0               (0x1U &lt;&lt; GPIO_MODER_MODE9_Pos)        </span></div><div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb"> 8147</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_1               (0x2U &lt;&lt; GPIO_MODER_MODE9_Pos)        </span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_Pos            (20U)                                 </span></div><div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4"> 8149</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE10_Pos)       </span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10                GPIO_MODER_MODE10_Msk                 </span></div><div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47"> 8151</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_0              (0x1U &lt;&lt; GPIO_MODER_MODE10_Pos)       </span></div><div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1"> 8152</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_1              (0x2U &lt;&lt; GPIO_MODER_MODE10_Pos)       </span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_Pos            (22U)                                 </span></div><div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d"> 8154</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE11_Pos)       </span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11                GPIO_MODER_MODE11_Msk                 </span></div><div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d"> 8156</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_0              (0x1U &lt;&lt; GPIO_MODER_MODE11_Pos)       </span></div><div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4"> 8157</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_1              (0x2U &lt;&lt; GPIO_MODER_MODE11_Pos)       </span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_Pos            (24U)                                 </span></div><div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008"> 8159</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE12_Pos)       </span></div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12                GPIO_MODER_MODE12_Msk                 </span></div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6"> 8161</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_0              (0x1U &lt;&lt; GPIO_MODER_MODE12_Pos)       </span></div><div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe"> 8162</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_1              (0x2U &lt;&lt; GPIO_MODER_MODE12_Pos)       </span></div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_Pos            (26U)                                 </span></div><div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217"> 8164</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE13_Pos)       </span></div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13                GPIO_MODER_MODE13_Msk                 </span></div><div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f"> 8166</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_0              (0x1U &lt;&lt; GPIO_MODER_MODE13_Pos)       </span></div><div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136"> 8167</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_1              (0x2U &lt;&lt; GPIO_MODER_MODE13_Pos)       </span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_Pos            (28U)                                 </span></div><div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25"> 8169</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE14_Pos)       </span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14                GPIO_MODER_MODE14_Msk                 </span></div><div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b"> 8171</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_0              (0x1U &lt;&lt; GPIO_MODER_MODE14_Pos)       </span></div><div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730"> 8172</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_1              (0x2U &lt;&lt; GPIO_MODER_MODE14_Pos)       </span></div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_Pos            (30U)                                 </span></div><div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b"> 8174</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_Msk            (0x3U &lt;&lt; GPIO_MODER_MODE15_Pos)       </span></div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15                GPIO_MODER_MODE15_Msk                 </span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332"> 8176</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_0              (0x1U &lt;&lt; GPIO_MODER_MODE15_Pos)       </span></div><div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4"> 8177</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_1              (0x2U &lt;&lt; GPIO_MODER_MODE15_Pos)       </span></div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Pos            (0U)                                  </span></div><div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd"> 8181</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0                GPIO_MODER_MODER0_Msk                 </span></div><div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 8183</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0              (0x1U &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div><div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 8184</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1              (0x2U &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Pos            (2U)                                  </span></div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d"> 8186</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1                GPIO_MODER_MODER1_Msk                 </span></div><div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 8188</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0              (0x1U &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div><div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 8189</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1              (0x2U &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Pos            (4U)                                  </span></div><div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83"> 8191</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2                GPIO_MODER_MODER2_Msk                 </span></div><div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 8193</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0              (0x1U &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div><div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 8194</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1              (0x2U &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Pos            (6U)                                  </span></div><div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25"> 8196</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3                GPIO_MODER_MODER3_Msk                 </span></div><div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 8198</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0              (0x1U &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div><div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 8199</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1              (0x2U &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Pos            (8U)                                  </span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5"> 8201</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4                GPIO_MODER_MODER4_Msk                 </span></div><div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 8203</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0              (0x1U &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div><div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 8204</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1              (0x2U &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Pos            (10U)                                 </span></div><div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac"> 8206</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5                GPIO_MODER_MODER5_Msk                 </span></div><div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 8208</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0              (0x1U &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div><div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 8209</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1              (0x2U &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Pos            (12U)                                 </span></div><div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"> 8211</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6                GPIO_MODER_MODER6_Msk                 </span></div><div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 8213</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0              (0x1U &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div><div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 8214</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1              (0x2U &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Pos            (14U)                                 </span></div><div class="line"><a name="l08216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5"> 8216</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7                GPIO_MODER_MODER7_Msk                 </span></div><div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 8218</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0              (0x1U &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div><div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 8219</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1              (0x2U &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Pos            (16U)                                 </span></div><div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087"> 8221</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8                GPIO_MODER_MODER8_Msk                 </span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 8223</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0              (0x1U &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div><div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 8224</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1              (0x2U &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Pos            (18U)                                 </span></div><div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b"> 8226</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Msk            (0x3U &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9                GPIO_MODER_MODER9_Msk                 </span></div><div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 8228</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0              (0x1U &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div><div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 8229</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1              (0x2U &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Pos           (20U)                                 </span></div><div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178"> 8231</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10               GPIO_MODER_MODER10_Msk                </span></div><div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 8233</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0             (0x1U &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div><div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 8234</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1             (0x2U &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Pos           (22U)                                 </span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d"> 8236</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11               GPIO_MODER_MODER11_Msk                </span></div><div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 8238</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0             (0x1U &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div><div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 8239</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1             (0x2U &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Pos           (24U)                                 </span></div><div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd"> 8241</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12               GPIO_MODER_MODER12_Msk                </span></div><div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 8243</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0             (0x1U &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div><div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 8244</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1             (0x2U &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Pos           (26U)                                 </span></div><div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e"> 8246</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13               GPIO_MODER_MODER13_Msk                </span></div><div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 8248</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0             (0x1U &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div><div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 8249</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1             (0x2U &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Pos           (28U)                                 </span></div><div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0"> 8251</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14               GPIO_MODER_MODER14_Msk                </span></div><div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 8253</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0             (0x1U &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div><div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 8254</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1             (0x2U &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Pos           (30U)                                 </span></div><div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad"> 8256</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15               GPIO_MODER_MODER15_Msk                </span></div><div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 8258</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0             (0x1U &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div><div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 8259</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1             (0x2U &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT0_Pos              (0U)                                  </span></div><div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162"> 8263</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT0_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT0_Pos)         </span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT0                  GPIO_OTYPER_OT0_Msk                   </span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT1_Pos              (1U)                                  </span></div><div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e"> 8266</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT1_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT1_Pos)         </span></div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT1                  GPIO_OTYPER_OT1_Msk                   </span></div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT2_Pos              (2U)                                  </span></div><div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd"> 8269</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT2_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT2_Pos)         </span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT2                  GPIO_OTYPER_OT2_Msk                   </span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT3_Pos              (3U)                                  </span></div><div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9"> 8272</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT3_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT3_Pos)         </span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT3                  GPIO_OTYPER_OT3_Msk                   </span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT4_Pos              (4U)                                  </span></div><div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f"> 8275</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT4_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT4_Pos)         </span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT4                  GPIO_OTYPER_OT4_Msk                   </span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT5_Pos              (5U)                                  </span></div><div class="line"><a name="l08278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc"> 8278</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT5_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT5_Pos)         </span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT5                  GPIO_OTYPER_OT5_Msk                   </span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT6_Pos              (6U)                                  </span></div><div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340"> 8281</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT6_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT6_Pos)         </span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT6                  GPIO_OTYPER_OT6_Msk                   </span></div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT7_Pos              (7U)                                  </span></div><div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7"> 8284</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT7_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT7_Pos)         </span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT7                  GPIO_OTYPER_OT7_Msk                   </span></div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT8_Pos              (8U)                                  </span></div><div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd"> 8287</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT8_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT8_Pos)         </span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT8                  GPIO_OTYPER_OT8_Msk                   </span></div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT9_Pos              (9U)                                  </span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520"> 8290</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT9_Msk              (0x1U &lt;&lt; GPIO_OTYPER_OT9_Pos)         </span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT9                  GPIO_OTYPER_OT9_Msk                   </span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT10_Pos             (10U)                                 </span></div><div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6"> 8293</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT10_Msk             (0x1U &lt;&lt; GPIO_OTYPER_OT10_Pos)        </span></div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT10                 GPIO_OTYPER_OT10_Msk                  </span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT11_Pos             (11U)                                 </span></div><div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269"> 8296</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT11_Msk             (0x1U &lt;&lt; GPIO_OTYPER_OT11_Pos)        </span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT11                 GPIO_OTYPER_OT11_Msk                  </span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT12_Pos             (12U)                                 </span></div><div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6"> 8299</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT12_Msk             (0x1U &lt;&lt; GPIO_OTYPER_OT12_Pos)        </span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT12                 GPIO_OTYPER_OT12_Msk                  </span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT13_Pos             (13U)                                 </span></div><div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9"> 8302</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT13_Msk             (0x1U &lt;&lt; GPIO_OTYPER_OT13_Pos)        </span></div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT13                 GPIO_OTYPER_OT13_Msk                  </span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT14_Pos             (14U)                                 </span></div><div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690"> 8305</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT14_Msk             (0x1U &lt;&lt; GPIO_OTYPER_OT14_Pos)        </span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT14                 GPIO_OTYPER_OT14_Msk                  </span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT15_Pos             (15U)                                 </span></div><div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5"> 8308</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT15_Msk             (0x1U &lt;&lt; GPIO_OTYPER_OT15_Pos)        </span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT15                 GPIO_OTYPER_OT15_Msk                  </span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;</div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                    GPIO_OTYPER_OT0</span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                    GPIO_OTYPER_OT1</span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                    GPIO_OTYPER_OT2</span></div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                    GPIO_OTYPER_OT3</span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                    GPIO_OTYPER_OT4</span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                    GPIO_OTYPER_OT5</span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                    GPIO_OTYPER_OT6</span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                    GPIO_OTYPER_OT7</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                    GPIO_OTYPER_OT8</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                    GPIO_OTYPER_OT9</span></div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10                   GPIO_OTYPER_OT10</span></div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11                   GPIO_OTYPER_OT11</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12                   GPIO_OTYPER_OT12</span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13                   GPIO_OTYPER_OT13</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14                   GPIO_OTYPER_OT14</span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15                   GPIO_OTYPER_OT15</span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;</div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Pos         (0U)                                  </span></div><div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b"> 8331</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0             GPIO_OSPEEDR_OSPEED0_Msk              </span></div><div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7"> 8333</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div><div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c"> 8334</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Pos         (2U)                                  </span></div><div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e"> 8336</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1             GPIO_OSPEEDR_OSPEED1_Msk              </span></div><div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c"> 8338</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div><div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d"> 8339</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Pos         (4U)                                  </span></div><div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934"> 8341</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2             GPIO_OSPEEDR_OSPEED2_Msk              </span></div><div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b"> 8343</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div><div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141"> 8344</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Pos         (6U)                                  </span></div><div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022"> 8346</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3             GPIO_OSPEEDR_OSPEED3_Msk              </span></div><div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15"> 8348</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div><div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e"> 8349</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Pos         (8U)                                  </span></div><div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e"> 8351</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4             GPIO_OSPEEDR_OSPEED4_Msk              </span></div><div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729"> 8353</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e"> 8354</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Pos         (10U)                                 </span></div><div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76"> 8356</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5             GPIO_OSPEEDR_OSPEED5_Msk              </span></div><div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8"> 8358</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div><div class="line"><a name="l08359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900"> 8359</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Pos         (12U)                                 </span></div><div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc"> 8361</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6             GPIO_OSPEEDR_OSPEED6_Msk              </span></div><div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5"> 8363</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div><div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe"> 8364</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Pos         (14U)                                 </span></div><div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba"> 8366</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7             GPIO_OSPEEDR_OSPEED7_Msk              </span></div><div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3"> 8368</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div><div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82"> 8369</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Pos         (16U)                                 </span></div><div class="line"><a name="l08371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361"> 8371</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8             GPIO_OSPEEDR_OSPEED8_Msk              </span></div><div class="line"><a name="l08373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f"> 8373</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div><div class="line"><a name="l08374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74"> 8374</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Pos         (18U)                                 </span></div><div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da"> 8376</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Msk         (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9             GPIO_OSPEEDR_OSPEED9_Msk              </span></div><div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75"> 8378</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_0           (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div><div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e"> 8379</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_1           (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Pos        (20U)                                 </span></div><div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae"> 8381</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Msk        (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10            GPIO_OSPEEDR_OSPEED10_Msk             </span></div><div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db"> 8383</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_0          (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div><div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481"> 8384</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_1          (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Pos        (22U)                                 </span></div><div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f"> 8386</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Msk        (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11            GPIO_OSPEEDR_OSPEED11_Msk             </span></div><div class="line"><a name="l08388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0"> 8388</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_0          (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div><div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c"> 8389</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_1          (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Pos        (24U)                                 </span></div><div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa"> 8391</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Msk        (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12            GPIO_OSPEEDR_OSPEED12_Msk             </span></div><div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b"> 8393</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_0          (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div><div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427"> 8394</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_1          (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Pos        (26U)                                 </span></div><div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9"> 8396</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Msk        (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13            GPIO_OSPEEDR_OSPEED13_Msk             </span></div><div class="line"><a name="l08398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d"> 8398</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_0          (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div><div class="line"><a name="l08399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a"> 8399</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_1          (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Pos        (28U)                                 </span></div><div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b"> 8401</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Msk        (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14            GPIO_OSPEEDR_OSPEED14_Msk             </span></div><div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932"> 8403</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_0          (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div><div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2"> 8404</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_1          (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Pos        (30U)                                 </span></div><div class="line"><a name="l08406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6"> 8406</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Msk        (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15            GPIO_OSPEEDR_OSPEED15_Msk             </span></div><div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2"> 8408</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_0          (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div><div class="line"><a name="l08409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9"> 8409</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_1          (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0              GPIO_OSPEEDR_OSPEED0</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0            GPIO_OSPEEDR_OSPEED0_0</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1            GPIO_OSPEEDR_OSPEED0_1</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1              GPIO_OSPEEDR_OSPEED1</span></div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0            GPIO_OSPEEDR_OSPEED1_0</span></div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1            GPIO_OSPEEDR_OSPEED1_1</span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2              GPIO_OSPEEDR_OSPEED2</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0            GPIO_OSPEEDR_OSPEED2_0</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1            GPIO_OSPEEDR_OSPEED2_1</span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3              GPIO_OSPEEDR_OSPEED3</span></div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0            GPIO_OSPEEDR_OSPEED3_0</span></div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1            GPIO_OSPEEDR_OSPEED3_1</span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4              GPIO_OSPEEDR_OSPEED4</span></div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0            GPIO_OSPEEDR_OSPEED4_0</span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1            GPIO_OSPEEDR_OSPEED4_1</span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5              GPIO_OSPEEDR_OSPEED5</span></div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0            GPIO_OSPEEDR_OSPEED5_0</span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1            GPIO_OSPEEDR_OSPEED5_1</span></div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6              GPIO_OSPEEDR_OSPEED6</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0            GPIO_OSPEEDR_OSPEED6_0</span></div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1            GPIO_OSPEEDR_OSPEED6_1</span></div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7              GPIO_OSPEEDR_OSPEED7</span></div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0            GPIO_OSPEEDR_OSPEED7_0</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1            GPIO_OSPEEDR_OSPEED7_1</span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8              GPIO_OSPEEDR_OSPEED8</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0            GPIO_OSPEEDR_OSPEED8_0</span></div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1            GPIO_OSPEEDR_OSPEED8_1</span></div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9              GPIO_OSPEEDR_OSPEED9</span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0            GPIO_OSPEEDR_OSPEED9_0</span></div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1            GPIO_OSPEEDR_OSPEED9_1</span></div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10             GPIO_OSPEEDR_OSPEED10</span></div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0           GPIO_OSPEEDR_OSPEED10_0</span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1           GPIO_OSPEEDR_OSPEED10_1</span></div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11             GPIO_OSPEEDR_OSPEED11</span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0           GPIO_OSPEEDR_OSPEED11_0</span></div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1           GPIO_OSPEEDR_OSPEED11_1</span></div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12             GPIO_OSPEEDR_OSPEED12</span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0           GPIO_OSPEEDR_OSPEED12_0</span></div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1           GPIO_OSPEEDR_OSPEED12_1</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13             GPIO_OSPEEDR_OSPEED13</span></div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0           GPIO_OSPEEDR_OSPEED13_0</span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1           GPIO_OSPEEDR_OSPEED13_1</span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14             GPIO_OSPEEDR_OSPEED14</span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0           GPIO_OSPEEDR_OSPEED14_0</span></div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1           GPIO_OSPEEDR_OSPEED14_1</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15             GPIO_OSPEEDR_OSPEED15</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0           GPIO_OSPEEDR_OSPEED15_0</span></div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1           GPIO_OSPEEDR_OSPEED15_1</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;</div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos             (0U)                                  </span></div><div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20"> 8463</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0                 GPIO_PUPDR_PUPD0_Msk                  </span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 8465</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 8466</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos             (2U)                                  </span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 8468</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1                 GPIO_PUPDR_PUPD1_Msk                  </span></div><div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 8470</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8"> 8471</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos             (4U)                                  </span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 8473</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2                 GPIO_PUPDR_PUPD2_Msk                  </span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef"> 8475</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div><div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 8476</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos             (6U)                                  </span></div><div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 8478</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3                 GPIO_PUPDR_PUPD3_Msk                  </span></div><div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449"> 8480</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div><div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a"> 8481</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos             (8U)                                  </span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 8483</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4                 GPIO_PUPDR_PUPD4_Msk                  </span></div><div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c"> 8485</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div><div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 8486</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos             (10U)                                 </span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222"> 8488</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5                 GPIO_PUPDR_PUPD5_Msk                  </span></div><div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058"> 8490</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div><div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 8491</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos             (12U)                                 </span></div><div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072"> 8493</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6                 GPIO_PUPDR_PUPD6_Msk                  </span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 8495</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 8496</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos             (14U)                                 </span></div><div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad"> 8498</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7                 GPIO_PUPDR_PUPD7_Msk                  </span></div><div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 8500</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div><div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 8501</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos             (16U)                                 </span></div><div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 8503</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8                 GPIO_PUPDR_PUPD8_Msk                  </span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49"> 8505</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div><div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 8506</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos             (18U)                                 </span></div><div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 8508</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk             (0x3U &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9                 GPIO_PUPDR_PUPD9_Msk                  </span></div><div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 8510</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_0               (0x1U &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div><div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 8511</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_1               (0x2U &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos            (20U)                                 </span></div><div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 8513</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10                GPIO_PUPDR_PUPD10_Msk                 </span></div><div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 8515</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div><div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 8516</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos            (22U)                                 </span></div><div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 8518</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11                GPIO_PUPDR_PUPD11_Msk                 </span></div><div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b"> 8520</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div><div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 8521</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos            (24U)                                 </span></div><div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 8523</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12                GPIO_PUPDR_PUPD12_Msk                 </span></div><div class="line"><a name="l08525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74"> 8525</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 8526</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos            (26U)                                 </span></div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 8528</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13                GPIO_PUPDR_PUPD13_Msk                 </span></div><div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8"> 8530</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div><div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 8531</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos            (28U)                                 </span></div><div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 8533</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14                GPIO_PUPDR_PUPD14_Msk                 </span></div><div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 8535</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div><div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 8536</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos            (30U)                                 </span></div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 8538</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk            (0x3U &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15                GPIO_PUPDR_PUPD15_Msk                 </span></div><div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 8540</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_0              (0x1U &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 8541</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_1              (0x2U &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0                   GPIO_PUPDR_PUPD0</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0                 GPIO_PUPDR_PUPD0_0</span></div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1                 GPIO_PUPDR_PUPD0_1</span></div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1                   GPIO_PUPDR_PUPD1</span></div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0                 GPIO_PUPDR_PUPD1_0</span></div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1                 GPIO_PUPDR_PUPD1_1</span></div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2                   GPIO_PUPDR_PUPD2</span></div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0                 GPIO_PUPDR_PUPD2_0</span></div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1                 GPIO_PUPDR_PUPD2_1</span></div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3                   GPIO_PUPDR_PUPD3</span></div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0                 GPIO_PUPDR_PUPD3_0</span></div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1                 GPIO_PUPDR_PUPD3_1</span></div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4                   GPIO_PUPDR_PUPD4</span></div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0                 GPIO_PUPDR_PUPD4_0</span></div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1                 GPIO_PUPDR_PUPD4_1</span></div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5                   GPIO_PUPDR_PUPD5</span></div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0                 GPIO_PUPDR_PUPD5_0</span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1                 GPIO_PUPDR_PUPD5_1</span></div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6                   GPIO_PUPDR_PUPD6</span></div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0                 GPIO_PUPDR_PUPD6_0</span></div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1                 GPIO_PUPDR_PUPD6_1</span></div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7                   GPIO_PUPDR_PUPD7</span></div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0                 GPIO_PUPDR_PUPD7_0</span></div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1                 GPIO_PUPDR_PUPD7_1</span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8                   GPIO_PUPDR_PUPD8</span></div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0                 GPIO_PUPDR_PUPD8_0</span></div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1                 GPIO_PUPDR_PUPD8_1</span></div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9                   GPIO_PUPDR_PUPD9</span></div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0                 GPIO_PUPDR_PUPD9_0</span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1                 GPIO_PUPDR_PUPD9_1</span></div><div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10                  GPIO_PUPDR_PUPD10</span></div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                GPIO_PUPDR_PUPD10_0</span></div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                GPIO_PUPDR_PUPD10_1</span></div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11                  GPIO_PUPDR_PUPD11</span></div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                GPIO_PUPDR_PUPD11_0</span></div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                GPIO_PUPDR_PUPD11_1</span></div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12                  GPIO_PUPDR_PUPD12</span></div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                GPIO_PUPDR_PUPD12_0</span></div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                GPIO_PUPDR_PUPD12_1</span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13                  GPIO_PUPDR_PUPD13</span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                GPIO_PUPDR_PUPD13_0</span></div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                GPIO_PUPDR_PUPD13_1</span></div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14                  GPIO_PUPDR_PUPD14</span></div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                GPIO_PUPDR_PUPD14_0</span></div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                GPIO_PUPDR_PUPD14_1</span></div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15                  GPIO_PUPDR_PUPD15</span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                GPIO_PUPDR_PUPD15_0</span></div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                GPIO_PUPDR_PUPD15_1</span></div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;</div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID0_Pos                 (0U)                                  </span></div><div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321"> 8595</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID0_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID0_Pos)            </span></div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID0                     GPIO_IDR_ID0_Msk                      </span></div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID1_Pos                 (1U)                                  </span></div><div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba"> 8598</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID1_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID1_Pos)            </span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID1                     GPIO_IDR_ID1_Msk                      </span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID2_Pos                 (2U)                                  </span></div><div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 8601</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID2_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID2_Pos)            </span></div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID2                     GPIO_IDR_ID2_Msk                      </span></div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID3_Pos                 (3U)                                  </span></div><div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 8604</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID3_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID3_Pos)            </span></div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID3                     GPIO_IDR_ID3_Msk                      </span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID4_Pos                 (4U)                                  </span></div><div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 8607</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID4_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID4_Pos)            </span></div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID4                     GPIO_IDR_ID4_Msk                      </span></div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID5_Pos                 (5U)                                  </span></div><div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148"> 8610</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID5_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID5_Pos)            </span></div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID5                     GPIO_IDR_ID5_Msk                      </span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID6_Pos                 (6U)                                  </span></div><div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 8613</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID6_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID6_Pos)            </span></div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID6                     GPIO_IDR_ID6_Msk                      </span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID7_Pos                 (7U)                                  </span></div><div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 8616</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID7_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID7_Pos)            </span></div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID7                     GPIO_IDR_ID7_Msk                      </span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID8_Pos                 (8U)                                  </span></div><div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 8619</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID8_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID8_Pos)            </span></div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID8                     GPIO_IDR_ID8_Msk                      </span></div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID9_Pos                 (9U)                                  </span></div><div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315"> 8622</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID9_Msk                 (0x1U &lt;&lt; GPIO_IDR_ID9_Pos)            </span></div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID9                     GPIO_IDR_ID9_Msk                      </span></div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID10_Pos                (10U)                                 </span></div><div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 8625</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID10_Msk                (0x1U &lt;&lt; GPIO_IDR_ID10_Pos)           </span></div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID10                    GPIO_IDR_ID10_Msk                     </span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID11_Pos                (11U)                                 </span></div><div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758"> 8628</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID11_Msk                (0x1U &lt;&lt; GPIO_IDR_ID11_Pos)           </span></div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID11                    GPIO_IDR_ID11_Msk                     </span></div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID12_Pos                (12U)                                 </span></div><div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 8631</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID12_Msk                (0x1U &lt;&lt; GPIO_IDR_ID12_Pos)           </span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID12                    GPIO_IDR_ID12_Msk                     </span></div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID13_Pos                (13U)                                 </span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e"> 8634</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID13_Msk                (0x1U &lt;&lt; GPIO_IDR_ID13_Pos)           </span></div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID13                    GPIO_IDR_ID13_Msk                     </span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID14_Pos                (14U)                                 </span></div><div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 8637</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID14_Msk                (0x1U &lt;&lt; GPIO_IDR_ID14_Pos)           </span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID14                    GPIO_IDR_ID14_Msk                     </span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID15_Pos                (15U)                                 </span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 8640</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID15_Msk                (0x1U &lt;&lt; GPIO_IDR_ID15_Pos)           </span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID15                    GPIO_IDR_ID15_Msk                     </span></div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;</div><div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_0                      GPIO_IDR_ID0</span></div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_1                      GPIO_IDR_ID1</span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_2                      GPIO_IDR_ID2</span></div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_3                      GPIO_IDR_ID3</span></div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_4                      GPIO_IDR_ID4</span></div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_5                      GPIO_IDR_ID5</span></div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_6                      GPIO_IDR_ID6</span></div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_7                      GPIO_IDR_ID7</span></div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_8                      GPIO_IDR_ID8</span></div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_9                      GPIO_IDR_ID9</span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_10                     GPIO_IDR_ID10</span></div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_11                     GPIO_IDR_ID11</span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_12                     GPIO_IDR_ID12</span></div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_13                     GPIO_IDR_ID13</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_14                     GPIO_IDR_ID14</span></div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_15                     GPIO_IDR_ID15</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;</div><div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div><div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD0_Pos                 (0U)                                  </span></div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 8663</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD0_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD0_Pos)            </span></div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD0                     GPIO_ODR_OD0_Msk                      </span></div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD1_Pos                 (1U)                                  </span></div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767"> 8666</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD1_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD1_Pos)            </span></div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD1                     GPIO_ODR_OD1_Msk                      </span></div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD2_Pos                 (2U)                                  </span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 8669</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD2_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD2_Pos)            </span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD2                     GPIO_ODR_OD2_Msk                      </span></div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD3_Pos                 (3U)                                  </span></div><div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c"> 8672</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD3_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD3_Pos)            </span></div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD3                     GPIO_ODR_OD3_Msk                      </span></div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD4_Pos                 (4U)                                  </span></div><div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 8675</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD4_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD4_Pos)            </span></div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD4                     GPIO_ODR_OD4_Msk                      </span></div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD5_Pos                 (5U)                                  </span></div><div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 8678</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD5_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD5_Pos)            </span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD5                     GPIO_ODR_OD5_Msk                      </span></div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD6_Pos                 (6U)                                  </span></div><div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622"> 8681</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD6_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD6_Pos)            </span></div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD6                     GPIO_ODR_OD6_Msk                      </span></div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD7_Pos                 (7U)                                  </span></div><div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25"> 8684</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD7_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD7_Pos)            </span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD7                     GPIO_ODR_OD7_Msk                      </span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD8_Pos                 (8U)                                  </span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 8687</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD8_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD8_Pos)            </span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD8                     GPIO_ODR_OD8_Msk                      </span></div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD9_Pos                 (9U)                                  </span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87"> 8690</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD9_Msk                 (0x1U &lt;&lt; GPIO_ODR_OD9_Pos)            </span></div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD9                     GPIO_ODR_OD9_Msk                      </span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD10_Pos                (10U)                                 </span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae"> 8693</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD10_Msk                (0x1U &lt;&lt; GPIO_ODR_OD10_Pos)           </span></div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD10                    GPIO_ODR_OD10_Msk                     </span></div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD11_Pos                (11U)                                 </span></div><div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 8696</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD11_Msk                (0x1U &lt;&lt; GPIO_ODR_OD11_Pos)           </span></div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD11                    GPIO_ODR_OD11_Msk                     </span></div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD12_Pos                (12U)                                 </span></div><div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 8699</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD12_Msk                (0x1U &lt;&lt; GPIO_ODR_OD12_Pos)           </span></div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD12                    GPIO_ODR_OD12_Msk                     </span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD13_Pos                (13U)                                 </span></div><div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 8702</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD13_Msk                (0x1U &lt;&lt; GPIO_ODR_OD13_Pos)           </span></div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD13                    GPIO_ODR_OD13_Msk                     </span></div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD14_Pos                (14U)                                 </span></div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062"> 8705</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD14_Msk                (0x1U &lt;&lt; GPIO_ODR_OD14_Pos)           </span></div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD14                    GPIO_ODR_OD14_Msk                     </span></div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD15_Pos                (15U)                                 </span></div><div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 8708</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD15_Msk                (0x1U &lt;&lt; GPIO_ODR_OD15_Pos)           </span></div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD15                    GPIO_ODR_OD15_Msk                     </span></div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_0                       GPIO_ODR_OD0</span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_1                       GPIO_ODR_OD1</span></div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_2                       GPIO_ODR_OD2</span></div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_3                       GPIO_ODR_OD3</span></div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_4                       GPIO_ODR_OD4</span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_5                       GPIO_ODR_OD5</span></div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_6                       GPIO_ODR_OD6</span></div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_7                       GPIO_ODR_OD7</span></div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_8                       GPIO_ODR_OD8</span></div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_9                       GPIO_ODR_OD9</span></div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_10                      GPIO_ODR_OD10</span></div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_11                      GPIO_ODR_OD11</span></div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_12                      GPIO_ODR_OD12</span></div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_13                      GPIO_ODR_OD13</span></div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_14                      GPIO_ODR_OD14</span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_15                      GPIO_ODR_OD15</span></div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;</div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0_Pos                (0U)                                  </span></div><div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc"> 8730</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS0_Pos)           </span></div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0                    GPIO_BSRR_BS0_Msk                     </span></div><div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1_Pos                (1U)                                  </span></div><div class="line"><a name="l08733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49"> 8733</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS1_Pos)           </span></div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1                    GPIO_BSRR_BS1_Msk                     </span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2_Pos                (2U)                                  </span></div><div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac"> 8736</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS2_Pos)           </span></div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2                    GPIO_BSRR_BS2_Msk                     </span></div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3_Pos                (3U)                                  </span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099"> 8739</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS3_Pos)           </span></div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3                    GPIO_BSRR_BS3_Msk                     </span></div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4_Pos                (4U)                                  </span></div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 8742</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS4_Pos)           </span></div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4                    GPIO_BSRR_BS4_Msk                     </span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5_Pos                (5U)                                  </span></div><div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 8745</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS5_Pos)           </span></div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5                    GPIO_BSRR_BS5_Msk                     </span></div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6_Pos                (6U)                                  </span></div><div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63"> 8748</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS6_Pos)           </span></div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6                    GPIO_BSRR_BS6_Msk                     </span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7_Pos                (7U)                                  </span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 8751</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS7_Pos)           </span></div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7                    GPIO_BSRR_BS7_Msk                     </span></div><div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8_Pos                (8U)                                  </span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a"> 8754</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS8_Pos)           </span></div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8                    GPIO_BSRR_BS8_Msk                     </span></div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9_Pos                (9U)                                  </span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 8757</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9_Msk                (0x1U &lt;&lt; GPIO_BSRR_BS9_Pos)           </span></div><div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9                    GPIO_BSRR_BS9_Msk                     </span></div><div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10_Pos               (10U)                                 </span></div><div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 8760</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10_Msk               (0x1U &lt;&lt; GPIO_BSRR_BS10_Pos)          </span></div><div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10                   GPIO_BSRR_BS10_Msk                    </span></div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11_Pos               (11U)                                 </span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769"> 8763</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11_Msk               (0x1U &lt;&lt; GPIO_BSRR_BS11_Pos)          </span></div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11                   GPIO_BSRR_BS11_Msk                    </span></div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12_Pos               (12U)                                 </span></div><div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 8766</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12_Msk               (0x1U &lt;&lt; GPIO_BSRR_BS12_Pos)          </span></div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12                   GPIO_BSRR_BS12_Msk                    </span></div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13_Pos               (13U)                                 </span></div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe"> 8769</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13_Msk               (0x1U &lt;&lt; GPIO_BSRR_BS13_Pos)          </span></div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13                   GPIO_BSRR_BS13_Msk                    </span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14_Pos               (14U)                                 </span></div><div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 8772</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14_Msk               (0x1U &lt;&lt; GPIO_BSRR_BS14_Pos)          </span></div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14                   GPIO_BSRR_BS14_Msk                    </span></div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15_Pos               (15U)                                 </span></div><div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 8775</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15_Msk               (0x1U &lt;&lt; GPIO_BSRR_BS15_Pos)          </span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15                   GPIO_BSRR_BS15_Msk                    </span></div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0_Pos                (16U)                                 </span></div><div class="line"><a name="l08778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 8778</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR0_Pos)           </span></div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0                    GPIO_BSRR_BR0_Msk                     </span></div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1_Pos                (17U)                                 </span></div><div class="line"><a name="l08781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df"> 8781</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR1_Pos)           </span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1                    GPIO_BSRR_BR1_Msk                     </span></div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2_Pos                (18U)                                 </span></div><div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 8784</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR2_Pos)           </span></div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2                    GPIO_BSRR_BR2_Msk                     </span></div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3_Pos                (19U)                                 </span></div><div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 8787</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR3_Pos)           </span></div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3                    GPIO_BSRR_BR3_Msk                     </span></div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4_Pos                (20U)                                 </span></div><div class="line"><a name="l08790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f"> 8790</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR4_Pos)           </span></div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4                    GPIO_BSRR_BR4_Msk                     </span></div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5_Pos                (21U)                                 </span></div><div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 8793</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR5_Pos)           </span></div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5                    GPIO_BSRR_BR5_Msk                     </span></div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6_Pos                (22U)                                 </span></div><div class="line"><a name="l08796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad"> 8796</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR6_Pos)           </span></div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6                    GPIO_BSRR_BR6_Msk                     </span></div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7_Pos                (23U)                                 </span></div><div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 8799</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR7_Pos)           </span></div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7                    GPIO_BSRR_BR7_Msk                     </span></div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8_Pos                (24U)                                 </span></div><div class="line"><a name="l08802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 8802</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR8_Pos)           </span></div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8                    GPIO_BSRR_BR8_Msk                     </span></div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9_Pos                (25U)                                 </span></div><div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 8805</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9_Msk                (0x1U &lt;&lt; GPIO_BSRR_BR9_Pos)           </span></div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9                    GPIO_BSRR_BR9_Msk                     </span></div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10_Pos               (26U)                                 </span></div><div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 8808</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10_Msk               (0x1U &lt;&lt; GPIO_BSRR_BR10_Pos)          </span></div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10                   GPIO_BSRR_BR10_Msk                    </span></div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11_Pos               (27U)                                 </span></div><div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 8811</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11_Msk               (0x1U &lt;&lt; GPIO_BSRR_BR11_Pos)          </span></div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11                   GPIO_BSRR_BR11_Msk                    </span></div><div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12_Pos               (28U)                                 </span></div><div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 8814</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12_Msk               (0x1U &lt;&lt; GPIO_BSRR_BR12_Pos)          </span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12                   GPIO_BSRR_BR12_Msk                    </span></div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13_Pos               (29U)                                 </span></div><div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422"> 8817</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13_Msk               (0x1U &lt;&lt; GPIO_BSRR_BR13_Pos)          </span></div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13                   GPIO_BSRR_BR13_Msk                    </span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14_Pos               (30U)                                 </span></div><div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 8820</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14_Msk               (0x1U &lt;&lt; GPIO_BSRR_BR14_Pos)          </span></div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14                   GPIO_BSRR_BR14_Msk                    </span></div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15_Pos               (31U)                                 </span></div><div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 8823</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15_Msk               (0x1U &lt;&lt; GPIO_BSRR_BR15_Pos)          </span></div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15                   GPIO_BSRR_BR15_Msk                    </span></div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;</div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                      GPIO_BSRR_BS0</span></div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                      GPIO_BSRR_BS1</span></div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                      GPIO_BSRR_BS2</span></div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                      GPIO_BSRR_BS3</span></div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                      GPIO_BSRR_BS4</span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                      GPIO_BSRR_BS5</span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                      GPIO_BSRR_BS6</span></div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                      GPIO_BSRR_BS7</span></div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                      GPIO_BSRR_BS8</span></div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                      GPIO_BSRR_BS9</span></div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                     GPIO_BSRR_BS10</span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                     GPIO_BSRR_BS11</span></div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                     GPIO_BSRR_BS12</span></div><div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                     GPIO_BSRR_BS13</span></div><div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                     GPIO_BSRR_BS14</span></div><div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                     GPIO_BSRR_BS15</span></div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                      GPIO_BSRR_BR0</span></div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                      GPIO_BSRR_BR1</span></div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                      GPIO_BSRR_BR2</span></div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                      GPIO_BSRR_BR3</span></div><div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                      GPIO_BSRR_BR4</span></div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                      GPIO_BSRR_BR5</span></div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                      GPIO_BSRR_BR6</span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                      GPIO_BSRR_BR7</span></div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                      GPIO_BSRR_BR8</span></div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                      GPIO_BSRR_BR9</span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                     GPIO_BSRR_BR10</span></div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                     GPIO_BSRR_BR11</span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                     GPIO_BSRR_BR12</span></div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                     GPIO_BSRR_BR13</span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                     GPIO_BSRR_BR14</span></div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                     GPIO_BSRR_BR15</span></div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos               (0U)                                  </span></div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 8861</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK0_Pos)          </span></div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                   GPIO_LCKR_LCK0_Msk                    </span></div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos               (1U)                                  </span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 8864</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK1_Pos)          </span></div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                   GPIO_LCKR_LCK1_Msk                    </span></div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos               (2U)                                  </span></div><div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 8867</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK2_Pos)          </span></div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                   GPIO_LCKR_LCK2_Msk                    </span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos               (3U)                                  </span></div><div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 8870</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK3_Pos)          </span></div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                   GPIO_LCKR_LCK3_Msk                    </span></div><div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos               (4U)                                  </span></div><div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 8873</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK4_Pos)          </span></div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                   GPIO_LCKR_LCK4_Msk                    </span></div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos               (5U)                                  </span></div><div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 8876</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK5_Pos)          </span></div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                   GPIO_LCKR_LCK5_Msk                    </span></div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos               (6U)                                  </span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 8879</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK6_Pos)          </span></div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                   GPIO_LCKR_LCK6_Msk                    </span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos               (7U)                                  </span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 8882</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK7_Pos)          </span></div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                   GPIO_LCKR_LCK7_Msk                    </span></div><div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos               (8U)                                  </span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 8885</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK8_Pos)          </span></div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                   GPIO_LCKR_LCK8_Msk                    </span></div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos               (9U)                                  </span></div><div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 8888</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCK9_Pos)          </span></div><div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                   GPIO_LCKR_LCK9_Msk                    </span></div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos              (10U)                                 </span></div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 8891</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK10_Pos)         </span></div><div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                  GPIO_LCKR_LCK10_Msk                   </span></div><div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos              (11U)                                 </span></div><div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 8894</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK11_Pos)         </span></div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                  GPIO_LCKR_LCK11_Msk                   </span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos              (12U)                                 </span></div><div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 8897</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK12_Pos)         </span></div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                  GPIO_LCKR_LCK12_Msk                   </span></div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos              (13U)                                 </span></div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 8900</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK13_Pos)         </span></div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                  GPIO_LCKR_LCK13_Msk                   </span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos              (14U)                                 </span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 8903</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK14_Pos)         </span></div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                  GPIO_LCKR_LCK14_Msk                   </span></div><div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos              (15U)                                 </span></div><div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 8906</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK15_Pos)         </span></div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                  GPIO_LCKR_LCK15_Msk                   </span></div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos               (16U)                                 </span></div><div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 8909</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk               (0x1U &lt;&lt; GPIO_LCKR_LCKK_Pos)          </span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                   GPIO_LCKR_LCKK_Msk                    </span></div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register *********************/</span></div><div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos             (0U)                                  </span></div><div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 8913</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div><div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0                 GPIO_AFRL_AFSEL0_Msk                  </span></div><div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a"> 8915</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_0               (0x1U &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div><div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a"> 8916</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_1               (0x2U &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div><div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43"> 8917</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_2               (0x4U &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div><div class="line"><a name="l08918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52"> 8918</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_3               (0x8U &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div><div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos             (4U)                                  </span></div><div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 8920</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1                 GPIO_AFRL_AFSEL1_Msk                  </span></div><div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06"> 8922</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_0               (0x1U &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div><div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754"> 8923</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_1               (0x2U &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div><div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56"> 8924</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_2               (0x4U &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div><div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d"> 8925</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_3               (0x8U &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos             (8U)                                  </span></div><div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 8927</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2                 GPIO_AFRL_AFSEL2_Msk                  </span></div><div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb"> 8929</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_0               (0x1U &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div><div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e"> 8930</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_1               (0x2U &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div><div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c"> 8931</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_2               (0x4U &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div><div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc"> 8932</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_3               (0x8U &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos             (12U)                                 </span></div><div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 8934</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3                 GPIO_AFRL_AFSEL3_Msk                  </span></div><div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d"> 8936</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_0               (0x1U &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div><div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015"> 8937</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_1               (0x2U &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div><div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab"> 8938</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_2               (0x4U &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div><div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e"> 8939</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_3               (0x8U &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos             (16U)                                 </span></div><div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 8941</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4                 GPIO_AFRL_AFSEL4_Msk                  </span></div><div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443"> 8943</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_0               (0x1U &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div><div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846"> 8944</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_1               (0x2U &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div><div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf"> 8945</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_2               (0x4U &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div><div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8"> 8946</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_3               (0x8U &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos             (20U)                                 </span></div><div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 8948</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5                 GPIO_AFRL_AFSEL5_Msk                  </span></div><div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb"> 8950</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_0               (0x1U &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div><div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6"> 8951</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_1               (0x2U &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div><div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7"> 8952</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_2               (0x4U &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div><div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc"> 8953</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_3               (0x8U &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos             (24U)                                 </span></div><div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 8955</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6                 GPIO_AFRL_AFSEL6_Msk                  </span></div><div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159"> 8957</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_0               (0x1U &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div><div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de"> 8958</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_1               (0x2U &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div><div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72"> 8959</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_2               (0x4U &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div><div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280"> 8960</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_3               (0x8U &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos             (28U)                                 </span></div><div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 8962</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7                 GPIO_AFRL_AFSEL7_Msk                  </span></div><div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d"> 8964</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_0               (0x1U &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div><div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85"> 8965</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_1               (0x2U &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div><div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f"> 8966</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_2               (0x4U &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div><div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3"> 8967</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_3               (0x8U &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0                      GPIO_AFRL_AFSEL0</span></div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_0                    GPIO_AFRL_AFSEL0_0</span></div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_1                    GPIO_AFRL_AFSEL0_1</span></div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_2                    GPIO_AFRL_AFSEL0_2</span></div><div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_3                    GPIO_AFRL_AFSEL0_3</span></div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1                      GPIO_AFRL_AFSEL1</span></div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_0                    GPIO_AFRL_AFSEL1_0</span></div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_1                    GPIO_AFRL_AFSEL1_1</span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_2                    GPIO_AFRL_AFSEL1_2</span></div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_3                    GPIO_AFRL_AFSEL1_3</span></div><div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2                      GPIO_AFRL_AFSEL2</span></div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_0                    GPIO_AFRL_AFSEL2_0</span></div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_1                    GPIO_AFRL_AFSEL2_1</span></div><div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_2                    GPIO_AFRL_AFSEL2_2</span></div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_3                    GPIO_AFRL_AFSEL2_3</span></div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3                      GPIO_AFRL_AFSEL3</span></div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_0                    GPIO_AFRL_AFSEL3_0</span></div><div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_1                    GPIO_AFRL_AFSEL3_1</span></div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_2                    GPIO_AFRL_AFSEL3_2</span></div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_3                    GPIO_AFRL_AFSEL3_3</span></div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4                      GPIO_AFRL_AFSEL4</span></div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_0                    GPIO_AFRL_AFSEL4_0</span></div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_1                    GPIO_AFRL_AFSEL4_1</span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_2                    GPIO_AFRL_AFSEL4_2</span></div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_3                    GPIO_AFRL_AFSEL4_3</span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5                      GPIO_AFRL_AFSEL5</span></div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_0                    GPIO_AFRL_AFSEL5_0</span></div><div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_1                    GPIO_AFRL_AFSEL5_1</span></div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_2                    GPIO_AFRL_AFSEL5_2</span></div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_3                    GPIO_AFRL_AFSEL5_3</span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6                      GPIO_AFRL_AFSEL6</span></div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_0                    GPIO_AFRL_AFSEL6_0</span></div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_1                    GPIO_AFRL_AFSEL6_1</span></div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_2                    GPIO_AFRL_AFSEL6_2</span></div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_3                    GPIO_AFRL_AFSEL6_3</span></div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7                      GPIO_AFRL_AFSEL7</span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_0                    GPIO_AFRL_AFSEL7_0</span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_1                    GPIO_AFRL_AFSEL7_1</span></div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_2                    GPIO_AFRL_AFSEL7_2</span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_3                    GPIO_AFRL_AFSEL7_3</span></div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;</div><div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register *********************/</span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos             (0U)                                  </span></div><div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 9013</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8                 GPIO_AFRH_AFSEL8_Msk                  </span></div><div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d"> 9015</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_0               (0x1U &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div><div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92"> 9016</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_1               (0x2U &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div><div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3"> 9017</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_2               (0x4U &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div><div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e"> 9018</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_3               (0x8U &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos             (4U)                                  </span></div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 9020</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9                 GPIO_AFRH_AFSEL9_Msk                  </span></div><div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e"> 9022</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_0               (0x1U &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div><div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f"> 9023</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_1               (0x2U &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div><div class="line"><a name="l09024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56"> 9024</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_2               (0x4U &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div><div class="line"><a name="l09025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689"> 9025</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_3               (0x8U &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos            (8U)                                  </span></div><div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 9027</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk            (0xFU &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10                GPIO_AFRH_AFSEL10_Msk                 </span></div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe"> 9029</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_0              (0x1U &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div><div class="line"><a name="l09030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832"> 9030</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_1              (0x2U &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div><div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598"> 9031</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_2              (0x4U &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div><div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5"> 9032</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_3              (0x8U &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos            (12U)                                 </span></div><div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 9034</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk            (0xFU &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11                GPIO_AFRH_AFSEL11_Msk                 </span></div><div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d"> 9036</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_0              (0x1U &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div><div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195"> 9037</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_1              (0x2U &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div><div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647"> 9038</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_2              (0x4U &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321"> 9039</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_3              (0x8U &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos            (16U)                                 </span></div><div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 9041</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk            (0xFU &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12                GPIO_AFRH_AFSEL12_Msk                 </span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea"> 9043</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_0              (0x1U &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div><div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa"> 9044</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_1              (0x2U &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div><div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf"> 9045</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_2              (0x4U &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div><div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183"> 9046</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_3              (0x8U &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos            (20U)                                 </span></div><div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 9048</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk            (0xFU &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13                GPIO_AFRH_AFSEL13_Msk                 </span></div><div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf"> 9050</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_0              (0x1U &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div><div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7"> 9051</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_1              (0x2U &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div><div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb"> 9052</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_2              (0x4U &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c"> 9053</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_3              (0x8U &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos            (24U)                                 </span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 9055</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk            (0xFU &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div><div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14                GPIO_AFRH_AFSEL14_Msk                 </span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99"> 9057</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_0              (0x1U &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02"> 9058</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_1              (0x2U &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f"> 9059</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_2              (0x4U &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div><div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d"> 9060</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_3              (0x8U &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos            (28U)                                 </span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 9062</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk            (0xFU &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15                GPIO_AFRH_AFSEL15_Msk                 </span></div><div class="line"><a name="l09064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348"> 9064</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_0              (0x1U &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274"> 9065</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_1              (0x2U &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div><div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861"> 9066</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_2              (0x4U &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf"> 9067</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_3              (0x8U &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div><div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0                      GPIO_AFRH_AFSEL8</span></div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_0                    GPIO_AFRH_AFSEL8_0</span></div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_1                    GPIO_AFRH_AFSEL8_1</span></div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_2                    GPIO_AFRH_AFSEL8_2</span></div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_3                    GPIO_AFRH_AFSEL8_3</span></div><div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1                      GPIO_AFRH_AFSEL9</span></div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_0                    GPIO_AFRH_AFSEL9_0</span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_1                    GPIO_AFRH_AFSEL9_1</span></div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_2                    GPIO_AFRH_AFSEL9_2</span></div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_3                    GPIO_AFRH_AFSEL9_3</span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2                      GPIO_AFRH_AFSEL10</span></div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_0                    GPIO_AFRH_AFSEL10_0</span></div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_1                    GPIO_AFRH_AFSEL10_1</span></div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_2                    GPIO_AFRH_AFSEL10_2</span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_3                    GPIO_AFRH_AFSEL10_3</span></div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3                      GPIO_AFRH_AFSEL11</span></div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_0                    GPIO_AFRH_AFSEL11_0</span></div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_1                    GPIO_AFRH_AFSEL11_1</span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_2                    GPIO_AFRH_AFSEL11_2</span></div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_3                    GPIO_AFRH_AFSEL11_3</span></div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4                      GPIO_AFRH_AFSEL12</span></div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_0                    GPIO_AFRH_AFSEL12_0</span></div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_1                    GPIO_AFRH_AFSEL12_1</span></div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_2                    GPIO_AFRH_AFSEL12_2</span></div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_3                    GPIO_AFRH_AFSEL12_3</span></div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5                      GPIO_AFRH_AFSEL13</span></div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_0                    GPIO_AFRH_AFSEL13_0</span></div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_1                    GPIO_AFRH_AFSEL13_1</span></div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_2                    GPIO_AFRH_AFSEL13_2</span></div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_3                    GPIO_AFRH_AFSEL13_3</span></div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6                      GPIO_AFRH_AFSEL14</span></div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_0                    GPIO_AFRH_AFSEL14_0</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_1                    GPIO_AFRH_AFSEL14_1</span></div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_2                    GPIO_AFRH_AFSEL14_2</span></div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_3                    GPIO_AFRH_AFSEL14_3</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7                      GPIO_AFRH_AFSEL15</span></div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_0                    GPIO_AFRH_AFSEL15_0</span></div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_1                    GPIO_AFRH_AFSEL15_1</span></div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_2                    GPIO_AFRH_AFSEL15_2</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_3                    GPIO_AFRH_AFSEL15_3</span></div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;</div><div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;<span class="comment">/******************  Bits definition for GPIO_BRR register  ******************/</span></div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0_Pos                 (0U)                                  </span></div><div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f"> 9113</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR0_Pos)            </span></div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0                     GPIO_BRR_BR0_Msk                      </span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1_Pos                 (1U)                                  </span></div><div class="line"><a name="l09116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454"> 9116</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR1_Pos)            </span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1                     GPIO_BRR_BR1_Msk                      </span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2_Pos                 (2U)                                  </span></div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895"> 9119</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR2_Pos)            </span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2                     GPIO_BRR_BR2_Msk                      </span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3_Pos                 (3U)                                  </span></div><div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64"> 9122</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR3_Pos)            </span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3                     GPIO_BRR_BR3_Msk                      </span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4_Pos                 (4U)                                  </span></div><div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803"> 9125</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR4_Pos)            </span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4                     GPIO_BRR_BR4_Msk                      </span></div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5_Pos                 (5U)                                  </span></div><div class="line"><a name="l09128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e"> 9128</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR5_Pos)            </span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5                     GPIO_BRR_BR5_Msk                      </span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6_Pos                 (6U)                                  </span></div><div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc"> 9131</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR6_Pos)            </span></div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6                     GPIO_BRR_BR6_Msk                      </span></div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7_Pos                 (7U)                                  </span></div><div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0"> 9134</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR7_Pos)            </span></div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7                     GPIO_BRR_BR7_Msk                      </span></div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8_Pos                 (8U)                                  </span></div><div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77"> 9137</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR8_Pos)            </span></div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8                     GPIO_BRR_BR8_Msk                      </span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9_Pos                 (9U)                                  </span></div><div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d"> 9140</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9_Msk                 (0x1U &lt;&lt; GPIO_BRR_BR9_Pos)            </span></div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9                     GPIO_BRR_BR9_Msk                      </span></div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10_Pos                (10U)                                 </span></div><div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023"> 9143</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10_Msk                (0x1U &lt;&lt; GPIO_BRR_BR10_Pos)           </span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10                    GPIO_BRR_BR10_Msk                     </span></div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11_Pos                (11U)                                 </span></div><div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a"> 9146</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11_Msk                (0x1U &lt;&lt; GPIO_BRR_BR11_Pos)           </span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11                    GPIO_BRR_BR11_Msk                     </span></div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12_Pos                (12U)                                 </span></div><div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca"> 9149</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12_Msk                (0x1U &lt;&lt; GPIO_BRR_BR12_Pos)           </span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12                    GPIO_BRR_BR12_Msk                     </span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13_Pos                (13U)                                 </span></div><div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f"> 9152</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13_Msk                (0x1U &lt;&lt; GPIO_BRR_BR13_Pos)           </span></div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13                    GPIO_BRR_BR13_Msk                     </span></div><div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14_Pos                (14U)                                 </span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724"> 9155</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14_Msk                (0x1U &lt;&lt; GPIO_BRR_BR14_Pos)           </span></div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14                    GPIO_BRR_BR14_Msk                     </span></div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15_Pos                (15U)                                 </span></div><div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e"> 9158</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15_Msk                (0x1U &lt;&lt; GPIO_BRR_BR15_Pos)           </span></div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15                    GPIO_BRR_BR15_Msk                     </span></div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;</div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;</div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div><div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos            (0U)                                         </span></div><div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 9169</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk            (0x1U &lt;&lt; I2C_CR1_PE_Pos)                     </span></div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 9170</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE                I2C_CR1_PE_Msk                               </span></div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Pos         (1U)                                         </span></div><div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51"> 9172</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Msk         (0x1U &lt;&lt; I2C_CR1_SMBUS_Pos)                  </span></div><div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 9173</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS             I2C_CR1_SMBUS_Msk                            </span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Pos       (3U)                                         </span></div><div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945"> 9175</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Msk       (0x1U &lt;&lt; I2C_CR1_SMBTYPE_Pos)                </span></div><div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 9176</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE           I2C_CR1_SMBTYPE_Msk                          </span></div><div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Pos         (4U)                                         </span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3"> 9178</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Msk         (0x1U &lt;&lt; I2C_CR1_ENARP_Pos)                  </span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 9179</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP             I2C_CR1_ENARP_Msk                            </span></div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Pos         (5U)                                         </span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d"> 9181</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Msk         (0x1U &lt;&lt; I2C_CR1_ENPEC_Pos)                  </span></div><div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 9182</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC             I2C_CR1_ENPEC_Msk                            </span></div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Pos          (6U)                                         </span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06"> 9184</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Msk          (0x1U &lt;&lt; I2C_CR1_ENGC_Pos)                   </span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 9185</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC              I2C_CR1_ENGC_Msk                             </span></div><div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos     (7U)                                         </span></div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 9187</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk     (0x1U &lt;&lt; I2C_CR1_NOSTRETCH_Pos)              </span></div><div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 9188</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH         I2C_CR1_NOSTRETCH_Msk                        </span></div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;<span class="preprocessor">#define I2C_CR1_START_Pos         (8U)                                         </span></div><div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b"> 9190</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START_Msk         (0x1U &lt;&lt; I2C_CR1_START_Pos)                  </span></div><div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 9191</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START             I2C_CR1_START_Msk                            </span></div><div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Pos          (9U)                                         </span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893"> 9193</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Msk          (0x1U &lt;&lt; I2C_CR1_STOP_Pos)                   </span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 9194</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP              I2C_CR1_STOP_Msk                             </span></div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Pos           (10U)                                        </span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927"> 9196</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Msk           (0x1U &lt;&lt; I2C_CR1_ACK_Pos)                    </span></div><div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 9197</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK               I2C_CR1_ACK_Msk                              </span></div><div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Pos           (11U)                                        </span></div><div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686"> 9199</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Msk           (0x1U &lt;&lt; I2C_CR1_POS_Pos)                    </span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 9200</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS               I2C_CR1_POS_Msk                              </span></div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Pos           (12U)                                        </span></div><div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e"> 9202</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Msk           (0x1U &lt;&lt; I2C_CR1_PEC_Pos)                    </span></div><div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 9203</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC               I2C_CR1_PEC_Msk                              </span></div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Pos         (13U)                                        </span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6"> 9205</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Msk         (0x1U &lt;&lt; I2C_CR1_ALERT_Pos)                  </span></div><div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 9206</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT             I2C_CR1_ALERT_Msk                            </span></div><div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos         (15U)                                        </span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 9208</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk         (0x1U &lt;&lt; I2C_CR1_SWRST_Pos)                  </span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 9209</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST             I2C_CR1_SWRST_Msk                            </span></div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Pos          (0U)                                         </span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea"> 9213</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Msk          (0x3FU &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 9214</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ              I2C_CR2_FREQ_Msk                             </span></div><div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 9215</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_0            (0x01U &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 9216</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_1            (0x02U &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 9217</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_2            (0x04U &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div><div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 9218</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_3            (0x08U &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div><div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 9219</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_4            (0x10U &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 9220</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_5            (0x20U &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Pos       (8U)                                         </span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029"> 9223</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Msk       (0x1U &lt;&lt; I2C_CR2_ITERREN_Pos)                </span></div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 9224</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN           I2C_CR2_ITERREN_Msk                          </span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Pos       (9U)                                         </span></div><div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706"> 9226</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Msk       (0x1U &lt;&lt; I2C_CR2_ITEVTEN_Pos)                </span></div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 9227</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN           I2C_CR2_ITEVTEN_Msk                          </span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Pos       (10U)                                        </span></div><div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713"> 9229</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Msk       (0x1U &lt;&lt; I2C_CR2_ITBUFEN_Pos)                </span></div><div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 9230</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN           I2C_CR2_ITBUFEN_Msk                          </span></div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Pos         (11U)                                        </span></div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399"> 9232</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Msk         (0x1U &lt;&lt; I2C_CR2_DMAEN_Pos)                  </span></div><div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 9233</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN             I2C_CR2_DMAEN_Msk                            </span></div><div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Pos          (12U)                                        </span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382"> 9235</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Msk          (0x1U &lt;&lt; I2C_CR2_LAST_Pos)                   </span></div><div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 9236</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST              I2C_CR2_LAST_Msk                             </span></div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 9239</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_7           0x000000FEU                                  </span></div><div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 9240</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_9           0x00000300U                                  </span></div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Pos         (0U)                                         </span></div><div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356"> 9243</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD0_Pos)                  </span></div><div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 9244</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0             I2C_OAR1_ADD0_Msk                            </span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Pos         (1U)                                         </span></div><div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb"> 9246</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD1_Pos)                  </span></div><div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 9247</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1             I2C_OAR1_ADD1_Msk                            </span></div><div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Pos         (2U)                                         </span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e"> 9249</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD2_Pos)                  </span></div><div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 9250</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2             I2C_OAR1_ADD2_Msk                            </span></div><div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Pos         (3U)                                         </span></div><div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c"> 9252</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD3_Pos)                  </span></div><div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 9253</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3             I2C_OAR1_ADD3_Msk                            </span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Pos         (4U)                                         </span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638"> 9255</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD4_Pos)                  </span></div><div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 9256</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4             I2C_OAR1_ADD4_Msk                            </span></div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Pos         (5U)                                         </span></div><div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd"> 9258</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD5_Pos)                  </span></div><div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 9259</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5             I2C_OAR1_ADD5_Msk                            </span></div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Pos         (6U)                                         </span></div><div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d"> 9261</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD6_Pos)                  </span></div><div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 9262</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6             I2C_OAR1_ADD6_Msk                            </span></div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Pos         (7U)                                         </span></div><div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8"> 9264</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD7_Pos)                  </span></div><div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 9265</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7             I2C_OAR1_ADD7_Msk                            </span></div><div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Pos         (8U)                                         </span></div><div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65"> 9267</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD8_Pos)                  </span></div><div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 9268</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8             I2C_OAR1_ADD8_Msk                            </span></div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Pos         (9U)                                         </span></div><div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2"> 9270</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Msk         (0x1U &lt;&lt; I2C_OAR1_ADD9_Pos)                  </span></div><div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 9271</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9             I2C_OAR1_ADD9_Msk                            </span></div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Pos      (15U)                                        </span></div><div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418"> 9274</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Msk      (0x1U &lt;&lt; I2C_OAR1_ADDMODE_Pos)               </span></div><div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 9275</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE          I2C_OAR1_ADDMODE_Msk                         </span></div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Pos       (0U)                                         </span></div><div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9"> 9279</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Msk       (0x1U &lt;&lt; I2C_OAR2_ENDUAL_Pos)                </span></div><div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 9280</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL           I2C_OAR2_ENDUAL_Msk                          </span></div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Pos         (1U)                                         </span></div><div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5"> 9282</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Msk         (0x7FU &lt;&lt; I2C_OAR2_ADD2_Pos)                 </span></div><div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 9283</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2             I2C_OAR2_ADD2_Msk                            </span></div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;<span class="preprocessor">#define I2C_DR_DR_Pos             (0U)                                         </span></div><div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1"> 9287</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR_Msk             (0xFFU &lt;&lt; I2C_DR_DR_Pos)                     </span></div><div class="line"><a name="l09288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 9288</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR                 I2C_DR_DR_Msk                                </span></div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Pos            (0U)                                         </span></div><div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df"> 9292</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Msk            (0x1U &lt;&lt; I2C_SR1_SB_Pos)                     </span></div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 9293</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB                I2C_SR1_SB_Msk                               </span></div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Pos          (1U)                                         </span></div><div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f"> 9295</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Msk          (0x1U &lt;&lt; I2C_SR1_ADDR_Pos)                   </span></div><div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 9296</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR              I2C_SR1_ADDR_Msk                             </span></div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Pos           (2U)                                         </span></div><div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1"> 9298</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Msk           (0x1U &lt;&lt; I2C_SR1_BTF_Pos)                    </span></div><div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 9299</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF               I2C_SR1_BTF_Msk                              </span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Pos         (3U)                                         </span></div><div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b"> 9301</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Msk         (0x1U &lt;&lt; I2C_SR1_ADD10_Pos)                  </span></div><div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 9302</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10             I2C_SR1_ADD10_Msk                            </span></div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Pos         (4U)                                         </span></div><div class="line"><a name="l09304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4"> 9304</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Msk         (0x1U &lt;&lt; I2C_SR1_STOPF_Pos)                  </span></div><div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 9305</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF             I2C_SR1_STOPF_Msk                            </span></div><div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Pos          (6U)                                         </span></div><div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62"> 9307</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Msk          (0x1U &lt;&lt; I2C_SR1_RXNE_Pos)                   </span></div><div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 9308</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE              I2C_SR1_RXNE_Msk                             </span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Pos           (7U)                                         </span></div><div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea"> 9310</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Msk           (0x1U &lt;&lt; I2C_SR1_TXE_Pos)                    </span></div><div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 9311</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE               I2C_SR1_TXE_Msk                              </span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Pos          (8U)                                         </span></div><div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d"> 9313</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Msk          (0x1U &lt;&lt; I2C_SR1_BERR_Pos)                   </span></div><div class="line"><a name="l09314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 9314</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR              I2C_SR1_BERR_Msk                             </span></div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Pos          (9U)                                         </span></div><div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da"> 9316</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Msk          (0x1U &lt;&lt; I2C_SR1_ARLO_Pos)                   </span></div><div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 9317</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO              I2C_SR1_ARLO_Msk                             </span></div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Pos            (10U)                                        </span></div><div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6"> 9319</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Msk            (0x1U &lt;&lt; I2C_SR1_AF_Pos)                     </span></div><div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 9320</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF                I2C_SR1_AF_Msk                               </span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Pos           (11U)                                        </span></div><div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8"> 9322</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Msk           (0x1U &lt;&lt; I2C_SR1_OVR_Pos)                    </span></div><div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 9323</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR               I2C_SR1_OVR_Msk                              </span></div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Pos        (12U)                                        </span></div><div class="line"><a name="l09325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938"> 9325</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Msk        (0x1U &lt;&lt; I2C_SR1_PECERR_Pos)                 </span></div><div class="line"><a name="l09326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 9326</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR            I2C_SR1_PECERR_Msk                           </span></div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Pos       (14U)                                        </span></div><div class="line"><a name="l09328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416"> 9328</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Msk       (0x1U &lt;&lt; I2C_SR1_TIMEOUT_Pos)                </span></div><div class="line"><a name="l09329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 9329</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT           I2C_SR1_TIMEOUT_Msk                          </span></div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Pos      (15U)                                        </span></div><div class="line"><a name="l09331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6"> 9331</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Msk      (0x1U &lt;&lt; I2C_SR1_SMBALERT_Pos)               </span></div><div class="line"><a name="l09332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 9332</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT          I2C_SR1_SMBALERT_Msk                         </span></div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Pos           (0U)                                         </span></div><div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2"> 9336</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Msk           (0x1U &lt;&lt; I2C_SR2_MSL_Pos)                    </span></div><div class="line"><a name="l09337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 9337</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL               I2C_SR2_MSL_Msk                              </span></div><div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Pos          (1U)                                         </span></div><div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110"> 9339</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Msk          (0x1U &lt;&lt; I2C_SR2_BUSY_Pos)                   </span></div><div class="line"><a name="l09340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 9340</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY              I2C_SR2_BUSY_Msk                             </span></div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Pos           (2U)                                         </span></div><div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e"> 9342</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Msk           (0x1U &lt;&lt; I2C_SR2_TRA_Pos)                    </span></div><div class="line"><a name="l09343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 9343</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA               I2C_SR2_TRA_Msk                              </span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Pos       (4U)                                         </span></div><div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383"> 9345</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Msk       (0x1U &lt;&lt; I2C_SR2_GENCALL_Pos)                </span></div><div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 9346</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL           I2C_SR2_GENCALL_Msk                          </span></div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Pos    (5U)                                         </span></div><div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26"> 9348</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Msk    (0x1U &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)             </span></div><div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 9349</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT        I2C_SR2_SMBDEFAULT_Msk                       </span></div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Pos       (6U)                                         </span></div><div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d"> 9351</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Msk       (0x1U &lt;&lt; I2C_SR2_SMBHOST_Pos)                </span></div><div class="line"><a name="l09352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 9352</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST           I2C_SR2_SMBHOST_Msk                          </span></div><div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Pos         (7U)                                         </span></div><div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30"> 9354</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Msk         (0x1U &lt;&lt; I2C_SR2_DUALF_Pos)                  </span></div><div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 9355</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF             I2C_SR2_DUALF_Msk                            </span></div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Pos           (8U)                                         </span></div><div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88"> 9357</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Msk           (0xFFU &lt;&lt; I2C_SR2_PEC_Pos)                   </span></div><div class="line"><a name="l09358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 9358</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC               I2C_SR2_PEC_Msk                              </span></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Pos           (0U)                                         </span></div><div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b"> 9362</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Msk           (0xFFFU &lt;&lt; I2C_CCR_CCR_Pos)                  </span></div><div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 9363</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR               I2C_CCR_CCR_Msk                              </span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Pos          (14U)                                        </span></div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6"> 9365</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Msk          (0x1U &lt;&lt; I2C_CCR_DUTY_Pos)                   </span></div><div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 9366</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY              I2C_CCR_DUTY_Msk                             </span></div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Pos            (15U)                                        </span></div><div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e"> 9368</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Msk            (0x1U &lt;&lt; I2C_CCR_FS_Pos)                     </span></div><div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 9369</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS                I2C_CCR_FS_Msk                               </span></div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Pos       (0U)                                         </span></div><div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe"> 9373</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Msk       (0x3FU &lt;&lt; I2C_TRISE_TRISE_Pos)               </span></div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 9374</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE           I2C_TRISE_TRISE_Msk                          </span></div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_FLTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;<span class="preprocessor">#define I2C_FLTR_DNF_Pos          (0U)                                         </span></div><div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2366c5012d3662571a9577145d9a3b84"> 9378</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_DNF_Msk          (0xFU &lt;&lt; I2C_FLTR_DNF_Pos)                   </span></div><div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4c34d459e53d73c92e0a6fd383795"> 9379</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_DNF              I2C_FLTR_DNF_Msk                             </span></div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;<span class="preprocessor">#define I2C_FLTR_ANOFF_Pos        (4U)                                         </span></div><div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214eda503ba769772d183ee34da4ed8d"> 9381</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_ANOFF_Msk        (0x1U &lt;&lt; I2C_FLTR_ANOFF_Pos)                 </span></div><div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32"> 9382</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_ANOFF            I2C_FLTR_ANOFF_Msk                           </span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="comment">/*        Fast Mode Plus Inter-integrated Circuit Interface (I2C)             */</span></div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_PE_Pos               (0U)                                   </span></div><div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7034a167e4c16f88521f577b3c9d2262"> 9391</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_PE_Msk               (0x1U &lt;&lt; FMPI2C_CR1_PE_Pos)            </span></div><div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e038a939ff4314c2555e4dd28e9fe04"> 9392</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_PE                   FMPI2C_CR1_PE_Msk                      </span></div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_TXIE_Pos             (1U)                                   </span></div><div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b4cefc20bdaae999a6f65710b5061c"> 9394</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_TXIE_Msk             (0x1U &lt;&lt; FMPI2C_CR1_TXIE_Pos)          </span></div><div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f8b11cc30ef6fe3a949b8bb54e5bc5"> 9395</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_TXIE                 FMPI2C_CR1_TXIE_Msk                    </span></div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_RXIE_Pos             (2U)                                   </span></div><div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7de82365c6e346f2d07b8dd781d9de51"> 9397</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_RXIE_Msk             (0x1U &lt;&lt; FMPI2C_CR1_RXIE_Pos)          </span></div><div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04304d426497fd2a9bde5a58137ced45"> 9398</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_RXIE                 FMPI2C_CR1_RXIE_Msk                    </span></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ADDRIE_Pos           (3U)                                   </span></div><div class="line"><a name="l09400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553ca385bfd3683b9a859fa626a98b84"> 9400</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ADDRIE_Msk           (0x1U &lt;&lt; FMPI2C_CR1_ADDRIE_Pos)        </span></div><div class="line"><a name="l09401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66ac0b169ece4d11a121f0585b011d90"> 9401</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ADDRIE               FMPI2C_CR1_ADDRIE_Msk                  </span></div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_NACKIE_Pos           (4U)                                   </span></div><div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818f71fdddb0f73973242b0d92c235a5"> 9403</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_NACKIE_Msk           (0x1U &lt;&lt; FMPI2C_CR1_NACKIE_Pos)        </span></div><div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b9649f94b686fb9ca61ef9b59b1823"> 9404</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_NACKIE               FMPI2C_CR1_NACKIE_Msk                  </span></div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_STOPIE_Pos           (5U)                                   </span></div><div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7362ac2c4a55c6f936738b38ddb33350"> 9406</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_STOPIE_Msk           (0x1U &lt;&lt; FMPI2C_CR1_STOPIE_Pos)        </span></div><div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga063c7be10fc38bb5136c8da9336d0b00"> 9407</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_STOPIE               FMPI2C_CR1_STOPIE_Msk                  </span></div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_TCIE_Pos             (6U)                                   </span></div><div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16db977c39041705809f545b6b60387"> 9409</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_TCIE_Msk             (0x1U &lt;&lt; FMPI2C_CR1_TCIE_Pos)          </span></div><div class="line"><a name="l09410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga093815cadbb677d384220dbd7d77a94b"> 9410</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_TCIE                 FMPI2C_CR1_TCIE_Msk                    </span></div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ERRIE_Pos            (7U)                                   </span></div><div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d048a9fafd66dfb1a05d7348b33190"> 9412</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ERRIE_Msk            (0x1U &lt;&lt; FMPI2C_CR1_ERRIE_Pos)         </span></div><div class="line"><a name="l09413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37875df6a78049fa3dc089491ca0fa14"> 9413</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ERRIE                FMPI2C_CR1_ERRIE_Msk                   </span></div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_DFN_Pos              (8U)                                   </span></div><div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3670a30a784b3c4c231c7cb31bd8de95"> 9415</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_DFN_Msk              (0xFU &lt;&lt; FMPI2C_CR1_DFN_Pos)           </span></div><div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8a856f7d491b52229ca70020114dc2c"> 9416</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_DFN                  FMPI2C_CR1_DFN_Msk                     </span></div><div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ANFOFF_Pos           (12U)                                  </span></div><div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39835b12e5585efe92db0e49e3695b52"> 9418</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ANFOFF_Msk           (0x1U &lt;&lt; FMPI2C_CR1_ANFOFF_Pos)        </span></div><div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b0aecccef35e0139c1995c75fcb4d"> 9419</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ANFOFF               FMPI2C_CR1_ANFOFF_Msk                  </span></div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_TXDMAEN_Pos          (14U)                                  </span></div><div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238b7610adfee9f77ce4df202c856970"> 9421</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_TXDMAEN_Msk          (0x1U &lt;&lt; FMPI2C_CR1_TXDMAEN_Pos)       </span></div><div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab782ca617fe34d2e9256870b7ef0be2d"> 9422</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_TXDMAEN              FMPI2C_CR1_TXDMAEN_Msk                 </span></div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_RXDMAEN_Pos          (15U)                                  </span></div><div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfeccec67d683d68a8d5d22e6ae96622"> 9424</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_RXDMAEN_Msk          (0x1U &lt;&lt; FMPI2C_CR1_RXDMAEN_Pos)       </span></div><div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcefa3666a5b92075f8a51ebeebc05dc"> 9425</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_RXDMAEN              FMPI2C_CR1_RXDMAEN_Msk                 </span></div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_SBC_Pos              (16U)                                  </span></div><div class="line"><a name="l09427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad26a68f5acb537815a1541c06444dee3"> 9427</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_SBC_Msk              (0x1U &lt;&lt; FMPI2C_CR1_SBC_Pos)           </span></div><div class="line"><a name="l09428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd787f252ea560fbf8b298c78d40814"> 9428</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_SBC                  FMPI2C_CR1_SBC_Msk                     </span></div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_NOSTRETCH_Pos        (17U)                                  </span></div><div class="line"><a name="l09430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77c618d18ec7fb396bcf6660388445e"> 9430</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_NOSTRETCH_Msk        (0x1U &lt;&lt; FMPI2C_CR1_NOSTRETCH_Pos)     </span></div><div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4324218a7898147d893a707bc7d4f2"> 9431</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_NOSTRETCH            FMPI2C_CR1_NOSTRETCH_Msk               </span></div><div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_GCEN_Pos             (19U)                                  </span></div><div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42603cf69c20ee9db6d1a09770252a0c"> 9433</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_GCEN_Msk             (0x1U &lt;&lt; FMPI2C_CR1_GCEN_Pos)          </span></div><div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90575734ec19b8c795aa50d0aae759b8"> 9434</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_GCEN                 FMPI2C_CR1_GCEN_Msk                    </span></div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_SMBHEN_Pos           (20U)                                  </span></div><div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae21e7dc37d972c786a4eb3017cb64f7"> 9436</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_SMBHEN_Msk           (0x1U &lt;&lt; FMPI2C_CR1_SMBHEN_Pos)        </span></div><div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03923dd75fb64e0dc414b6ef699826d3"> 9437</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_SMBHEN               FMPI2C_CR1_SMBHEN_Msk                  </span></div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_SMBDEN_Pos           (21U)                                  </span></div><div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f9d1a6898740603d715b4a5bf6d0993"> 9439</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_SMBDEN_Msk           (0x1U &lt;&lt; FMPI2C_CR1_SMBDEN_Pos)        </span></div><div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676b9e5aeab15710df855adaaa2cba70"> 9440</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_SMBDEN               FMPI2C_CR1_SMBDEN_Msk                  </span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ALERTEN_Pos          (22U)                                  </span></div><div class="line"><a name="l09442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf21ba47972acb317b46b163a82827e5"> 9442</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ALERTEN_Msk          (0x1U &lt;&lt; FMPI2C_CR1_ALERTEN_Pos)       </span></div><div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ae38e1d14b467c5776bf97453e0f03"> 9443</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_ALERTEN              FMPI2C_CR1_ALERTEN_Msk                 </span></div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="preprocessor">#define FMPI2C_CR1_PECEN_Pos            (23U)                                  </span></div><div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf367426c21460c53e1d7687068b2bb"> 9445</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_PECEN_Msk            (0x1U &lt;&lt; FMPI2C_CR1_PECEN_Pos)         </span></div><div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c93fc40dec2b4cae8e8e2d0b617646"> 9446</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR1_PECEN                FMPI2C_CR1_PECEN_Msk                   </span></div><div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_SADD_Pos             (0U)                                   </span></div><div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7e723cc4a6067a4969905959538569"> 9450</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_SADD_Msk             (0x3FFU &lt;&lt; FMPI2C_CR2_SADD_Pos)        </span></div><div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94eb64c93bc79221567d0f77fa8cc01"> 9451</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_SADD                 FMPI2C_CR2_SADD_Msk                    </span></div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_RD_WRN_Pos           (10U)                                  </span></div><div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3162b07f9cba06758f57a4e54feaec2"> 9453</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_RD_WRN_Msk           (0x1U &lt;&lt; FMPI2C_CR2_RD_WRN_Pos)        </span></div><div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f12d1f30a135f257fed9a56c4470a1c"> 9454</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_RD_WRN               FMPI2C_CR2_RD_WRN_Msk                  </span></div><div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_ADD10_Pos            (11U)                                  </span></div><div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a73ebd903668ee4bfcbbaf2fe9007ab"> 9456</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_ADD10_Msk            (0x1U &lt;&lt; FMPI2C_CR2_ADD10_Pos)         </span></div><div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf86d37942129f6c86746fb9a3e1b06a6"> 9457</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_ADD10                FMPI2C_CR2_ADD10_Msk                   </span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_HEAD10R_Pos          (12U)                                  </span></div><div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083d0f9a89b3346c610d406887b0a151"> 9459</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_HEAD10R_Msk          (0x1U &lt;&lt; FMPI2C_CR2_HEAD10R_Pos)       </span></div><div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826a51b6e451d8a35ebc4af9bdecdc1"> 9460</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_HEAD10R              FMPI2C_CR2_HEAD10R_Msk                 </span></div><div class="line"><a name="l09461"></a><span class="lineno"> 9461</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_START_Pos            (13U)                                  </span></div><div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ecb2ee073510fcf15d1ad9b534f95"> 9462</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_START_Msk            (0x1U &lt;&lt; FMPI2C_CR2_START_Pos)         </span></div><div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f919b3ce50f0ed216c83424cd3f996"> 9463</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_START                FMPI2C_CR2_START_Msk                   </span></div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_STOP_Pos             (14U)                                  </span></div><div class="line"><a name="l09465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3a5bfb284cfd317e87efacc7b97261"> 9465</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_STOP_Msk             (0x1U &lt;&lt; FMPI2C_CR2_STOP_Pos)          </span></div><div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dc90c5fd133449e804c282ab7cf71c2"> 9466</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_STOP                 FMPI2C_CR2_STOP_Msk                    </span></div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_NACK_Pos             (15U)                                  </span></div><div class="line"><a name="l09468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089de3c665503438c98b4bee36761d9a"> 9468</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_NACK_Msk             (0x1U &lt;&lt; FMPI2C_CR2_NACK_Pos)          </span></div><div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2595395db2d8cff85b42c4f268c35c2"> 9469</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_NACK                 FMPI2C_CR2_NACK_Msk                    </span></div><div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_NBYTES_Pos           (16U)                                  </span></div><div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c04a055be798151342414dc1d1c331"> 9471</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_NBYTES_Msk           (0xFFU &lt;&lt; FMPI2C_CR2_NBYTES_Pos)       </span></div><div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6814ae88b0db22c2b6f18b17242dbb9e"> 9472</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_NBYTES               FMPI2C_CR2_NBYTES_Msk                  </span></div><div class="line"><a name="l09473"></a><span class="lineno"> 9473</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_RELOAD_Pos           (24U)                                  </span></div><div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2f7fa170c1c467542796043c6a93a9"> 9474</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_RELOAD_Msk           (0x1U &lt;&lt; FMPI2C_CR2_RELOAD_Pos)        </span></div><div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8d5e3dc995c702801e56b92f8ddad8"> 9475</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_RELOAD               FMPI2C_CR2_RELOAD_Msk                  </span></div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_AUTOEND_Pos          (25U)                                  </span></div><div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b5f23e1975a61ce48d3d9071715555"> 9477</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_AUTOEND_Msk          (0x1U &lt;&lt; FMPI2C_CR2_AUTOEND_Pos)       </span></div><div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4333cfef358d8fe8bcd46b5c0edf61b2"> 9478</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_AUTOEND              FMPI2C_CR2_AUTOEND_Msk                 </span></div><div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;<span class="preprocessor">#define FMPI2C_CR2_PECBYTE_Pos          (26U)                                  </span></div><div class="line"><a name="l09480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb83a8bd3a48dc973876bb3f3f5f386"> 9480</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_PECBYTE_Msk          (0x1U &lt;&lt; FMPI2C_CR2_PECBYTE_Pos)       </span></div><div class="line"><a name="l09481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ab070103747df529b237c2747917c7"> 9481</a></span>&#160;<span class="preprocessor">#define FMPI2C_CR2_PECBYTE              FMPI2C_CR2_PECBYTE_Msk                 </span></div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="preprocessor">#define FMPI2C_OAR1_OA1_Pos             (0U)                                   </span></div><div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga012d15c137c7da8171234b36df56dd5c"> 9485</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR1_OA1_Msk             (0x3FFU &lt;&lt; FMPI2C_OAR1_OA1_Pos)        </span></div><div class="line"><a name="l09486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1272f4b9ea9d875d932a42085b2316e7"> 9486</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR1_OA1                 FMPI2C_OAR1_OA1_Msk                    </span></div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;<span class="preprocessor">#define FMPI2C_OAR1_OA1MODE_Pos         (10U)                                  </span></div><div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff1160914e7fc8a47491f6631fc8183e"> 9488</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR1_OA1MODE_Msk         (0x1U &lt;&lt; FMPI2C_OAR1_OA1MODE_Pos)      </span></div><div class="line"><a name="l09489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3682a4849f36a491bc562fbe77446b74"> 9489</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR1_OA1MODE             FMPI2C_OAR1_OA1MODE_Msk                </span></div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="preprocessor">#define FMPI2C_OAR1_OA1EN_Pos           (15U)                                  </span></div><div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4c38efa540be3fc2f48ee993b0d4dba"> 9491</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR1_OA1EN_Msk           (0x1U &lt;&lt; FMPI2C_OAR1_OA1EN_Pos)        </span></div><div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacfe33057fad6c7f46935ce4d75e16b1"> 9492</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR1_OA1EN               FMPI2C_OAR1_OA1EN_Msk                  </span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="preprocessor">#define FMPI2C_OAR2_OA2_Pos             (1U)                                   </span></div><div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7fa13ecdeffe1b8e9b4df8b5d1a44e"> 9496</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR2_OA2_Msk             (0x7FU &lt;&lt; FMPI2C_OAR2_OA2_Pos)         </span></div><div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58beb12b2da966598dc1e56e4c5b79ac"> 9497</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR2_OA2                 FMPI2C_OAR2_OA2_Msk                    </span></div><div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;<span class="preprocessor">#define FMPI2C_OAR2_OA2MSK_Pos          (8U)                                   </span></div><div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa331cfaa1a3e92f4a33c3037f3684010"> 9499</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR2_OA2MSK_Msk          (0x7U &lt;&lt; FMPI2C_OAR2_OA2MSK_Pos)       </span></div><div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a49f2eed820cf71cccbf13b3c1e173"> 9500</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR2_OA2MSK              FMPI2C_OAR2_OA2MSK_Msk                 </span></div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;<span class="preprocessor">#define FMPI2C_OAR2_OA2EN_Pos           (15U)                                  </span></div><div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88918b4520e80158cc607567efca6b98"> 9502</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR2_OA2EN_Msk           (0x1U &lt;&lt; FMPI2C_OAR2_OA2EN_Pos)        </span></div><div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6784eb712e9d12b2933ec8dce4a8feb1"> 9503</a></span>&#160;<span class="preprocessor">#define FMPI2C_OAR2_OA2EN               FMPI2C_OAR2_OA2EN_Msk                  </span></div><div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09506"></a><span class="lineno"> 9506</span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SCLL_Pos         (0U)                                   </span></div><div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd6e84ecc77cc8c87045a92a20bcd2"> 9507</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SCLL_Msk         (0xFFU &lt;&lt; FMPI2C_TIMINGR_SCLL_Pos)     </span></div><div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98e18d359ee31ba516293a894e8e1819"> 9508</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SCLL             FMPI2C_TIMINGR_SCLL_Msk                </span></div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SCLH_Pos         (8U)                                   </span></div><div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9fa9e35aec4882f0e71635123f10929"> 9510</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SCLH_Msk         (0xFFU &lt;&lt; FMPI2C_TIMINGR_SCLH_Pos)     </span></div><div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaabedf2aae941addf1e0d04a6e1e01fb"> 9511</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SCLH             FMPI2C_TIMINGR_SCLH_Msk                </span></div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SDADEL_Pos       (16U)                                  </span></div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eea3aeeb0ac86de9d2d74e44cc98122"> 9513</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SDADEL_Msk       (0xFU &lt;&lt; FMPI2C_TIMINGR_SDADEL_Pos)    </span></div><div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d3654184a1f4d02e46438e84c245a2"> 9514</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SDADEL           FMPI2C_TIMINGR_SDADEL_Msk              </span></div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SCLDEL_Pos       (20U)                                  </span></div><div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec5c4fa3a4595b196de4be906ee152b"> 9516</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SCLDEL_Msk       (0xFU &lt;&lt; FMPI2C_TIMINGR_SCLDEL_Pos)    </span></div><div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55363061e0543a988828e060fba87f52"> 9517</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_SCLDEL           FMPI2C_TIMINGR_SCLDEL_Msk              </span></div><div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_PRESC_Pos        (28U)                                  </span></div><div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2d0f04bc0483a42b0515bb614c12e3"> 9519</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_PRESC_Msk        (0xFU &lt;&lt; FMPI2C_TIMINGR_PRESC_Pos)     </span></div><div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8af9e5b88854ece8e9b02c4e9d65f8"> 9520</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMINGR_PRESC            FMPI2C_TIMINGR_PRESC_Msk               </span></div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTA_Pos    (0U)                                   </span></div><div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd2d64493b9895f5c498e3f2def6ef6c"> 9524</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFU &lt;&lt; FMPI2C_TIMEOUTR_TIMEOUTA_Pos) </span></div><div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76538aba7e8ce6b001363281def3aabd"> 9525</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTA        FMPI2C_TIMEOUTR_TIMEOUTA_Msk           </span></div><div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIDLE_Pos       (12U)                                  </span></div><div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ff301102ef037642a483e618935798"> 9527</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIDLE_Msk       (0x1U &lt;&lt; FMPI2C_TIMEOUTR_TIDLE_Pos)    </span></div><div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6693fe94dea75e10713e61946a0f274b"> 9528</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIDLE           FMPI2C_TIMEOUTR_TIDLE_Msk              </span></div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMOUTEN_Pos    (15U)                                  </span></div><div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74fc0e5f52d805d1c82152743d9e192c"> 9530</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMOUTEN_Msk    (0x1U &lt;&lt; FMPI2C_TIMEOUTR_TIMOUTEN_Pos) </span></div><div class="line"><a name="l09531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4bb7d6e7be042b4d099d5259d9ae82"> 9531</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMOUTEN        FMPI2C_TIMEOUTR_TIMOUTEN_Msk           </span></div><div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTB_Pos    (16U)                                  </span></div><div class="line"><a name="l09533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86c49d7d33e308dae306bd95b056312b"> 9533</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFU &lt;&lt; FMPI2C_TIMEOUTR_TIMEOUTB_Pos) </span></div><div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc282b70d313ee7c6f28e500e2fb6107"> 9534</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTB        FMPI2C_TIMEOUTR_TIMEOUTB_Msk           </span></div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TEXTEN_Pos      (31U)                                  </span></div><div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404c33b4da5e47004719d2a86dbad6b1"> 9536</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TEXTEN_Msk      (0x1U &lt;&lt; FMPI2C_TIMEOUTR_TEXTEN_Pos)   </span></div><div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a38484856a35f2009098b306de618"> 9537</a></span>&#160;<span class="preprocessor">#define FMPI2C_TIMEOUTR_TEXTEN          FMPI2C_TIMEOUTR_TEXTEN_Msk             </span></div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TXE_Pos              (0U)                                   </span></div><div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804046c8e10c8458d35a1d8143029958"> 9541</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TXE_Msk              (0x1U &lt;&lt; FMPI2C_ISR_TXE_Pos)           </span></div><div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58cbee59a489a0cbc273dab605206cbf"> 9542</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TXE                  FMPI2C_ISR_TXE_Msk                     </span></div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TXIS_Pos             (1U)                                   </span></div><div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga573897acf59c6658b103942e5154b68e"> 9544</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TXIS_Msk             (0x1U &lt;&lt; FMPI2C_ISR_TXIS_Pos)          </span></div><div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b31e65661cc846c551c0d488d6aa689"> 9545</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TXIS                 FMPI2C_ISR_TXIS_Msk                    </span></div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_RXNE_Pos             (2U)                                   </span></div><div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7748efab39b5be743e3a518a89d359"> 9547</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_RXNE_Msk             (0x1U &lt;&lt; FMPI2C_ISR_RXNE_Pos)          </span></div><div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab34eb8cb9bfa45b6c2cc118cd511aa1d"> 9548</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_RXNE                 FMPI2C_ISR_RXNE_Msk                    </span></div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ADDR_Pos             (3U)                                   </span></div><div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3166cf5e6550526e10820e01d2d4874e"> 9550</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ADDR_Msk             (0x1U &lt;&lt; FMPI2C_ISR_ADDR_Pos)          </span></div><div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474a4e5a343c32d60ad15a7411667788"> 9551</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ADDR                 FMPI2C_ISR_ADDR_Msk                    </span></div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_NACKF_Pos            (4U)                                   </span></div><div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad8bda891c666f97d34b4fdbdb5bba6"> 9553</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_NACKF_Msk            (0x1U &lt;&lt; FMPI2C_ISR_NACKF_Pos)         </span></div><div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a3ee43c23331ce72ef579641c5ee6"> 9554</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_NACKF                FMPI2C_ISR_NACKF_Msk                   </span></div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_STOPF_Pos            (5U)                                   </span></div><div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1c026f4dd61b699e783d1d6ef56822"> 9556</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_STOPF_Msk            (0x1U &lt;&lt; FMPI2C_ISR_STOPF_Pos)         </span></div><div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f496efeee126c6e67db214497aa0a6"> 9557</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_STOPF                FMPI2C_ISR_STOPF_Msk                   </span></div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TC_Pos               (6U)                                   </span></div><div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2dd49f38e140c81170f4e6fca02fcb"> 9559</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TC_Msk               (0x1U &lt;&lt; FMPI2C_ISR_TC_Pos)            </span></div><div class="line"><a name="l09560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19277a061b0efb4f97ad2fc926ddb980"> 9560</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TC                   FMPI2C_ISR_TC_Msk                      </span></div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TCR_Pos              (7U)                                   </span></div><div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577cae1072b6d055e42638c63fceba5b"> 9562</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TCR_Msk              (0x1U &lt;&lt; FMPI2C_ISR_TCR_Pos)           </span></div><div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647069988dc38a9fb63eea9a1bcea58d"> 9563</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TCR                  FMPI2C_ISR_TCR_Msk                     </span></div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_BERR_Pos             (8U)                                   </span></div><div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e6f43ae485aad83b366982e91821db"> 9565</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_BERR_Msk             (0x1U &lt;&lt; FMPI2C_ISR_BERR_Pos)          </span></div><div class="line"><a name="l09566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24be9d7a81eda326ba69feff7d4723a7"> 9566</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_BERR                 FMPI2C_ISR_BERR_Msk                    </span></div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ARLO_Pos             (9U)                                   </span></div><div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e9149373723724d83097c856a5c553e"> 9568</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ARLO_Msk             (0x1U &lt;&lt; FMPI2C_ISR_ARLO_Pos)          </span></div><div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6244bfbada699d6d6ec8625849626723"> 9569</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ARLO                 FMPI2C_ISR_ARLO_Msk                    </span></div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_OVR_Pos              (10U)                                  </span></div><div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga190d1eb3fe52c59e2e5dfd71957cce9e"> 9571</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_OVR_Msk              (0x1U &lt;&lt; FMPI2C_ISR_OVR_Pos)           </span></div><div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3a4d094615dda254666163a757c130"> 9572</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_OVR                  FMPI2C_ISR_OVR_Msk                     </span></div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_PECERR_Pos           (11U)                                  </span></div><div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f112671c56c382dd0f82f855997821a"> 9574</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_PECERR_Msk           (0x1U &lt;&lt; FMPI2C_ISR_PECERR_Pos)        </span></div><div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe8fd1e03167588aac5c90bc8ba14fd"> 9575</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_PECERR               FMPI2C_ISR_PECERR_Msk                  </span></div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TIMEOUT_Pos          (12U)                                  </span></div><div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b3c77663ec3aff65b00c3b0c51651f2"> 9577</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TIMEOUT_Msk          (0x1U &lt;&lt; FMPI2C_ISR_TIMEOUT_Pos)       </span></div><div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a48fd52690f7bfbc6f234c63434f26"> 9578</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_TIMEOUT              FMPI2C_ISR_TIMEOUT_Msk                 </span></div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ALERT_Pos            (13U)                                  </span></div><div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5c44fbf6042a6b807878219f1e157"> 9580</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ALERT_Msk            (0x1U &lt;&lt; FMPI2C_ISR_ALERT_Pos)         </span></div><div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea37cd15425d2cced2c902571d435b15"> 9581</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ALERT                FMPI2C_ISR_ALERT_Msk                   </span></div><div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_BUSY_Pos             (15U)                                  </span></div><div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe6393c09f768ccee84999542c047523"> 9583</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_BUSY_Msk             (0x1U &lt;&lt; FMPI2C_ISR_BUSY_Pos)          </span></div><div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6490718615f11dce75d48b7bcc825661"> 9584</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_BUSY                 FMPI2C_ISR_BUSY_Msk                    </span></div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_DIR_Pos              (16U)                                  </span></div><div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa55bd80032cc8199f5e759c643d785"> 9586</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_DIR_Msk              (0x1U &lt;&lt; FMPI2C_ISR_DIR_Pos)           </span></div><div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5dc4fe4425f7740bf8b79f25ca31da"> 9587</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_DIR                  FMPI2C_ISR_DIR_Msk                     </span></div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ADDCODE_Pos          (17U)                                  </span></div><div class="line"><a name="l09589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d652c504b21f34430ebe4e70847501"> 9589</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ADDCODE_Msk          (0x7FU &lt;&lt; FMPI2C_ISR_ADDCODE_Pos)      </span></div><div class="line"><a name="l09590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70746b97fcbe84205ef02464a284f25"> 9590</a></span>&#160;<span class="preprocessor">#define FMPI2C_ISR_ADDCODE              FMPI2C_ISR_ADDCODE_Msk                 </span></div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="preprocessor">#define FMPI2C_ICR_ADDRCF_Pos           (3U)                                   </span></div><div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0869015824e9d55878aa7420597386"> 9594</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_ADDRCF_Msk           (0x1U &lt;&lt; FMPI2C_ICR_ADDRCF_Pos)        </span></div><div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d75d7784ca33ee8753462500f1187f9"> 9595</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_ADDRCF               FMPI2C_ICR_ADDRCF_Msk                  </span></div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="preprocessor">#define FMPI2C_ICR_NACKCF_Pos           (4U)                                   </span></div><div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac046ad672085546f0034fb2693621a2a"> 9597</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_NACKCF_Msk           (0x1U &lt;&lt; FMPI2C_ICR_NACKCF_Pos)        </span></div><div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70a63f9b671eee7e3a81686c1f5ed68"> 9598</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_NACKCF               FMPI2C_ICR_NACKCF_Msk                  </span></div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;<span class="preprocessor">#define FMPI2C_ICR_STOPCF_Pos           (5U)                                   </span></div><div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19bd15d44cfa7295b94b38924b0fa9b3"> 9600</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_STOPCF_Msk           (0x1U &lt;&lt; FMPI2C_ICR_STOPCF_Pos)        </span></div><div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe2cd91e854126ce4c5daffbc5b2095b"> 9601</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_STOPCF               FMPI2C_ICR_STOPCF_Msk                  </span></div><div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;<span class="preprocessor">#define FMPI2C_ICR_BERRCF_Pos           (8U)                                   </span></div><div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga912cec7eebd7bf2f902fd580bf0ea78d"> 9603</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_BERRCF_Msk           (0x1U &lt;&lt; FMPI2C_ICR_BERRCF_Pos)        </span></div><div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga115c3441a24e8abfc333481a059e138d"> 9604</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_BERRCF               FMPI2C_ICR_BERRCF_Msk                  </span></div><div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;<span class="preprocessor">#define FMPI2C_ICR_ARLOCF_Pos           (9U)                                   </span></div><div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7bb5bed707cee19d1b3acf865c4e92"> 9606</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_ARLOCF_Msk           (0x1U &lt;&lt; FMPI2C_ICR_ARLOCF_Pos)        </span></div><div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd72fb4af92c373f7ddb58e5a2ccbd63"> 9607</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_ARLOCF               FMPI2C_ICR_ARLOCF_Msk                  </span></div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;<span class="preprocessor">#define FMPI2C_ICR_OVRCF_Pos            (10U)                                  </span></div><div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2604ab920d38dccb2ba8f8b42e3c6e"> 9609</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_OVRCF_Msk            (0x1U &lt;&lt; FMPI2C_ICR_OVRCF_Pos)         </span></div><div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2df4733ce39bdc36fc48b27401ab26"> 9610</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_OVRCF                FMPI2C_ICR_OVRCF_Msk                   </span></div><div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;<span class="preprocessor">#define FMPI2C_ICR_PECCF_Pos            (11U)                                  </span></div><div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebcae8bf1f25568ee9542a7b110ecd1"> 9612</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_PECCF_Msk            (0x1U &lt;&lt; FMPI2C_ICR_PECCF_Pos)         </span></div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5c54f382efd5e4ea12773b5039f0a02"> 9613</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_PECCF                FMPI2C_ICR_PECCF_Msk                   </span></div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;<span class="preprocessor">#define FMPI2C_ICR_TIMOUTCF_Pos         (12U)                                  </span></div><div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga583d0eebb5117f35d762b1112a191a3b"> 9615</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_TIMOUTCF_Msk         (0x1U &lt;&lt; FMPI2C_ICR_TIMOUTCF_Pos)      </span></div><div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f4151575ac8db2ae9a2c7c9b9fc0c9"> 9616</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_TIMOUTCF             FMPI2C_ICR_TIMOUTCF_Msk                </span></div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;<span class="preprocessor">#define FMPI2C_ICR_ALERTCF_Pos          (13U)                                  </span></div><div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a928dfa752253e3e703452d4a083c5"> 9618</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_ALERTCF_Msk          (0x1U &lt;&lt; FMPI2C_ICR_ALERTCF_Pos)       </span></div><div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01679a81bc0aafcd4ad3bb9b6a085ed1"> 9619</a></span>&#160;<span class="preprocessor">#define FMPI2C_ICR_ALERTCF              FMPI2C_ICR_ALERTCF_Msk                 </span></div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="preprocessor">#define FMPI2C_PECR_PEC_Pos             (0U)                                   </span></div><div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4620cc60dbb38286114dd1c6862fcc35"> 9623</a></span>&#160;<span class="preprocessor">#define FMPI2C_PECR_PEC_Msk             (0xFFU &lt;&lt; FMPI2C_PECR_PEC_Pos)         </span></div><div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab81b7c7087a8dfca904ec1e09aeacd1"> 9624</a></span>&#160;<span class="preprocessor">#define FMPI2C_PECR_PEC                 FMPI2C_PECR_PEC_Msk                    </span></div><div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;<span class="preprocessor">#define FMPI2C_RXDR_RXDATA_Pos          (0U)                                   </span></div><div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2017eb237ed6e18b5ba3683d25c25d60"> 9628</a></span>&#160;<span class="preprocessor">#define FMPI2C_RXDR_RXDATA_Msk          (0xFFU &lt;&lt; FMPI2C_RXDR_RXDATA_Pos)      </span></div><div class="line"><a name="l09629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c2bc43e3a2fa00772bbd2aa5b61798"> 9629</a></span>&#160;<span class="preprocessor">#define FMPI2C_RXDR_RXDATA              FMPI2C_RXDR_RXDATA_Msk                 </span></div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="preprocessor">#define FMPI2C_TXDR_TXDATA_Pos          (0U)                                   </span></div><div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07acbb4b5e8252f9643794ef9b508c2f"> 9633</a></span>&#160;<span class="preprocessor">#define FMPI2C_TXDR_TXDATA_Msk          (0xFFU &lt;&lt; FMPI2C_TXDR_TXDATA_Pos)      </span></div><div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc1869239a92498c5a0822f5f8bee17"> 9634</a></span>&#160;<span class="preprocessor">#define FMPI2C_TXDR_TXDATA              FMPI2C_TXDR_TXDATA_Msk                 </span></div><div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;<span class="comment">/*                           Independent WATCHDOG                             */</span></div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos     (0U)                                               </span></div><div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 9645</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk     (0xFFFFU &lt;&lt; IWDG_KR_KEY_Pos)                       </span></div><div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 9646</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY         IWDG_KR_KEY_Msk                                    </span></div><div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos      (0U)                                               </span></div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 9650</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk      (0x7U &lt;&lt; IWDG_PR_PR_Pos)                           </span></div><div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 9651</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR          IWDG_PR_PR_Msk                                     </span></div><div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 9652</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0        (0x1U &lt;&lt; IWDG_PR_PR_Pos)                           </span></div><div class="line"><a name="l09653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 9653</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1        (0x2U &lt;&lt; IWDG_PR_PR_Pos)                           </span></div><div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 9654</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2        (0x4U &lt;&lt; IWDG_PR_PR_Pos)                           </span></div><div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos     (0U)                                               </span></div><div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 9658</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk     (0xFFFU &lt;&lt; IWDG_RLR_RL_Pos)                        </span></div><div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 9659</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL         IWDG_RLR_RL_Msk                                    </span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos     (0U)                                               </span></div><div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 9663</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk     (0x1U &lt;&lt; IWDG_SR_PVU_Pos)                          </span></div><div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 9664</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU         IWDG_SR_PVU_Msk                                    </span></div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos     (1U)                                               </span></div><div class="line"><a name="l09666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 9666</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk     (0x1U &lt;&lt; IWDG_SR_RVU_Pos)                          </span></div><div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 9667</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU         IWDG_SR_RVU_Msk                                    </span></div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Pos        (0U)                                            </span></div><div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8"> 9678</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Msk        (0x1U &lt;&lt; PWR_CR_LPDS_Pos)                       </span></div><div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 9679</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS            PWR_CR_LPDS_Msk                                 </span></div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos        (1U)                                            </span></div><div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05"> 9681</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk        (0x1U &lt;&lt; PWR_CR_PDDS_Pos)                       </span></div><div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 9682</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS            PWR_CR_PDDS_Msk                                 </span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos        (2U)                                            </span></div><div class="line"><a name="l09684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 9684</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk        (0x1U &lt;&lt; PWR_CR_CWUF_Pos)                       </span></div><div class="line"><a name="l09685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 9685</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF            PWR_CR_CWUF_Msk                                 </span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos        (3U)                                            </span></div><div class="line"><a name="l09687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 9687</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk        (0x1U &lt;&lt; PWR_CR_CSBF_Pos)                       </span></div><div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 9688</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF            PWR_CR_CSBF_Msk                                 </span></div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Pos        (4U)                                            </span></div><div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad"> 9690</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Msk        (0x1U &lt;&lt; PWR_CR_PVDE_Pos)                       </span></div><div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 9691</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE            PWR_CR_PVDE_Msk                                 </span></div><div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Pos         (5U)                                            </span></div><div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7"> 9694</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Msk         (0x7U &lt;&lt; PWR_CR_PLS_Pos)                        </span></div><div class="line"><a name="l09695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 9695</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS             PWR_CR_PLS_Msk                                  </span></div><div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 9696</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_0           (0x1U &lt;&lt; PWR_CR_PLS_Pos)                        </span></div><div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 9697</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_1           (0x2U &lt;&lt; PWR_CR_PLS_Pos)                        </span></div><div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 9698</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2           (0x4U &lt;&lt; PWR_CR_PLS_Pos)                        </span></div><div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 9701</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV0        0x00000000U                                     </span></div><div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 9702</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV1        0x00000020U                                     </span></div><div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 9703</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV2        0x00000040U                                     </span></div><div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 9704</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV3        0x00000060U                                     </span></div><div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 9705</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV4        0x00000080U                                     </span></div><div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 9706</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV5        0x000000A0U                                     </span></div><div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 9707</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV6        0x000000C0U                                     </span></div><div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 9708</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV7        0x000000E0U                                     </span></div><div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos         (8U)                                            </span></div><div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8"> 9710</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk         (0x1U &lt;&lt; PWR_CR_DBP_Pos)                        </span></div><div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 9711</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP             PWR_CR_DBP_Msk                                  </span></div><div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;<span class="preprocessor">#define PWR_CR_FPDS_Pos        (9U)                                            </span></div><div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e13d0b0eb3f05a11893752cc372677"> 9713</a></span>&#160;<span class="preprocessor">#define PWR_CR_FPDS_Msk        (0x1U &lt;&lt; PWR_CR_FPDS_Pos)                       </span></div><div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002"> 9714</a></span>&#160;<span class="preprocessor">#define PWR_CR_FPDS            PWR_CR_FPDS_Msk                                 </span></div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;<span class="preprocessor">#define PWR_CR_LPLVDS_Pos      (10U)                                           </span></div><div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d"> 9716</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPLVDS_Msk      (0x1U &lt;&lt; PWR_CR_LPLVDS_Pos)                     </span></div><div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495"> 9717</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPLVDS          PWR_CR_LPLVDS_Msk                               </span></div><div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="preprocessor">#define PWR_CR_MRLVDS_Pos      (11U)                                           </span></div><div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6262d1ec4de8436a758f687a031d5b2a"> 9719</a></span>&#160;<span class="preprocessor">#define PWR_CR_MRLVDS_Msk      (0x1U &lt;&lt; PWR_CR_MRLVDS_Pos)                     </span></div><div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d"> 9720</a></span>&#160;<span class="preprocessor">#define PWR_CR_MRLVDS          PWR_CR_MRLVDS_Msk                               </span></div><div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="preprocessor">#define PWR_CR_ADCDC1_Pos      (13U)                                           </span></div><div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b4f121622dfe445dd8c6951207f2ebf"> 9722</a></span>&#160;<span class="preprocessor">#define PWR_CR_ADCDC1_Msk      (0x1U &lt;&lt; PWR_CR_ADCDC1_Pos)                     </span></div><div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977b89f2739e32b704194a6995d3d33d"> 9723</a></span>&#160;<span class="preprocessor">#define PWR_CR_ADCDC1          PWR_CR_ADCDC1_Msk                               </span></div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor">#define PWR_CR_VOS_Pos         (14U)                                           </span></div><div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a"> 9725</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_Msk         (0x3U &lt;&lt; PWR_CR_VOS_Pos)                        </span></div><div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 9726</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS             PWR_CR_VOS_Msk                                  </span></div><div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 9727</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_0           0x00004000U                                     </span></div><div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 9728</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_1           0x00008000U                                     </span></div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="preprocessor">#define PWR_CR_ODEN_Pos        (16U)                                           </span></div><div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7236ab4e4e1983a64c8477d1b51e00a4"> 9730</a></span>&#160;<span class="preprocessor">#define PWR_CR_ODEN_Msk        (0x1U &lt;&lt; PWR_CR_ODEN_Pos)                       </span></div><div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb849c6c4908d6f08f4fdc28d702522"> 9731</a></span>&#160;<span class="preprocessor">#define PWR_CR_ODEN            PWR_CR_ODEN_Msk                                 </span></div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;<span class="preprocessor">#define PWR_CR_ODSWEN_Pos      (17U)                                           </span></div><div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2cb5571d8ec99b93e7e2e42bdfc2da"> 9733</a></span>&#160;<span class="preprocessor">#define PWR_CR_ODSWEN_Msk      (0x1U &lt;&lt; PWR_CR_ODSWEN_Pos)                     </span></div><div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e865d13e084ed53bded37c3cdea173"> 9734</a></span>&#160;<span class="preprocessor">#define PWR_CR_ODSWEN          PWR_CR_ODSWEN_Msk                               </span></div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;<span class="preprocessor">#define PWR_CR_UDEN_Pos        (18U)                                           </span></div><div class="line"><a name="l09736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb0b1ddf3187f8f6761532fc97f3d55"> 9736</a></span>&#160;<span class="preprocessor">#define PWR_CR_UDEN_Msk        (0x3U &lt;&lt; PWR_CR_UDEN_Pos)                       </span></div><div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150acdf90bcc4c040af0d1f5e1055f4a"> 9737</a></span>&#160;<span class="preprocessor">#define PWR_CR_UDEN            PWR_CR_UDEN_Msk                                 </span></div><div class="line"><a name="l09738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9c44f47475e9bf0bd6feae67b1cb12b"> 9738</a></span>&#160;<span class="preprocessor">#define PWR_CR_UDEN_0          (0x1U &lt;&lt; PWR_CR_UDEN_Pos)                       </span></div><div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab974d921fa98b211719002f5830bbae4"> 9739</a></span>&#160;<span class="preprocessor">#define PWR_CR_UDEN_1          (0x2U &lt;&lt; PWR_CR_UDEN_Pos)                       </span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;<span class="preprocessor">#define PWR_CR_FMSSR_Pos       (20U)                                           </span></div><div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5920e72e4b2106ae4b1b25388823ce3"> 9741</a></span>&#160;<span class="preprocessor">#define PWR_CR_FMSSR_Msk       (0x1U &lt;&lt; PWR_CR_FMSSR_Pos)                      </span></div><div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4454070b891307e331c97d342e35db"> 9742</a></span>&#160;<span class="preprocessor">#define PWR_CR_FMSSR           PWR_CR_FMSSR_Msk                                </span></div><div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;<span class="preprocessor">#define PWR_CR_FISSR_Pos       (21U)                                           </span></div><div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe2d045025d8bce2d3719720355fcfb6"> 9744</a></span>&#160;<span class="preprocessor">#define PWR_CR_FISSR_Msk       (0x1U &lt;&lt; PWR_CR_FISSR_Pos)                      </span></div><div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967ef7baeaedfc30f125092ee59b30"> 9745</a></span>&#160;<span class="preprocessor">#define PWR_CR_FISSR           PWR_CR_FISSR_Msk                                </span></div><div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor">#define  PWR_CR_PMODE                        PWR_CR_VOS</span></div><div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1c7718e2c1a57985f79776683bb5464"> 9749</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPUDS                        PWR_CR_LPLVDS     </span></div><div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59c516cad11a310e8c5b560b00220d45"> 9750</a></span>&#160;<span class="preprocessor">#define  PWR_CR_MRUDS                        PWR_CR_MRLVDS     </span></div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos        (0U)                                            </span></div><div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 9754</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk        (0x1U &lt;&lt; PWR_CSR_WUF_Pos)                       </span></div><div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 9755</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF            PWR_CSR_WUF_Msk                                 </span></div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos        (1U)                                            </span></div><div class="line"><a name="l09757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 9757</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk        (0x1U &lt;&lt; PWR_CSR_SBF_Pos)                       </span></div><div class="line"><a name="l09758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 9758</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF            PWR_CSR_SBF_Msk                                 </span></div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Pos       (2U)                                            </span></div><div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548"> 9760</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Msk       (0x1U &lt;&lt; PWR_CSR_PVDO_Pos)                      </span></div><div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 9761</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO           PWR_CSR_PVDO_Msk                                </span></div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;<span class="preprocessor">#define PWR_CSR_BRR_Pos        (3U)                                            </span></div><div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06752058548d6fbcc57dbc032fdde76d"> 9763</a></span>&#160;<span class="preprocessor">#define PWR_CSR_BRR_Msk        (0x1U &lt;&lt; PWR_CSR_BRR_Pos)                       </span></div><div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc"> 9764</a></span>&#160;<span class="preprocessor">#define PWR_CSR_BRR            PWR_CSR_BRR_Msk                                 </span></div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Pos      (7U)                                            </span></div><div class="line"><a name="l09766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364"> 9766</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Msk      (0x1U &lt;&lt; PWR_CSR_EWUP2_Pos)                     </span></div><div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 9767</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2          PWR_CSR_EWUP2_Msk                               </span></div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Pos      (8U)                                            </span></div><div class="line"><a name="l09769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7"> 9769</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Msk      (0x1U &lt;&lt; PWR_CSR_EWUP1_Pos)                     </span></div><div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 9770</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1          PWR_CSR_EWUP1_Msk                               </span></div><div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;<span class="preprocessor">#define PWR_CSR_BRE_Pos        (9U)                                            </span></div><div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaed35bfe3de356d9e6def115ef87b9d"> 9772</a></span>&#160;<span class="preprocessor">#define PWR_CSR_BRE_Msk        (0x1U &lt;&lt; PWR_CSR_BRE_Pos)                       </span></div><div class="line"><a name="l09773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a"> 9773</a></span>&#160;<span class="preprocessor">#define PWR_CSR_BRE            PWR_CSR_BRE_Msk                                 </span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="preprocessor">#define PWR_CSR_VOSRDY_Pos     (14U)                                           </span></div><div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac90d2b7cd8836e014ee405815273ba9"> 9775</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VOSRDY_Msk     (0x1U &lt;&lt; PWR_CSR_VOSRDY_Pos)                    </span></div><div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695"> 9776</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VOSRDY         PWR_CSR_VOSRDY_Msk                              </span></div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;<span class="preprocessor">#define PWR_CSR_ODRDY_Pos      (16U)                                           </span></div><div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc54e7a548601e3334e14bb69a0abcc8"> 9778</a></span>&#160;<span class="preprocessor">#define PWR_CSR_ODRDY_Msk      (0x1U &lt;&lt; PWR_CSR_ODRDY_Pos)                     </span></div><div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35dfabd53bc335d95d330442cdfac6d"> 9779</a></span>&#160;<span class="preprocessor">#define PWR_CSR_ODRDY          PWR_CSR_ODRDY_Msk                               </span></div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;<span class="preprocessor">#define PWR_CSR_ODSWRDY_Pos    (17U)                                           </span></div><div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f44c9a06c902a47ce23d79e53c35c6"> 9781</a></span>&#160;<span class="preprocessor">#define PWR_CSR_ODSWRDY_Msk    (0x1U &lt;&lt; PWR_CSR_ODSWRDY_Pos)                   </span></div><div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb55eb15d71248b59e36a158039f9b54"> 9782</a></span>&#160;<span class="preprocessor">#define PWR_CSR_ODSWRDY        PWR_CSR_ODSWRDY_Msk                             </span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;<span class="preprocessor">#define PWR_CSR_UDRDY_Pos      (18U)                                           </span></div><div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga297a25e56e7b1ef056c641577f27887c"> 9784</a></span>&#160;<span class="preprocessor">#define PWR_CSR_UDRDY_Msk      (0x3U &lt;&lt; PWR_CSR_UDRDY_Pos)                     </span></div><div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dceef868d2f294a08480551e881ca36"> 9785</a></span>&#160;<span class="preprocessor">#define PWR_CSR_UDRDY          PWR_CSR_UDRDY_Msk                               </span></div><div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;<span class="preprocessor">#define  PWR_CSR_UDSWRDY                     PWR_CSR_UDRDY</span></div><div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;</div><div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;<span class="comment">/* Legacy define */</span></div><div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;<span class="preprocessor">#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY</span></div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;</div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;<span class="comment">/*                                    QUADSPI                                 */</span></div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;<span class="comment">/*****************  Bit definition for QUADSPI_CR register  *******************/</span></div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;<span class="preprocessor">#define QUADSPI_CR_EN_Pos                (0U)                                  </span></div><div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46cef7c03db0d2f56c0162e46f6d5b7e"> 9799</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_EN_Msk                (0x1U &lt;&lt; QUADSPI_CR_EN_Pos)           </span></div><div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050f00e199825fdcbf074c6c1f8607e3"> 9800</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_EN                    QUADSPI_CR_EN_Msk                     </span></div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;<span class="preprocessor">#define QUADSPI_CR_ABORT_Pos             (1U)                                  </span></div><div class="line"><a name="l09802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3943d288eb9c96ca27136a6bf897cd7"> 9802</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_ABORT_Msk             (0x1U &lt;&lt; QUADSPI_CR_ABORT_Pos)        </span></div><div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099d47035fb63f8793169d7f0eb0ae3"> 9803</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_ABORT                 QUADSPI_CR_ABORT_Msk                  </span></div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;<span class="preprocessor">#define QUADSPI_CR_DMAEN_Pos             (2U)                                  </span></div><div class="line"><a name="l09805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fec485d7854f604b165a742784c302a"> 9805</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_DMAEN_Msk             (0x1U &lt;&lt; QUADSPI_CR_DMAEN_Pos)        </span></div><div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7806b1bf9954ff72139fd657f193732"> 9806</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_DMAEN                 QUADSPI_CR_DMAEN_Msk                  </span></div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="preprocessor">#define QUADSPI_CR_TCEN_Pos              (3U)                                  </span></div><div class="line"><a name="l09808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b5767d370f90eb6dbbbb4f11599ebc"> 9808</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_TCEN_Msk              (0x1U &lt;&lt; QUADSPI_CR_TCEN_Pos)         </span></div><div class="line"><a name="l09809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932b50af86c9c97f801efd75f342638a"> 9809</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_TCEN                  QUADSPI_CR_TCEN_Msk                   </span></div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;<span class="preprocessor">#define QUADSPI_CR_SSHIFT_Pos            (4U)                                  </span></div><div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4750dc0e2b6b04adb40fae6401694a98"> 9811</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_SSHIFT_Msk            (0x1U &lt;&lt; QUADSPI_CR_SSHIFT_Pos)       </span></div><div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac649059660621f63f0fad2475c9054de"> 9812</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_SSHIFT                QUADSPI_CR_SSHIFT_Msk                 </span></div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#define QUADSPI_CR_DFM_Pos               (6U)                                  </span></div><div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac72190b3395b4829c81606842b99268d"> 9814</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_DFM_Msk               (0x1U &lt;&lt; QUADSPI_CR_DFM_Pos)          </span></div><div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d442f814ee278094ea5a7a4c2f24c1b"> 9815</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_DFM                   QUADSPI_CR_DFM_Msk                    </span></div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="preprocessor">#define QUADSPI_CR_FSEL_Pos              (7U)                                  </span></div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35dc9e719ebc5572f4ff72b60c58f340"> 9817</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FSEL_Msk              (0x1U &lt;&lt; QUADSPI_CR_FSEL_Pos)         </span></div><div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ac5939ec9c764a0aef267fe8f43997f"> 9818</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FSEL                  QUADSPI_CR_FSEL_Msk                   </span></div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTHRES_Pos            (8U)                                  </span></div><div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a4c063ab026506633d7fae01b756b9"> 9820</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTHRES_Msk            (0x1FU &lt;&lt; QUADSPI_CR_FTHRES_Pos)      </span></div><div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e8164b4758a9259244923b602b3ea"> 9821</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTHRES                QUADSPI_CR_FTHRES_Msk                 </span></div><div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b1df0534f06672f13f5217d8b942fda"> 9822</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTHRES_0              (0x01U &lt;&lt; QUADSPI_CR_FTHRES_Pos)      </span></div><div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6034ffcd965470570df0267a2f36e09"> 9823</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTHRES_1              (0x02U &lt;&lt; QUADSPI_CR_FTHRES_Pos)      </span></div><div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa9f8b2ddef2989ea14891a945246ed"> 9824</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTHRES_2              (0x04U &lt;&lt; QUADSPI_CR_FTHRES_Pos)      </span></div><div class="line"><a name="l09825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e30b2e06ae5bb034aca51d22e62df3"> 9825</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTHRES_3              (0x08U &lt;&lt; QUADSPI_CR_FTHRES_Pos)      </span></div><div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a2b98b98ad63532056464eace31495"> 9826</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTHRES_4              (0x10U &lt;&lt; QUADSPI_CR_FTHRES_Pos)      </span></div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;<span class="preprocessor">#define QUADSPI_CR_TEIE_Pos              (16U)                                 </span></div><div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f93e9c1c1c20a032b6fbdff478db62"> 9828</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_TEIE_Msk              (0x1U &lt;&lt; QUADSPI_CR_TEIE_Pos)         </span></div><div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25e8a6f3a65548cd3507bb01e1d505c4"> 9829</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_TEIE                  QUADSPI_CR_TEIE_Msk                   </span></div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;<span class="preprocessor">#define QUADSPI_CR_TCIE_Pos              (17U)                                 </span></div><div class="line"><a name="l09831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2b833518483dfbfac21a5cba9c38"> 9831</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_TCIE_Msk              (0x1U &lt;&lt; QUADSPI_CR_TCIE_Pos)         </span></div><div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b40d2fa562d560e20c1be773996e9ba"> 9832</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_TCIE                  QUADSPI_CR_TCIE_Msk                   </span></div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTIE_Pos              (18U)                                 </span></div><div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25c42df9850be004b2a905418247d0ff"> 9834</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTIE_Msk              (0x1U &lt;&lt; QUADSPI_CR_FTIE_Pos)         </span></div><div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2045af0479b1dac21baee49c33e8e42f"> 9835</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_FTIE                  QUADSPI_CR_FTIE_Msk                   </span></div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="preprocessor">#define QUADSPI_CR_SMIE_Pos              (19U)                                 </span></div><div class="line"><a name="l09837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8269f74372f54434546644791504dfa"> 9837</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_SMIE_Msk              (0x1U &lt;&lt; QUADSPI_CR_SMIE_Pos)         </span></div><div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f95f4be636467b6fde77aa7a5785459"> 9838</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_SMIE                  QUADSPI_CR_SMIE_Msk                   </span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="preprocessor">#define QUADSPI_CR_TOIE_Pos              (20U)                                 </span></div><div class="line"><a name="l09840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a6933c16c6f2f599eb2400be00449c"> 9840</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_TOIE_Msk              (0x1U &lt;&lt; QUADSPI_CR_TOIE_Pos)         </span></div><div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24de4f12fa1b925837252613f85e4c94"> 9841</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_TOIE                  QUADSPI_CR_TOIE_Msk                   </span></div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="preprocessor">#define QUADSPI_CR_APMS_Pos              (22U)                                 </span></div><div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96d5cbc8c43b952d08dd1211406d102e"> 9843</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_APMS_Msk              (0x1U &lt;&lt; QUADSPI_CR_APMS_Pos)         </span></div><div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d623300af29d42d1233140873c43db6"> 9844</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_APMS                  QUADSPI_CR_APMS_Msk                   </span></div><div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;<span class="preprocessor">#define QUADSPI_CR_PMM_Pos               (23U)                                 </span></div><div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f020bd6457b98962d55bd5bf198a944"> 9846</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PMM_Msk               (0x1U &lt;&lt; QUADSPI_CR_PMM_Pos)          </span></div><div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccf439c54bb374d15bb1407e3018e4a"> 9847</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PMM                   QUADSPI_CR_PMM_Msk                    </span></div><div class="line"><a name="l09848"></a><span class="lineno"> 9848</span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_Pos         (24U)                                 </span></div><div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62974bf5335f5adb1703e8cd978dbea9"> 9849</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_Msk         (0xFFU &lt;&lt; QUADSPI_CR_PRESCALER_Pos)   </span></div><div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114d302227e035a45dc61fdf1ac1b779"> 9850</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER             QUADSPI_CR_PRESCALER_Msk              </span></div><div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44018ce9b9f5e21ee69d771d4f1a1dcb"> 9851</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_0           (0x01U &lt;&lt; QUADSPI_CR_PRESCALER_Pos)   </span></div><div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44960d32d543a6dfe2612a6cf72d8a"> 9852</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_1           (0x02U &lt;&lt; QUADSPI_CR_PRESCALER_Pos)   </span></div><div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ee950b5dab1f05c652ffc8b21a9259"> 9853</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_2           (0x04U &lt;&lt; QUADSPI_CR_PRESCALER_Pos)   </span></div><div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3126745ce0a2f870d7b09495b29ce91"> 9854</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_3           (0x08U &lt;&lt; QUADSPI_CR_PRESCALER_Pos)   </span></div><div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58dfd516bae32b8d19ffd45cc8cbc3d7"> 9855</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_4           (0x10U &lt;&lt; QUADSPI_CR_PRESCALER_Pos)   </span></div><div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89cfe4ec270971a61482806696aa360e"> 9856</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_5           (0x20U &lt;&lt; QUADSPI_CR_PRESCALER_Pos)   </span></div><div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c11da61bde5a9aab862255d7414716e"> 9857</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_6           (0x40U &lt;&lt; QUADSPI_CR_PRESCALER_Pos)   </span></div><div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa0307ff5e7574420b1de28dfb8b8de"> 9858</a></span>&#160;<span class="preprocessor">#define QUADSPI_CR_PRESCALER_7           (0x80U &lt;&lt; QUADSPI_CR_PRESCALER_Pos)   </span></div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for QUADSPI_DCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="preprocessor">#define QUADSPI_DCR_CKMODE_Pos           (0U)                                  </span></div><div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf08d28379992cc33a77c8b179eb2ed33"> 9862</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_CKMODE_Msk           (0x1U &lt;&lt; QUADSPI_DCR_CKMODE_Pos)      </span></div><div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8832f18ae10c2d8d1406182e340561bf"> 9863</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_CKMODE               QUADSPI_DCR_CKMODE_Msk                </span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;<span class="preprocessor">#define QUADSPI_DCR_CSHT_Pos             (8U)                                  </span></div><div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaffcf3d688615c78fd05559dc3d3ad03"> 9865</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_CSHT_Msk             (0x7U &lt;&lt; QUADSPI_DCR_CSHT_Pos)        </span></div><div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63f0111a0ed3bcdcfabfd618da1909"> 9866</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_CSHT                 QUADSPI_DCR_CSHT_Msk                  </span></div><div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac912ef20933fcfb0a1618f78d4809a35"> 9867</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_CSHT_0               (0x1U &lt;&lt; QUADSPI_DCR_CSHT_Pos)        </span></div><div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6964dc08cfe39a49142c172efec76c62"> 9868</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_CSHT_1               (0x2U &lt;&lt; QUADSPI_DCR_CSHT_Pos)        </span></div><div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c3f2d244cf216043f65940860f39ed"> 9869</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_CSHT_2               (0x4U &lt;&lt; QUADSPI_DCR_CSHT_Pos)        </span></div><div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;<span class="preprocessor">#define QUADSPI_DCR_FSIZE_Pos            (16U)                                 </span></div><div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga368780b3973790e6ed38d4ec1f84d3c5"> 9871</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_FSIZE_Msk            (0x1FU &lt;&lt; QUADSPI_DCR_FSIZE_Pos)      </span></div><div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf584e24757c37b02f1dd151c03e20561"> 9872</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_FSIZE                QUADSPI_DCR_FSIZE_Msk                 </span></div><div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b38c1749d63fbc25b4889e3ee71d7f"> 9873</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_FSIZE_0              (0x01U &lt;&lt; QUADSPI_DCR_FSIZE_Pos)      </span></div><div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac1753b7e0c6e3f01f76291740dbe50"> 9874</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_FSIZE_1              (0x02U &lt;&lt; QUADSPI_DCR_FSIZE_Pos)      </span></div><div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0dd3908033d1ce13e014af1717f1daf"> 9875</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_FSIZE_2              (0x04U &lt;&lt; QUADSPI_DCR_FSIZE_Pos)      </span></div><div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15ab2076eeba0416555a22092c48d14d"> 9876</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_FSIZE_3              (0x08U &lt;&lt; QUADSPI_DCR_FSIZE_Pos)      </span></div><div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2adca5d3c832804f55b3b6a64a568404"> 9877</a></span>&#160;<span class="preprocessor">#define QUADSPI_DCR_FSIZE_4              (0x10U &lt;&lt; QUADSPI_DCR_FSIZE_Pos)      </span></div><div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;<span class="preprocessor">#define QUADSPI_SR_TEF_Pos               (0U)                                  </span></div><div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f735f87bc58b45b805955787f44dc48"> 9881</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_TEF_Msk               (0x1U &lt;&lt; QUADSPI_SR_TEF_Pos)          </span></div><div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cec647b2b62709c4518c4f82eb38b1d"> 9882</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_TEF                   QUADSPI_SR_TEF_Msk                    </span></div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="preprocessor">#define QUADSPI_SR_TCF_Pos               (1U)                                  </span></div><div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacf5b7079925037717377eb190962cf3"> 9884</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_TCF_Msk               (0x1U &lt;&lt; QUADSPI_SR_TCF_Pos)          </span></div><div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c813dad6149701606c0ff42663b64c9"> 9885</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_TCF                   QUADSPI_SR_TCF_Msk                    </span></div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="preprocessor">#define QUADSPI_SR_FTF_Pos               (2U)                                  </span></div><div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9c43d86edbd0af2ef0acbbe1ee83d"> 9887</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FTF_Msk               (0x1U &lt;&lt; QUADSPI_SR_FTF_Pos)          </span></div><div class="line"><a name="l09888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96f31e896e12ca3a3f2e836a115bb09"> 9888</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FTF                   QUADSPI_SR_FTF_Msk                    </span></div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="preprocessor">#define QUADSPI_SR_SMF_Pos               (3U)                                  </span></div><div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d593adbb4f4147a3a10328128817d6"> 9890</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_SMF_Msk               (0x1U &lt;&lt; QUADSPI_SR_SMF_Pos)          </span></div><div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33328be6c9c4f951ba6d04c80ed846a5"> 9891</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_SMF                   QUADSPI_SR_SMF_Msk                    </span></div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;<span class="preprocessor">#define QUADSPI_SR_TOF_Pos               (4U)                                  </span></div><div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c908040b579907946bac113088a3bbf"> 9893</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_TOF_Msk               (0x1U &lt;&lt; QUADSPI_SR_TOF_Pos)          </span></div><div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76452c78d891392aad440842dc2882f6"> 9894</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_TOF                   QUADSPI_SR_TOF_Msk                    </span></div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="preprocessor">#define QUADSPI_SR_BUSY_Pos              (5U)                                  </span></div><div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade769c50d3921188ecf13db3619bd13d"> 9896</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_BUSY_Msk              (0x1U &lt;&lt; QUADSPI_SR_BUSY_Pos)         </span></div><div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27254c6ca941e4ca5d2f46e5bc7fdf0d"> 9897</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_BUSY                  QUADSPI_SR_BUSY_Msk                   </span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="preprocessor">#define QUADSPI_SR_FLEVEL_Pos            (8U)                                  </span></div><div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340ed2c87acf50c9a031fdd32039caad"> 9899</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FLEVEL_Msk            (0x3FU &lt;&lt; QUADSPI_SR_FLEVEL_Pos)      </span></div><div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d4c03a504a1e187cdac3f993580f050"> 9900</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FLEVEL                QUADSPI_SR_FLEVEL_Msk                 </span></div><div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b543df87964f189007a43b9e40ceff0"> 9901</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FLEVEL_0              (0x01U &lt;&lt; QUADSPI_SR_FLEVEL_Pos)      </span></div><div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c1c98656f98d83a8dcd02de01e31fd4"> 9902</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FLEVEL_1              (0x02U &lt;&lt; QUADSPI_SR_FLEVEL_Pos)      </span></div><div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0536d647e076719c92d916fc942ccff"> 9903</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FLEVEL_2              (0x04U &lt;&lt; QUADSPI_SR_FLEVEL_Pos)      </span></div><div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042090b1d941f98c41c9f44f907213d2"> 9904</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FLEVEL_3              (0x08U &lt;&lt; QUADSPI_SR_FLEVEL_Pos)      </span></div><div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1f36a9447834f08924f5f609f0e483"> 9905</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FLEVEL_4              (0x10U &lt;&lt; QUADSPI_SR_FLEVEL_Pos)      </span></div><div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43bb0b38eadd7011cec082ac07b9ed45"> 9906</a></span>&#160;<span class="preprocessor">#define QUADSPI_SR_FLEVEL_5              (0x20U &lt;&lt; QUADSPI_SR_FLEVEL_Pos)      </span></div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_FCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CTEF_Pos             (0U)                                  </span></div><div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63058292a090cdbe5e8549c26a874016"> 9910</a></span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CTEF_Msk             (0x1U &lt;&lt; QUADSPI_FCR_CTEF_Pos)        </span></div><div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4884ff79878b8b4a9bbf4cab3719b72f"> 9911</a></span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CTEF                 QUADSPI_FCR_CTEF_Msk                  </span></div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CTCF_Pos             (1U)                                  </span></div><div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9137481f0934856da91f1c00395970"> 9913</a></span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CTCF_Msk             (0x1U &lt;&lt; QUADSPI_FCR_CTCF_Pos)        </span></div><div class="line"><a name="l09914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c6130ef9224cad78ad7c8161782886"> 9914</a></span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CTCF                 QUADSPI_FCR_CTCF_Msk                  </span></div><div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CSMF_Pos             (3U)                                  </span></div><div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0356f5d6bc4282392be36d2473ab61c9"> 9916</a></span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CSMF_Msk             (0x1U &lt;&lt; QUADSPI_FCR_CSMF_Pos)        </span></div><div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4a83d65aa38256bcfa4e88621bc514"> 9917</a></span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CSMF                 QUADSPI_FCR_CSMF_Msk                  </span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CTOF_Pos             (4U)                                  </span></div><div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf086299045c80044206d34a27e5f20a"> 9919</a></span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CTOF_Msk             (0x1U &lt;&lt; QUADSPI_FCR_CTOF_Pos)        </span></div><div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6694075780a7586b8a4dcaa97fd86dd"> 9920</a></span>&#160;<span class="preprocessor">#define QUADSPI_FCR_CTOF                 QUADSPI_FCR_CTOF_Msk                  </span></div><div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_DLR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;<span class="preprocessor">#define QUADSPI_DLR_DL_Pos               (0U)                                  </span></div><div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb22282d2a69a2db801a310ccbbfea3f"> 9924</a></span>&#160;<span class="preprocessor">#define QUADSPI_DLR_DL_Msk               (0xFFFFFFFFU &lt;&lt; QUADSPI_DLR_DL_Pos)   </span></div><div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59fb9f95ad0078959c752e92cde27249"> 9925</a></span>&#160;<span class="preprocessor">#define QUADSPI_DLR_DL                   QUADSPI_DLR_DL_Msk                    </span></div><div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_CCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_Pos      (0U)                                  </span></div><div class="line"><a name="l09929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cefca385410f735408a014b4d2db8f0"> 9929</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_Msk      (0xFFU &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div><div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ed7a5064224daa407ad9029eb42b28"> 9930</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION          QUADSPI_CCR_INSTRUCTION_Msk           </span></div><div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f02ca9ee2de236bf101677c7315f64"> 9931</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_0        (0x01U &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div><div class="line"><a name="l09932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b93936ee2691606c060068cc1582a2"> 9932</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_1        (0x02U &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div><div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e3da4ebb8dcd8812b16642fef6151d"> 9933</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_2        (0x04U &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div><div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61a0c03ebaa84cfc9a0b09a1694338f2"> 9934</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_3        (0x08U &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div><div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1d4bce02550b27b5f077062bda0f49"> 9935</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_4        (0x10U &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div><div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347e33c15c4c8cf9e095742bc1a61b55"> 9936</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_5        (0x20U &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div><div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bfd0ee905a21c2005ddc256e30612e"> 9937</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_6        (0x40U &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div><div class="line"><a name="l09938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8478c052a513583310db408860a57189"> 9938</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_INSTRUCTION_7        (0x80U &lt;&lt; QUADSPI_CCR_INSTRUCTION_Pos) </span></div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_IMODE_Pos            (8U)                                  </span></div><div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa00234074a8f3c422b37b27c4018637c"> 9940</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_IMODE_Msk            (0x3U &lt;&lt; QUADSPI_CCR_IMODE_Pos)       </span></div><div class="line"><a name="l09941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f4596d166dc7ab94d2da7a5dd7539d"> 9941</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_IMODE                QUADSPI_CCR_IMODE_Msk                 </span></div><div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab695f13859f6781ad3e7628bf3a49e"> 9942</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_IMODE_0              (0x1U &lt;&lt; QUADSPI_CCR_IMODE_Pos)       </span></div><div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823ea8041e96d5f07da42bab62eff812"> 9943</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_IMODE_1              (0x2U &lt;&lt; QUADSPI_CCR_IMODE_Pos)       </span></div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADMODE_Pos           (10U)                                 </span></div><div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8933f698cf4d1e2fe6be5c058c92ac"> 9945</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADMODE_Msk           (0x3U &lt;&lt; QUADSPI_CCR_ADMODE_Pos)      </span></div><div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9864b837f30e0a71c01f2e0bdb2aca"> 9946</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADMODE               QUADSPI_CCR_ADMODE_Msk                </span></div><div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf621124ab63b71e0eb81bd3f5de5a692"> 9947</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADMODE_0             (0x1U &lt;&lt; QUADSPI_CCR_ADMODE_Pos)      </span></div><div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98b17d18d09eaa2d0b3964a8bba2987f"> 9948</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADMODE_1             (0x2U &lt;&lt; QUADSPI_CCR_ADMODE_Pos)      </span></div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADSIZE_Pos           (12U)                                 </span></div><div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bb9e881487896c02827b587129cf09"> 9950</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADSIZE_Msk           (0x3U &lt;&lt; QUADSPI_CCR_ADSIZE_Pos)      </span></div><div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c1450a577fbd8a23f4eae6bacd19e0e"> 9951</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADSIZE               QUADSPI_CCR_ADSIZE_Msk                </span></div><div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa8bcf22a33048f216cb2f4cb04a804c"> 9952</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADSIZE_0             (0x1U &lt;&lt; QUADSPI_CCR_ADSIZE_Pos)      </span></div><div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac494d4650497b178db83a0d2e2f76523"> 9953</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ADSIZE_1             (0x2U &lt;&lt; QUADSPI_CCR_ADSIZE_Pos)      </span></div><div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABMODE_Pos           (14U)                                 </span></div><div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1a75ed248abae68c5c7886f935229b"> 9955</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABMODE_Msk           (0x3U &lt;&lt; QUADSPI_CCR_ABMODE_Pos)      </span></div><div class="line"><a name="l09956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f909348c71158503ac2c88920a83b47"> 9956</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABMODE               QUADSPI_CCR_ABMODE_Msk                </span></div><div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479cace0fc2a6484e4d8972a5f6527f"> 9957</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABMODE_0             (0x1U &lt;&lt; QUADSPI_CCR_ABMODE_Pos)      </span></div><div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5152b4a6f79afebad47e48b3b00164c"> 9958</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABMODE_1             (0x2U &lt;&lt; QUADSPI_CCR_ABMODE_Pos)      </span></div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABSIZE_Pos           (16U)                                 </span></div><div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e9a51af71674f5a81bf660f99d7f98"> 9960</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABSIZE_Msk           (0x3U &lt;&lt; QUADSPI_CCR_ABSIZE_Pos)      </span></div><div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07e06ab4a72b1a656dc5109865c094cd"> 9961</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABSIZE               QUADSPI_CCR_ABSIZE_Msk                </span></div><div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc04385fd4c11faea9bfc69abdaeffd4"> 9962</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABSIZE_0             (0x1U &lt;&lt; QUADSPI_CCR_ABSIZE_Pos)      </span></div><div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9edfe20cd5f17adf58431043c60e8e4d"> 9963</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_ABSIZE_1             (0x2U &lt;&lt; QUADSPI_CCR_ABSIZE_Pos)      </span></div><div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DCYC_Pos             (18U)                                 </span></div><div class="line"><a name="l09965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea9d644c4058a425e82f939b37323005"> 9965</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DCYC_Msk             (0x1FU &lt;&lt; QUADSPI_CCR_DCYC_Pos)       </span></div><div class="line"><a name="l09966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668f5eab7fce95556ef4a5d963b816e5"> 9966</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DCYC                 QUADSPI_CCR_DCYC_Msk                  </span></div><div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba2635c69450cc12a504e88d8dbd664"> 9967</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DCYC_0               (0x01U &lt;&lt; QUADSPI_CCR_DCYC_Pos)       </span></div><div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0567cffca85f5494bb9ec4e912f4c3"> 9968</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DCYC_1               (0x02U &lt;&lt; QUADSPI_CCR_DCYC_Pos)       </span></div><div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a065c845de2a5550f9acc413393a7fe"> 9969</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DCYC_2               (0x04U &lt;&lt; QUADSPI_CCR_DCYC_Pos)       </span></div><div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b45be145fa74cec1587c6193aeeae89"> 9970</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DCYC_3               (0x08U &lt;&lt; QUADSPI_CCR_DCYC_Pos)       </span></div><div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8544393d35dd78d4f3dcc51c4c1d20e"> 9971</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DCYC_4               (0x10U &lt;&lt; QUADSPI_CCR_DCYC_Pos)       </span></div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DMODE_Pos            (24U)                                 </span></div><div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11cd83632f1d5c4e110d5c9bd1702466"> 9973</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DMODE_Msk            (0x3U &lt;&lt; QUADSPI_CCR_DMODE_Pos)       </span></div><div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c416cd5ebdbcf7ba0a4c909dc83d9b6"> 9974</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DMODE                QUADSPI_CCR_DMODE_Msk                 </span></div><div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be8dd1cabe88ebfc68fec73a3323fda"> 9975</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DMODE_0              (0x1U &lt;&lt; QUADSPI_CCR_DMODE_Pos)       </span></div><div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga620fa9db75387cc03044997325b2c291"> 9976</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DMODE_1              (0x2U &lt;&lt; QUADSPI_CCR_DMODE_Pos)       </span></div><div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_FMODE_Pos            (26U)                                 </span></div><div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b3c279c3e9cadbba9b29040eed3bedb"> 9978</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_FMODE_Msk            (0x3U &lt;&lt; QUADSPI_CCR_FMODE_Pos)       </span></div><div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8bc946580d9e262135bec9bd61deef0"> 9979</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_FMODE                QUADSPI_CCR_FMODE_Msk                 </span></div><div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fffb292781550aa45bfa9c7794fd831"> 9980</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_FMODE_0              (0x1U &lt;&lt; QUADSPI_CCR_FMODE_Pos)       </span></div><div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ddd04f00327d4b6110472fc5627d7d0"> 9981</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_FMODE_1              (0x2U &lt;&lt; QUADSPI_CCR_FMODE_Pos)       </span></div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_SIOO_Pos             (28U)                                 </span></div><div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb2acd179421e6fb0f74dfed3f9bb686"> 9983</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_SIOO_Msk             (0x1U &lt;&lt; QUADSPI_CCR_SIOO_Pos)        </span></div><div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688f887b33af465540dbaf97ee924497"> 9984</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_SIOO                 QUADSPI_CCR_SIOO_Msk                  </span></div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DHHC_Pos             (30U)                                 </span></div><div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a94be1a5c13bdbb74827a1ed19cfdf"> 9986</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DHHC_Msk             (0x1U &lt;&lt; QUADSPI_CCR_DHHC_Pos)        </span></div><div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcb43a53d42e435f766e61dd6dabb73e"> 9987</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DHHC                 QUADSPI_CCR_DHHC_Msk                  </span></div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DDRM_Pos             (31U)                                 </span></div><div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3446a45e544546887305d64341e245"> 9989</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DDRM_Msk             (0x1U &lt;&lt; QUADSPI_CCR_DDRM_Pos)        </span></div><div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884faae87510ac6026871e24a517f3d8"> 9990</a></span>&#160;<span class="preprocessor">#define QUADSPI_CCR_DDRM                 QUADSPI_CCR_DDRM_Msk                  </span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_AR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="preprocessor">#define QUADSPI_AR_ADDRESS_Pos           (0U)                                  </span></div><div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0d5af1a1214bb00a732c7213a9e69c"> 9993</a></span>&#160;<span class="preprocessor">#define QUADSPI_AR_ADDRESS_Msk           (0xFFFFFFFFU &lt;&lt; QUADSPI_AR_ADDRESS_Pos) </span></div><div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac204c686bdf36b5d6e848467d4ce3d86"> 9994</a></span>&#160;<span class="preprocessor">#define QUADSPI_AR_ADDRESS               QUADSPI_AR_ADDRESS_Msk                </span></div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_ABR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;<span class="preprocessor">#define QUADSPI_ABR_ALTERNATE_Pos        (0U)                                  </span></div><div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee28c0dbb70fc72098cc10d75edf6131"> 9998</a></span>&#160;<span class="preprocessor">#define QUADSPI_ABR_ALTERNATE_Msk        (0xFFFFFFFFU &lt;&lt; QUADSPI_ABR_ALTERNATE_Pos) </span></div><div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec428dde9b33f356fb630b6944d9ab4"> 9999</a></span>&#160;<span class="preprocessor">#define QUADSPI_ABR_ALTERNATE            QUADSPI_ABR_ALTERNATE_Msk             </span></div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;<span class="preprocessor">#define QUADSPI_DR_DATA_Pos              (0U)                                  </span></div><div class="line"><a name="l10003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e47d752f67a4d6a3fabf8c71da0426b">10003</a></span>&#160;<span class="preprocessor">#define QUADSPI_DR_DATA_Msk              (0xFFFFFFFFU &lt;&lt; QUADSPI_DR_DATA_Pos)  </span></div><div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae10dc21fda848c12e954e5627f73fb1c">10004</a></span>&#160;<span class="preprocessor">#define QUADSPI_DR_DATA                  QUADSPI_DR_DATA_Msk                   </span></div><div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_PSMKR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;<span class="preprocessor">#define QUADSPI_PSMKR_MASK_Pos           (0U)                                  </span></div><div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7258eb53f55c15e6c90a2b539d4e391d">10008</a></span>&#160;<span class="preprocessor">#define QUADSPI_PSMKR_MASK_Msk           (0xFFFFFFFFU &lt;&lt; QUADSPI_PSMKR_MASK_Pos) </span></div><div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b390cb9922c1fc26e0c2140f783806">10009</a></span>&#160;<span class="preprocessor">#define QUADSPI_PSMKR_MASK               QUADSPI_PSMKR_MASK_Msk                </span></div><div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_PSMAR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;<span class="preprocessor">#define QUADSPI_PSMAR_MATCH_Pos          (0U)                                  </span></div><div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20175d341b7f273f0d221424184bd52">10013</a></span>&#160;<span class="preprocessor">#define QUADSPI_PSMAR_MATCH_Msk          (0xFFFFFFFFU &lt;&lt; QUADSPI_PSMAR_MATCH_Pos) </span></div><div class="line"><a name="l10014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539a30463ce63b7e73fdf85292296d1c">10014</a></span>&#160;<span class="preprocessor">#define QUADSPI_PSMAR_MATCH              QUADSPI_PSMAR_MATCH_Msk               </span></div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_PIR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;<span class="preprocessor">#define QUADSPI_PIR_INTERVAL_Pos         (0U)                                  </span></div><div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec0ecb3086582dca75aebe34c421c0">10018</a></span>&#160;<span class="preprocessor">#define QUADSPI_PIR_INTERVAL_Msk         (0xFFFFU &lt;&lt; QUADSPI_PIR_INTERVAL_Pos) </span></div><div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c199545122e685c22c56c3cb89cb22">10019</a></span>&#160;<span class="preprocessor">#define QUADSPI_PIR_INTERVAL             QUADSPI_PIR_INTERVAL_Msk              </span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_LPTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;<span class="preprocessor">#define QUADSPI_LPTR_TIMEOUT_Pos         (0U)                                  </span></div><div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad959445e1e5968ae309857547f79ba6">10023</a></span>&#160;<span class="preprocessor">#define QUADSPI_LPTR_TIMEOUT_Msk         (0xFFFFU &lt;&lt; QUADSPI_LPTR_TIMEOUT_Pos) </span></div><div class="line"><a name="l10024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18ac0dc4be5d70af1fbbfb7443d8c49">10024</a></span>&#160;<span class="preprocessor">#define QUADSPI_LPTR_TIMEOUT             QUADSPI_LPTR_TIMEOUT_Msk              </span></div><div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div><div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div><div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos                   (0U)                                </span></div><div class="line"><a name="l10033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">10033</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk                   (0x1U &lt;&lt; RCC_CR_HSION_Pos)          </span></div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;<span class="preprocessor">#define RCC_CR_HSION                       RCC_CR_HSION_Msk                    </span></div><div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos                  (1U)                                </span></div><div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">10036</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk                  (0x1U &lt;&lt; RCC_CR_HSIRDY_Pos)         </span></div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                      RCC_CR_HSIRDY_Msk                   </span></div><div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;</div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Pos                 (3U)                                </span></div><div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">10040</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Msk                 (0x1FU &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM                     RCC_CR_HSITRIM_Msk                  </span></div><div class="line"><a name="l10042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">10042</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_0                   (0x01U &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div><div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">10043</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_1                   (0x02U &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div><div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">10044</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_2                   (0x04U &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div><div class="line"><a name="l10045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">10045</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_3                   (0x08U &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div><div class="line"><a name="l10046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">10046</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_4                   (0x10U &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Pos                  (8U)                                </span></div><div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">10049</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Msk                  (0xFFU &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL                      RCC_CR_HSICAL_Msk                   </span></div><div class="line"><a name="l10051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">10051</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_0                    (0x01U &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div><div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">10052</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_1                    (0x02U &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div><div class="line"><a name="l10053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">10053</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_2                    (0x04U &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div><div class="line"><a name="l10054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">10054</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_3                    (0x08U &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div><div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">10055</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_4                    (0x10U &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div><div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">10056</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_5                    (0x20U &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div><div class="line"><a name="l10057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">10057</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_6                    (0x40U &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div><div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">10058</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_7                    (0x80U &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos                   (16U)                               </span></div><div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">10061</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk                   (0x1U &lt;&lt; RCC_CR_HSEON_Pos)          </span></div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                       RCC_CR_HSEON_Msk                    </span></div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos                  (17U)                               </span></div><div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">10064</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk                  (0x1U &lt;&lt; RCC_CR_HSERDY_Pos)         </span></div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                      RCC_CR_HSERDY_Msk                   </span></div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos                  (18U)                               </span></div><div class="line"><a name="l10067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">10067</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk                  (0x1U &lt;&lt; RCC_CR_HSEBYP_Pos)         </span></div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                      RCC_CR_HSEBYP_Msk                   </span></div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Pos                   (19U)                               </span></div><div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">10070</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Msk                   (0x1U &lt;&lt; RCC_CR_CSSON_Pos)          </span></div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                       RCC_CR_CSSON_Msk                    </span></div><div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos                   (24U)                               </span></div><div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">10073</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk                   (0x1U &lt;&lt; RCC_CR_PLLON_Pos)          </span></div><div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                       RCC_CR_PLLON_Msk                    </span></div><div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos                  (25U)                               </span></div><div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">10076</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk                  (0x1U &lt;&lt; RCC_CR_PLLRDY_Pos)         </span></div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                      RCC_CR_PLLRDY_Msk                   </span></div><div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)</span></div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l10081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48c0893e590b49fa8079830a0ae8abb">10081</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2S_SUPPORT                                                     </span></div><div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON_Pos                (26U)                               </span></div><div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82caf73e368dd6e0af79ffff40c4c158">10084</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON_Msk                (0x1U &lt;&lt; RCC_CR_PLLI2SON_Pos)       </span></div><div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON                    RCC_CR_PLLI2SON_Msk                 </span></div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SRDY_Pos               (27U)                               </span></div><div class="line"><a name="l10087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac102f1739d82c9f002f6d107e37c6d63">10087</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SRDY_Msk               (0x1U &lt;&lt; RCC_CR_PLLI2SRDY_Pos)      </span></div><div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SRDY                   RCC_CR_PLLI2SRDY_Msk                </span></div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)</span></div><div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cd1aa6ae581f90e22d49ee3cd5aa804">10092</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAI_SUPPORT                                                     </span></div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAION_Pos                (28U)                               </span></div><div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24137aca54b5b9f2534e8519230fb88b">10095</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAION_Msk                (0x1U &lt;&lt; RCC_CR_PLLSAION_Pos)       </span></div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAION                    RCC_CR_PLLSAION_Msk                 </span></div><div class="line"><a name="l10097"></a><span class="lineno">10097</span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAIRDY_Pos               (29U)                               </span></div><div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b937da39c4f364f7d1750f1ac07894">10098</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAIRDY_Msk               (0x1U &lt;&lt; RCC_CR_PLLSAIRDY_Pos)      </span></div><div class="line"><a name="l10099"></a><span class="lineno">10099</span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAIRDY                   RCC_CR_PLLSAIRDY_Msk                </span></div><div class="line"><a name="l10100"></a><span class="lineno">10100</span>&#160;</div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_Pos               (0U)                                </span></div><div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686">10103</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_Msk               (0x3FU &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM                   RCC_PLLCFGR_PLLM_Msk                </span></div><div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">10105</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_0                 (0x01U &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div><div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">10106</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_1                 (0x02U &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div><div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">10107</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_2                 (0x04U &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">10108</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_3                 (0x08U &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div><div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">10109</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_4                 (0x10U &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div><div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225">10110</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_5                 (0x20U &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_Pos               (6U)                                </span></div><div class="line"><a name="l10113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be">10113</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_Msk               (0x1FFU &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN                   RCC_PLLCFGR_PLLN_Msk                </span></div><div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c">10115</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_0                 (0x001U &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3">10116</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_1                 (0x002U &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3">10117</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_2                 (0x004U &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365">10118</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_3                 (0x008U &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475">10119</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_4                 (0x010U &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab">10120</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_5                 (0x020U &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39">10121</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_6                 (0x040U &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54">10122</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_7                 (0x080U &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff473b6dc417ef6fa361017b2f107c06">10123</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_8                 (0x100U &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_Pos               (16U)                               </span></div><div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca">10126</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_Msk               (0x3U &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP                   RCC_PLLCFGR_PLLP_Msk                </span></div><div class="line"><a name="l10128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">10128</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_0                 (0x1U &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div><div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73">10129</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_1                 (0x2U &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Pos             (22U)                               </span></div><div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393">10132</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Msk             (0x1U &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)    </span></div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC                 RCC_PLLCFGR_PLLSRC_Msk              </span></div><div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Pos         (22U)                               </span></div><div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909">10135</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Msk         (0x1U &lt;&lt; RCC_PLLCFGR_PLLSRC_HSE_Pos) </span></div><div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE             RCC_PLLCFGR_PLLSRC_HSE_Msk          </span></div><div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI             0x00000000U                         </span></div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;</div><div class="line"><a name="l10139"></a><span class="lineno">10139</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Pos               (24U)                               </span></div><div class="line"><a name="l10140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f">10140</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Msk               (0xFU &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ                   RCC_PLLCFGR_PLLQ_Msk                </span></div><div class="line"><a name="l10142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">10142</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_0                 (0x1U &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div><div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">10143</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_1                 (0x2U &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div><div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">10144</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_2                 (0x4U &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div><div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">10145</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_3                 (0x8U &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)</span></div><div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;<span class="comment"> */</span><span class="preprocessor"></span></div><div class="line"><a name="l10149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a39856beea8e67487a6dc6f5067d61c">10149</a></span>&#160;<span class="preprocessor">#define RCC_PLLR_SYSCLK_SUPPORT            </span></div><div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a4a68e46c5762fbf153302e87e435">10150</a></span>&#160;<span class="preprocessor">#define RCC_PLLR_I2S_CLKSOURCE_SUPPORT     </span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_Pos               (28U)                               </span></div><div class="line"><a name="l10153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359">10153</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_Msk               (0x7U &lt;&lt; RCC_PLLCFGR_PLLR_Pos)      </span></div><div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR                   RCC_PLLCFGR_PLLR_Msk                </span></div><div class="line"><a name="l10155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">10155</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_0                 (0x1U &lt;&lt; RCC_PLLCFGR_PLLR_Pos)      </span></div><div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">10156</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_1                 (0x2U &lt;&lt; RCC_PLLCFGR_PLLR_Pos)      </span></div><div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39">10157</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLR_2                 (0x4U &lt;&lt; RCC_PLLCFGR_PLLR_Pos)      </span></div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;</div><div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">10161</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos                    (0U)                                </span></div><div class="line"><a name="l10162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">10162</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk                    (0x3U &lt;&lt; RCC_CFGR_SW_Pos)           </span></div><div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">10163</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                        RCC_CFGR_SW_Msk                     </span></div><div class="line"><a name="l10164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">10164</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0                      (0x1U &lt;&lt; RCC_CFGR_SW_Pos)           </span></div><div class="line"><a name="l10165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">10165</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1                      (0x2U &lt;&lt; RCC_CFGR_SW_Pos)           </span></div><div class="line"><a name="l10167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">10167</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI                    0x00000000U                         </span></div><div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">10168</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                    0x00000001U                         </span></div><div class="line"><a name="l10169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">10169</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                    0x00000002U                         </span></div><div class="line"><a name="l10170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9efc149acec3996f691d4973ab80956c">10170</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLLR                   0x00000003U                         </span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos                   (2U)                                </span></div><div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">10174</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk                   (0x3U &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div><div class="line"><a name="l10175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">10175</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                       RCC_CFGR_SWS_Msk                    </span></div><div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">10176</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0                     (0x1U &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div><div class="line"><a name="l10177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">10177</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1                     (0x2U &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div><div class="line"><a name="l10179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">10179</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI                   0x00000000U                         </span></div><div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">10180</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                   0x00000004U                         </span></div><div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">10181</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                   0x00000008U                         </span></div><div class="line"><a name="l10182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeb2d500a52dd620d6fe304c9837b6a9">10182</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLLR                  0x0000000CU                         </span></div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos                  (4U)                                </span></div><div class="line"><a name="l10186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">10186</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk                  (0xFU &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div><div class="line"><a name="l10187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">10187</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                      RCC_CFGR_HPRE_Msk                   </span></div><div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">10188</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0                    (0x1U &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div><div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">10189</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1                    (0x2U &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div><div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">10190</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2                    (0x4U &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div><div class="line"><a name="l10191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">10191</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3                    (0x8U &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div><div class="line"><a name="l10193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">10193</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                 0x00000000U                         </span></div><div class="line"><a name="l10194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">10194</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                 0x00000080U                         </span></div><div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">10195</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                 0x00000090U                         </span></div><div class="line"><a name="l10196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">10196</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                 0x000000A0U                         </span></div><div class="line"><a name="l10197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">10197</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                0x000000B0U                         </span></div><div class="line"><a name="l10198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">10198</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                0x000000C0U                         </span></div><div class="line"><a name="l10199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">10199</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128               0x000000D0U                         </span></div><div class="line"><a name="l10200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">10200</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256               0x000000E0U                         </span></div><div class="line"><a name="l10201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">10201</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512               0x000000F0U                         </span></div><div class="line"><a name="l10204"></a><span class="lineno">10204</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                 (10U)                               </span></div><div class="line"><a name="l10205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">10205</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                 (0x7U &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div><div class="line"><a name="l10206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">10206</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1                     RCC_CFGR_PPRE1_Msk                  </span></div><div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">10207</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_0                   (0x1U &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div><div class="line"><a name="l10208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">10208</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_1                   (0x2U &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div><div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">10209</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_2                   (0x4U &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div><div class="line"><a name="l10211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">10211</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                0x00000000U                         </span></div><div class="line"><a name="l10212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">10212</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                0x00001000U                         </span></div><div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">10213</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                0x00001400U                         </span></div><div class="line"><a name="l10214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">10214</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                0x00001800U                         </span></div><div class="line"><a name="l10215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">10215</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16               0x00001C00U                         </span></div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                 (13U)                               </span></div><div class="line"><a name="l10219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">10219</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                 (0x7U &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div><div class="line"><a name="l10220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">10220</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2                     RCC_CFGR_PPRE2_Msk                  </span></div><div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">10221</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_0                   (0x1U &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div><div class="line"><a name="l10222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">10222</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_1                   (0x2U &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div><div class="line"><a name="l10223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">10223</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_2                   (0x4U &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div><div class="line"><a name="l10225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">10225</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                0x00000000U                         </span></div><div class="line"><a name="l10226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">10226</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                0x00008000U                         </span></div><div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">10227</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                0x0000A000U                         </span></div><div class="line"><a name="l10228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">10228</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                0x0000C000U                         </span></div><div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">10229</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16               0x0000E000U                         </span></div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_Pos                (16U)                               </span></div><div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850304b36d321ade71b90ca011ee5f74">10233</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_Msk                (0x1FU &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE                    RCC_CFGR_RTCPRE_Msk                 </span></div><div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">10235</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_0                  (0x01U &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div><div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">10236</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_1                  (0x02U &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div><div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">10237</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_2                  (0x04U &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div><div class="line"><a name="l10238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">10238</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_3                  (0x08U &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div><div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">10239</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_4                  (0x10U &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1_Pos                  (21U)                               </span></div><div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b21a49230470856ce978e05fb9c47b">10243</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1_Msk                  (0x3U &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1                      RCC_CFGR_MCO1_Msk                   </span></div><div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a">10245</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1_0                    (0x1U &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div><div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">10246</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1_1                    (0x2U &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div><div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_Pos               (24U)                               </span></div><div class="line"><a name="l10250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada571dab4e704e380153b6e901b60ba8">10250</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_Msk               (0x7U &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div><div class="line"><a name="l10251"></a><span class="lineno">10251</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE                   RCC_CFGR_MCO1PRE_Msk                </span></div><div class="line"><a name="l10252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">10252</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_0                 (0x1U &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div><div class="line"><a name="l10253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">10253</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_1                 (0x2U &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div><div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">10254</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_2                 (0x4U &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div><div class="line"><a name="l10256"></a><span class="lineno">10256</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_Pos               (27U)                               </span></div><div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56af08fd6ae55e0047d84c2e5cb44877">10257</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_Msk               (0x7U &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div><div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE                   RCC_CFGR_MCO2PRE_Msk                </span></div><div class="line"><a name="l10259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed">10259</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_0                 (0x1U &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div><div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793">10260</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_1                 (0x2U &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div><div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639">10261</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_2                 (0x4U &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div><div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2_Pos                  (30U)                               </span></div><div class="line"><a name="l10264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193bf927828d92f9249975a792c738d5">10264</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2_Msk                  (0x3U &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2                      RCC_CFGR_MCO2_Msk                   </span></div><div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">10266</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2_0                    (0x1U &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div><div class="line"><a name="l10267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">10267</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2_1                    (0x2U &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div><div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CIR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                (0U)                                </span></div><div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">10271</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                (0x1U &lt;&lt; RCC_CIR_LSIRDYF_Pos)       </span></div><div class="line"><a name="l10272"></a><span class="lineno">10272</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF                    RCC_CIR_LSIRDYF_Msk                 </span></div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                (1U)                                </span></div><div class="line"><a name="l10274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">10274</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                (0x1U &lt;&lt; RCC_CIR_LSERDYF_Pos)       </span></div><div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF                    RCC_CIR_LSERDYF_Msk                 </span></div><div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                (2U)                                </span></div><div class="line"><a name="l10277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">10277</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                (0x1U &lt;&lt; RCC_CIR_HSIRDYF_Pos)       </span></div><div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF                    RCC_CIR_HSIRDYF_Msk                 </span></div><div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                (3U)                                </span></div><div class="line"><a name="l10280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">10280</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                (0x1U &lt;&lt; RCC_CIR_HSERDYF_Pos)       </span></div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF                    RCC_CIR_HSERDYF_Msk                 </span></div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                (4U)                                </span></div><div class="line"><a name="l10283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">10283</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                (0x1U &lt;&lt; RCC_CIR_PLLRDYF_Pos)       </span></div><div class="line"><a name="l10284"></a><span class="lineno">10284</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF                    RCC_CIR_PLLRDYF_Msk                 </span></div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYF_Pos             (5U)                                </span></div><div class="line"><a name="l10286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e88621c6cbc397e6c0872c98f11151">10286</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYF_Msk             (0x1U &lt;&lt; RCC_CIR_PLLI2SRDYF_Pos)    </span></div><div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYF                 RCC_CIR_PLLI2SRDYF_Msk              </span></div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;</div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYF_Pos             (6U)                                </span></div><div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a5bdac1f1a1b89f2d25dd1f8a98c15">10290</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYF_Msk             (0x1U &lt;&lt; RCC_CIR_PLLSAIRDYF_Pos)    </span></div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYF                 RCC_CIR_PLLSAIRDYF_Msk              </span></div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Pos                   (7U)                                </span></div><div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">10293</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Msk                   (0x1U &lt;&lt; RCC_CIR_CSSF_Pos)          </span></div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                       RCC_CIR_CSSF_Msk                    </span></div><div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos               (8U)                                </span></div><div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">10296</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk               (0x1U &lt;&lt; RCC_CIR_LSIRDYIE_Pos)      </span></div><div class="line"><a name="l10297"></a><span class="lineno">10297</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                   RCC_CIR_LSIRDYIE_Msk                </span></div><div class="line"><a name="l10298"></a><span class="lineno">10298</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos               (9U)                                </span></div><div class="line"><a name="l10299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">10299</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk               (0x1U &lt;&lt; RCC_CIR_LSERDYIE_Pos)      </span></div><div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                   RCC_CIR_LSERDYIE_Msk                </span></div><div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos               (10U)                               </span></div><div class="line"><a name="l10302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">10302</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk               (0x1U &lt;&lt; RCC_CIR_HSIRDYIE_Pos)      </span></div><div class="line"><a name="l10303"></a><span class="lineno">10303</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                   RCC_CIR_HSIRDYIE_Msk                </span></div><div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos               (11U)                               </span></div><div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">10305</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk               (0x1U &lt;&lt; RCC_CIR_HSERDYIE_Pos)      </span></div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                   RCC_CIR_HSERDYIE_Msk                </span></div><div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos               (12U)                               </span></div><div class="line"><a name="l10308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">10308</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk               (0x1U &lt;&lt; RCC_CIR_PLLRDYIE_Pos)      </span></div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                   RCC_CIR_PLLRDYIE_Msk                </span></div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE_Pos            (13U)                               </span></div><div class="line"><a name="l10311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af4a5b0b017c2dde04fa660950578cc">10311</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE_Msk            (0x1U &lt;&lt; RCC_CIR_PLLI2SRDYIE_Pos)   </span></div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE                RCC_CIR_PLLI2SRDYIE_Msk             </span></div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;</div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYIE_Pos            (14U)                               </span></div><div class="line"><a name="l10315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71e01c086ad935de5c043281d530b4a0">10315</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYIE_Msk            (0x1U &lt;&lt; RCC_CIR_PLLSAIRDYIE_Pos)   </span></div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYIE                RCC_CIR_PLLSAIRDYIE_Msk             </span></div><div class="line"><a name="l10317"></a><span class="lineno">10317</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                (16U)                               </span></div><div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">10318</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                (0x1U &lt;&lt; RCC_CIR_LSIRDYC_Pos)       </span></div><div class="line"><a name="l10319"></a><span class="lineno">10319</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC                    RCC_CIR_LSIRDYC_Msk                 </span></div><div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                (17U)                               </span></div><div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">10321</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                (0x1U &lt;&lt; RCC_CIR_LSERDYC_Pos)       </span></div><div class="line"><a name="l10322"></a><span class="lineno">10322</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC                    RCC_CIR_LSERDYC_Msk                 </span></div><div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                (18U)                               </span></div><div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">10324</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                (0x1U &lt;&lt; RCC_CIR_HSIRDYC_Pos)       </span></div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC                    RCC_CIR_HSIRDYC_Msk                 </span></div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                (19U)                               </span></div><div class="line"><a name="l10327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">10327</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                (0x1U &lt;&lt; RCC_CIR_HSERDYC_Pos)       </span></div><div class="line"><a name="l10328"></a><span class="lineno">10328</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC                    RCC_CIR_HSERDYC_Msk                 </span></div><div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                (20U)                               </span></div><div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">10330</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                (0x1U &lt;&lt; RCC_CIR_PLLRDYC_Pos)       </span></div><div class="line"><a name="l10331"></a><span class="lineno">10331</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC                    RCC_CIR_PLLRDYC_Msk                 </span></div><div class="line"><a name="l10332"></a><span class="lineno">10332</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYC_Pos             (21U)                               </span></div><div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6a1a17873c5e712e9ed47d92fbc99cd">10333</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYC_Msk             (0x1U &lt;&lt; RCC_CIR_PLLI2SRDYC_Pos)    </span></div><div class="line"><a name="l10334"></a><span class="lineno">10334</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYC                 RCC_CIR_PLLI2SRDYC_Msk              </span></div><div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYC_Pos             (22U)                               </span></div><div class="line"><a name="l10336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da18c2d39530500edc2e74289ccca43">10336</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYC_Msk             (0x1U &lt;&lt; RCC_CIR_PLLSAIRDYC_Pos)    </span></div><div class="line"><a name="l10337"></a><span class="lineno">10337</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYC                 RCC_CIR_PLLSAIRDYC_Msk              </span></div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;</div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Pos                   (23U)                               </span></div><div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">10340</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Msk                   (0x1U &lt;&lt; RCC_CIR_CSSC_Pos)          </span></div><div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                       RCC_CIR_CSSC_Msk                    </span></div><div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;</div><div class="line"><a name="l10343"></a><span class="lineno">10343</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST_Pos          (0U)                                </span></div><div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca733a89ed0ddeb8c6ad7d4df334baf">10345</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST_Msk          (0x1U &lt;&lt; RCC_AHB1RSTR_GPIOARST_Pos) </span></div><div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST              RCC_AHB1RSTR_GPIOARST_Msk           </span></div><div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST_Pos          (1U)                                </span></div><div class="line"><a name="l10348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a227671a2b417929ad0959d9e899c8">10348</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST_Msk          (0x1U &lt;&lt; RCC_AHB1RSTR_GPIOBRST_Pos) </span></div><div class="line"><a name="l10349"></a><span class="lineno">10349</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST              RCC_AHB1RSTR_GPIOBRST_Msk           </span></div><div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST_Pos          (2U)                                </span></div><div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f25d081a1bb38f34f8d11fc32bdc7d7">10351</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST_Msk          (0x1U &lt;&lt; RCC_AHB1RSTR_GPIOCRST_Pos) </span></div><div class="line"><a name="l10352"></a><span class="lineno">10352</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST              RCC_AHB1RSTR_GPIOCRST_Msk           </span></div><div class="line"><a name="l10353"></a><span class="lineno">10353</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIODRST_Pos          (3U)                                </span></div><div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e4b57d9e0d9c72055b51a222d388f5">10354</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIODRST_Msk          (0x1U &lt;&lt; RCC_AHB1RSTR_GPIODRST_Pos) </span></div><div class="line"><a name="l10355"></a><span class="lineno">10355</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIODRST              RCC_AHB1RSTR_GPIODRST_Msk           </span></div><div class="line"><a name="l10356"></a><span class="lineno">10356</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOERST_Pos          (4U)                                </span></div><div class="line"><a name="l10357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2330cc824d6e097fc95f311730778243">10357</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOERST_Msk          (0x1U &lt;&lt; RCC_AHB1RSTR_GPIOERST_Pos) </span></div><div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOERST              RCC_AHB1RSTR_GPIOERST_Msk           </span></div><div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOFRST_Pos          (5U)                                </span></div><div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5758110647b39258af5b6c4259a59c0">10360</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOFRST_Msk          (0x1U &lt;&lt; RCC_AHB1RSTR_GPIOFRST_Pos) </span></div><div class="line"><a name="l10361"></a><span class="lineno">10361</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOFRST              RCC_AHB1RSTR_GPIOFRST_Msk           </span></div><div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOGRST_Pos          (6U)                                </span></div><div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ca12c8d01be2d47518003a30d836a68">10363</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOGRST_Msk          (0x1U &lt;&lt; RCC_AHB1RSTR_GPIOGRST_Pos) </span></div><div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOGRST              RCC_AHB1RSTR_GPIOGRST_Msk           </span></div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST_Pos          (7U)                                </span></div><div class="line"><a name="l10366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6853aabc577ec17d0d7f894e520a693">10366</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST_Msk          (0x1U &lt;&lt; RCC_AHB1RSTR_GPIOHRST_Pos) </span></div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST              RCC_AHB1RSTR_GPIOHRST_Msk           </span></div><div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Pos            (12U)                               </span></div><div class="line"><a name="l10369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4">10369</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Msk            (0x1U &lt;&lt; RCC_AHB1RSTR_CRCRST_Pos)   </span></div><div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_CRCRST                RCC_AHB1RSTR_CRCRST_Msk             </span></div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Pos           (21U)                               </span></div><div class="line"><a name="l10372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e">10372</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Msk           (0x1U &lt;&lt; RCC_AHB1RSTR_DMA1RST_Pos)  </span></div><div class="line"><a name="l10373"></a><span class="lineno">10373</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST               RCC_AHB1RSTR_DMA1RST_Msk            </span></div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Pos           (22U)                               </span></div><div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce">10375</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Msk           (0x1U &lt;&lt; RCC_AHB1RSTR_DMA2RST_Pos)  </span></div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST               RCC_AHB1RSTR_DMA2RST_Msk            </span></div><div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_OTGHRST_Pos           (29U)                               </span></div><div class="line"><a name="l10378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351abffe0a0e32b6e74378a5e4b82a9e">10378</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_OTGHRST_Msk           (0x1U &lt;&lt; RCC_AHB1RSTR_OTGHRST_Pos)  </span></div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_OTGHRST               RCC_AHB1RSTR_OTGHRST_Msk            </span></div><div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;</div><div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_DCMIRST_Pos           (0U)                                </span></div><div class="line"><a name="l10383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad65d3d99d10ccb38170740b9dbc30f0f">10383</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_DCMIRST_Msk           (0x1U &lt;&lt; RCC_AHB2RSTR_DCMIRST_Pos)  </span></div><div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_DCMIRST               RCC_AHB2RSTR_DCMIRST_Msk            </span></div><div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST_Pos          (7U)                                </span></div><div class="line"><a name="l10386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba439d5c37535fc904630d55dd8d204">10386</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST_Msk          (0x1U &lt;&lt; RCC_AHB2RSTR_OTGFSRST_Pos) </span></div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST              RCC_AHB2RSTR_OTGFSRST_Msk           </span></div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></div><div class="line"><a name="l10389"></a><span class="lineno">10389</span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_FMCRST_Pos            (0U)                                </span></div><div class="line"><a name="l10390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0968f088792a5ad3f40a5dc428832448">10390</a></span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_FMCRST_Msk            (0x1U &lt;&lt; RCC_AHB3RSTR_FMCRST_Pos)   </span></div><div class="line"><a name="l10391"></a><span class="lineno">10391</span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_FMCRST                RCC_AHB3RSTR_FMCRST_Msk             </span></div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_QSPIRST_Pos           (1U)                                </span></div><div class="line"><a name="l10393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98041f2a18e7e7441d43b9c33e609a4">10393</a></span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_QSPIRST_Msk           (0x1U &lt;&lt; RCC_AHB3RSTR_QSPIRST_Pos)  </span></div><div class="line"><a name="l10394"></a><span class="lineno">10394</span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_QSPIRST               RCC_AHB3RSTR_QSPIRST_Msk            </span></div><div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;</div><div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;</div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></div><div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos           (0U)                                </span></div><div class="line"><a name="l10399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">10399</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos)  </span></div><div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST               RCC_APB1RSTR_TIM2RST_Msk            </span></div><div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos           (1U)                                </span></div><div class="line"><a name="l10402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">10402</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)  </span></div><div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST               RCC_APB1RSTR_TIM3RST_Msk            </span></div><div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Pos           (2U)                                </span></div><div class="line"><a name="l10405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e">10405</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_TIM4RST_Pos)  </span></div><div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST               RCC_APB1RSTR_TIM4RST_Msk            </span></div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Pos           (3U)                                </span></div><div class="line"><a name="l10408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220">10408</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_TIM5RST_Pos)  </span></div><div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST               RCC_APB1RSTR_TIM5RST_Msk            </span></div><div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Pos           (4U)                                </span></div><div class="line"><a name="l10411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">10411</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos)  </span></div><div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST               RCC_APB1RSTR_TIM6RST_Msk            </span></div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Pos           (5U)                                </span></div><div class="line"><a name="l10414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748">10414</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_TIM7RST_Pos)  </span></div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST               RCC_APB1RSTR_TIM7RST_Msk            </span></div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM12RST_Pos          (6U)                                </span></div><div class="line"><a name="l10417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91170571df0e2ed7675a5b3091736507">10417</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM12RST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_TIM12RST_Pos) </span></div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM12RST              RCC_APB1RSTR_TIM12RST_Msk           </span></div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM13RST_Pos          (7U)                                </span></div><div class="line"><a name="l10420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b75cafab3889092a34ddfb502c5d6a">10420</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM13RST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_TIM13RST_Pos) </span></div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM13RST              RCC_APB1RSTR_TIM13RST_Msk           </span></div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Pos          (8U)                                </span></div><div class="line"><a name="l10423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a">10423</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_TIM14RST_Pos) </span></div><div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST              RCC_APB1RSTR_TIM14RST_Msk           </span></div><div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos           (11U)                               </span></div><div class="line"><a name="l10426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">10426</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)  </span></div><div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST               RCC_APB1RSTR_WWDGRST_Msk            </span></div><div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos           (14U)                               </span></div><div class="line"><a name="l10429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">10429</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos)  </span></div><div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST               RCC_APB1RSTR_SPI2RST_Msk            </span></div><div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Pos           (15U)                               </span></div><div class="line"><a name="l10432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1">10432</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_SPI3RST_Pos)  </span></div><div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST               RCC_APB1RSTR_SPI3RST_Msk            </span></div><div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPDIFRXRST_Pos        (16U)                               </span></div><div class="line"><a name="l10435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf8f3b0dd1c6fed67742790705e5a6c">10435</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPDIFRXRST_Msk        (0x1U &lt;&lt; RCC_APB1RSTR_SPDIFRXRST_Pos) </span></div><div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPDIFRXRST            RCC_APB1RSTR_SPDIFRXRST_Msk         </span></div><div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos         (17U)                               </span></div><div class="line"><a name="l10438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">10438</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_USART2RST_Pos) </span></div><div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST             RCC_APB1RSTR_USART2RST_Msk          </span></div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Pos         (18U)                               </span></div><div class="line"><a name="l10441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf">10441</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Msk         (0x1U &lt;&lt; RCC_APB1RSTR_USART3RST_Pos) </span></div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST             RCC_APB1RSTR_USART3RST_Msk          </span></div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST_Pos          (19U)                               </span></div><div class="line"><a name="l10444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c84c3ac04f075c4571c4518e9dc6f5d">10444</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_UART4RST_Pos) </span></div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST              RCC_APB1RSTR_UART4RST_Msk           </span></div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST_Pos          (20U)                               </span></div><div class="line"><a name="l10447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aaecac95d9e201eb6a3ee127881381b">10447</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_UART5RST_Pos) </span></div><div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST              RCC_APB1RSTR_UART5RST_Msk           </span></div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos           (21U)                               </span></div><div class="line"><a name="l10450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">10450</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)  </span></div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST               RCC_APB1RSTR_I2C1RST_Msk            </span></div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos           (22U)                               </span></div><div class="line"><a name="l10453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">10453</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos)  </span></div><div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST               RCC_APB1RSTR_I2C2RST_Msk            </span></div><div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Pos           (23U)                               </span></div><div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49214147f146965ef75c3bfa906cd3d9">10456</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_I2C3RST_Pos)  </span></div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3RST               RCC_APB1RSTR_I2C3RST_Msk            </span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_FMPI2C1RST_Pos        (24U)                               </span></div><div class="line"><a name="l10459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4cdef23c3f0aba0315c5b3b0d731096">10459</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_FMPI2C1RST_Msk        (0x1U &lt;&lt; RCC_APB1RSTR_FMPI2C1RST_Pos) </span></div><div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_FMPI2C1RST            RCC_APB1RSTR_FMPI2C1RST_Msk         </span></div><div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN1RST_Pos           (25U)                               </span></div><div class="line"><a name="l10462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91aa2d3e18674c6f02c7112da9a2e30c">10462</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN1RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_CAN1RST_Pos)  </span></div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN1RST               RCC_APB1RSTR_CAN1RST_Msk            </span></div><div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN2RST_Pos           (26U)                               </span></div><div class="line"><a name="l10465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dc2776b9926f9335e72b433290bb8a">10465</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN2RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_CAN2RST_Pos)  </span></div><div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN2RST               RCC_APB1RSTR_CAN2RST_Msk            </span></div><div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CECRST_Pos            (27U)                               </span></div><div class="line"><a name="l10468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d44d4ec399e7e969921e1b2d4e60eb6">10468</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CECRST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_CECRST_Pos)   </span></div><div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CECRST                RCC_APB1RSTR_CECRST_Msk             </span></div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos            (28U)                               </span></div><div class="line"><a name="l10471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">10471</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)   </span></div><div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST                RCC_APB1RSTR_PWRRST_Msk             </span></div><div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Pos            (29U)                               </span></div><div class="line"><a name="l10474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">10474</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_DACRST_Pos)   </span></div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST                RCC_APB1RSTR_DACRST_Msk             </span></div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;</div><div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos           (0U)                                </span></div><div class="line"><a name="l10479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">10479</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)  </span></div><div class="line"><a name="l10480"></a><span class="lineno">10480</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST               RCC_APB2RSTR_TIM1RST_Msk            </span></div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8RST_Pos           (1U)                                </span></div><div class="line"><a name="l10482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14242f5f656c5860137bd75f2a0515e">10482</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8RST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_TIM8RST_Pos)  </span></div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8RST               RCC_APB2RSTR_TIM8RST_Msk            </span></div><div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos         (4U)                                </span></div><div class="line"><a name="l10485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">10485</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk         (0x1U &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST             RCC_APB2RSTR_USART1RST_Msk          </span></div><div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART6RST_Pos         (5U)                                </span></div><div class="line"><a name="l10488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e37e8ac731047e3df29ca5c7e553cc">10488</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART6RST_Msk         (0x1U &lt;&lt; RCC_APB2RSTR_USART6RST_Pos) </span></div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART6RST             RCC_APB2RSTR_USART6RST_Msk          </span></div><div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos            (8U)                                </span></div><div class="line"><a name="l10491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">10491</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk            (0x1U &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)   </span></div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST                RCC_APB2RSTR_ADCRST_Msk             </span></div><div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SDIORST_Pos           (11U)                               </span></div><div class="line"><a name="l10494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67f4f982e0636f1d86be7d4223cdaf1">10494</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SDIORST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_SDIORST_Pos)  </span></div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SDIORST               RCC_APB2RSTR_SDIORST_Msk            </span></div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos           (12U)                               </span></div><div class="line"><a name="l10497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">10497</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)  </span></div><div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST               RCC_APB2RSTR_SPI1RST_Msk            </span></div><div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI4RST_Pos           (13U)                               </span></div><div class="line"><a name="l10500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba823e1afa67e1b5db5faa1094b200c">10500</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI4RST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_SPI4RST_Pos)  </span></div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI4RST               RCC_APB2RSTR_SPI4RST_Msk            </span></div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos         (14U)                               </span></div><div class="line"><a name="l10503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">10503</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk         (0x1U &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos) </span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST             RCC_APB2RSTR_SYSCFGRST_Msk          </span></div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Pos           (16U)                               </span></div><div class="line"><a name="l10506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2">10506</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_TIM9RST_Pos)  </span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST               RCC_APB2RSTR_TIM9RST_Msk            </span></div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Pos          (17U)                               </span></div><div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077ef7ed92b0241e49f2ecad1a8bd241">10509</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Msk          (0x1U &lt;&lt; RCC_APB2RSTR_TIM10RST_Pos) </span></div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST              RCC_APB2RSTR_TIM10RST_Msk           </span></div><div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Pos          (18U)                               </span></div><div class="line"><a name="l10512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3">10512</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Msk          (0x1U &lt;&lt; RCC_APB2RSTR_TIM11RST_Pos) </span></div><div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST              RCC_APB2RSTR_TIM11RST_Msk           </span></div><div class="line"><a name="l10514"></a><span class="lineno">10514</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SAI1RST_Pos           (22U)                               </span></div><div class="line"><a name="l10515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09c08b8ccdb047c6864b28af9869854">10515</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SAI1RST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_SAI1RST_Pos)  </span></div><div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SAI1RST               RCC_APB2RSTR_SAI1RST_Msk            </span></div><div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SAI2RST_Pos           (23U)                               </span></div><div class="line"><a name="l10518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca24f222815a04c54aae355be3cc750">10518</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SAI2RST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_SAI2RST_Pos)  </span></div><div class="line"><a name="l10519"></a><span class="lineno">10519</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SAI2RST               RCC_APB2RSTR_SAI2RST_Msk            </span></div><div class="line"><a name="l10520"></a><span class="lineno">10520</span>&#160;</div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;<span class="comment">/* Old SPI1RST bit definition, maintained for legacy purpose */</span></div><div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST</span></div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;</div><div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN_Pos            (0U)                                </span></div><div class="line"><a name="l10526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1610c0bcc3f778000c9ffe4ceaaf7a8">10526</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN_Msk            (0x1U &lt;&lt; RCC_AHB1ENR_GPIOAEN_Pos)   </span></div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN                RCC_AHB1ENR_GPIOAEN_Msk             </span></div><div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN_Pos            (1U)                                </span></div><div class="line"><a name="l10529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f6e5e212dee1b54f1103aa6c5b63c8">10529</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN_Msk            (0x1U &lt;&lt; RCC_AHB1ENR_GPIOBEN_Pos)   </span></div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN                RCC_AHB1ENR_GPIOBEN_Msk             </span></div><div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN_Pos            (2U)                                </span></div><div class="line"><a name="l10532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7e8d23a1214b25dca4d0838324371b">10532</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN_Msk            (0x1U &lt;&lt; RCC_AHB1ENR_GPIOCEN_Pos)   </span></div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN                RCC_AHB1ENR_GPIOCEN_Msk             </span></div><div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIODEN_Pos            (3U)                                </span></div><div class="line"><a name="l10535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da72a3a599290c99b251cf0e40d579a">10535</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIODEN_Msk            (0x1U &lt;&lt; RCC_AHB1ENR_GPIODEN_Pos)   </span></div><div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIODEN                RCC_AHB1ENR_GPIODEN_Msk             </span></div><div class="line"><a name="l10537"></a><span class="lineno">10537</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN_Pos            (4U)                                </span></div><div class="line"><a name="l10538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574a0ff2d711679c81d62a365efe9b25">10538</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN_Msk            (0x1U &lt;&lt; RCC_AHB1ENR_GPIOEEN_Pos)   </span></div><div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN                RCC_AHB1ENR_GPIOEEN_Msk             </span></div><div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOFEN_Pos            (5U)                                </span></div><div class="line"><a name="l10541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac40bd7a86de787e99ecf69881e8d8803">10541</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOFEN_Msk            (0x1U &lt;&lt; RCC_AHB1ENR_GPIOFEN_Pos)   </span></div><div class="line"><a name="l10542"></a><span class="lineno">10542</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOFEN                RCC_AHB1ENR_GPIOFEN_Msk             </span></div><div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOGEN_Pos            (6U)                                </span></div><div class="line"><a name="l10544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84f85f90ddfceebacab190e14cf0de75">10544</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOGEN_Msk            (0x1U &lt;&lt; RCC_AHB1ENR_GPIOGEN_Pos)   </span></div><div class="line"><a name="l10545"></a><span class="lineno">10545</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOGEN                RCC_AHB1ENR_GPIOGEN_Msk             </span></div><div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN_Pos            (7U)                                </span></div><div class="line"><a name="l10547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee11e4e6ddeff9db3ddd22873d1ca8d5">10547</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN_Msk            (0x1U &lt;&lt; RCC_AHB1ENR_GPIOHEN_Pos)   </span></div><div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN                RCC_AHB1ENR_GPIOHEN_Msk             </span></div><div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Pos              (12U)                               </span></div><div class="line"><a name="l10550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035">10550</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Msk              (0x1U &lt;&lt; RCC_AHB1ENR_CRCEN_Pos)     </span></div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_CRCEN                  RCC_AHB1ENR_CRCEN_Msk               </span></div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_BKPSRAMEN_Pos          (18U)                               </span></div><div class="line"><a name="l10553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67735d069e447a3cbd8b1cf0ac1e69ca">10553</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_BKPSRAMEN_Msk          (0x1U &lt;&lt; RCC_AHB1ENR_BKPSRAMEN_Pos) </span></div><div class="line"><a name="l10554"></a><span class="lineno">10554</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_BKPSRAMEN              RCC_AHB1ENR_BKPSRAMEN_Msk           </span></div><div class="line"><a name="l10555"></a><span class="lineno">10555</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Pos             (21U)                               </span></div><div class="line"><a name="l10556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871">10556</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Msk             (0x1U &lt;&lt; RCC_AHB1ENR_DMA1EN_Pos)    </span></div><div class="line"><a name="l10557"></a><span class="lineno">10557</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA1EN                 RCC_AHB1ENR_DMA1EN_Msk              </span></div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Pos             (22U)                               </span></div><div class="line"><a name="l10559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a">10559</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Msk             (0x1U &lt;&lt; RCC_AHB1ENR_DMA2EN_Pos)    </span></div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA2EN                 RCC_AHB1ENR_DMA2EN_Msk              </span></div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_OTGHSEN_Pos            (29U)                               </span></div><div class="line"><a name="l10562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e119c40f74b0caf89d18b8e784d7cd">10562</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_OTGHSEN_Msk            (0x1U &lt;&lt; RCC_AHB1ENR_OTGHSEN_Pos)   </span></div><div class="line"><a name="l10563"></a><span class="lineno">10563</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_OTGHSEN                RCC_AHB1ENR_OTGHSEN_Msk             </span></div><div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_OTGHSULPIEN_Pos        (30U)                               </span></div><div class="line"><a name="l10565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga162543647ebac3ea7cf992bf229acb56">10565</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_OTGHSULPIEN_Msk        (0x1U &lt;&lt; RCC_AHB1ENR_OTGHSULPIEN_Pos) </span></div><div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_OTGHSULPIEN            RCC_AHB1ENR_OTGHSULPIEN_Msk         </span></div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div><div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)</span></div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l10571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47614352bcc5025572abc4277cf28e9">10571</a></span>&#160;<span class="preprocessor">#define RCC_AHB2_SUPPORT                   </span></div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_DCMIEN_Pos             (0U)                                </span></div><div class="line"><a name="l10574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392371f5ae1fc6417aa8111e46184b17">10574</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_DCMIEN_Msk             (0x1U &lt;&lt; RCC_AHB2ENR_DCMIEN_Pos)    </span></div><div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_DCMIEN                 RCC_AHB2ENR_DCMIEN_Msk              </span></div><div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN_Pos            (7U)                                </span></div><div class="line"><a name="l10577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c92c5e4271a2a493a92fb41fbc7e3fd">10577</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN_Msk            (0x1U &lt;&lt; RCC_AHB2ENR_OTGFSEN_Pos)   </span></div><div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN                RCC_AHB2ENR_OTGFSEN_Msk             </span></div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;</div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3ENR register  ***************/</span></div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)</span></div><div class="line"><a name="l10583"></a><span class="lineno">10583</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l10584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59e70532c57e0a7917acac00de9db57">10584</a></span>&#160;<span class="preprocessor">#define RCC_AHB3_SUPPORT                   </span></div><div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_FMCEN_Pos              (0U)                                </span></div><div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092fdcfd514ac903cd960c11ee20c2a9">10587</a></span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_FMCEN_Msk              (0x1U &lt;&lt; RCC_AHB3ENR_FMCEN_Pos)     </span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_FMCEN                  RCC_AHB3ENR_FMCEN_Msk               </span></div><div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_QSPIEN_Pos             (1U)                                </span></div><div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4526ab85b9c1248db40b197e5e25c8ca">10590</a></span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_QSPIEN_Msk             (0x1U &lt;&lt; RCC_AHB3ENR_QSPIEN_Pos)    </span></div><div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_QSPIEN                 RCC_AHB3ENR_QSPIEN_Msk              </span></div><div class="line"><a name="l10592"></a><span class="lineno">10592</span>&#160;</div><div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos             (0U)                                </span></div><div class="line"><a name="l10595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">10595</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)    </span></div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN                 RCC_APB1ENR_TIM2EN_Msk              </span></div><div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos             (1U)                                </span></div><div class="line"><a name="l10598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">10598</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)    </span></div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN                 RCC_APB1ENR_TIM3EN_Msk              </span></div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Pos             (2U)                                </span></div><div class="line"><a name="l10601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4">10601</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_TIM4EN_Pos)    </span></div><div class="line"><a name="l10602"></a><span class="lineno">10602</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN                 RCC_APB1ENR_TIM4EN_Msk              </span></div><div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Pos             (3U)                                </span></div><div class="line"><a name="l10604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15">10604</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_TIM5EN_Pos)    </span></div><div class="line"><a name="l10605"></a><span class="lineno">10605</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN                 RCC_APB1ENR_TIM5EN_Msk              </span></div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Pos             (4U)                                </span></div><div class="line"><a name="l10607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">10607</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_TIM6EN_Pos)    </span></div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN                 RCC_APB1ENR_TIM6EN_Msk              </span></div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Pos             (5U)                                </span></div><div class="line"><a name="l10610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721">10610</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_TIM7EN_Pos)    </span></div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN                 RCC_APB1ENR_TIM7EN_Msk              </span></div><div class="line"><a name="l10612"></a><span class="lineno">10612</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM12EN_Pos            (6U)                                </span></div><div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca933b42794cadbf3580851e625779e">10613</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM12EN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_TIM12EN_Pos)   </span></div><div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM12EN                RCC_APB1ENR_TIM12EN_Msk             </span></div><div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM13EN_Pos            (7U)                                </span></div><div class="line"><a name="l10616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c6f74911cd1852c3a58e969e48013d8">10616</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM13EN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_TIM13EN_Pos)   </span></div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM13EN                RCC_APB1ENR_TIM13EN_Msk             </span></div><div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Pos            (8U)                                </span></div><div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951">10619</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_TIM14EN_Pos)   </span></div><div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN                RCC_APB1ENR_TIM14EN_Msk             </span></div><div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos             (11U)                               </span></div><div class="line"><a name="l10622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">10622</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)    </span></div><div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN                 RCC_APB1ENR_WWDGEN_Msk              </span></div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos             (14U)                               </span></div><div class="line"><a name="l10625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">10625</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)    </span></div><div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN                 RCC_APB1ENR_SPI2EN_Msk              </span></div><div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Pos             (15U)                               </span></div><div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f">10628</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_SPI3EN_Pos)    </span></div><div class="line"><a name="l10629"></a><span class="lineno">10629</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN                 RCC_APB1ENR_SPI3EN_Msk              </span></div><div class="line"><a name="l10630"></a><span class="lineno">10630</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPDIFRXEN_Pos          (16U)                               </span></div><div class="line"><a name="l10631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08dea97a8664e210eeb76fdd4921fc41">10631</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPDIFRXEN_Msk          (0x1U &lt;&lt; RCC_APB1ENR_SPDIFRXEN_Pos) </span></div><div class="line"><a name="l10632"></a><span class="lineno">10632</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPDIFRXEN              RCC_APB1ENR_SPDIFRXEN_Msk           </span></div><div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos           (17U)                               </span></div><div class="line"><a name="l10634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">10634</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_USART2EN_Pos)  </span></div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN               RCC_APB1ENR_USART2EN_Msk            </span></div><div class="line"><a name="l10636"></a><span class="lineno">10636</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Pos           (18U)                               </span></div><div class="line"><a name="l10637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2">10637</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Msk           (0x1U &lt;&lt; RCC_APB1ENR_USART3EN_Pos)  </span></div><div class="line"><a name="l10638"></a><span class="lineno">10638</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN               RCC_APB1ENR_USART3EN_Msk            </span></div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN_Pos            (19U)                               </span></div><div class="line"><a name="l10640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f02158e2eaba91c9cbc6e499aa4471">10640</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_UART4EN_Pos)   </span></div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN                RCC_APB1ENR_UART4EN_Msk             </span></div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN_Pos            (20U)                               </span></div><div class="line"><a name="l10643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01815c1b0ced6d002d1b7590e9b8b15">10643</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_UART5EN_Pos)   </span></div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN                RCC_APB1ENR_UART5EN_Msk             </span></div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos             (21U)                               </span></div><div class="line"><a name="l10646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">10646</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)    </span></div><div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN                 RCC_APB1ENR_I2C1EN_Msk              </span></div><div class="line"><a name="l10648"></a><span class="lineno">10648</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos             (22U)                               </span></div><div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">10649</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)    </span></div><div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN                 RCC_APB1ENR_I2C2EN_Msk              </span></div><div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Pos             (23U)                               </span></div><div class="line"><a name="l10652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3287ea960eceb4499698cfc8e4ffbf36">10652</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_I2C3EN_Pos)    </span></div><div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C3EN                 RCC_APB1ENR_I2C3EN_Msk              </span></div><div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_FMPI2C1EN_Pos          (24U)                               </span></div><div class="line"><a name="l10655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga194c4f0b974b7231cd54f079568da866">10655</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_FMPI2C1EN_Msk          (0x1U &lt;&lt; RCC_APB1ENR_FMPI2C1EN_Pos) </span></div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_FMPI2C1EN              RCC_APB1ENR_FMPI2C1EN_Msk           </span></div><div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN1EN_Pos             (25U)                               </span></div><div class="line"><a name="l10658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8adf13f0648b09c215dfd69d3ef933b5">10658</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN1EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_CAN1EN_Pos)    </span></div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN1EN                 RCC_APB1ENR_CAN1EN_Msk              </span></div><div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN2EN_Pos             (26U)                               </span></div><div class="line"><a name="l10661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bffa56c0080897dc6cbe28ad888f22b">10661</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN2EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_CAN2EN_Pos)    </span></div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CAN2EN                 RCC_APB1ENR_CAN2EN_Msk              </span></div><div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CECEN_Pos              (27U)                               </span></div><div class="line"><a name="l10664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e9c2e6bb78f8254a0a3f0ef30cad96d">10664</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CECEN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_CECEN_Pos)     </span></div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CECEN                  RCC_APB1ENR_CECEN_Msk               </span></div><div class="line"><a name="l10666"></a><span class="lineno">10666</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos              (28U)                               </span></div><div class="line"><a name="l10667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">10667</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_PWREN_Pos)     </span></div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                  RCC_APB1ENR_PWREN_Msk               </span></div><div class="line"><a name="l10669"></a><span class="lineno">10669</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Pos              (29U)                               </span></div><div class="line"><a name="l10670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">10670</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_DACEN_Pos)     </span></div><div class="line"><a name="l10671"></a><span class="lineno">10671</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN                  RCC_APB1ENR_DACEN_Msk               </span></div><div class="line"><a name="l10672"></a><span class="lineno">10672</span>&#160;</div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div><div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos             (0U)                                </span></div><div class="line"><a name="l10675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">10675</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)    </span></div><div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN                 RCC_APB2ENR_TIM1EN_Msk              </span></div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM8EN_Pos             (1U)                                </span></div><div class="line"><a name="l10678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace08df04fccb33baccbda0fa4697dc04">10678</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM8EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_TIM8EN_Pos)    </span></div><div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM8EN                 RCC_APB2ENR_TIM8EN_Msk              </span></div><div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos           (4U)                                </span></div><div class="line"><a name="l10681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">10681</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk           (0x1U &lt;&lt; RCC_APB2ENR_USART1EN_Pos)  </span></div><div class="line"><a name="l10682"></a><span class="lineno">10682</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN               RCC_APB2ENR_USART1EN_Msk            </span></div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART6EN_Pos           (5U)                                </span></div><div class="line"><a name="l10684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d196a71620aa24b125657dfdc9c85bf">10684</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART6EN_Msk           (0x1U &lt;&lt; RCC_APB2ENR_USART6EN_Pos)  </span></div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART6EN               RCC_APB2ENR_USART6EN_Msk            </span></div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Pos             (8U)                                </span></div><div class="line"><a name="l10687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">10687</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)    </span></div><div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN                 RCC_APB2ENR_ADC1EN_Msk              </span></div><div class="line"><a name="l10689"></a><span class="lineno">10689</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC2EN_Pos             (9U)                                </span></div><div class="line"><a name="l10690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e486391860d774ac8613c6848b62de">10690</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC2EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_ADC2EN_Pos)    </span></div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC2EN                 RCC_APB2ENR_ADC2EN_Msk              </span></div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC3EN_Pos             (10U)                               </span></div><div class="line"><a name="l10693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3126f80244d91d2d13c1a40e5f64df0">10693</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC3EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_ADC3EN_Pos)    </span></div><div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC3EN                 RCC_APB2ENR_ADC3EN_Msk              </span></div><div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SDIOEN_Pos             (11U)                               </span></div><div class="line"><a name="l10696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f570456b6725105e600c0700cdc0bd">10696</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SDIOEN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_SDIOEN_Pos)    </span></div><div class="line"><a name="l10697"></a><span class="lineno">10697</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SDIOEN                 RCC_APB2ENR_SDIOEN_Msk              </span></div><div class="line"><a name="l10698"></a><span class="lineno">10698</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos             (12U)                               </span></div><div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">10699</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)    </span></div><div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                 RCC_APB2ENR_SPI1EN_Msk              </span></div><div class="line"><a name="l10701"></a><span class="lineno">10701</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI4EN_Pos             (13U)                               </span></div><div class="line"><a name="l10702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga416e2104fa8eb2d2cb4500e529557a79">10702</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI4EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_SPI4EN_Pos)    </span></div><div class="line"><a name="l10703"></a><span class="lineno">10703</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI4EN                 RCC_APB2ENR_SPI4EN_Msk              </span></div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos           (14U)                               </span></div><div class="line"><a name="l10705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">10705</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk           (0x1U &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos)  </span></div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN               RCC_APB2ENR_SYSCFGEN_Msk            </span></div><div class="line"><a name="l10707"></a><span class="lineno">10707</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Pos             (16U)                               </span></div><div class="line"><a name="l10708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2">10708</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_TIM9EN_Pos)    </span></div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN                 RCC_APB2ENR_TIM9EN_Msk              </span></div><div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Pos            (17U)                               </span></div><div class="line"><a name="l10711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539dc20498c8b8abdf208bd2b98a46c6">10711</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Msk            (0x1U &lt;&lt; RCC_APB2ENR_TIM10EN_Pos)   </span></div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN                RCC_APB2ENR_TIM10EN_Msk             </span></div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Pos            (18U)                               </span></div><div class="line"><a name="l10714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec">10714</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Msk            (0x1U &lt;&lt; RCC_APB2ENR_TIM11EN_Pos)   </span></div><div class="line"><a name="l10715"></a><span class="lineno">10715</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN                RCC_APB2ENR_TIM11EN_Msk             </span></div><div class="line"><a name="l10716"></a><span class="lineno">10716</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SAI1EN_Pos             (22U)                               </span></div><div class="line"><a name="l10717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e14d9a33829f5038150d52a8654515">10717</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SAI1EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_SAI1EN_Pos)    </span></div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SAI1EN                 RCC_APB2ENR_SAI1EN_Msk              </span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SAI2EN_Pos             (23U)                               </span></div><div class="line"><a name="l10720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e215543b29de828cef45d4a280dc17">10720</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SAI2EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_SAI2EN_Pos)    </span></div><div class="line"><a name="l10721"></a><span class="lineno">10721</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SAI2EN                 RCC_APB2ENR_SAI2EN_Msk              </span></div><div class="line"><a name="l10722"></a><span class="lineno">10722</span>&#160;</div><div class="line"><a name="l10723"></a><span class="lineno">10723</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></div><div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN_Pos        (0U)                                </span></div><div class="line"><a name="l10725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01076ddb6708e4c0ff9d6c4f22fa809">10725</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_GPIOALPEN_Pos) </span></div><div class="line"><a name="l10726"></a><span class="lineno">10726</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN            RCC_AHB1LPENR_GPIOALPEN_Msk         </span></div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN_Pos        (1U)                                </span></div><div class="line"><a name="l10728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad765dcf02bb5f215ff3a77a63c16f746">10728</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_GPIOBLPEN_Pos) </span></div><div class="line"><a name="l10729"></a><span class="lineno">10729</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN            RCC_AHB1LPENR_GPIOBLPEN_Msk         </span></div><div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN_Pos        (2U)                                </span></div><div class="line"><a name="l10731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ff370d6adef4823a87bd98c5767a42">10731</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_GPIOCLPEN_Pos) </span></div><div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN            RCC_AHB1LPENR_GPIOCLPEN_Msk         </span></div><div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN_Pos        (3U)                                </span></div><div class="line"><a name="l10734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81052c9334056e60b2b47e12d8ccef">10734</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_GPIODLPEN_Pos) </span></div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN            RCC_AHB1LPENR_GPIODLPEN_Msk         </span></div><div class="line"><a name="l10736"></a><span class="lineno">10736</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN_Pos        (4U)                                </span></div><div class="line"><a name="l10737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga379b06aa2db224e0e6e2812e33e5bc88">10737</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_GPIOELPEN_Pos) </span></div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN            RCC_AHB1LPENR_GPIOELPEN_Msk         </span></div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOFLPEN_Pos        (5U)                                </span></div><div class="line"><a name="l10740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1d321cff7127cb7bee72a680b40bcaf">10740</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOFLPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_GPIOFLPEN_Pos) </span></div><div class="line"><a name="l10741"></a><span class="lineno">10741</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOFLPEN            RCC_AHB1LPENR_GPIOFLPEN_Msk         </span></div><div class="line"><a name="l10742"></a><span class="lineno">10742</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOGLPEN_Pos        (6U)                                </span></div><div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8cbc273b51b62d59dbe58f68a330231">10743</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOGLPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_GPIOGLPEN_Pos) </span></div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOGLPEN            RCC_AHB1LPENR_GPIOGLPEN_Msk         </span></div><div class="line"><a name="l10745"></a><span class="lineno">10745</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN_Pos        (7U)                                </span></div><div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5420182a12449790d9316927e05bab4b">10746</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_GPIOHLPEN_Pos) </span></div><div class="line"><a name="l10747"></a><span class="lineno">10747</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN            RCC_AHB1LPENR_GPIOHLPEN_Msk         </span></div><div class="line"><a name="l10748"></a><span class="lineno">10748</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN_Pos          (12U)                               </span></div><div class="line"><a name="l10749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b177e8246a207541fbce277d4f48ab">10749</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN_Msk          (0x1U &lt;&lt; RCC_AHB1LPENR_CRCLPEN_Pos) </span></div><div class="line"><a name="l10750"></a><span class="lineno">10750</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN              RCC_AHB1LPENR_CRCLPEN_Msk           </span></div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN_Pos        (15U)                               </span></div><div class="line"><a name="l10752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb7485a44d40e2da16270de53aa8171">10752</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_FLITFLPEN_Pos) </span></div><div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN            RCC_AHB1LPENR_FLITFLPEN_Msk         </span></div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN_Pos        (16U)                               </span></div><div class="line"><a name="l10755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3165c825e9a88a606803cd08a85d9dd9">10755</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_SRAM1LPEN_Pos) </span></div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN            RCC_AHB1LPENR_SRAM1LPEN_Msk         </span></div><div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_SRAM2LPEN_Pos        (17U)                               </span></div><div class="line"><a name="l10758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ed7528aecee29c5498e649bb9851eb">10758</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_SRAM2LPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_SRAM2LPEN_Pos) </span></div><div class="line"><a name="l10759"></a><span class="lineno">10759</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_SRAM2LPEN            RCC_AHB1LPENR_SRAM2LPEN_Msk         </span></div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos      (18U)                               </span></div><div class="line"><a name="l10761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga192203e1375323694da43336c59f036e">10761</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk      (0x1U &lt;&lt; RCC_AHB1LPENR_BKPSRAMLPEN_Pos) </span></div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_BKPSRAMLPEN          RCC_AHB1LPENR_BKPSRAMLPEN_Msk       </span></div><div class="line"><a name="l10763"></a><span class="lineno">10763</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN_Pos         (21U)                               </span></div><div class="line"><a name="l10764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c9b77b3b402f07fd5196bc6ced33032">10764</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN_Msk         (0x1U &lt;&lt; RCC_AHB1LPENR_DMA1LPEN_Pos) </span></div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN             RCC_AHB1LPENR_DMA1LPEN_Msk          </span></div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN_Pos         (22U)                               </span></div><div class="line"><a name="l10767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4daa369b439dbff3744661225897bc">10767</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN_Msk         (0x1U &lt;&lt; RCC_AHB1LPENR_DMA2LPEN_Pos) </span></div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN             RCC_AHB1LPENR_DMA2LPEN_Msk          </span></div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;</div><div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSLPEN_Pos        (29U)                               </span></div><div class="line"><a name="l10771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf645b65fa1f722e0909ea5768f5e39d1">10771</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSLPEN_Msk        (0x1U &lt;&lt; RCC_AHB1LPENR_OTGHSLPEN_Pos) </span></div><div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSLPEN            RCC_AHB1LPENR_OTGHSLPEN_Msk         </span></div><div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos    (30U)                               </span></div><div class="line"><a name="l10774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9468c1e5269479e8009174e2dbdfd871">10774</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk    (0x1U &lt;&lt; RCC_AHB1LPENR_OTGHSULPILPEN_Pos) </span></div><div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSULPILPEN        RCC_AHB1LPENR_OTGHSULPILPEN_Msk     </span></div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;</div><div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2LPENR register  *************/</span></div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_DCMILPEN_Pos         (0U)                                </span></div><div class="line"><a name="l10779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e9e48b4b6b730a3fc71ecc7bad6f4c7">10779</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_DCMILPEN_Msk         (0x1U &lt;&lt; RCC_AHB2LPENR_DCMILPEN_Pos) </span></div><div class="line"><a name="l10780"></a><span class="lineno">10780</span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_DCMILPEN             RCC_AHB2LPENR_DCMILPEN_Msk          </span></div><div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN_Pos        (7U)                                </span></div><div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga235d86e1b22afa92651c1cb0c31660cd">10782</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN_Msk        (0x1U &lt;&lt; RCC_AHB2LPENR_OTGFSLPEN_Pos) </span></div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN            RCC_AHB2LPENR_OTGFSLPEN_Msk         </span></div><div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;</div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3LPENR register  *************/</span></div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;<span class="preprocessor">#define RCC_AHB3LPENR_FMCLPEN_Pos          (0U)                                </span></div><div class="line"><a name="l10787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641ee0b683f83f004f62e4993793428e">10787</a></span>&#160;<span class="preprocessor">#define RCC_AHB3LPENR_FMCLPEN_Msk          (0x1U &lt;&lt; RCC_AHB3LPENR_FMCLPEN_Pos) </span></div><div class="line"><a name="l10788"></a><span class="lineno">10788</span>&#160;<span class="preprocessor">#define RCC_AHB3LPENR_FMCLPEN              RCC_AHB3LPENR_FMCLPEN_Msk           </span></div><div class="line"><a name="l10789"></a><span class="lineno">10789</span>&#160;<span class="preprocessor">#define RCC_AHB3LPENR_QSPILPEN_Pos         (1U)                                </span></div><div class="line"><a name="l10790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9fe8ef150708f2cbfee56a56816f9e0">10790</a></span>&#160;<span class="preprocessor">#define RCC_AHB3LPENR_QSPILPEN_Msk         (0x1U &lt;&lt; RCC_AHB3LPENR_QSPILPEN_Pos) </span></div><div class="line"><a name="l10791"></a><span class="lineno">10791</span>&#160;<span class="preprocessor">#define RCC_AHB3LPENR_QSPILPEN             RCC_AHB3LPENR_QSPILPEN_Msk          </span></div><div class="line"><a name="l10792"></a><span class="lineno">10792</span>&#160;</div><div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></div><div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_Pos         (0U)                                </span></div><div class="line"><a name="l10795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef88837af2b396c012ec1225a4d8a65">10795</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_TIM2LPEN_Pos) </span></div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN             RCC_APB1LPENR_TIM2LPEN_Msk          </span></div><div class="line"><a name="l10797"></a><span class="lineno">10797</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_Pos         (1U)                                </span></div><div class="line"><a name="l10798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0231e0f1fbb26813e6a67b4e17d2578">10798</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_TIM3LPEN_Pos) </span></div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN             RCC_APB1LPENR_TIM3LPEN_Msk          </span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_Pos         (2U)                                </span></div><div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a807ed1ed77d84c24ad990e689b1600">10801</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_TIM4LPEN_Pos) </span></div><div class="line"><a name="l10802"></a><span class="lineno">10802</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN             RCC_APB1LPENR_TIM4LPEN_Msk          </span></div><div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Pos         (3U)                                </span></div><div class="line"><a name="l10804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74">10804</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_TIM5LPEN_Pos) </span></div><div class="line"><a name="l10805"></a><span class="lineno">10805</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN             RCC_APB1LPENR_TIM5LPEN_Msk          </span></div><div class="line"><a name="l10806"></a><span class="lineno">10806</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN_Pos         (4U)                                </span></div><div class="line"><a name="l10807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6b200cfb1a2c2d2dd473b4d19213b7">10807</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_TIM6LPEN_Pos) </span></div><div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN             RCC_APB1LPENR_TIM6LPEN_Msk          </span></div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN_Pos         (5U)                                </span></div><div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e9c974f3ef148d502bb9898a230dd71">10810</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_TIM7LPEN_Pos) </span></div><div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN             RCC_APB1LPENR_TIM7LPEN_Msk          </span></div><div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM12LPEN_Pos        (6U)                                </span></div><div class="line"><a name="l10813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9cf962cc29a62ff4cc27ac9984f1d1">10813</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM12LPEN_Msk        (0x1U &lt;&lt; RCC_APB1LPENR_TIM12LPEN_Pos) </span></div><div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM12LPEN            RCC_APB1LPENR_TIM12LPEN_Msk         </span></div><div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM13LPEN_Pos        (7U)                                </span></div><div class="line"><a name="l10816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df15d5e47024a72fe127a81d8a2e3cf">10816</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM13LPEN_Msk        (0x1U &lt;&lt; RCC_APB1LPENR_TIM13LPEN_Pos) </span></div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM13LPEN            RCC_APB1LPENR_TIM13LPEN_Msk         </span></div><div class="line"><a name="l10818"></a><span class="lineno">10818</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM14LPEN_Pos        (8U)                                </span></div><div class="line"><a name="l10819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e28132e6a8eb793e4e21b4334c56ee7">10819</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM14LPEN_Msk        (0x1U &lt;&lt; RCC_APB1LPENR_TIM14LPEN_Pos) </span></div><div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM14LPEN            RCC_APB1LPENR_TIM14LPEN_Msk         </span></div><div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Pos         (11U)                               </span></div><div class="line"><a name="l10822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90">10822</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_WWDGLPEN_Pos) </span></div><div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN             RCC_APB1LPENR_WWDGLPEN_Msk          </span></div><div class="line"><a name="l10824"></a><span class="lineno">10824</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Pos         (14U)                               </span></div><div class="line"><a name="l10825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a">10825</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_SPI2LPEN_Pos) </span></div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN             RCC_APB1LPENR_SPI2LPEN_Msk          </span></div><div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_Pos         (15U)                               </span></div><div class="line"><a name="l10828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a00b05657ebd904eb04349ce6625799">10828</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_SPI3LPEN_Pos) </span></div><div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN             RCC_APB1LPENR_SPI3LPEN_Msk          </span></div><div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPDIFRXLPEN_Pos      (16U)                               </span></div><div class="line"><a name="l10831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c4213b17b384b3e6fede4100993b2ce">10831</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPDIFRXLPEN_Msk      (0x1U &lt;&lt; RCC_APB1LPENR_SPDIFRXLPEN_Pos) </span></div><div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPDIFRXLPEN          RCC_APB1LPENR_SPDIFRXLPEN_Msk       </span></div><div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Pos       (17U)                               </span></div><div class="line"><a name="l10834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb">10834</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Msk       (0x1U &lt;&lt; RCC_APB1LPENR_USART2LPEN_Pos) </span></div><div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN           RCC_APB1LPENR_USART2LPEN_Msk        </span></div><div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN_Pos       (18U)                               </span></div><div class="line"><a name="l10837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeccde78822839765663f2482e0fd3f2">10837</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN_Msk       (0x1U &lt;&lt; RCC_APB1LPENR_USART3LPEN_Pos) </span></div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN           RCC_APB1LPENR_USART3LPEN_Msk        </span></div><div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN_Pos        (19U)                               </span></div><div class="line"><a name="l10840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff134f37108abd0d043c9f62eb250bbc">10840</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN_Msk        (0x1U &lt;&lt; RCC_APB1LPENR_UART4LPEN_Pos) </span></div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN            RCC_APB1LPENR_UART4LPEN_Msk         </span></div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART5LPEN_Pos        (20U)                               </span></div><div class="line"><a name="l10843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22aca4251bd69be2f39c31e27344975">10843</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART5LPEN_Msk        (0x1U &lt;&lt; RCC_APB1LPENR_UART5LPEN_Pos) </span></div><div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART5LPEN            RCC_APB1LPENR_UART5LPEN_Msk         </span></div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Pos         (21U)                               </span></div><div class="line"><a name="l10846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790">10846</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_I2C1LPEN_Pos) </span></div><div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN             RCC_APB1LPENR_I2C1LPEN_Msk          </span></div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Pos         (22U)                               </span></div><div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d">10849</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_I2C2LPEN_Pos) </span></div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN             RCC_APB1LPENR_I2C2LPEN_Msk          </span></div><div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN_Pos         (23U)                               </span></div><div class="line"><a name="l10852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336e724329c3f2adaba3ed13af63de09">10852</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_I2C3LPEN_Pos) </span></div><div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN             RCC_APB1LPENR_I2C3LPEN_Msk          </span></div><div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_FMPI2C1LPEN_Pos      (24U)                               </span></div><div class="line"><a name="l10855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e993b031e3412edba0cc9f68073dcde">10855</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_FMPI2C1LPEN_Msk      (0x1U &lt;&lt; RCC_APB1LPENR_FMPI2C1LPEN_Pos) </span></div><div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_FMPI2C1LPEN          RCC_APB1LPENR_FMPI2C1LPEN_Msk       </span></div><div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN1LPEN_Pos         (25U)                               </span></div><div class="line"><a name="l10858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b99fe06fe55b8c9df8e192df0caf4fa">10858</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN1LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_CAN1LPEN_Pos) </span></div><div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN1LPEN             RCC_APB1LPENR_CAN1LPEN_Msk          </span></div><div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN2LPEN_Pos         (26U)                               </span></div><div class="line"><a name="l10861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da195ab0281bf251ae19040f072b8ac">10861</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN2LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_CAN2LPEN_Pos) </span></div><div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN2LPEN             RCC_APB1LPENR_CAN2LPEN_Msk          </span></div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CECLPEN_Pos          (27U)                               </span></div><div class="line"><a name="l10864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554b8d8062d4f4bd5f5cf0d82826d1cd">10864</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CECLPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_CECLPEN_Pos) </span></div><div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CECLPEN              RCC_APB1LPENR_CECLPEN_Msk           </span></div><div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Pos          (28U)                               </span></div><div class="line"><a name="l10867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0">10867</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_PWRLPEN_Pos) </span></div><div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN              RCC_APB1LPENR_PWRLPEN_Msk           </span></div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_DACLPEN_Pos          (29U)                               </span></div><div class="line"><a name="l10870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbfaa2f91227a9bdb7c6dcabddb75c7">10870</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_DACLPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_DACLPEN_Pos) </span></div><div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_DACLPEN              RCC_APB1LPENR_DACLPEN_Msk           </span></div><div class="line"><a name="l10872"></a><span class="lineno">10872</span>&#160;</div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></div><div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN_Pos         (0U)                                </span></div><div class="line"><a name="l10875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858c7e6effbead8e2953c8af89451f05">10875</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_TIM1LPEN_Pos) </span></div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN             RCC_APB2LPENR_TIM1LPEN_Msk          </span></div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM8LPEN_Pos         (1U)                                </span></div><div class="line"><a name="l10878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193680b82d9cdcefad8ff2ac9e7ed2da">10878</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM8LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_TIM8LPEN_Pos) </span></div><div class="line"><a name="l10879"></a><span class="lineno">10879</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM8LPEN             RCC_APB2LPENR_TIM8LPEN_Msk          </span></div><div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Pos       (4U)                                </span></div><div class="line"><a name="l10881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca">10881</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Msk       (0x1U &lt;&lt; RCC_APB2LPENR_USART1LPEN_Pos) </span></div><div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN           RCC_APB2LPENR_USART1LPEN_Msk        </span></div><div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN_Pos       (5U)                                </span></div><div class="line"><a name="l10884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4262d6ef04c2c0ebe14c133021f0ae03">10884</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN_Msk       (0x1U &lt;&lt; RCC_APB2LPENR_USART6LPEN_Pos) </span></div><div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN           RCC_APB2LPENR_USART6LPEN_Msk        </span></div><div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Pos         (8U)                                </span></div><div class="line"><a name="l10887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b">10887</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_ADC1LPEN_Pos) </span></div><div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN             RCC_APB2LPENR_ADC1LPEN_Msk          </span></div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC2LPEN_Pos         (9U)                                </span></div><div class="line"><a name="l10890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6de7661abce7e5d9b3d9d47938095b0">10890</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC2LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_ADC2LPEN_Pos) </span></div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC2LPEN             RCC_APB2LPENR_ADC2LPEN_Msk          </span></div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC3LPEN_Pos         (10U)                               </span></div><div class="line"><a name="l10893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f89563dfe984830b279fe3d358ca27">10893</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC3LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_ADC3LPEN_Pos) </span></div><div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC3LPEN             RCC_APB2LPENR_ADC3LPEN_Msk          </span></div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN_Pos         (11U)                               </span></div><div class="line"><a name="l10896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407fda261b548cac4ba4f70d13250a0e">10896</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_SDIOLPEN_Pos) </span></div><div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN             RCC_APB2LPENR_SDIOLPEN_Msk          </span></div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Pos         (12U)                               </span></div><div class="line"><a name="l10899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892">10899</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_SPI1LPEN_Pos) </span></div><div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN             RCC_APB2LPENR_SPI1LPEN_Msk          </span></div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI4LPEN_Pos         (13U)                               </span></div><div class="line"><a name="l10902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabead3d10b439f6dfcaaec5f78cafd833">10902</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI4LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_SPI4LPEN_Pos) </span></div><div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI4LPEN             RCC_APB2LPENR_SPI4LPEN_Msk          </span></div><div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Pos       (14U)                               </span></div><div class="line"><a name="l10905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda">10905</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Msk       (0x1U &lt;&lt; RCC_APB2LPENR_SYSCFGLPEN_Pos) </span></div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN           RCC_APB2LPENR_SYSCFGLPEN_Msk        </span></div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Pos         (16U)                               </span></div><div class="line"><a name="l10908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424">10908</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_TIM9LPEN_Pos) </span></div><div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN             RCC_APB2LPENR_TIM9LPEN_Msk          </span></div><div class="line"><a name="l10910"></a><span class="lineno">10910</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_Pos        (17U)                               </span></div><div class="line"><a name="l10911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8e04154247e0db474da2cc8eccac1f2">10911</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_Msk        (0x1U &lt;&lt; RCC_APB2LPENR_TIM10LPEN_Pos) </span></div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN            RCC_APB2LPENR_TIM10LPEN_Msk         </span></div><div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Pos        (18U)                               </span></div><div class="line"><a name="l10914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8">10914</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Msk        (0x1U &lt;&lt; RCC_APB2LPENR_TIM11LPEN_Pos) </span></div><div class="line"><a name="l10915"></a><span class="lineno">10915</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN            RCC_APB2LPENR_TIM11LPEN_Msk         </span></div><div class="line"><a name="l10916"></a><span class="lineno">10916</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SAI1LPEN_Pos         (22U)                               </span></div><div class="line"><a name="l10917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbb9699e57539bb9439cff657284df9">10917</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SAI1LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_SAI1LPEN_Pos) </span></div><div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SAI1LPEN             RCC_APB2LPENR_SAI1LPEN_Msk          </span></div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SAI2LPEN_Pos         (23U)                               </span></div><div class="line"><a name="l10920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b7e72153ee0153f78f6e5b5f192317">10920</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SAI2LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_SAI2LPEN_Pos) </span></div><div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SAI2LPEN             RCC_APB2LPENR_SAI2LPEN_Msk          </span></div><div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160;</div><div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;<span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Pos                 (0U)                                </span></div><div class="line"><a name="l10925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">10925</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Msk                 (0x1U &lt;&lt; RCC_BDCR_LSEON_Pos)        </span></div><div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                     RCC_BDCR_LSEON_Msk                  </span></div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                (1U)                                </span></div><div class="line"><a name="l10928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">10928</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                (0x1U &lt;&lt; RCC_BDCR_LSERDY_Pos)       </span></div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                    RCC_BDCR_LSERDY_Msk                 </span></div><div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                (2U)                                </span></div><div class="line"><a name="l10931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">10931</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                (0x1U &lt;&lt; RCC_BDCR_LSEBYP_Pos)       </span></div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                    RCC_BDCR_LSEBYP_Msk                 </span></div><div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEMOD_Pos                (3U)                                </span></div><div class="line"><a name="l10934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad3c85ebce592816329da96dbb30a6c">10934</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEMOD_Msk                (0x1U &lt;&lt; RCC_BDCR_LSEMOD_Pos)       </span></div><div class="line"><a name="l10935"></a><span class="lineno">10935</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEMOD                    RCC_BDCR_LSEMOD_Msk                 </span></div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;</div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                (8U)                                </span></div><div class="line"><a name="l10938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">10938</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                (0x3U &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div><div class="line"><a name="l10939"></a><span class="lineno">10939</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL                    RCC_BDCR_RTCSEL_Msk                 </span></div><div class="line"><a name="l10940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">10940</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_0                  (0x1U &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div><div class="line"><a name="l10941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">10941</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_1                  (0x2U &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div><div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                 (15U)                               </span></div><div class="line"><a name="l10944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">10944</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                 (0x1U &lt;&lt; RCC_BDCR_RTCEN_Pos)        </span></div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                     RCC_BDCR_RTCEN_Msk                  </span></div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Pos                 (16U)                               </span></div><div class="line"><a name="l10947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">10947</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Msk                 (0x1U &lt;&lt; RCC_BDCR_BDRST_Pos)        </span></div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                     RCC_BDCR_BDRST_Msk                  </span></div><div class="line"><a name="l10949"></a><span class="lineno">10949</span>&#160;</div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;<span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos                  (0U)                                </span></div><div class="line"><a name="l10952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">10952</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk                  (0x1U &lt;&lt; RCC_CSR_LSION_Pos)         </span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                      RCC_CSR_LSION_Msk                   </span></div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                 (1U)                                </span></div><div class="line"><a name="l10955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">10955</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                 (0x1U &lt;&lt; RCC_CSR_LSIRDY_Pos)        </span></div><div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                     RCC_CSR_LSIRDY_Msk                  </span></div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos                   (24U)                               </span></div><div class="line"><a name="l10958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">10958</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk                   (0x1U &lt;&lt; RCC_CSR_RMVF_Pos)          </span></div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                       RCC_CSR_RMVF_Msk                    </span></div><div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;<span class="preprocessor">#define RCC_CSR_BORRSTF_Pos                (25U)                               </span></div><div class="line"><a name="l10961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c">10961</a></span>&#160;<span class="preprocessor">#define RCC_CSR_BORRSTF_Msk                (0x1U &lt;&lt; RCC_CSR_BORRSTF_Pos)       </span></div><div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="preprocessor">#define RCC_CSR_BORRSTF                    RCC_CSR_BORRSTF_Msk                 </span></div><div class="line"><a name="l10963"></a><span class="lineno">10963</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                (26U)</span></div><div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">10964</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                (0x1U &lt;&lt; RCC_CSR_PINRSTF_Pos)       </span></div><div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                    RCC_CSR_PINRSTF_Msk</span></div><div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                (27U)                               </span></div><div class="line"><a name="l10967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">10967</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                (0x1U &lt;&lt; RCC_CSR_PORRSTF_Pos)       </span></div><div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                    RCC_CSR_PORRSTF_Msk                 </span></div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                (28U)                               </span></div><div class="line"><a name="l10970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">10970</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                (0x1U &lt;&lt; RCC_CSR_SFTRSTF_Pos)       </span></div><div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                    RCC_CSR_SFTRSTF_Msk                 </span></div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos               (29U)</span></div><div class="line"><a name="l10973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">10973</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk               (0x1U &lt;&lt; RCC_CSR_IWDGRSTF_Pos)      </span></div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                   RCC_CSR_IWDGRSTF_Msk</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos               (30U)                               </span></div><div class="line"><a name="l10976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">10976</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk               (0x1U &lt;&lt; RCC_CSR_WWDGRSTF_Pos)      </span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                   RCC_CSR_WWDGRSTF_Msk                </span></div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos               (31U)                               </span></div><div class="line"><a name="l10979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">10979</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk               (0x1U &lt;&lt; RCC_CSR_LPWRRSTF_Pos)      </span></div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                   RCC_CSR_LPWRRSTF_Msk</span></div><div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">#define RCC_CSR_PADRSTF                    RCC_CSR_PINRSTF</span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;<span class="preprocessor">#define RCC_CSR_WDGRSTF                    RCC_CSR_IWDGRSTF</span></div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;</div><div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;<span class="comment">/********************  Bit definition for RCC_SSCGR register  *****************/</span></div><div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160;<span class="preprocessor">#define RCC_SSCGR_MODPER_Pos               (0U)                                </span></div><div class="line"><a name="l10987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4446b54ba7ada897a42e3311b946182">10987</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_MODPER_Msk               (0x1FFFU &lt;&lt; RCC_SSCGR_MODPER_Pos)   </span></div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#define RCC_SSCGR_MODPER                   RCC_SSCGR_MODPER_Msk                </span></div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;<span class="preprocessor">#define RCC_SSCGR_INCSTEP_Pos              (13U)                               </span></div><div class="line"><a name="l10990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea77ceb4a2430c2d297ac24a7ad9303d">10990</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_INCSTEP_Msk              (0x7FFFU &lt;&lt; RCC_SSCGR_INCSTEP_Pos)  </span></div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor">#define RCC_SSCGR_INCSTEP                  RCC_SSCGR_INCSTEP_Msk               </span></div><div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="preprocessor">#define RCC_SSCGR_SPREADSEL_Pos            (30U)                               </span></div><div class="line"><a name="l10993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a8dce731d21ecb6c8bcb873023b979b">10993</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_SPREADSEL_Msk            (0x1U &lt;&lt; RCC_SSCGR_SPREADSEL_Pos)   </span></div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define RCC_SSCGR_SPREADSEL                RCC_SSCGR_SPREADSEL_Msk             </span></div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;<span class="preprocessor">#define RCC_SSCGR_SSCGEN_Pos               (31U)                               </span></div><div class="line"><a name="l10996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77656e179e5741014ea95703f65a4f99">10996</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_SSCGEN_Msk               (0x1U &lt;&lt; RCC_SSCGR_SSCGEN_Pos)      </span></div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor">#define RCC_SSCGR_SSCGEN                   RCC_SSCGR_SSCGEN_Msk                </span></div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;</div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLI2SCFGR register  ************/</span></div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SM_Pos         (0U)                                </span></div><div class="line"><a name="l11001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474e787238c1e8ac0e3e1c028a2b0ce6">11001</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SM_Msk         (0x3FU &lt;&lt; RCC_PLLI2SCFGR_PLLI2SM_Pos) </span></div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SM             RCC_PLLI2SCFGR_PLLI2SM_Msk          </span></div><div class="line"><a name="l11003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cae111b7f76a18c4d5fdd204f25290">11003</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SM_0           (0x01U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SM_Pos) </span></div><div class="line"><a name="l11004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d9343c5adc189599178877e0a5b64c">11004</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SM_1           (0x02U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SM_Pos) </span></div><div class="line"><a name="l11005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6edd4557f941a4789359954eb628ca92">11005</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SM_2           (0x04U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SM_Pos) </span></div><div class="line"><a name="l11006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3063daafd0c680d2da46e10d59ce832">11006</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SM_3           (0x08U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SM_Pos) </span></div><div class="line"><a name="l11007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2970e64070393efae06ebb7b7b0e44">11007</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SM_4           (0x10U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SM_Pos) </span></div><div class="line"><a name="l11008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac92318270d153b4be34b3c762d82bd19">11008</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SM_5           (0x20U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SM_Pos) </span></div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_Pos         (6U)                                </span></div><div class="line"><a name="l11011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8781000aaf194d241cee23a637e95e">11011</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_Msk         (0x1FFU &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN             RCC_PLLI2SCFGR_PLLI2SN_Msk          </span></div><div class="line"><a name="l11013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ea60de76e294b8ba23d229b2c8a1d">11013</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_0           (0x001U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eec842a298febfaadd7b5f79898b00">11014</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_1           (0x002U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be70f723d8e89b4566a9438a671f49">11015</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_2           (0x004U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63743438e947f632c0757a6daf2838af">11016</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_3           (0x008U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f94003cdc00380b298b54c485ca743">11017</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_4           (0x010U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03c368d0e6199b212e7c185663dd2aa8">11018</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_5           (0x020U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d9931c3638779af7042d901a01aabf">11019</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_6           (0x040U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc32ee35e426332598db98b5e0b230b">11020</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_7           (0x080U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec1c1bad2b7126f36b2ba26e657e84a">11021</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_8           (0x100U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SP_Pos         (16U)                               </span></div><div class="line"><a name="l11024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4243af61cc08291d08b509069dfd68dd">11024</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SP_Msk         (0x3U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SP_Pos) </span></div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SP             RCC_PLLI2SCFGR_PLLI2SP_Msk          </span></div><div class="line"><a name="l11026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18cf402697d361a9fd37efc2fc345722">11026</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SP_0           (0x1U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SP_Pos) </span></div><div class="line"><a name="l11027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e18b46762cbc7c41a551ffa165925c">11027</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SP_1           (0x2U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SP_Pos) </span></div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SQ_Pos         (24U)                               </span></div><div class="line"><a name="l11029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac90f01a310bb082d03116716ba3ca2a">11029</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SQ_Msk         (0xFU &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos) </span></div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SQ             RCC_PLLI2SCFGR_PLLI2SQ_Msk          </span></div><div class="line"><a name="l11031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00e8e8971e8964f0de6326323501b43">11031</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SQ_0           (0x1U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos) </span></div><div class="line"><a name="l11032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f7d35f943eefa64c93aaea53c129ca">11032</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SQ_1           (0x2U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos) </span></div><div class="line"><a name="l11033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a682cfa9545f071364f21be0b58f87">11033</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SQ_2           (0x4U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos) </span></div><div class="line"><a name="l11034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9296ea9a977caf0d794104a7e79dc376">11034</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SQ_3           (0x8U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos) </span></div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_Pos         (28U)                               </span></div><div class="line"><a name="l11036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ab724070f564a647a4a1ef4e46183e">11036</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_Msk         (0x7U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR             RCC_PLLI2SCFGR_PLLI2SR_Msk          </span></div><div class="line"><a name="l11038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b9c8dc6b0e853ace99e16818d55d12">11038</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_0           (0x1U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div><div class="line"><a name="l11039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86">11039</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_1           (0x2U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div><div class="line"><a name="l11040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846">11040</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_2           (0x4U &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_PLLSAICFGR register  ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIM_Pos         (0U)                                </span></div><div class="line"><a name="l11044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bb7ed440ac1baa37f8a6353d761381">11044</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIM_Msk         (0x3FU &lt;&lt; RCC_PLLSAICFGR_PLLSAIM_Pos) </span></div><div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIM             RCC_PLLSAICFGR_PLLSAIM_Msk          </span></div><div class="line"><a name="l11046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa59176bce6613e1e57f33832d6e2a">11046</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIM_0           (0x01U &lt;&lt; RCC_PLLSAICFGR_PLLSAIM_Pos) </span></div><div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbcd6599244af715152b50c433a70aa">11047</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIM_1           (0x02U &lt;&lt; RCC_PLLSAICFGR_PLLSAIM_Pos) </span></div><div class="line"><a name="l11048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60e155611ac31a3ef65f3851da35892">11048</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIM_2           (0x04U &lt;&lt; RCC_PLLSAICFGR_PLLSAIM_Pos) </span></div><div class="line"><a name="l11049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d87368ec90084c890e8b08b5a9e7e1c">11049</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIM_3           (0x08U &lt;&lt; RCC_PLLSAICFGR_PLLSAIM_Pos) </span></div><div class="line"><a name="l11050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4e2ad71f71da61cbc81ce6cfa67fc4b">11050</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIM_4           (0x10U &lt;&lt; RCC_PLLSAICFGR_PLLSAIM_Pos) </span></div><div class="line"><a name="l11051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f8743bceb749dac4e74ef4f6468912">11051</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIM_5           (0x20U &lt;&lt; RCC_PLLSAICFGR_PLLSAIM_Pos) </span></div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_Pos         (6U)                                </span></div><div class="line"><a name="l11053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa25ac1ec299a9824d5fc8ec03d6203">11053</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_Msk         (0x1FFU &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN             RCC_PLLSAICFGR_PLLSAIN_Msk          </span></div><div class="line"><a name="l11055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5c1d110c1d2fde7ccd85624fb3a136">11055</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_0           (0x001U &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa688a5654a7b9cb2701bf1ff9bb20b9f">11056</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_1           (0x002U &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2ca33b66272b488ae3f1343cbeb157">11057</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_2           (0x004U &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd473398038240a0ca595036dd802f4">11058</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_3           (0x008U &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f01cb1643b967ccea0c4bdfee8a5d2">11059</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_4           (0x010U &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842f52bbfa627ccdfdb2a8f84ca00384">11060</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_5           (0x020U &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5e107420b55cb461ac7010909c4c8b">11061</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_6           (0x040U &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166ced33a990038256b643c0054b118b">11062</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_7           (0x080U &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd342d1148729a6519b7e10823adaa4d">11063</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIN_8           (0x100U &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) </span></div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIP_Pos         (16U)                               </span></div><div class="line"><a name="l11066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769b7b7f758ad5cec015f64d667f1db4">11066</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIP_Msk         (0x3U &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos) </span></div><div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIP             RCC_PLLSAICFGR_PLLSAIP_Msk          </span></div><div class="line"><a name="l11068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab849acb888efcde6ee0b6a96a795492b">11068</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIP_0           (0x1U &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos) </span></div><div class="line"><a name="l11069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c0c3a119763beb34e0e2d067a4de3c">11069</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIP_1           (0x2U &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos) </span></div><div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIQ_Pos         (24U)                               </span></div><div class="line"><a name="l11072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503caa8213d05a060584ba75598773e9">11072</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIQ_Msk         (0xFU &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos) </span></div><div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIQ             RCC_PLLSAICFGR_PLLSAIQ_Msk          </span></div><div class="line"><a name="l11074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5043268b4da44b49fad35b7f94c811d">11074</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIQ_0           (0x1U &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos) </span></div><div class="line"><a name="l11075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a88a20d3ff2d9eedad0f880e84fdb72">11075</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIQ_1           (0x2U &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos) </span></div><div class="line"><a name="l11076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2faa0ef57b6622fc9f0171b13a51bfc">11076</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIQ_2           (0x4U &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos) </span></div><div class="line"><a name="l11077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf449fd540823d6bc2b04ba85438f4974">11077</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_PLLSAIQ_3           (0x8U &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos) </span></div><div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLI2SDIVQ_Pos        (0U)                                </span></div><div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cdbfb7b06d1852f3815eceeb023329">11082</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLI2SDIVQ_Msk        (0x1FU &lt;&lt; RCC_DCKCFGR_PLLI2SDIVQ_Pos) </span></div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLI2SDIVQ            RCC_DCKCFGR_PLLI2SDIVQ_Msk         </span></div><div class="line"><a name="l11084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2243fbd6db3ce78b234e6b12bfadf348">11084</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLI2SDIVQ_0          (0x01U &lt;&lt; RCC_DCKCFGR_PLLI2SDIVQ_Pos) </span></div><div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec7117d6ec163c13753425e74391a0b7">11085</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLI2SDIVQ_1          (0x02U &lt;&lt; RCC_DCKCFGR_PLLI2SDIVQ_Pos) </span></div><div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e828e7b24dc191b778545c0ddb1dcf0">11086</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLI2SDIVQ_2          (0x04U &lt;&lt; RCC_DCKCFGR_PLLI2SDIVQ_Pos) </span></div><div class="line"><a name="l11087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb940e1f821e2943271632e7482b7978">11087</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLI2SDIVQ_3          (0x08U &lt;&lt; RCC_DCKCFGR_PLLI2SDIVQ_Pos) </span></div><div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c52fa84016b83519096f9ec936e9003">11088</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLI2SDIVQ_4          (0x10U &lt;&lt; RCC_DCKCFGR_PLLI2SDIVQ_Pos) </span></div><div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLSAIDIVQ_Pos        (8U)                                </span></div><div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe67b46e08682f63e183f46696347b5c">11091</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLSAIDIVQ_Msk        (0x1FU &lt;&lt; RCC_DCKCFGR_PLLSAIDIVQ_Pos) </span></div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLSAIDIVQ            RCC_DCKCFGR_PLLSAIDIVQ_Msk         </span></div><div class="line"><a name="l11093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e17a82d14ee6c75918b10f35fe359">11093</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLSAIDIVQ_0          (0x01U &lt;&lt; RCC_DCKCFGR_PLLSAIDIVQ_Pos) </span></div><div class="line"><a name="l11094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga358b4132d86413697323aa0634860813">11094</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLSAIDIVQ_1          (0x02U &lt;&lt; RCC_DCKCFGR_PLLSAIDIVQ_Pos) </span></div><div class="line"><a name="l11095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b75a9a4dfe1f113a8b4ff1da41c8c8c">11095</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLSAIDIVQ_2          (0x04U &lt;&lt; RCC_DCKCFGR_PLLSAIDIVQ_Pos) </span></div><div class="line"><a name="l11096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f04c1d2b9a1f1d1bd1627bf9fda58d">11096</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLSAIDIVQ_3          (0x08U &lt;&lt; RCC_DCKCFGR_PLLSAIDIVQ_Pos) </span></div><div class="line"><a name="l11097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b40943fd2a801593821400c96fe5eca">11097</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_PLLSAIDIVQ_4          (0x10U &lt;&lt; RCC_DCKCFGR_PLLSAIDIVQ_Pos) </span></div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI1SRC_Pos            (20U)                               </span></div><div class="line"><a name="l11099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd99a17e16dfcdcb14f11e814385fe93">11099</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI1SRC_Msk            (0x3U &lt;&lt; RCC_DCKCFGR_SAI1SRC_Pos)   </span></div><div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI1SRC                RCC_DCKCFGR_SAI1SRC_Msk             </span></div><div class="line"><a name="l11101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga198e06bb56e908854acab5fd10959555">11101</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI1SRC_0              (0x1U &lt;&lt; RCC_DCKCFGR_SAI1SRC_Pos)   </span></div><div class="line"><a name="l11102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad87caab83ffb19979ced446e99f6a7f1">11102</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI1SRC_1              (0x2U &lt;&lt; RCC_DCKCFGR_SAI1SRC_Pos)   </span></div><div class="line"><a name="l11103"></a><span class="lineno">11103</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI2SRC_Pos            (22U)                               </span></div><div class="line"><a name="l11104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887d9edb7da0b52786d66bd08f421337">11104</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI2SRC_Msk            (0x3U &lt;&lt; RCC_DCKCFGR_SAI2SRC_Pos)   </span></div><div class="line"><a name="l11105"></a><span class="lineno">11105</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI2SRC                RCC_DCKCFGR_SAI2SRC_Msk             </span></div><div class="line"><a name="l11106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84770c799586529bd43d7e7289ba4e6">11106</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI2SRC_0              (0x1U &lt;&lt; RCC_DCKCFGR_SAI2SRC_Pos)   </span></div><div class="line"><a name="l11107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2047f874a5588ef1d8b4f131a4398f22">11107</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_SAI2SRC_1              (0x2U &lt;&lt; RCC_DCKCFGR_SAI2SRC_Pos)   </span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_Pos             (24U)                               </span></div><div class="line"><a name="l11110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5d925a89776aa0bee03e7ab374c6bc">11110</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_Msk             (0x1U &lt;&lt; RCC_DCKCFGR_TIMPRE_Pos)    </span></div><div class="line"><a name="l11111"></a><span class="lineno">11111</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_TIMPRE                 RCC_DCKCFGR_TIMPRE_Msk              </span></div><div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S1SRC_Pos            (25U)                               </span></div><div class="line"><a name="l11113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a9c4917ade3b395fbc92ce876c2ed9d">11113</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S1SRC_Msk            (0x3U &lt;&lt; RCC_DCKCFGR_I2S1SRC_Pos)   </span></div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S1SRC                RCC_DCKCFGR_I2S1SRC_Msk             </span></div><div class="line"><a name="l11115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91aa5966adcf91a5870b6a64cfad99ac">11115</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S1SRC_0              (0x1U &lt;&lt; RCC_DCKCFGR_I2S1SRC_Pos)   </span></div><div class="line"><a name="l11116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d68d2e41ba8467613867732c8fce688">11116</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S1SRC_1              (0x2U &lt;&lt; RCC_DCKCFGR_I2S1SRC_Pos)   </span></div><div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S2SRC_Pos            (27U)                               </span></div><div class="line"><a name="l11119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf888c9152f6429ecad70276e89c8523d">11119</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S2SRC_Msk            (0x3U &lt;&lt; RCC_DCKCFGR_I2S2SRC_Pos)   </span></div><div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S2SRC                RCC_DCKCFGR_I2S2SRC_Msk             </span></div><div class="line"><a name="l11121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ea2023f95994fbe2bacec2ee27ad20">11121</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S2SRC_0              (0x1U &lt;&lt; RCC_DCKCFGR_I2S2SRC_Pos)   </span></div><div class="line"><a name="l11122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2c83c5271a0b4070a504abbb98a9cb3">11122</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_I2S2SRC_1              (0x2U &lt;&lt; RCC_DCKCFGR_I2S2SRC_Pos)   </span></div><div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CKGATENR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_AHB2APB1_CKEN_Pos     (0U)                                </span></div><div class="line"><a name="l11126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a05922bd6e3ce463938b4316e944b41">11126</a></span>&#160;<span class="preprocessor">#define RCC_CKGATENR_AHB2APB1_CKEN_Msk     (0x1U &lt;&lt; RCC_CKGATENR_AHB2APB1_CKEN_Pos) </span></div><div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_AHB2APB1_CKEN         RCC_CKGATENR_AHB2APB1_CKEN_Msk      </span></div><div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_AHB2APB2_CKEN_Pos     (1U)                                </span></div><div class="line"><a name="l11129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf20946e0ee6b4a0246a749387a0c669f">11129</a></span>&#160;<span class="preprocessor">#define RCC_CKGATENR_AHB2APB2_CKEN_Msk     (0x1U &lt;&lt; RCC_CKGATENR_AHB2APB2_CKEN_Pos) </span></div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_AHB2APB2_CKEN         RCC_CKGATENR_AHB2APB2_CKEN_Msk      </span></div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_CM4DBG_CKEN_Pos       (2U)                                </span></div><div class="line"><a name="l11132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8bd61c1e0ae04e1d9f1da3dcbf2226">11132</a></span>&#160;<span class="preprocessor">#define RCC_CKGATENR_CM4DBG_CKEN_Msk       (0x1U &lt;&lt; RCC_CKGATENR_CM4DBG_CKEN_Pos) </span></div><div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_CM4DBG_CKEN           RCC_CKGATENR_CM4DBG_CKEN_Msk        </span></div><div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_SPARE_CKEN_Pos        (3U)                                </span></div><div class="line"><a name="l11135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga669f9cf80d04d20ee1e5dbd51f22a545">11135</a></span>&#160;<span class="preprocessor">#define RCC_CKGATENR_SPARE_CKEN_Msk        (0x1U &lt;&lt; RCC_CKGATENR_SPARE_CKEN_Pos) </span></div><div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_SPARE_CKEN            RCC_CKGATENR_SPARE_CKEN_Msk         </span></div><div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_SRAM_CKEN_Pos         (4U)                                </span></div><div class="line"><a name="l11138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501964ab57952671c1fc9f3f39befb3d">11138</a></span>&#160;<span class="preprocessor">#define RCC_CKGATENR_SRAM_CKEN_Msk         (0x1U &lt;&lt; RCC_CKGATENR_SRAM_CKEN_Pos) </span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_SRAM_CKEN             RCC_CKGATENR_SRAM_CKEN_Msk          </span></div><div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_FLITF_CKEN_Pos        (5U)                                </span></div><div class="line"><a name="l11141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa082a7e5f5df43b4835e524b0e0cefb5">11141</a></span>&#160;<span class="preprocessor">#define RCC_CKGATENR_FLITF_CKEN_Msk        (0x1U &lt;&lt; RCC_CKGATENR_FLITF_CKEN_Pos) </span></div><div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_FLITF_CKEN            RCC_CKGATENR_FLITF_CKEN_Msk         </span></div><div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_RCC_CKEN_Pos          (6U)                                </span></div><div class="line"><a name="l11144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22545d2cc4cbdf71e58c4e06e2f962d7">11144</a></span>&#160;<span class="preprocessor">#define RCC_CKGATENR_RCC_CKEN_Msk          (0x1U &lt;&lt; RCC_CKGATENR_RCC_CKEN_Pos) </span></div><div class="line"><a name="l11145"></a><span class="lineno">11145</span>&#160;<span class="preprocessor">#define RCC_CKGATENR_RCC_CKEN              RCC_CKGATENR_RCC_CKEN_Msk           </span></div><div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;</div><div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;<span class="comment">/********************  Bit definition for RCC_DCKCFGR2 register  ***************/</span></div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL_Pos        (22U)                               </span></div><div class="line"><a name="l11149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc1851283ee3aaa73e42b3049f8f3b3">11149</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL_Msk        (0x3U &lt;&lt; RCC_DCKCFGR2_FMPI2C1SEL_Pos) </span></div><div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL            RCC_DCKCFGR2_FMPI2C1SEL_Msk         </span></div><div class="line"><a name="l11151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga802a1fdb239c60b5ad5b7b341801829f">11151</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL_0          (0x1U &lt;&lt; RCC_DCKCFGR2_FMPI2C1SEL_Pos) </span></div><div class="line"><a name="l11152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61a89da8a27ac7d821690eb66bafa0e3">11152</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL_1          (0x2U &lt;&lt; RCC_DCKCFGR2_FMPI2C1SEL_Pos) </span></div><div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_CECSEL_Pos            (26U)                               </span></div><div class="line"><a name="l11154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1709b4e0f8c9428a67b3160201f3493e">11154</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_CECSEL_Msk            (0x1U &lt;&lt; RCC_DCKCFGR2_CECSEL_Pos)   </span></div><div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_CECSEL                RCC_DCKCFGR2_CECSEL_Msk             </span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_CK48MSEL_Pos          (27U)                               </span></div><div class="line"><a name="l11157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6861c19141b69a9fb043c14e8e94ba49">11157</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_CK48MSEL_Msk          (0x1U &lt;&lt; RCC_DCKCFGR2_CK48MSEL_Pos) </span></div><div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_CK48MSEL              RCC_DCKCFGR2_CK48MSEL_Msk           </span></div><div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_SDIOSEL_Pos           (28U)                               </span></div><div class="line"><a name="l11160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc011722e744162aa7f9ad746eaf514">11160</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_SDIOSEL_Msk           (0x1U &lt;&lt; RCC_DCKCFGR2_SDIOSEL_Pos)  </span></div><div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_SDIOSEL               RCC_DCKCFGR2_SDIOSEL_Msk            </span></div><div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_SPDIFRXSEL_Pos        (29U)                               </span></div><div class="line"><a name="l11163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229db13c1ae189879a61152d2c904b9">11163</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_SPDIFRXSEL_Msk        (0x1U &lt;&lt; RCC_DCKCFGR2_SPDIFRXSEL_Pos) </span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR2_SPDIFRXSEL            RCC_DCKCFGR2_SPDIFRXSEL_Msk         </span></div><div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;</div><div class="line"><a name="l11166"></a><span class="lineno">11166</span>&#160;</div><div class="line"><a name="l11167"></a><span class="lineno">11167</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11169"></a><span class="lineno">11169</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div><div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11172"></a><span class="lineno">11172</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;<span class="comment"> * @brief Specific device feature definitions  (not present on all devices in the STM32F4 serie)</span></div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">11175</a></span>&#160;<span class="preprocessor">#define RTC_TAMPER2_SUPPORT  </span></div><div class="line"><a name="l11176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b082d5bb4b8d9801fc7370e813b1b3c">11176</a></span>&#160;<span class="preprocessor">#define RTC_AF2_SUPPORT </span></div><div class="line"><a name="l11177"></a><span class="lineno">11177</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Pos                 (22U)                                    </span></div><div class="line"><a name="l11179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">11179</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM_Msk                 (0x1U &lt;&lt; RTC_TR_PM_Pos)                  </span></div><div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;<span class="preprocessor">#define RTC_TR_PM                     RTC_TR_PM_Msk                            </span></div><div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;<span class="preprocessor">#define RTC_TR_HT_Pos                 (20U)                                    </span></div><div class="line"><a name="l11182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">11182</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_Msk                 (0x3U &lt;&lt; RTC_TR_HT_Pos)                  </span></div><div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;<span class="preprocessor">#define RTC_TR_HT                     RTC_TR_HT_Msk                            </span></div><div class="line"><a name="l11184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">11184</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                   (0x1U &lt;&lt; RTC_TR_HT_Pos)                  </span></div><div class="line"><a name="l11185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">11185</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                   (0x2U &lt;&lt; RTC_TR_HT_Pos)                  </span></div><div class="line"><a name="l11186"></a><span class="lineno">11186</span>&#160;<span class="preprocessor">#define RTC_TR_HU_Pos                 (16U)                                    </span></div><div class="line"><a name="l11187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">11187</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Msk                 (0xFU &lt;&lt; RTC_TR_HU_Pos)                  </span></div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;<span class="preprocessor">#define RTC_TR_HU                     RTC_TR_HU_Msk                            </span></div><div class="line"><a name="l11189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">11189</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                   (0x1U &lt;&lt; RTC_TR_HU_Pos)                  </span></div><div class="line"><a name="l11190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">11190</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                   (0x2U &lt;&lt; RTC_TR_HU_Pos)                  </span></div><div class="line"><a name="l11191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">11191</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                   (0x4U &lt;&lt; RTC_TR_HU_Pos)                  </span></div><div class="line"><a name="l11192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">11192</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                   (0x8U &lt;&lt; RTC_TR_HU_Pos)                  </span></div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Pos                (12U)                                    </span></div><div class="line"><a name="l11194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">11194</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Msk                (0x7U &lt;&lt; RTC_TR_MNT_Pos)                 </span></div><div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;<span class="preprocessor">#define RTC_TR_MNT                    RTC_TR_MNT_Msk                           </span></div><div class="line"><a name="l11196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">11196</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                  (0x1U &lt;&lt; RTC_TR_MNT_Pos)                 </span></div><div class="line"><a name="l11197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">11197</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                  (0x2U &lt;&lt; RTC_TR_MNT_Pos)                 </span></div><div class="line"><a name="l11198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">11198</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                  (0x4U &lt;&lt; RTC_TR_MNT_Pos)                 </span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Pos                (8U)                                     </span></div><div class="line"><a name="l11200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">11200</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Msk                (0xFU &lt;&lt; RTC_TR_MNU_Pos)                 </span></div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="preprocessor">#define RTC_TR_MNU                    RTC_TR_MNU_Msk                           </span></div><div class="line"><a name="l11202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">11202</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                  (0x1U &lt;&lt; RTC_TR_MNU_Pos)                 </span></div><div class="line"><a name="l11203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">11203</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                  (0x2U &lt;&lt; RTC_TR_MNU_Pos)                 </span></div><div class="line"><a name="l11204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">11204</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                  (0x4U &lt;&lt; RTC_TR_MNU_Pos)                 </span></div><div class="line"><a name="l11205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">11205</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                  (0x8U &lt;&lt; RTC_TR_MNU_Pos)                 </span></div><div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;<span class="preprocessor">#define RTC_TR_ST_Pos                 (4U)                                     </span></div><div class="line"><a name="l11207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">11207</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Msk                 (0x7U &lt;&lt; RTC_TR_ST_Pos)                  </span></div><div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;<span class="preprocessor">#define RTC_TR_ST                     RTC_TR_ST_Msk                            </span></div><div class="line"><a name="l11209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">11209</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                   (0x1U &lt;&lt; RTC_TR_ST_Pos)                  </span></div><div class="line"><a name="l11210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">11210</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                   (0x2U &lt;&lt; RTC_TR_ST_Pos)                  </span></div><div class="line"><a name="l11211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">11211</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                   (0x4U &lt;&lt; RTC_TR_ST_Pos)                  </span></div><div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;<span class="preprocessor">#define RTC_TR_SU_Pos                 (0U)                                     </span></div><div class="line"><a name="l11213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">11213</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Msk                 (0xFU &lt;&lt; RTC_TR_SU_Pos)                  </span></div><div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;<span class="preprocessor">#define RTC_TR_SU                     RTC_TR_SU_Msk                            </span></div><div class="line"><a name="l11215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">11215</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                   (0x1U &lt;&lt; RTC_TR_SU_Pos)                  </span></div><div class="line"><a name="l11216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">11216</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                   (0x2U &lt;&lt; RTC_TR_SU_Pos)                  </span></div><div class="line"><a name="l11217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">11217</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                   (0x4U &lt;&lt; RTC_TR_SU_Pos)                  </span></div><div class="line"><a name="l11218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">11218</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                   (0x8U &lt;&lt; RTC_TR_SU_Pos)                  </span></div><div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Pos                 (20U)                                    </span></div><div class="line"><a name="l11222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">11222</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_Msk                 (0xFU &lt;&lt; RTC_DR_YT_Pos)                  </span></div><div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;<span class="preprocessor">#define RTC_DR_YT                     RTC_DR_YT_Msk                            </span></div><div class="line"><a name="l11224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">11224</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                   (0x1U &lt;&lt; RTC_DR_YT_Pos)                  </span></div><div class="line"><a name="l11225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">11225</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                   (0x2U &lt;&lt; RTC_DR_YT_Pos)                  </span></div><div class="line"><a name="l11226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">11226</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                   (0x4U &lt;&lt; RTC_DR_YT_Pos)                  </span></div><div class="line"><a name="l11227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">11227</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                   (0x8U &lt;&lt; RTC_DR_YT_Pos)                  </span></div><div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;<span class="preprocessor">#define RTC_DR_YU_Pos                 (16U)                                    </span></div><div class="line"><a name="l11229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">11229</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Msk                 (0xFU &lt;&lt; RTC_DR_YU_Pos)                  </span></div><div class="line"><a name="l11230"></a><span class="lineno">11230</span>&#160;<span class="preprocessor">#define RTC_DR_YU                     RTC_DR_YU_Msk                            </span></div><div class="line"><a name="l11231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">11231</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                   (0x1U &lt;&lt; RTC_DR_YU_Pos)                  </span></div><div class="line"><a name="l11232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">11232</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                   (0x2U &lt;&lt; RTC_DR_YU_Pos)                  </span></div><div class="line"><a name="l11233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">11233</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                   (0x4U &lt;&lt; RTC_DR_YU_Pos)                  </span></div><div class="line"><a name="l11234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">11234</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                   (0x8U &lt;&lt; RTC_DR_YU_Pos)                  </span></div><div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Pos                (13U)                                    </span></div><div class="line"><a name="l11236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">11236</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Msk                (0x7U &lt;&lt; RTC_DR_WDU_Pos)                 </span></div><div class="line"><a name="l11237"></a><span class="lineno">11237</span>&#160;<span class="preprocessor">#define RTC_DR_WDU                    RTC_DR_WDU_Msk                           </span></div><div class="line"><a name="l11238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">11238</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                  (0x1U &lt;&lt; RTC_DR_WDU_Pos)                 </span></div><div class="line"><a name="l11239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">11239</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                  (0x2U &lt;&lt; RTC_DR_WDU_Pos)                 </span></div><div class="line"><a name="l11240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">11240</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                  (0x4U &lt;&lt; RTC_DR_WDU_Pos)                 </span></div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;<span class="preprocessor">#define RTC_DR_MT_Pos                 (12U)                                    </span></div><div class="line"><a name="l11242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">11242</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Msk                 (0x1U &lt;&lt; RTC_DR_MT_Pos)                  </span></div><div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;<span class="preprocessor">#define RTC_DR_MT                     RTC_DR_MT_Msk                            </span></div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;<span class="preprocessor">#define RTC_DR_MU_Pos                 (8U)                                     </span></div><div class="line"><a name="l11245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">11245</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_Msk                 (0xFU &lt;&lt; RTC_DR_MU_Pos)                  </span></div><div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;<span class="preprocessor">#define RTC_DR_MU                     RTC_DR_MU_Msk                            </span></div><div class="line"><a name="l11247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">11247</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                   (0x1U &lt;&lt; RTC_DR_MU_Pos)                  </span></div><div class="line"><a name="l11248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">11248</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                   (0x2U &lt;&lt; RTC_DR_MU_Pos)                  </span></div><div class="line"><a name="l11249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">11249</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                   (0x4U &lt;&lt; RTC_DR_MU_Pos)                  </span></div><div class="line"><a name="l11250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">11250</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                   (0x8U &lt;&lt; RTC_DR_MU_Pos)                  </span></div><div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="preprocessor">#define RTC_DR_DT_Pos                 (4U)                                     </span></div><div class="line"><a name="l11252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">11252</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Msk                 (0x3U &lt;&lt; RTC_DR_DT_Pos)                  </span></div><div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;<span class="preprocessor">#define RTC_DR_DT                     RTC_DR_DT_Msk                            </span></div><div class="line"><a name="l11254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">11254</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                   (0x1U &lt;&lt; RTC_DR_DT_Pos)                  </span></div><div class="line"><a name="l11255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">11255</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                   (0x2U &lt;&lt; RTC_DR_DT_Pos)                  </span></div><div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160;<span class="preprocessor">#define RTC_DR_DU_Pos                 (0U)                                     </span></div><div class="line"><a name="l11257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">11257</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Msk                 (0xFU &lt;&lt; RTC_DR_DU_Pos)                  </span></div><div class="line"><a name="l11258"></a><span class="lineno">11258</span>&#160;<span class="preprocessor">#define RTC_DR_DU                     RTC_DR_DU_Msk                            </span></div><div class="line"><a name="l11259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">11259</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                   (0x1U &lt;&lt; RTC_DR_DU_Pos)                  </span></div><div class="line"><a name="l11260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">11260</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                   (0x2U &lt;&lt; RTC_DR_DU_Pos)                  </span></div><div class="line"><a name="l11261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">11261</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                   (0x4U &lt;&lt; RTC_DR_DU_Pos)                  </span></div><div class="line"><a name="l11262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">11262</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                   (0x8U &lt;&lt; RTC_DR_DU_Pos)                  </span></div><div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Pos                (23U)                                    </span></div><div class="line"><a name="l11266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">11266</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE_Msk                (0x1U &lt;&lt; RTC_CR_COE_Pos)                 </span></div><div class="line"><a name="l11267"></a><span class="lineno">11267</span>&#160;<span class="preprocessor">#define RTC_CR_COE                    RTC_CR_COE_Msk                           </span></div><div class="line"><a name="l11268"></a><span class="lineno">11268</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Pos               (21U)                                    </span></div><div class="line"><a name="l11269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">11269</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Msk               (0x3U &lt;&lt; RTC_CR_OSEL_Pos)                </span></div><div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                   RTC_CR_OSEL_Msk                          </span></div><div class="line"><a name="l11271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">11271</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                 (0x1U &lt;&lt; RTC_CR_OSEL_Pos)                </span></div><div class="line"><a name="l11272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">11272</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                 (0x2U &lt;&lt; RTC_CR_OSEL_Pos)                </span></div><div class="line"><a name="l11273"></a><span class="lineno">11273</span>&#160;<span class="preprocessor">#define RTC_CR_POL_Pos                (20U)                                    </span></div><div class="line"><a name="l11274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">11274</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Msk                (0x1U &lt;&lt; RTC_CR_POL_Pos)                 </span></div><div class="line"><a name="l11275"></a><span class="lineno">11275</span>&#160;<span class="preprocessor">#define RTC_CR_POL                    RTC_CR_POL_Msk                           </span></div><div class="line"><a name="l11276"></a><span class="lineno">11276</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Pos              (19U)                                    </span></div><div class="line"><a name="l11277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">11277</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Msk              (0x1U &lt;&lt; RTC_CR_COSEL_Pos)               </span></div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                  RTC_CR_COSEL_Msk                         </span></div><div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Pos                 (18U)                                   </span></div><div class="line"><a name="l11280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">11280</a></span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Msk                 (0x1U &lt;&lt; RTC_CR_BKP_Pos)                </span></div><div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;<span class="preprocessor">#define RTC_CR_BKP                     RTC_CR_BKP_Msk                          </span></div><div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Pos              (17U)                                    </span></div><div class="line"><a name="l11283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">11283</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Msk              (0x1U &lt;&lt; RTC_CR_SUB1H_Pos)               </span></div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                  RTC_CR_SUB1H_Msk                         </span></div><div class="line"><a name="l11285"></a><span class="lineno">11285</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Pos              (16U)                                    </span></div><div class="line"><a name="l11286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">11286</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Msk              (0x1U &lt;&lt; RTC_CR_ADD1H_Pos)               </span></div><div class="line"><a name="l11287"></a><span class="lineno">11287</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                  RTC_CR_ADD1H_Msk                         </span></div><div class="line"><a name="l11288"></a><span class="lineno">11288</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Pos               (15U)                                    </span></div><div class="line"><a name="l11289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">11289</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Msk               (0x1U &lt;&lt; RTC_CR_TSIE_Pos)                </span></div><div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                   RTC_CR_TSIE_Msk                          </span></div><div class="line"><a name="l11291"></a><span class="lineno">11291</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Pos              (14U)                                    </span></div><div class="line"><a name="l11292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">11292</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Msk              (0x1U &lt;&lt; RTC_CR_WUTIE_Pos)               </span></div><div class="line"><a name="l11293"></a><span class="lineno">11293</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                  RTC_CR_WUTIE_Msk                         </span></div><div class="line"><a name="l11294"></a><span class="lineno">11294</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Pos             (13U)                                    </span></div><div class="line"><a name="l11295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">11295</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Msk             (0x1U &lt;&lt; RTC_CR_ALRBIE_Pos)              </span></div><div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                 RTC_CR_ALRBIE_Msk                        </span></div><div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Pos             (12U)                                    </span></div><div class="line"><a name="l11298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">11298</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Msk             (0x1U &lt;&lt; RTC_CR_ALRAIE_Pos)              </span></div><div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                 RTC_CR_ALRAIE_Msk                        </span></div><div class="line"><a name="l11300"></a><span class="lineno">11300</span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Pos                (11U)                                    </span></div><div class="line"><a name="l11301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">11301</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Msk                (0x1U &lt;&lt; RTC_CR_TSE_Pos)                 </span></div><div class="line"><a name="l11302"></a><span class="lineno">11302</span>&#160;<span class="preprocessor">#define RTC_CR_TSE                    RTC_CR_TSE_Msk                           </span></div><div class="line"><a name="l11303"></a><span class="lineno">11303</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Pos               (10U)                                    </span></div><div class="line"><a name="l11304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">11304</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Msk               (0x1U &lt;&lt; RTC_CR_WUTE_Pos)                </span></div><div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                   RTC_CR_WUTE_Msk                          </span></div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Pos              (9U)                                     </span></div><div class="line"><a name="l11307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">11307</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Msk              (0x1U &lt;&lt; RTC_CR_ALRBE_Pos)               </span></div><div class="line"><a name="l11308"></a><span class="lineno">11308</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                  RTC_CR_ALRBE_Msk                         </span></div><div class="line"><a name="l11309"></a><span class="lineno">11309</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Pos              (8U)                                     </span></div><div class="line"><a name="l11310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">11310</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Msk              (0x1U &lt;&lt; RTC_CR_ALRAE_Pos)               </span></div><div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                  RTC_CR_ALRAE_Msk                         </span></div><div class="line"><a name="l11312"></a><span class="lineno">11312</span>&#160;<span class="preprocessor">#define RTC_CR_DCE_Pos                (7U)                                     </span></div><div class="line"><a name="l11313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3">11313</a></span>&#160;<span class="preprocessor">#define RTC_CR_DCE_Msk                (0x1U &lt;&lt; RTC_CR_DCE_Pos)                 </span></div><div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;<span class="preprocessor">#define RTC_CR_DCE                    RTC_CR_DCE_Msk                           </span></div><div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Pos                (6U)                                     </span></div><div class="line"><a name="l11316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">11316</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Msk                (0x1U &lt;&lt; RTC_CR_FMT_Pos)                 </span></div><div class="line"><a name="l11317"></a><span class="lineno">11317</span>&#160;<span class="preprocessor">#define RTC_CR_FMT                    RTC_CR_FMT_Msk                           </span></div><div class="line"><a name="l11318"></a><span class="lineno">11318</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Pos            (5U)                                     </span></div><div class="line"><a name="l11319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">11319</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Msk            (0x1U &lt;&lt; RTC_CR_BYPSHAD_Pos)             </span></div><div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                RTC_CR_BYPSHAD_Msk                       </span></div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Pos            (4U)                                     </span></div><div class="line"><a name="l11322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">11322</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Msk            (0x1U &lt;&lt; RTC_CR_REFCKON_Pos)             </span></div><div class="line"><a name="l11323"></a><span class="lineno">11323</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                RTC_CR_REFCKON_Msk                       </span></div><div class="line"><a name="l11324"></a><span class="lineno">11324</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Pos             (3U)                                     </span></div><div class="line"><a name="l11325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">11325</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Msk             (0x1U &lt;&lt; RTC_CR_TSEDGE_Pos)              </span></div><div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                 RTC_CR_TSEDGE_Msk                        </span></div><div class="line"><a name="l11327"></a><span class="lineno">11327</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Pos            (0U)                                     </span></div><div class="line"><a name="l11328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">11328</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Msk            (0x7U &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                RTC_CR_WUCKSEL_Msk                       </span></div><div class="line"><a name="l11330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">11330</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0              (0x1U &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div><div class="line"><a name="l11331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">11331</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1              (0x2U &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div><div class="line"><a name="l11332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">11332</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2              (0x4U &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;<span class="preprocessor">#define RTC_CR_BCK                     RTC_CR_BKP</span></div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;</div><div class="line"><a name="l11337"></a><span class="lineno">11337</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div><div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Pos           (16U)                                    </span></div><div class="line"><a name="l11339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">11339</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Msk           (0x1U &lt;&lt; RTC_ISR_RECALPF_Pos)            </span></div><div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF               RTC_ISR_RECALPF_Msk                      </span></div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Pos            (13U)                                    </span></div><div class="line"><a name="l11342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">11342</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Msk            (0x1U &lt;&lt; RTC_ISR_TAMP1F_Pos)             </span></div><div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                RTC_ISR_TAMP1F_Msk                       </span></div><div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Pos            (14U)                                    </span></div><div class="line"><a name="l11345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">11345</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Msk            (0x1U &lt;&lt; RTC_ISR_TAMP2F_Pos)             </span></div><div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                RTC_ISR_TAMP2F_Msk                       </span></div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Pos             (12U)                                    </span></div><div class="line"><a name="l11348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">11348</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Msk             (0x1U &lt;&lt; RTC_ISR_TSOVF_Pos)              </span></div><div class="line"><a name="l11349"></a><span class="lineno">11349</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                 RTC_ISR_TSOVF_Msk                        </span></div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Pos               (11U)                                    </span></div><div class="line"><a name="l11351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">11351</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Msk               (0x1U &lt;&lt; RTC_ISR_TSF_Pos)                </span></div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                   RTC_ISR_TSF_Msk                          </span></div><div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Pos              (10U)                                    </span></div><div class="line"><a name="l11354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">11354</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Msk              (0x1U &lt;&lt; RTC_ISR_WUTF_Pos)               </span></div><div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                  RTC_ISR_WUTF_Msk                         </span></div><div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Pos             (9U)                                     </span></div><div class="line"><a name="l11357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">11357</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Msk             (0x1U &lt;&lt; RTC_ISR_ALRBF_Pos)              </span></div><div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                 RTC_ISR_ALRBF_Msk                        </span></div><div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Pos             (8U)                                     </span></div><div class="line"><a name="l11360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">11360</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Msk             (0x1U &lt;&lt; RTC_ISR_ALRAF_Pos)              </span></div><div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                 RTC_ISR_ALRAF_Msk                        </span></div><div class="line"><a name="l11362"></a><span class="lineno">11362</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Pos              (7U)                                     </span></div><div class="line"><a name="l11363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">11363</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Msk              (0x1U &lt;&lt; RTC_ISR_INIT_Pos)               </span></div><div class="line"><a name="l11364"></a><span class="lineno">11364</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                  RTC_ISR_INIT_Msk                         </span></div><div class="line"><a name="l11365"></a><span class="lineno">11365</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Pos             (6U)                                     </span></div><div class="line"><a name="l11366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">11366</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Msk             (0x1U &lt;&lt; RTC_ISR_INITF_Pos)              </span></div><div class="line"><a name="l11367"></a><span class="lineno">11367</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                 RTC_ISR_INITF_Msk                        </span></div><div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Pos               (5U)                                     </span></div><div class="line"><a name="l11369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">11369</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Msk               (0x1U &lt;&lt; RTC_ISR_RSF_Pos)                </span></div><div class="line"><a name="l11370"></a><span class="lineno">11370</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                   RTC_ISR_RSF_Msk                          </span></div><div class="line"><a name="l11371"></a><span class="lineno">11371</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Pos             (4U)                                     </span></div><div class="line"><a name="l11372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">11372</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Msk             (0x1U &lt;&lt; RTC_ISR_INITS_Pos)              </span></div><div class="line"><a name="l11373"></a><span class="lineno">11373</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                 RTC_ISR_INITS_Msk                        </span></div><div class="line"><a name="l11374"></a><span class="lineno">11374</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Pos              (3U)                                     </span></div><div class="line"><a name="l11375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">11375</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Msk              (0x1U &lt;&lt; RTC_ISR_SHPF_Pos)               </span></div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                  RTC_ISR_SHPF_Msk                         </span></div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Pos             (2U)                                     </span></div><div class="line"><a name="l11378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">11378</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Msk             (0x1U &lt;&lt; RTC_ISR_WUTWF_Pos)              </span></div><div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                 RTC_ISR_WUTWF_Msk                        </span></div><div class="line"><a name="l11380"></a><span class="lineno">11380</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Pos            (1U)                                     </span></div><div class="line"><a name="l11381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">11381</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Msk            (0x1U &lt;&lt; RTC_ISR_ALRBWF_Pos)             </span></div><div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                RTC_ISR_ALRBWF_Msk                       </span></div><div class="line"><a name="l11383"></a><span class="lineno">11383</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Pos            (0U)                                     </span></div><div class="line"><a name="l11384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">11384</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Msk            (0x1U &lt;&lt; RTC_ISR_ALRAWF_Pos)             </span></div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                RTC_ISR_ALRAWF_Msk                       </span></div><div class="line"><a name="l11386"></a><span class="lineno">11386</span>&#160;</div><div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos         (16U)                                    </span></div><div class="line"><a name="l11389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">11389</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk         (0x7FU &lt;&lt; RTC_PRER_PREDIV_A_Pos)         </span></div><div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A             RTC_PRER_PREDIV_A_Msk                    </span></div><div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos         (0U)                                     </span></div><div class="line"><a name="l11392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">11392</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk         (0x7FFFU &lt;&lt; RTC_PRER_PREDIV_S_Pos)       </span></div><div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S             RTC_PRER_PREDIV_S_Msk                    </span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;</div><div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div><div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Pos              (0U)                                     </span></div><div class="line"><a name="l11397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">11397</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Msk              (0xFFFFU &lt;&lt; RTC_WUTR_WUT_Pos)            </span></div><div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                  RTC_WUTR_WUT_Msk                         </span></div><div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;</div><div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div><div class="line"><a name="l11401"></a><span class="lineno">11401</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS_Pos            (7U)                                     </span></div><div class="line"><a name="l11402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431">11402</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS_Msk            (0x1U &lt;&lt; RTC_CALIBR_DCS_Pos)             </span></div><div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS                RTC_CALIBR_DCS_Msk                       </span></div><div class="line"><a name="l11404"></a><span class="lineno">11404</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC_Pos             (0U)                                     </span></div><div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8">11405</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC_Msk             (0x1FU &lt;&lt; RTC_CALIBR_DC_Pos)             </span></div><div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC                 RTC_CALIBR_DC_Msk                        </span></div><div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;</div><div class="line"><a name="l11408"></a><span class="lineno">11408</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div><div class="line"><a name="l11409"></a><span class="lineno">11409</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos           (31U)                                    </span></div><div class="line"><a name="l11410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">11410</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk           (0x1U &lt;&lt; RTC_ALRMAR_MSK4_Pos)            </span></div><div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4               RTC_ALRMAR_MSK4_Msk                      </span></div><div class="line"><a name="l11412"></a><span class="lineno">11412</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos          (30U)                                    </span></div><div class="line"><a name="l11413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">11413</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk          (0x1U &lt;&lt; RTC_ALRMAR_WDSEL_Pos)           </span></div><div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL              RTC_ALRMAR_WDSEL_Msk                     </span></div><div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Pos             (28U)                                    </span></div><div class="line"><a name="l11416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">11416</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Msk             (0x3U &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div><div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                 RTC_ALRMAR_DT_Msk                        </span></div><div class="line"><a name="l11418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">11418</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0               (0x1U &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div><div class="line"><a name="l11419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">11419</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1               (0x2U &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div><div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Pos             (24U)                                    </span></div><div class="line"><a name="l11421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">11421</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Msk             (0xFU &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div><div class="line"><a name="l11422"></a><span class="lineno">11422</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                 RTC_ALRMAR_DU_Msk                        </span></div><div class="line"><a name="l11423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">11423</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0               (0x1U &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div><div class="line"><a name="l11424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">11424</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1               (0x2U &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div><div class="line"><a name="l11425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">11425</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2               (0x4U &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div><div class="line"><a name="l11426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">11426</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3               (0x8U &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div><div class="line"><a name="l11427"></a><span class="lineno">11427</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos           (23U)                                    </span></div><div class="line"><a name="l11428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">11428</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk           (0x1U &lt;&lt; RTC_ALRMAR_MSK3_Pos)            </span></div><div class="line"><a name="l11429"></a><span class="lineno">11429</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3               RTC_ALRMAR_MSK3_Msk                      </span></div><div class="line"><a name="l11430"></a><span class="lineno">11430</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Pos             (22U)                                    </span></div><div class="line"><a name="l11431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">11431</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Msk             (0x1U &lt;&lt; RTC_ALRMAR_PM_Pos)              </span></div><div class="line"><a name="l11432"></a><span class="lineno">11432</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                 RTC_ALRMAR_PM_Msk                        </span></div><div class="line"><a name="l11433"></a><span class="lineno">11433</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Pos             (20U)                                    </span></div><div class="line"><a name="l11434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">11434</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Msk             (0x3U &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div><div class="line"><a name="l11435"></a><span class="lineno">11435</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                 RTC_ALRMAR_HT_Msk                        </span></div><div class="line"><a name="l11436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">11436</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0               (0x1U &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div><div class="line"><a name="l11437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">11437</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1               (0x2U &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div><div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Pos             (16U)                                    </span></div><div class="line"><a name="l11439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">11439</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Msk             (0xFU &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                 RTC_ALRMAR_HU_Msk                        </span></div><div class="line"><a name="l11441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">11441</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0               (0x1U &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div><div class="line"><a name="l11442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">11442</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1               (0x2U &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div><div class="line"><a name="l11443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">11443</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2               (0x4U &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div><div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">11444</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3               (0x8U &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div><div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos           (15U)                                    </span></div><div class="line"><a name="l11446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">11446</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk           (0x1U &lt;&lt; RTC_ALRMAR_MSK2_Pos)            </span></div><div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2               RTC_ALRMAR_MSK2_Msk                      </span></div><div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Pos            (12U)                                    </span></div><div class="line"><a name="l11449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">11449</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Msk            (0x7U &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div><div class="line"><a name="l11450"></a><span class="lineno">11450</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                RTC_ALRMAR_MNT_Msk                       </span></div><div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">11451</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0              (0x1U &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div><div class="line"><a name="l11452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">11452</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1              (0x2U &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div><div class="line"><a name="l11453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">11453</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2              (0x4U &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div><div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Pos            (8U)                                     </span></div><div class="line"><a name="l11455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">11455</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Msk            (0xFU &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div><div class="line"><a name="l11456"></a><span class="lineno">11456</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                RTC_ALRMAR_MNU_Msk                       </span></div><div class="line"><a name="l11457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">11457</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0              (0x1U &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div><div class="line"><a name="l11458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">11458</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1              (0x2U &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div><div class="line"><a name="l11459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">11459</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2              (0x4U &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div><div class="line"><a name="l11460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">11460</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3              (0x8U &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div><div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos           (7U)                                     </span></div><div class="line"><a name="l11462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">11462</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk           (0x1U &lt;&lt; RTC_ALRMAR_MSK1_Pos)            </span></div><div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1               RTC_ALRMAR_MSK1_Msk                      </span></div><div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Pos             (4U)                                     </span></div><div class="line"><a name="l11465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">11465</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Msk             (0x7U &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div><div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                 RTC_ALRMAR_ST_Msk                        </span></div><div class="line"><a name="l11467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">11467</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0               (0x1U &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div><div class="line"><a name="l11468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">11468</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1               (0x2U &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div><div class="line"><a name="l11469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">11469</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2               (0x4U &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div><div class="line"><a name="l11470"></a><span class="lineno">11470</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Pos             (0U)                                     </span></div><div class="line"><a name="l11471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">11471</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Msk             (0xFU &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div><div class="line"><a name="l11472"></a><span class="lineno">11472</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                 RTC_ALRMAR_SU_Msk                        </span></div><div class="line"><a name="l11473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">11473</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0               (0x1U &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div><div class="line"><a name="l11474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">11474</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1               (0x2U &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div><div class="line"><a name="l11475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">11475</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2               (0x4U &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div><div class="line"><a name="l11476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">11476</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3               (0x8U &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div><div class="line"><a name="l11478"></a><span class="lineno">11478</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11479"></a><span class="lineno">11479</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos           (31U)                                    </span></div><div class="line"><a name="l11480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">11480</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk           (0x1U &lt;&lt; RTC_ALRMBR_MSK4_Pos)            </span></div><div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4               RTC_ALRMBR_MSK4_Msk                      </span></div><div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos          (30U)                                    </span></div><div class="line"><a name="l11483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">11483</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk          (0x1U &lt;&lt; RTC_ALRMBR_WDSEL_Pos)           </span></div><div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL              RTC_ALRMBR_WDSEL_Msk                     </span></div><div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Pos             (28U)                                    </span></div><div class="line"><a name="l11486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">11486</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Msk             (0x3U &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div><div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                 RTC_ALRMBR_DT_Msk                        </span></div><div class="line"><a name="l11488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">11488</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0               (0x1U &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div><div class="line"><a name="l11489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">11489</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1               (0x2U &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div><div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Pos             (24U)                                    </span></div><div class="line"><a name="l11491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">11491</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Msk             (0xFU &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div><div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                 RTC_ALRMBR_DU_Msk                        </span></div><div class="line"><a name="l11493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">11493</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0               (0x1U &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div><div class="line"><a name="l11494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">11494</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1               (0x2U &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div><div class="line"><a name="l11495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">11495</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2               (0x4U &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div><div class="line"><a name="l11496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">11496</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3               (0x8U &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div><div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos           (23U)                                    </span></div><div class="line"><a name="l11498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">11498</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk           (0x1U &lt;&lt; RTC_ALRMBR_MSK3_Pos)            </span></div><div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3               RTC_ALRMBR_MSK3_Msk                      </span></div><div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Pos             (22U)                                    </span></div><div class="line"><a name="l11501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">11501</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Msk             (0x1U &lt;&lt; RTC_ALRMBR_PM_Pos)              </span></div><div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                 RTC_ALRMBR_PM_Msk                        </span></div><div class="line"><a name="l11503"></a><span class="lineno">11503</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Pos             (20U)                                    </span></div><div class="line"><a name="l11504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">11504</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Msk             (0x3U &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div><div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                 RTC_ALRMBR_HT_Msk                        </span></div><div class="line"><a name="l11506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">11506</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0               (0x1U &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div><div class="line"><a name="l11507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">11507</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1               (0x2U &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div><div class="line"><a name="l11508"></a><span class="lineno">11508</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Pos             (16U)                                    </span></div><div class="line"><a name="l11509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">11509</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Msk             (0xFU &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div><div class="line"><a name="l11510"></a><span class="lineno">11510</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                 RTC_ALRMBR_HU_Msk                        </span></div><div class="line"><a name="l11511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">11511</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0               (0x1U &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div><div class="line"><a name="l11512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">11512</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1               (0x2U &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div><div class="line"><a name="l11513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">11513</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2               (0x4U &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div><div class="line"><a name="l11514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">11514</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3               (0x8U &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div><div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos           (15U)                                    </span></div><div class="line"><a name="l11516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">11516</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk           (0x1U &lt;&lt; RTC_ALRMBR_MSK2_Pos)            </span></div><div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2               RTC_ALRMBR_MSK2_Msk                      </span></div><div class="line"><a name="l11518"></a><span class="lineno">11518</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Pos            (12U)                                    </span></div><div class="line"><a name="l11519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">11519</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Msk            (0x7U &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div><div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                RTC_ALRMBR_MNT_Msk                       </span></div><div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">11521</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0              (0x1U &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div><div class="line"><a name="l11522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">11522</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1              (0x2U &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div><div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">11523</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2              (0x4U &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div><div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Pos            (8U)                                     </span></div><div class="line"><a name="l11525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">11525</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Msk            (0xFU &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div><div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                RTC_ALRMBR_MNU_Msk                       </span></div><div class="line"><a name="l11527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">11527</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0              (0x1U &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div><div class="line"><a name="l11528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">11528</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1              (0x2U &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div><div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">11529</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2              (0x4U &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div><div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">11530</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3              (0x8U &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div><div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos           (7U)                                     </span></div><div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">11532</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk           (0x1U &lt;&lt; RTC_ALRMBR_MSK1_Pos)            </span></div><div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1               RTC_ALRMBR_MSK1_Msk                      </span></div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Pos             (4U)                                     </span></div><div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">11535</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Msk             (0x7U &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div><div class="line"><a name="l11536"></a><span class="lineno">11536</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                 RTC_ALRMBR_ST_Msk                        </span></div><div class="line"><a name="l11537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">11537</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0               (0x1U &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div><div class="line"><a name="l11538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">11538</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1               (0x2U &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div><div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">11539</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2               (0x4U &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Pos             (0U)                                     </span></div><div class="line"><a name="l11541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">11541</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Msk             (0xFU &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                 RTC_ALRMBR_SU_Msk                        </span></div><div class="line"><a name="l11543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">11543</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0               (0x1U &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div><div class="line"><a name="l11544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">11544</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1               (0x2U &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div><div class="line"><a name="l11545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">11545</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2               (0x4U &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div><div class="line"><a name="l11546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">11546</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3               (0x8U &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div><div class="line"><a name="l11548"></a><span class="lineno">11548</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Pos               (0U)                                     </span></div><div class="line"><a name="l11550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">11550</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Msk               (0xFFU &lt;&lt; RTC_WPR_KEY_Pos)               </span></div><div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                   RTC_WPR_KEY_Msk                          </span></div><div class="line"><a name="l11552"></a><span class="lineno">11552</span>&#160;</div><div class="line"><a name="l11553"></a><span class="lineno">11553</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div><div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Pos                (0U)                                     </span></div><div class="line"><a name="l11555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">11555</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Msk                (0xFFFFU &lt;&lt; RTC_SSR_SS_Pos)              </span></div><div class="line"><a name="l11556"></a><span class="lineno">11556</span>&#160;<span class="preprocessor">#define RTC_SSR_SS                    RTC_SSR_SS_Msk                           </span></div><div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;</div><div class="line"><a name="l11558"></a><span class="lineno">11558</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div><div class="line"><a name="l11559"></a><span class="lineno">11559</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos          (0U)                                     </span></div><div class="line"><a name="l11560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">11560</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk          (0x7FFFU &lt;&lt; RTC_SHIFTR_SUBFS_Pos)        </span></div><div class="line"><a name="l11561"></a><span class="lineno">11561</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS              RTC_SHIFTR_SUBFS_Msk                     </span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos          (31U)                                    </span></div><div class="line"><a name="l11563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">11563</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk          (0x1U &lt;&lt; RTC_SHIFTR_ADD1S_Pos)           </span></div><div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S              RTC_SHIFTR_ADD1S_Msk                     </span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;</div><div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div><div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Pos               (22U)                                    </span></div><div class="line"><a name="l11568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">11568</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Msk               (0x1U &lt;&lt; RTC_TSTR_PM_Pos)                </span></div><div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                   RTC_TSTR_PM_Msk                          </span></div><div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Pos               (20U)                                    </span></div><div class="line"><a name="l11571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">11571</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Msk               (0x3U &lt;&lt; RTC_TSTR_HT_Pos)                </span></div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                   RTC_TSTR_HT_Msk                          </span></div><div class="line"><a name="l11573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">11573</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                 (0x1U &lt;&lt; RTC_TSTR_HT_Pos)                </span></div><div class="line"><a name="l11574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">11574</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                 (0x2U &lt;&lt; RTC_TSTR_HT_Pos)                </span></div><div class="line"><a name="l11575"></a><span class="lineno">11575</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Pos               (16U)                                    </span></div><div class="line"><a name="l11576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">11576</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Msk               (0xFU &lt;&lt; RTC_TSTR_HU_Pos)                </span></div><div class="line"><a name="l11577"></a><span class="lineno">11577</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                   RTC_TSTR_HU_Msk                          </span></div><div class="line"><a name="l11578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">11578</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                 (0x1U &lt;&lt; RTC_TSTR_HU_Pos)                </span></div><div class="line"><a name="l11579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">11579</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                 (0x2U &lt;&lt; RTC_TSTR_HU_Pos)                </span></div><div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">11580</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                 (0x4U &lt;&lt; RTC_TSTR_HU_Pos)                </span></div><div class="line"><a name="l11581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">11581</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                 (0x8U &lt;&lt; RTC_TSTR_HU_Pos)                </span></div><div class="line"><a name="l11582"></a><span class="lineno">11582</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Pos              (12U)                                    </span></div><div class="line"><a name="l11583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">11583</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Msk              (0x7U &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div><div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                  RTC_TSTR_MNT_Msk                         </span></div><div class="line"><a name="l11585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">11585</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                (0x1U &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div><div class="line"><a name="l11586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">11586</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                (0x2U &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div><div class="line"><a name="l11587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">11587</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                (0x4U &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Pos              (8U)                                     </span></div><div class="line"><a name="l11589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">11589</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Msk              (0xFU &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div><div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                  RTC_TSTR_MNU_Msk                         </span></div><div class="line"><a name="l11591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">11591</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                (0x1U &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div><div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">11592</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                (0x2U &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div><div class="line"><a name="l11593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">11593</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                (0x4U &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div><div class="line"><a name="l11594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">11594</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                (0x8U &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Pos               (4U)                                     </span></div><div class="line"><a name="l11596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">11596</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Msk               (0x7U &lt;&lt; RTC_TSTR_ST_Pos)                </span></div><div class="line"><a name="l11597"></a><span class="lineno">11597</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                   RTC_TSTR_ST_Msk                          </span></div><div class="line"><a name="l11598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">11598</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                 (0x1U &lt;&lt; RTC_TSTR_ST_Pos)                </span></div><div class="line"><a name="l11599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">11599</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                 (0x2U &lt;&lt; RTC_TSTR_ST_Pos)                </span></div><div class="line"><a name="l11600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">11600</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                 (0x4U &lt;&lt; RTC_TSTR_ST_Pos)                </span></div><div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Pos               (0U)                                     </span></div><div class="line"><a name="l11602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">11602</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Msk               (0xFU &lt;&lt; RTC_TSTR_SU_Pos)                </span></div><div class="line"><a name="l11603"></a><span class="lineno">11603</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                   RTC_TSTR_SU_Msk                          </span></div><div class="line"><a name="l11604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">11604</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                 (0x1U &lt;&lt; RTC_TSTR_SU_Pos)                </span></div><div class="line"><a name="l11605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">11605</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                 (0x2U &lt;&lt; RTC_TSTR_SU_Pos)                </span></div><div class="line"><a name="l11606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">11606</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                 (0x4U &lt;&lt; RTC_TSTR_SU_Pos)                </span></div><div class="line"><a name="l11607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">11607</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                 (0x8U &lt;&lt; RTC_TSTR_SU_Pos)                </span></div><div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Pos              (13U)                                    </span></div><div class="line"><a name="l11611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">11611</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Msk              (0x7U &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div><div class="line"><a name="l11612"></a><span class="lineno">11612</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                  RTC_TSDR_WDU_Msk                         </span></div><div class="line"><a name="l11613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">11613</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                (0x1U &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div><div class="line"><a name="l11614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">11614</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                (0x2U &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div><div class="line"><a name="l11615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">11615</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                (0x4U &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div><div class="line"><a name="l11616"></a><span class="lineno">11616</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Pos               (12U)                                    </span></div><div class="line"><a name="l11617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">11617</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Msk               (0x1U &lt;&lt; RTC_TSDR_MT_Pos)                </span></div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                   RTC_TSDR_MT_Msk                          </span></div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Pos               (8U)                                     </span></div><div class="line"><a name="l11620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">11620</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Msk               (0xFU &lt;&lt; RTC_TSDR_MU_Pos)                </span></div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                   RTC_TSDR_MU_Msk                          </span></div><div class="line"><a name="l11622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">11622</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                 (0x1U &lt;&lt; RTC_TSDR_MU_Pos)                </span></div><div class="line"><a name="l11623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">11623</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                 (0x2U &lt;&lt; RTC_TSDR_MU_Pos)                </span></div><div class="line"><a name="l11624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">11624</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                 (0x4U &lt;&lt; RTC_TSDR_MU_Pos)                </span></div><div class="line"><a name="l11625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">11625</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                 (0x8U &lt;&lt; RTC_TSDR_MU_Pos)                </span></div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Pos               (4U)                                     </span></div><div class="line"><a name="l11627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">11627</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Msk               (0x3U &lt;&lt; RTC_TSDR_DT_Pos)                </span></div><div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                   RTC_TSDR_DT_Msk                          </span></div><div class="line"><a name="l11629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">11629</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                 (0x1U &lt;&lt; RTC_TSDR_DT_Pos)                </span></div><div class="line"><a name="l11630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">11630</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                 (0x2U &lt;&lt; RTC_TSDR_DT_Pos)                </span></div><div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Pos               (0U)                                     </span></div><div class="line"><a name="l11632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">11632</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Msk               (0xFU &lt;&lt; RTC_TSDR_DU_Pos)                </span></div><div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                   RTC_TSDR_DU_Msk                          </span></div><div class="line"><a name="l11634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">11634</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                 (0x1U &lt;&lt; RTC_TSDR_DU_Pos)                </span></div><div class="line"><a name="l11635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">11635</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                 (0x2U &lt;&lt; RTC_TSDR_DU_Pos)                </span></div><div class="line"><a name="l11636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">11636</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                 (0x4U &lt;&lt; RTC_TSDR_DU_Pos)                </span></div><div class="line"><a name="l11637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">11637</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                 (0x8U &lt;&lt; RTC_TSDR_DU_Pos)                </span></div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Pos              (0U)                                     </span></div><div class="line"><a name="l11641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">11641</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Msk              (0xFFFFU &lt;&lt; RTC_TSSSR_SS_Pos)            </span></div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                  RTC_TSSSR_SS_Msk                         </span></div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;</div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div><div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Pos             (15U)                                    </span></div><div class="line"><a name="l11646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">11646</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Msk             (0x1U &lt;&lt; RTC_CALR_CALP_Pos)              </span></div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                 RTC_CALR_CALP_Msk                        </span></div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Pos            (14U)                                    </span></div><div class="line"><a name="l11649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">11649</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Msk            (0x1U &lt;&lt; RTC_CALR_CALW8_Pos)             </span></div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                RTC_CALR_CALW8_Msk                       </span></div><div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Pos           (13U)                                    </span></div><div class="line"><a name="l11652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">11652</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Msk           (0x1U &lt;&lt; RTC_CALR_CALW16_Pos)            </span></div><div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16               RTC_CALR_CALW16_Msk                      </span></div><div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Pos             (0U)                                     </span></div><div class="line"><a name="l11655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">11655</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Msk             (0x1FFU &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                 RTC_CALR_CALM_Msk                        </span></div><div class="line"><a name="l11657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">11657</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0               (0x001U &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">11658</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1               (0x002U &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">11659</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2               (0x004U &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">11660</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3               (0x008U &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">11661</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4               (0x010U &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">11662</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5               (0x020U &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">11663</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6               (0x040U &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">11664</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7               (0x080U &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">11665</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8               (0x100U &lt;&lt; RTC_CALR_CALM_Pos)            </span></div><div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11668"></a><span class="lineno">11668</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Pos    (18U)                                    </span></div><div class="line"><a name="l11669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d">11669</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Msk    (0x1U &lt;&lt; RTC_TAFCR_ALARMOUTTYPE_Pos)     </span></div><div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE        RTC_TAFCR_ALARMOUTTYPE_Msk               </span></div><div class="line"><a name="l11671"></a><span class="lineno">11671</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL_Pos         (17U)                                    </span></div><div class="line"><a name="l11672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafffa3d4d97beee57ef7c1b80a20fee7e">11672</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL_Msk         (0x1U &lt;&lt; RTC_TAFCR_TSINSEL_Pos)          </span></div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL             RTC_TAFCR_TSINSEL_Msk                    </span></div><div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL_Pos      (16U)                                    </span></div><div class="line"><a name="l11675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6032dc793590fd715ea61340429b1848">11675</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL_Msk      (0x1U &lt;&lt; RTC_TAFCR_TAMP1INSEL_Pos)        </span></div><div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL          RTC_TAFCR_TAMP1INSEL_Msk                  </span></div><div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Pos       (15U)                                    </span></div><div class="line"><a name="l11678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">11678</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Msk       (0x1U &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)        </span></div><div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS           RTC_TAFCR_TAMPPUDIS_Msk                  </span></div><div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Pos        (13U)                                    </span></div><div class="line"><a name="l11681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">11681</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Msk        (0x3U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div><div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH            RTC_TAFCR_TAMPPRCH_Msk                   </span></div><div class="line"><a name="l11683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">11683</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0          (0x1U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div><div class="line"><a name="l11684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">11684</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1          (0x2U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div><div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Pos         (11U)                                    </span></div><div class="line"><a name="l11686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">11686</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Msk         (0x3U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div><div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT             RTC_TAFCR_TAMPFLT_Msk                    </span></div><div class="line"><a name="l11688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">11688</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0           (0x1U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div><div class="line"><a name="l11689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">11689</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1           (0x2U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div><div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Pos        (8U)                                     </span></div><div class="line"><a name="l11691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">11691</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Msk        (0x7U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div><div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ            RTC_TAFCR_TAMPFREQ_Msk                   </span></div><div class="line"><a name="l11693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">11693</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0          (0x1U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div><div class="line"><a name="l11694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">11694</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1          (0x2U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div><div class="line"><a name="l11695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">11695</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2          (0x4U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Pos          (7U)                                     </span></div><div class="line"><a name="l11697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">11697</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Msk          (0x1U &lt;&lt; RTC_TAFCR_TAMPTS_Pos)           </span></div><div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS              RTC_TAFCR_TAMPTS_Msk                     </span></div><div class="line"><a name="l11699"></a><span class="lineno">11699</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Pos        (4U)                                     </span></div><div class="line"><a name="l11700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">11700</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Msk        (0x1U &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)         </span></div><div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG            RTC_TAFCR_TAMP2TRG_Msk                   </span></div><div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Pos          (3U)                                     </span></div><div class="line"><a name="l11703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">11703</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Msk          (0x1U &lt;&lt; RTC_TAFCR_TAMP2E_Pos)           </span></div><div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E              RTC_TAFCR_TAMP2E_Msk                     </span></div><div class="line"><a name="l11705"></a><span class="lineno">11705</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Pos          (2U)                                     </span></div><div class="line"><a name="l11706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">11706</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Msk          (0x1U &lt;&lt; RTC_TAFCR_TAMPIE_Pos)           </span></div><div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE              RTC_TAFCR_TAMPIE_Msk                     </span></div><div class="line"><a name="l11708"></a><span class="lineno">11708</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Pos        (1U)                                     </span></div><div class="line"><a name="l11709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">11709</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Msk        (0x1U &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)         </span></div><div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG            RTC_TAFCR_TAMP1TRG_Msk                   </span></div><div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Pos          (0U)                                     </span></div><div class="line"><a name="l11712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">11712</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Msk          (0x1U &lt;&lt; RTC_TAFCR_TAMP1E_Pos)           </span></div><div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E              RTC_TAFCR_TAMP1E_Msk                     </span></div><div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;</div><div class="line"><a name="l11715"></a><span class="lineno">11715</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPINSEL           RTC_TAFCR_TAMP1INSEL</span></div><div class="line"><a name="l11717"></a><span class="lineno">11717</span>&#160;</div><div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div><div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos       (24U)                                    </span></div><div class="line"><a name="l11720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">11720</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk       (0xFU &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS           RTC_ALRMASSR_MASKSS_Msk                  </span></div><div class="line"><a name="l11722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">11722</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0         (0x1U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">11723</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1         (0x2U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">11724</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2         (0x4U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">11725</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3         (0x8U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Pos           (0U)                                     </span></div><div class="line"><a name="l11727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">11727</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Msk           (0x7FFFU &lt;&lt; RTC_ALRMASSR_SS_Pos)         </span></div><div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS               RTC_ALRMASSR_SS_Msk                      </span></div><div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;</div><div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div><div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos       (24U)                                    </span></div><div class="line"><a name="l11732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">11732</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk       (0xFU &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS           RTC_ALRMBSSR_MASKSS_Msk                  </span></div><div class="line"><a name="l11734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">11734</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0         (0x1U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">11735</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1         (0x2U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">11736</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2         (0x4U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">11737</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3         (0x8U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div><div class="line"><a name="l11738"></a><span class="lineno">11738</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos           (0U)                                     </span></div><div class="line"><a name="l11739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">11739</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk           (0x7FFFU &lt;&lt; RTC_ALRMBSSR_SS_Pos)         </span></div><div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS               RTC_ALRMBSSR_SS_Msk                      </span></div><div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;</div><div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div><div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160;<span class="preprocessor">#define RTC_BKP0R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">11744</a></span>&#160;<span class="preprocessor">#define RTC_BKP0R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP0R_Pos)           </span></div><div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;<span class="preprocessor">#define RTC_BKP0R                     RTC_BKP0R_Msk                            </span></div><div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;</div><div class="line"><a name="l11747"></a><span class="lineno">11747</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div><div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="preprocessor">#define RTC_BKP1R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">11749</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP1R_Pos)           </span></div><div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;<span class="preprocessor">#define RTC_BKP1R                     RTC_BKP1R_Msk                            </span></div><div class="line"><a name="l11751"></a><span class="lineno">11751</span>&#160;</div><div class="line"><a name="l11752"></a><span class="lineno">11752</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div><div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;<span class="preprocessor">#define RTC_BKP2R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">11754</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP2R_Pos)           </span></div><div class="line"><a name="l11755"></a><span class="lineno">11755</span>&#160;<span class="preprocessor">#define RTC_BKP2R                     RTC_BKP2R_Msk                            </span></div><div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;</div><div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;<span class="preprocessor">#define RTC_BKP3R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">11759</a></span>&#160;<span class="preprocessor">#define RTC_BKP3R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP3R_Pos)           </span></div><div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;<span class="preprocessor">#define RTC_BKP3R                     RTC_BKP3R_Msk                            </span></div><div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;</div><div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div><div class="line"><a name="l11763"></a><span class="lineno">11763</span>&#160;<span class="preprocessor">#define RTC_BKP4R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">11764</a></span>&#160;<span class="preprocessor">#define RTC_BKP4R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP4R_Pos)           </span></div><div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;<span class="preprocessor">#define RTC_BKP4R                     RTC_BKP4R_Msk                            </span></div><div class="line"><a name="l11766"></a><span class="lineno">11766</span>&#160;</div><div class="line"><a name="l11767"></a><span class="lineno">11767</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div><div class="line"><a name="l11768"></a><span class="lineno">11768</span>&#160;<span class="preprocessor">#define RTC_BKP5R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">11769</a></span>&#160;<span class="preprocessor">#define RTC_BKP5R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP5R_Pos)           </span></div><div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;<span class="preprocessor">#define RTC_BKP5R                     RTC_BKP5R_Msk                            </span></div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;</div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div><div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;<span class="preprocessor">#define RTC_BKP6R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">11774</a></span>&#160;<span class="preprocessor">#define RTC_BKP6R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP6R_Pos)           </span></div><div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;<span class="preprocessor">#define RTC_BKP6R                     RTC_BKP6R_Msk                            </span></div><div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;</div><div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div><div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;<span class="preprocessor">#define RTC_BKP7R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">11779</a></span>&#160;<span class="preprocessor">#define RTC_BKP7R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP7R_Pos)           </span></div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;<span class="preprocessor">#define RTC_BKP7R                     RTC_BKP7R_Msk                            </span></div><div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;</div><div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div><div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;<span class="preprocessor">#define RTC_BKP8R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">11784</a></span>&#160;<span class="preprocessor">#define RTC_BKP8R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP8R_Pos)           </span></div><div class="line"><a name="l11785"></a><span class="lineno">11785</span>&#160;<span class="preprocessor">#define RTC_BKP8R                     RTC_BKP8R_Msk                            </span></div><div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;</div><div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div><div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;<span class="preprocessor">#define RTC_BKP9R_Pos                 (0U)                                     </span></div><div class="line"><a name="l11789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">11789</a></span>&#160;<span class="preprocessor">#define RTC_BKP9R_Msk                 (0xFFFFFFFFU &lt;&lt; RTC_BKP9R_Pos)           </span></div><div class="line"><a name="l11790"></a><span class="lineno">11790</span>&#160;<span class="preprocessor">#define RTC_BKP9R                     RTC_BKP9R_Msk                            </span></div><div class="line"><a name="l11791"></a><span class="lineno">11791</span>&#160;</div><div class="line"><a name="l11792"></a><span class="lineno">11792</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div><div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;<span class="preprocessor">#define RTC_BKP10R_Pos                (0U)                                     </span></div><div class="line"><a name="l11794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">11794</a></span>&#160;<span class="preprocessor">#define RTC_BKP10R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP10R_Pos)          </span></div><div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;<span class="preprocessor">#define RTC_BKP10R                    RTC_BKP10R_Msk                           </span></div><div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;</div><div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div><div class="line"><a name="l11798"></a><span class="lineno">11798</span>&#160;<span class="preprocessor">#define RTC_BKP11R_Pos                (0U)                                     </span></div><div class="line"><a name="l11799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">11799</a></span>&#160;<span class="preprocessor">#define RTC_BKP11R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP11R_Pos)          </span></div><div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;<span class="preprocessor">#define RTC_BKP11R                    RTC_BKP11R_Msk                           </span></div><div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;</div><div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;<span class="preprocessor">#define RTC_BKP12R_Pos                (0U)                                     </span></div><div class="line"><a name="l11804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">11804</a></span>&#160;<span class="preprocessor">#define RTC_BKP12R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP12R_Pos)          </span></div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="preprocessor">#define RTC_BKP12R                    RTC_BKP12R_Msk                           </span></div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;</div><div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div><div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="preprocessor">#define RTC_BKP13R_Pos                (0U)                                     </span></div><div class="line"><a name="l11809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">11809</a></span>&#160;<span class="preprocessor">#define RTC_BKP13R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP13R_Pos)          </span></div><div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160;<span class="preprocessor">#define RTC_BKP13R                    RTC_BKP13R_Msk                           </span></div><div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;</div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div><div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="preprocessor">#define RTC_BKP14R_Pos                (0U)                                     </span></div><div class="line"><a name="l11814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">11814</a></span>&#160;<span class="preprocessor">#define RTC_BKP14R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP14R_Pos)          </span></div><div class="line"><a name="l11815"></a><span class="lineno">11815</span>&#160;<span class="preprocessor">#define RTC_BKP14R                    RTC_BKP14R_Msk                           </span></div><div class="line"><a name="l11816"></a><span class="lineno">11816</span>&#160;</div><div class="line"><a name="l11817"></a><span class="lineno">11817</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div><div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;<span class="preprocessor">#define RTC_BKP15R_Pos                (0U)                                     </span></div><div class="line"><a name="l11819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">11819</a></span>&#160;<span class="preprocessor">#define RTC_BKP15R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP15R_Pos)          </span></div><div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="preprocessor">#define RTC_BKP15R                    RTC_BKP15R_Msk                           </span></div><div class="line"><a name="l11821"></a><span class="lineno">11821</span>&#160;</div><div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div><div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;<span class="preprocessor">#define RTC_BKP16R_Pos                (0U)                                     </span></div><div class="line"><a name="l11824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">11824</a></span>&#160;<span class="preprocessor">#define RTC_BKP16R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP16R_Pos)          </span></div><div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;<span class="preprocessor">#define RTC_BKP16R                    RTC_BKP16R_Msk                           </span></div><div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;</div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="preprocessor">#define RTC_BKP17R_Pos                (0U)                                     </span></div><div class="line"><a name="l11829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">11829</a></span>&#160;<span class="preprocessor">#define RTC_BKP17R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP17R_Pos)          </span></div><div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;<span class="preprocessor">#define RTC_BKP17R                    RTC_BKP17R_Msk                           </span></div><div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;</div><div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div><div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;<span class="preprocessor">#define RTC_BKP18R_Pos                (0U)                                     </span></div><div class="line"><a name="l11834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">11834</a></span>&#160;<span class="preprocessor">#define RTC_BKP18R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP18R_Pos)          </span></div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="preprocessor">#define RTC_BKP18R                    RTC_BKP18R_Msk                           </span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;</div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;<span class="preprocessor">#define RTC_BKP19R_Pos                (0U)                                     </span></div><div class="line"><a name="l11839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">11839</a></span>&#160;<span class="preprocessor">#define RTC_BKP19R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP19R_Pos)          </span></div><div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;<span class="preprocessor">#define RTC_BKP19R                    RTC_BKP19R_Msk                           </span></div><div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160;</div><div class="line"><a name="l11842"></a><span class="lineno">11842</span>&#160;<span class="comment">/******************** Number of backup registers ******************************/</span></div><div class="line"><a name="l11843"></a><span class="lineno">11843</span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER                       0x000000014U</span></div><div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;    </div><div class="line"><a name="l11845"></a><span class="lineno">11845</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11846"></a><span class="lineno">11846</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="comment">/*                          Serial Audio Interface                            */</span></div><div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11849"></a><span class="lineno">11849</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="comment">/********************  Bit definition for SAI_GCR register  *******************/</span></div><div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCIN_Pos         (0U)                                        </span></div><div class="line"><a name="l11852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae142457b7ad834dc9568aa2113156e57">11852</a></span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCIN_Msk         (0x3U &lt;&lt; SAI_GCR_SYNCIN_Pos)                </span></div><div class="line"><a name="l11853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc29912477e15bf48a732a8a3b55ae81">11853</a></span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCIN             SAI_GCR_SYNCIN_Msk                          </span></div><div class="line"><a name="l11854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d53daedcc93ebd30f9c358955cd3362">11854</a></span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCIN_0           (0x1U &lt;&lt; SAI_GCR_SYNCIN_Pos)                </span></div><div class="line"><a name="l11855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c65de3f7ddbf31c90da6b1453a2ff69">11855</a></span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCIN_1           (0x2U &lt;&lt; SAI_GCR_SYNCIN_Pos)                </span></div><div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCOUT_Pos        (4U)                                        </span></div><div class="line"><a name="l11858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d05f2b8f20817217b51ba114dd846b2">11858</a></span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCOUT_Msk        (0x3U &lt;&lt; SAI_GCR_SYNCOUT_Pos)               </span></div><div class="line"><a name="l11859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b9aa1a30108cdfe3088c4cacaeb27e">11859</a></span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCOUT            SAI_GCR_SYNCOUT_Msk                         </span></div><div class="line"><a name="l11860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3a859999059ec321655a71ff53440f">11860</a></span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCOUT_0          (0x1U &lt;&lt; SAI_GCR_SYNCOUT_Pos)               </span></div><div class="line"><a name="l11861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c03899faccbae6c741743eb032dedc">11861</a></span>&#160;<span class="preprocessor">#define SAI_GCR_SYNCOUT_1          (0x2U &lt;&lt; SAI_GCR_SYNCOUT_Pos)               </span></div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;<span class="preprocessor">#define SAI_xCR1_MODE_Pos          (0U)                                        </span></div><div class="line"><a name="l11865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7d51e6ffc2732a2278709de466a3bf">11865</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MODE_Msk          (0x3U &lt;&lt; SAI_xCR1_MODE_Pos)                 </span></div><div class="line"><a name="l11866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51af4b787c1e5e049f3bb22b82902866">11866</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MODE              SAI_xCR1_MODE_Msk                           </span></div><div class="line"><a name="l11867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24269e60d3836bf6524a8e56b2f8bba1">11867</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MODE_0            (0x1U &lt;&lt; SAI_xCR1_MODE_Pos)                 </span></div><div class="line"><a name="l11868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c25169081899de44a05e793e46d7ca5">11868</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MODE_1            (0x2U &lt;&lt; SAI_xCR1_MODE_Pos)                 </span></div><div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;<span class="preprocessor">#define SAI_xCR1_PRTCFG_Pos        (2U)                                        </span></div><div class="line"><a name="l11871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61c528ed530fec9d29caea0801c9471">11871</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_PRTCFG_Msk        (0x3U &lt;&lt; SAI_xCR1_PRTCFG_Pos)               </span></div><div class="line"><a name="l11872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8432db16a815678078cb1ffbd31a6f">11872</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_PRTCFG            SAI_xCR1_PRTCFG_Msk                         </span></div><div class="line"><a name="l11873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d920226316389ecf03b9854ddf9755">11873</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_PRTCFG_0          (0x1U &lt;&lt; SAI_xCR1_PRTCFG_Pos)               </span></div><div class="line"><a name="l11874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8714977ece0c80ddb952222a0923d81d">11874</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_PRTCFG_1          (0x2U &lt;&lt; SAI_xCR1_PRTCFG_Pos)               </span></div><div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;<span class="preprocessor">#define SAI_xCR1_DS_Pos            (5U)                                        </span></div><div class="line"><a name="l11877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1442faec160eb3d9bfd355651f5660bb">11877</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_DS_Msk            (0x7U &lt;&lt; SAI_xCR1_DS_Pos)                   </span></div><div class="line"><a name="l11878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1204482a8c5427bffe720848696097">11878</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_DS                SAI_xCR1_DS_Msk                             </span></div><div class="line"><a name="l11879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5dd23287a176f80d241f0dfb8fcc7d">11879</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_DS_0              (0x1U &lt;&lt; SAI_xCR1_DS_Pos)                   </span></div><div class="line"><a name="l11880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4148a11a2d9ac1a97da766bd585e5c8a">11880</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_DS_1              (0x2U &lt;&lt; SAI_xCR1_DS_Pos)                   </span></div><div class="line"><a name="l11881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50b27e8638b16d12ef00e80bf0f097e">11881</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_DS_2              (0x4U &lt;&lt; SAI_xCR1_DS_Pos)                   </span></div><div class="line"><a name="l11883"></a><span class="lineno">11883</span>&#160;<span class="preprocessor">#define SAI_xCR1_LSBFIRST_Pos      (8U)                                        </span></div><div class="line"><a name="l11884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7090401d3536d75a130fc37ba5abba59">11884</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_LSBFIRST_Msk      (0x1U &lt;&lt; SAI_xCR1_LSBFIRST_Pos)             </span></div><div class="line"><a name="l11885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dbec701e43531946ca96792b63e5ff">11885</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_LSBFIRST          SAI_xCR1_LSBFIRST_Msk                       </span></div><div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="preprocessor">#define SAI_xCR1_CKSTR_Pos         (9U)                                        </span></div><div class="line"><a name="l11887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0551438c4a6dafc7e3bf406e1d65b70c">11887</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_CKSTR_Msk         (0x1U &lt;&lt; SAI_xCR1_CKSTR_Pos)                </span></div><div class="line"><a name="l11888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c0c68bf65088e0ddeb9a1759aff3f7">11888</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_CKSTR             SAI_xCR1_CKSTR_Msk                          </span></div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;<span class="preprocessor">#define SAI_xCR1_SYNCEN_Pos        (10U)                                       </span></div><div class="line"><a name="l11891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4c02b5747362be1f6cb43a13a195f3">11891</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_SYNCEN_Msk        (0x3U &lt;&lt; SAI_xCR1_SYNCEN_Pos)               </span></div><div class="line"><a name="l11892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0179f00f5bd962763b6425d930d449db">11892</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_SYNCEN            SAI_xCR1_SYNCEN_Msk                         </span></div><div class="line"><a name="l11893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62d1d3571fbfe85bdaa913b2911856e">11893</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_SYNCEN_0          (0x1U &lt;&lt; SAI_xCR1_SYNCEN_Pos)               </span></div><div class="line"><a name="l11894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59a87c05a0e147d3ed2364ccf91b18b">11894</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_SYNCEN_1          (0x2U &lt;&lt; SAI_xCR1_SYNCEN_Pos)               </span></div><div class="line"><a name="l11896"></a><span class="lineno">11896</span>&#160;<span class="preprocessor">#define SAI_xCR1_MONO_Pos          (12U)                                       </span></div><div class="line"><a name="l11897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd95ae102a9e7119e97ec3280d9a749">11897</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MONO_Msk          (0x1U &lt;&lt; SAI_xCR1_MONO_Pos)                 </span></div><div class="line"><a name="l11898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f2b989e1a54b2c4393cd222e54f4d2">11898</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MONO              SAI_xCR1_MONO_Msk                           </span></div><div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160;<span class="preprocessor">#define SAI_xCR1_OUTDRIV_Pos       (13U)                                       </span></div><div class="line"><a name="l11900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106626aa8411c5971efa5b6e3624fae8">11900</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_OUTDRIV_Msk       (0x1U &lt;&lt; SAI_xCR1_OUTDRIV_Pos)              </span></div><div class="line"><a name="l11901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c79a642d52f20f97ab575f655b1ddea">11901</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_OUTDRIV           SAI_xCR1_OUTDRIV_Msk                        </span></div><div class="line"><a name="l11902"></a><span class="lineno">11902</span>&#160;<span class="preprocessor">#define SAI_xCR1_SAIEN_Pos         (16U)                                       </span></div><div class="line"><a name="l11903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eca508bb68775d39b9c7882ddf6e329">11903</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_SAIEN_Msk         (0x1U &lt;&lt; SAI_xCR1_SAIEN_Pos)                </span></div><div class="line"><a name="l11904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916f81ebe07b5109b0ca405d41eb95b">11904</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_SAIEN             SAI_xCR1_SAIEN_Msk                          </span></div><div class="line"><a name="l11905"></a><span class="lineno">11905</span>&#160;<span class="preprocessor">#define SAI_xCR1_DMAEN_Pos         (17U)                                       </span></div><div class="line"><a name="l11906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a095203e269d44ceef7182016d190a">11906</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_DMAEN_Msk         (0x1U &lt;&lt; SAI_xCR1_DMAEN_Pos)                </span></div><div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed9d19f7ddcdf86b0db1843a1b0d6cd">11907</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_DMAEN             SAI_xCR1_DMAEN_Msk                          </span></div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;<span class="preprocessor">#define SAI_xCR1_NODIV_Pos         (19U)                                       </span></div><div class="line"><a name="l11909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f67f1090f09a579226e8e54a0423967">11909</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_NODIV_Msk         (0x1U &lt;&lt; SAI_xCR1_NODIV_Pos)                </span></div><div class="line"><a name="l11910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98132c4a713c61f232c51b5c5e73622d">11910</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_NODIV             SAI_xCR1_NODIV_Msk                          </span></div><div class="line"><a name="l11912"></a><span class="lineno">11912</span>&#160;<span class="preprocessor">#define SAI_xCR1_MCKDIV_Pos        (20U)                                       </span></div><div class="line"><a name="l11913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1ea9e4df0935736849dcdf54611a04d">11913</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MCKDIV_Msk        (0xFU &lt;&lt; SAI_xCR1_MCKDIV_Pos)               </span></div><div class="line"><a name="l11914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d3161434e2c4613f37ebe676735aaf">11914</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MCKDIV            SAI_xCR1_MCKDIV_Msk                         </span></div><div class="line"><a name="l11915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a62dda2c1af628ead9fd7db830c69">11915</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MCKDIV_0          (0x1U &lt;&lt; SAI_xCR1_MCKDIV_Pos)               </span></div><div class="line"><a name="l11916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa253fffbd9bb4a514266afd305016485">11916</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MCKDIV_1          (0x2U &lt;&lt; SAI_xCR1_MCKDIV_Pos)               </span></div><div class="line"><a name="l11917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fa7d8a7306afaacd841374f5baa3e9">11917</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MCKDIV_2          (0x4U &lt;&lt; SAI_xCR1_MCKDIV_Pos)               </span></div><div class="line"><a name="l11918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac064c863cb6d75c11728a4642079fe99">11918</a></span>&#160;<span class="preprocessor">#define SAI_xCR1_MCKDIV_3          (0x8U &lt;&lt; SAI_xCR1_MCKDIV_Pos)               </span></div><div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11921"></a><span class="lineno">11921</span>&#160;<span class="preprocessor">#define SAI_xCR2_FTH_Pos           (0U)                                        </span></div><div class="line"><a name="l11922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40a81a34d00d587f50972ded31d0149">11922</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_FTH_Msk           (0x7U &lt;&lt; SAI_xCR2_FTH_Pos)                  </span></div><div class="line"><a name="l11923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713102e56f4bb8c7c942662c82d04463">11923</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_FTH               SAI_xCR2_FTH_Msk                            </span></div><div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71082a8712881f93ee19875609c699a">11924</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_FTH_0             (0x1U &lt;&lt; SAI_xCR2_FTH_Pos)                  </span></div><div class="line"><a name="l11925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada48fb2897794cd0d5436909c9706046">11925</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_FTH_1             (0x2U &lt;&lt; SAI_xCR2_FTH_Pos)                  </span></div><div class="line"><a name="l11926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5eb07982aa5bbfff3e392351ad7735">11926</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_FTH_2             (0x4U &lt;&lt; SAI_xCR2_FTH_Pos)                  </span></div><div class="line"><a name="l11928"></a><span class="lineno">11928</span>&#160;<span class="preprocessor">#define SAI_xCR2_FFLUSH_Pos        (3U)                                        </span></div><div class="line"><a name="l11929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff96f0a1e53a70d90ec40732d61d6ae">11929</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_FFLUSH_Msk        (0x1U &lt;&lt; SAI_xCR2_FFLUSH_Pos)               </span></div><div class="line"><a name="l11930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2baa86fa37d7709b06a04664a52be0a1">11930</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_FFLUSH            SAI_xCR2_FFLUSH_Msk                         </span></div><div class="line"><a name="l11931"></a><span class="lineno">11931</span>&#160;<span class="preprocessor">#define SAI_xCR2_TRIS_Pos          (4U)                                        </span></div><div class="line"><a name="l11932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6efc5e456fdef347eb5b4a628f2cce">11932</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_TRIS_Msk          (0x1U &lt;&lt; SAI_xCR2_TRIS_Pos)                 </span></div><div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb67ecd983af1e4f8c9a5935c013752d">11933</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_TRIS              SAI_xCR2_TRIS_Msk                           </span></div><div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTE_Pos          (5U)                                        </span></div><div class="line"><a name="l11935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7d3f1efe45598ee57465c7cbb2cb2">11935</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTE_Msk          (0x1U &lt;&lt; SAI_xCR2_MUTE_Pos)                 </span></div><div class="line"><a name="l11936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga000d56139b0c8d823a8000c8c210b247">11936</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTE              SAI_xCR2_MUTE_Msk                           </span></div><div class="line"><a name="l11937"></a><span class="lineno">11937</span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTEVAL_Pos       (6U)                                        </span></div><div class="line"><a name="l11938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619f2e0d05d31d7500c5f9f1311a5c34">11938</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTEVAL_Msk       (0x1U &lt;&lt; SAI_xCR2_MUTEVAL_Pos)              </span></div><div class="line"><a name="l11939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba4ba2073e0737d432aeca306cc47e2">11939</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTEVAL           SAI_xCR2_MUTEVAL_Msk                        </span></div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTECNT_Pos       (7U)                                        </span></div><div class="line"><a name="l11942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1cbc4c7a73e43a210179d0c78911e5">11942</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTECNT_Msk       (0x3FU &lt;&lt; SAI_xCR2_MUTECNT_Pos)             </span></div><div class="line"><a name="l11943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeea35e023c198d82d24fa64ab3081d9">11943</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTECNT           SAI_xCR2_MUTECNT_Msk                        </span></div><div class="line"><a name="l11944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738aaa45d7140ea8adb69990c6b73f11">11944</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTECNT_0         (0x01U &lt;&lt; SAI_xCR2_MUTECNT_Pos)             </span></div><div class="line"><a name="l11945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8646398473c7b5d42ae6172796848562">11945</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTECNT_1         (0x02U &lt;&lt; SAI_xCR2_MUTECNT_Pos)             </span></div><div class="line"><a name="l11946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008e089b87f5e7a0a63c565e1f59c206">11946</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTECNT_2         (0x04U &lt;&lt; SAI_xCR2_MUTECNT_Pos)             </span></div><div class="line"><a name="l11947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1271dbdafa65f001779fedc9c9320166">11947</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTECNT_3         (0x08U &lt;&lt; SAI_xCR2_MUTECNT_Pos)             </span></div><div class="line"><a name="l11948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64fa52897b581b1d2f36a23027f74770">11948</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTECNT_4         (0x10U &lt;&lt; SAI_xCR2_MUTECNT_Pos)             </span></div><div class="line"><a name="l11949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga296db2ad211b0c3b4330a4c3b1f0233f">11949</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_MUTECNT_5         (0x20U &lt;&lt; SAI_xCR2_MUTECNT_Pos)             </span></div><div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;<span class="preprocessor">#define SAI_xCR2_CPL_Pos           (13U)                                       </span></div><div class="line"><a name="l11952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c39ecaa057468ee1fad2365094ab81e">11952</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_CPL_Msk           (0x1U &lt;&lt; SAI_xCR2_CPL_Pos)                  </span></div><div class="line"><a name="l11953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8f6db7fd5fe5f0e264fa6c184d02e1">11953</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_CPL               SAI_xCR2_CPL_Msk                            </span></div><div class="line"><a name="l11955"></a><span class="lineno">11955</span>&#160;<span class="preprocessor">#define SAI_xCR2_COMP_Pos          (14U)                                       </span></div><div class="line"><a name="l11956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dd7923dfbd89cb44d9879c1359f522">11956</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_COMP_Msk          (0x3U &lt;&lt; SAI_xCR2_COMP_Pos)                 </span></div><div class="line"><a name="l11957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8732274be296455ea01ac0b95232c4d">11957</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_COMP              SAI_xCR2_COMP_Msk                           </span></div><div class="line"><a name="l11958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e73ed73e3404aa41ae0edad8af036f8">11958</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_COMP_0            (0x1U &lt;&lt; SAI_xCR2_COMP_Pos)                 </span></div><div class="line"><a name="l11959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d441ea4c041f91e4879a5b32278128">11959</a></span>&#160;<span class="preprocessor">#define SAI_xCR2_COMP_1            (0x2U &lt;&lt; SAI_xCR2_COMP_Pos)                 </span></div><div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xFRCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11962"></a><span class="lineno">11962</span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_Pos          (0U)                                        </span></div><div class="line"><a name="l11963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6ce2796117236185a5b2b438a63bd5">11963</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_Msk          (0xFFU &lt;&lt; SAI_xFRCR_FRL_Pos)                </span></div><div class="line"><a name="l11964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7145cd48fe5f1135082db1dd5bab5697">11964</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL              SAI_xFRCR_FRL_Msk                           </span></div><div class="line"><a name="l11965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeeb587d1dd769e9dba21d96c15b0a5d">11965</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_0            (0x01U &lt;&lt; SAI_xFRCR_FRL_Pos)                </span></div><div class="line"><a name="l11966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c5bdfa2777ca5890798d7aaf7067b9">11966</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_1            (0x02U &lt;&lt; SAI_xFRCR_FRL_Pos)                </span></div><div class="line"><a name="l11967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e705e32fff1ba410938636af8b5bc38">11967</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_2            (0x04U &lt;&lt; SAI_xFRCR_FRL_Pos)                </span></div><div class="line"><a name="l11968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad568d991beac0d0f1970ec66731c974b">11968</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_3            (0x08U &lt;&lt; SAI_xFRCR_FRL_Pos)                </span></div><div class="line"><a name="l11969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c72db15f0f18329f497d1809be47298">11969</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_4            (0x10U &lt;&lt; SAI_xFRCR_FRL_Pos)                </span></div><div class="line"><a name="l11970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef47f5def6ac6f7e18c52349e427a0a">11970</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_5            (0x20U &lt;&lt; SAI_xFRCR_FRL_Pos)                </span></div><div class="line"><a name="l11971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e4b5d4429a6b6558bf92565a16de6a">11971</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_6            (0x40U &lt;&lt; SAI_xFRCR_FRL_Pos)                </span></div><div class="line"><a name="l11972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a63a0bbb35ceb0fedbd1f32c0205544">11972</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FRL_7            (0x80U &lt;&lt; SAI_xFRCR_FRL_Pos)                </span></div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL_Pos        (8U)                                        </span></div><div class="line"><a name="l11975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7018a5b8b4675c935bcff34b09112d">11975</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL_Msk        (0x7FU &lt;&lt; SAI_xFRCR_FSALL_Pos)              </span></div><div class="line"><a name="l11976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5da4d6d92e108bac869ca37a1d9510c">11976</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL            SAI_xFRCR_FSALL_Msk                         </span></div><div class="line"><a name="l11977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a6c7e235ee451ed574092b0ceb974e1">11977</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL_0          (0x01U &lt;&lt; SAI_xFRCR_FSALL_Pos)              </span></div><div class="line"><a name="l11978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a74c00e149382365fa40c1fe4535794">11978</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL_1          (0x02U &lt;&lt; SAI_xFRCR_FSALL_Pos)              </span></div><div class="line"><a name="l11979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a7f33c72264a5adeb95cb02e413601">11979</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL_2          (0x04U &lt;&lt; SAI_xFRCR_FSALL_Pos)              </span></div><div class="line"><a name="l11980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a31862f1e9c31bf35e35eea8920f38">11980</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL_3          (0x08U &lt;&lt; SAI_xFRCR_FSALL_Pos)              </span></div><div class="line"><a name="l11981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcbbf60f36e99c371327f02a9d151ae">11981</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL_4          (0x10U &lt;&lt; SAI_xFRCR_FSALL_Pos)              </span></div><div class="line"><a name="l11982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga520f01c1d1fa3f61c3b1acb5864cd6aa">11982</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL_5          (0x20U &lt;&lt; SAI_xFRCR_FSALL_Pos)              </span></div><div class="line"><a name="l11983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523a1caf60b37eb9cc56f19e7d0dd91a">11983</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSALL_6          (0x40U &lt;&lt; SAI_xFRCR_FSALL_Pos)              </span></div><div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSDEF_Pos        (16U)                                       </span></div><div class="line"><a name="l11986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa196b6a2d38399d7609dc00d616d1df8">11986</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSDEF_Msk        (0x1U &lt;&lt; SAI_xFRCR_FSDEF_Pos)               </span></div><div class="line"><a name="l11987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b9e1700cf196e3dec87c1362023ca29">11987</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSDEF            SAI_xFRCR_FSDEF_Msk                         </span></div><div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSPOL_Pos        (17U)                                       </span></div><div class="line"><a name="l11989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd52ffc70b461802914f63872ba9b818">11989</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSPOL_Msk        (0x1U &lt;&lt; SAI_xFRCR_FSPOL_Pos)               </span></div><div class="line"><a name="l11990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e8613bc470ec537f6ee8e93bf06324">11990</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSPOL            SAI_xFRCR_FSPOL_Msk                         </span></div><div class="line"><a name="l11991"></a><span class="lineno">11991</span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSOFF_Pos        (18U)                                       </span></div><div class="line"><a name="l11992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d9f50db25a669948f7ce3fb922fb281">11992</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSOFF_Msk        (0x1U &lt;&lt; SAI_xFRCR_FSOFF_Pos)               </span></div><div class="line"><a name="l11993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250708d79ab12828bb6388390790a406">11993</a></span>&#160;<span class="preprocessor">#define SAI_xFRCR_FSOFF            SAI_xFRCR_FSOFF_Msk                         </span></div><div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l11995"></a><span class="lineno">11995</span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSPO                   SAI_xFRCR_FSPOL</span></div><div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;</div><div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;<span class="comment">/******************  Bit definition for SAI_xSLOTR register  *******************/</span></div><div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;<span class="preprocessor">#define SAI_xSLOTR_FBOFF_Pos       (0U)                                        </span></div><div class="line"><a name="l11999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6d036ba3f7e36c803c71a2a79672d6">11999</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_FBOFF_Msk       (0x1FU &lt;&lt; SAI_xSLOTR_FBOFF_Pos)             </span></div><div class="line"><a name="l12000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7765ebf87061237afaa5995af169e52">12000</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_FBOFF           SAI_xSLOTR_FBOFF_Msk                        </span></div><div class="line"><a name="l12001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b408483c0ead128ebc644ae18f56640">12001</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_FBOFF_0         (0x01U &lt;&lt; SAI_xSLOTR_FBOFF_Pos)             </span></div><div class="line"><a name="l12002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bccac768ad131f506077eb62bae5735">12002</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_FBOFF_1         (0x02U &lt;&lt; SAI_xSLOTR_FBOFF_Pos)             </span></div><div class="line"><a name="l12003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd460f33d3668f3ff845d5bcdb09d1a">12003</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_FBOFF_2         (0x04U &lt;&lt; SAI_xSLOTR_FBOFF_Pos)             </span></div><div class="line"><a name="l12004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d37e327ea19b508974044944370f67">12004</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_FBOFF_3         (0x08U &lt;&lt; SAI_xSLOTR_FBOFF_Pos)             </span></div><div class="line"><a name="l12005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4dc62365e1f26821a794a1d6d445e65">12005</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_FBOFF_4         (0x10U &lt;&lt; SAI_xSLOTR_FBOFF_Pos)             </span></div><div class="line"><a name="l12007"></a><span class="lineno">12007</span>&#160;<span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_Pos      (6U)                                        </span></div><div class="line"><a name="l12008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70a983dcea1fe337fec2bf4021507ac">12008</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_Msk      (0x3U &lt;&lt; SAI_xSLOTR_SLOTSZ_Pos)             </span></div><div class="line"><a name="l12009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5a75af6a1bddfb90900eb32a954b79">12009</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_SLOTSZ          SAI_xSLOTR_SLOTSZ_Msk                       </span></div><div class="line"><a name="l12010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43df0af67bd0155111e18bcecbdf7ad">12010</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_0        (0x1U &lt;&lt; SAI_xSLOTR_SLOTSZ_Pos)             </span></div><div class="line"><a name="l12011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf84f10c4f64d886eed350d7227f112a2">12011</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_SLOTSZ_1        (0x2U &lt;&lt; SAI_xSLOTR_SLOTSZ_Pos)             </span></div><div class="line"><a name="l12013"></a><span class="lineno">12013</span>&#160;<span class="preprocessor">#define SAI_xSLOTR_NBSLOT_Pos      (8U)                                        </span></div><div class="line"><a name="l12014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d4d243f58aa0f58500eeb7452f0bb1">12014</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_NBSLOT_Msk      (0xFU &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)             </span></div><div class="line"><a name="l12015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cb9f8174d764be83e5317d3e1035d7">12015</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_NBSLOT          SAI_xSLOTR_NBSLOT_Msk                       </span></div><div class="line"><a name="l12016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4da866d6d37aa5bf683719627e987d">12016</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_NBSLOT_0        (0x1U &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)             </span></div><div class="line"><a name="l12017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa38bb50c74d9be58506d6254fcb9eb">12017</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_NBSLOT_1        (0x2U &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)             </span></div><div class="line"><a name="l12018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6583a05ab1fb085bd3a8efb549a66cd0">12018</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_NBSLOT_2        (0x4U &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)             </span></div><div class="line"><a name="l12019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbba380cbd21b4a615f3e3c6f5787f5b">12019</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_NBSLOT_3        (0x8U &lt;&lt; SAI_xSLOTR_NBSLOT_Pos)             </span></div><div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;<span class="preprocessor">#define SAI_xSLOTR_SLOTEN_Pos      (16U)                                       </span></div><div class="line"><a name="l12022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517cf20ca5da6d17ec05b9e5049758c8">12022</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_SLOTEN_Msk      (0xFFFFU &lt;&lt; SAI_xSLOTR_SLOTEN_Pos)          </span></div><div class="line"><a name="l12023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3be5abc4ae85eb99423ad87c2742813">12023</a></span>&#160;<span class="preprocessor">#define SAI_xSLOTR_SLOTEN          SAI_xSLOTR_SLOTEN_Msk                       </span></div><div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xIMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;<span class="preprocessor">#define SAI_xIMR_OVRUDRIE_Pos      (0U)                                        </span></div><div class="line"><a name="l12027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65abc8ca7397bba3e07784810672867">12027</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_OVRUDRIE_Msk      (0x1U &lt;&lt; SAI_xIMR_OVRUDRIE_Pos)             </span></div><div class="line"><a name="l12028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19cf98322a8a9297bf189674085a3c4d">12028</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_OVRUDRIE          SAI_xIMR_OVRUDRIE_Msk                       </span></div><div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;<span class="preprocessor">#define SAI_xIMR_MUTEDETIE_Pos     (1U)                                        </span></div><div class="line"><a name="l12030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026858e17c0efd7ad04e831b042834b4">12030</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_MUTEDETIE_Msk     (0x1U &lt;&lt; SAI_xIMR_MUTEDETIE_Pos)            </span></div><div class="line"><a name="l12031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d1812361eb7081a60d575fbc1c664e">12031</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_MUTEDETIE         SAI_xIMR_MUTEDETIE_Msk                      </span></div><div class="line"><a name="l12032"></a><span class="lineno">12032</span>&#160;<span class="preprocessor">#define SAI_xIMR_WCKCFGIE_Pos      (2U)                                        </span></div><div class="line"><a name="l12033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bfd2169a8c13e6f15fe1a132225b95b">12033</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_WCKCFGIE_Msk      (0x1U &lt;&lt; SAI_xIMR_WCKCFGIE_Pos)             </span></div><div class="line"><a name="l12034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bce2334c9381068661356c84b947507">12034</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_WCKCFGIE          SAI_xIMR_WCKCFGIE_Msk                       </span></div><div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;<span class="preprocessor">#define SAI_xIMR_FREQIE_Pos        (3U)                                        </span></div><div class="line"><a name="l12036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c7dbd857d1a5b9c88784aca909afc08">12036</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_FREQIE_Msk        (0x1U &lt;&lt; SAI_xIMR_FREQIE_Pos)               </span></div><div class="line"><a name="l12037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ddbd32ec7f069219827247614454f9">12037</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_FREQIE            SAI_xIMR_FREQIE_Msk                         </span></div><div class="line"><a name="l12038"></a><span class="lineno">12038</span>&#160;<span class="preprocessor">#define SAI_xIMR_CNRDYIE_Pos       (4U)                                        </span></div><div class="line"><a name="l12039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af01186ba392eafd14821bd46230fe7">12039</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_CNRDYIE_Msk       (0x1U &lt;&lt; SAI_xIMR_CNRDYIE_Pos)              </span></div><div class="line"><a name="l12040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c51a8eacd28e521cf3da6d3a427a32">12040</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_CNRDYIE           SAI_xIMR_CNRDYIE_Msk                        </span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;<span class="preprocessor">#define SAI_xIMR_AFSDETIE_Pos      (5U)                                        </span></div><div class="line"><a name="l12042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339fb62c537f4287f9f2d89b5c847ddf">12042</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_AFSDETIE_Msk      (0x1U &lt;&lt; SAI_xIMR_AFSDETIE_Pos)             </span></div><div class="line"><a name="l12043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef4af228a1ce820c6d83615aa5cd5c">12043</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_AFSDETIE          SAI_xIMR_AFSDETIE_Msk                       </span></div><div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="preprocessor">#define SAI_xIMR_LFSDETIE_Pos      (6U)                                        </span></div><div class="line"><a name="l12045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94fce570eda325f7d87e569e83066a7">12045</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_LFSDETIE_Msk      (0x1U &lt;&lt; SAI_xIMR_LFSDETIE_Pos)             </span></div><div class="line"><a name="l12046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac59347c7f574af79b586a793b2160f">12046</a></span>&#160;<span class="preprocessor">#define SAI_xIMR_LFSDETIE          SAI_xIMR_LFSDETIE_Msk                       </span></div><div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SAI_xSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;<span class="preprocessor">#define SAI_xSR_OVRUDR_Pos         (0U)                                        </span></div><div class="line"><a name="l12050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93f1eec99b3a94d70572bfd2954baf3">12050</a></span>&#160;<span class="preprocessor">#define SAI_xSR_OVRUDR_Msk         (0x1U &lt;&lt; SAI_xSR_OVRUDR_Pos)                </span></div><div class="line"><a name="l12051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac935e26343913d548d1fa4a1d53d37df">12051</a></span>&#160;<span class="preprocessor">#define SAI_xSR_OVRUDR             SAI_xSR_OVRUDR_Msk                          </span></div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="preprocessor">#define SAI_xSR_MUTEDET_Pos        (1U)                                        </span></div><div class="line"><a name="l12053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f2790587c0d4cf75f370439ad149e2">12053</a></span>&#160;<span class="preprocessor">#define SAI_xSR_MUTEDET_Msk        (0x1U &lt;&lt; SAI_xSR_MUTEDET_Pos)               </span></div><div class="line"><a name="l12054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f97a8a22c3301d76e3704fb70d1234">12054</a></span>&#160;<span class="preprocessor">#define SAI_xSR_MUTEDET            SAI_xSR_MUTEDET_Msk                         </span></div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;<span class="preprocessor">#define SAI_xSR_WCKCFG_Pos         (2U)                                        </span></div><div class="line"><a name="l12056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae95859114172ea9c219fcb679529a77e">12056</a></span>&#160;<span class="preprocessor">#define SAI_xSR_WCKCFG_Msk         (0x1U &lt;&lt; SAI_xSR_WCKCFG_Pos)                </span></div><div class="line"><a name="l12057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85199d384ead397bc7e5874b948e798">12057</a></span>&#160;<span class="preprocessor">#define SAI_xSR_WCKCFG             SAI_xSR_WCKCFG_Msk                          </span></div><div class="line"><a name="l12058"></a><span class="lineno">12058</span>&#160;<span class="preprocessor">#define SAI_xSR_FREQ_Pos           (3U)                                        </span></div><div class="line"><a name="l12059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1520380c57359677cdecbd5821749707">12059</a></span>&#160;<span class="preprocessor">#define SAI_xSR_FREQ_Msk           (0x1U &lt;&lt; SAI_xSR_FREQ_Pos)                  </span></div><div class="line"><a name="l12060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5530f57526edd6dc0d2774042f8f5cc">12060</a></span>&#160;<span class="preprocessor">#define SAI_xSR_FREQ               SAI_xSR_FREQ_Msk                            </span></div><div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;<span class="preprocessor">#define SAI_xSR_CNRDY_Pos          (4U)                                        </span></div><div class="line"><a name="l12062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e66797308c7eab1cacda93d61b1ebe6">12062</a></span>&#160;<span class="preprocessor">#define SAI_xSR_CNRDY_Msk          (0x1U &lt;&lt; SAI_xSR_CNRDY_Pos)                 </span></div><div class="line"><a name="l12063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59176cbf38a7bf9913215ca9cc716da7">12063</a></span>&#160;<span class="preprocessor">#define SAI_xSR_CNRDY              SAI_xSR_CNRDY_Msk                           </span></div><div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;<span class="preprocessor">#define SAI_xSR_AFSDET_Pos         (5U)                                        </span></div><div class="line"><a name="l12065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e59c0b337ca328c2762652b846ba48">12065</a></span>&#160;<span class="preprocessor">#define SAI_xSR_AFSDET_Msk         (0x1U &lt;&lt; SAI_xSR_AFSDET_Pos)                </span></div><div class="line"><a name="l12066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc2e10428061bed46dc98ae7aa7f31">12066</a></span>&#160;<span class="preprocessor">#define SAI_xSR_AFSDET             SAI_xSR_AFSDET_Msk                          </span></div><div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;<span class="preprocessor">#define SAI_xSR_LFSDET_Pos         (6U)                                        </span></div><div class="line"><a name="l12068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0075c459d115ed3ee6e6085209179cf7">12068</a></span>&#160;<span class="preprocessor">#define SAI_xSR_LFSDET_Msk         (0x1U &lt;&lt; SAI_xSR_LFSDET_Pos)                </span></div><div class="line"><a name="l12069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d45adbe2be27461e25ecbf736e0500">12069</a></span>&#160;<span class="preprocessor">#define SAI_xSR_LFSDET             SAI_xSR_LFSDET_Msk                          </span></div><div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;<span class="preprocessor">#define SAI_xSR_FLVL_Pos           (16U)                                       </span></div><div class="line"><a name="l12072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e049ae91d8dbee879191ddab9b6d283">12072</a></span>&#160;<span class="preprocessor">#define SAI_xSR_FLVL_Msk           (0x7U &lt;&lt; SAI_xSR_FLVL_Pos)                  </span></div><div class="line"><a name="l12073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59818375f1cff9c6f6f7236282786e05">12073</a></span>&#160;<span class="preprocessor">#define SAI_xSR_FLVL               SAI_xSR_FLVL_Msk                            </span></div><div class="line"><a name="l12074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997ab54aae94ba235453fdfabd9d87ce">12074</a></span>&#160;<span class="preprocessor">#define SAI_xSR_FLVL_0             (0x1U &lt;&lt; SAI_xSR_FLVL_Pos)                  </span></div><div class="line"><a name="l12075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506ef457d3e6a1b29c0d2d823574d30a">12075</a></span>&#160;<span class="preprocessor">#define SAI_xSR_FLVL_1             (0x2U &lt;&lt; SAI_xSR_FLVL_Pos)                  </span></div><div class="line"><a name="l12076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ba36509d0ee8a339bd65002529fe5d">12076</a></span>&#160;<span class="preprocessor">#define SAI_xSR_FLVL_2             (0x4U &lt;&lt; SAI_xSR_FLVL_Pos)                  </span></div><div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xCLRFR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12079"></a><span class="lineno">12079</span>&#160;<span class="preprocessor">#define SAI_xCLRFR_COVRUDR_Pos     (0U)                                        </span></div><div class="line"><a name="l12080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7ea4f5a57b4c811beae7dbe80d320b">12080</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_COVRUDR_Msk     (0x1U &lt;&lt; SAI_xCLRFR_COVRUDR_Pos)            </span></div><div class="line"><a name="l12081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2055a162a6d48320dd850efe26666986">12081</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_COVRUDR         SAI_xCLRFR_COVRUDR_Msk                      </span></div><div class="line"><a name="l12082"></a><span class="lineno">12082</span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CMUTEDET_Pos    (1U)                                        </span></div><div class="line"><a name="l12083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8dac615bfe4da6dbe25987d38121b8">12083</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CMUTEDET_Msk    (0x1U &lt;&lt; SAI_xCLRFR_CMUTEDET_Pos)           </span></div><div class="line"><a name="l12084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc93014165f8d5f1543f08ee91602b8">12084</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CMUTEDET        SAI_xCLRFR_CMUTEDET_Msk                     </span></div><div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CWCKCFG_Pos     (2U)                                        </span></div><div class="line"><a name="l12086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2b83aede02830c000ee104dcd47e7db">12086</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CWCKCFG_Msk     (0x1U &lt;&lt; SAI_xCLRFR_CWCKCFG_Pos)            </span></div><div class="line"><a name="l12087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac253542238f77deb2ea84843653cb06b">12087</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CWCKCFG         SAI_xCLRFR_CWCKCFG_Msk                      </span></div><div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CFREQ_Pos       (3U)                                        </span></div><div class="line"><a name="l12089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1762733aaa63488c13faacbbe4a0f4a2">12089</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CFREQ_Msk       (0x1U &lt;&lt; SAI_xCLRFR_CFREQ_Pos)              </span></div><div class="line"><a name="l12090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594324f23f4ead6abc8fec3b94e4606">12090</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CFREQ           SAI_xCLRFR_CFREQ_Msk                        </span></div><div class="line"><a name="l12091"></a><span class="lineno">12091</span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CCNRDY_Pos      (4U)                                        </span></div><div class="line"><a name="l12092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27141ab0eca0964c54981371066f7f4b">12092</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CCNRDY_Msk      (0x1U &lt;&lt; SAI_xCLRFR_CCNRDY_Pos)             </span></div><div class="line"><a name="l12093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef77e53ee176c9ba61416ca5503ac717">12093</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CCNRDY          SAI_xCLRFR_CCNRDY_Msk                       </span></div><div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CAFSDET_Pos     (5U)                                        </span></div><div class="line"><a name="l12095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92a40e4dfe0d74b96b89dd6810450fc3">12095</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CAFSDET_Msk     (0x1U &lt;&lt; SAI_xCLRFR_CAFSDET_Pos)            </span></div><div class="line"><a name="l12096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc76390a8daf386c8932b54957a6569">12096</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CAFSDET         SAI_xCLRFR_CAFSDET_Msk                      </span></div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CLFSDET_Pos     (6U)                                        </span></div><div class="line"><a name="l12098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8e9b047302722b8705c3d4d9aeda620">12098</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CLFSDET_Msk     (0x1U &lt;&lt; SAI_xCLRFR_CLFSDET_Pos)            </span></div><div class="line"><a name="l12099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27f000890347520975d00db031f8998">12099</a></span>&#160;<span class="preprocessor">#define SAI_xCLRFR_CLFSDET         SAI_xCLRFR_CLFSDET_Msk                      </span></div><div class="line"><a name="l12101"></a><span class="lineno">12101</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160;<span class="preprocessor">#define SAI_xDR_DATA_Pos           (0U)                                        </span></div><div class="line"><a name="l12103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f238903828ee3057a5e83c564e99323">12103</a></span>&#160;<span class="preprocessor">#define SAI_xDR_DATA_Msk           (0xFFFFFFFFU &lt;&lt; SAI_xDR_DATA_Pos)           </span></div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;<span class="preprocessor">#define SAI_xDR_DATA               SAI_xDR_DATA_Msk                            </span></div><div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;</div><div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;<span class="comment">/*                              SPDIF-RX Interface                            */</span></div><div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;<span class="comment">/********************  Bit definition for SPDIFRX_CR register  *******************/</span></div><div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_SPDIFEN_Pos      (0U)                                       </span></div><div class="line"><a name="l12113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263c8297dc1b5960a7e9c83140a6b81d">12113</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_SPDIFEN_Msk      (0x3U &lt;&lt; SPDIFRX_CR_SPDIFEN_Pos)           </span></div><div class="line"><a name="l12114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001d1e794c137b7f0b9a074288f3ce95">12114</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_SPDIFEN          SPDIFRX_CR_SPDIFEN_Msk                     </span></div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_RXDMAEN_Pos      (2U)                                       </span></div><div class="line"><a name="l12116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9e851a96101363bfca9feb58a0481e">12116</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_RXDMAEN_Msk      (0x1U &lt;&lt; SPDIFRX_CR_RXDMAEN_Pos)           </span></div><div class="line"><a name="l12117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbb773dec048d21416f8243f4ce8998">12117</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_RXDMAEN          SPDIFRX_CR_RXDMAEN_Msk                     </span></div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_RXSTEO_Pos       (3U)                                       </span></div><div class="line"><a name="l12119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc41fbd68bb86f2aa3cebcfc706a0c7d">12119</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_RXSTEO_Msk       (0x1U &lt;&lt; SPDIFRX_CR_RXSTEO_Pos)            </span></div><div class="line"><a name="l12120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48e91c96013dd27da45fe99753dde43">12120</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_RXSTEO           SPDIFRX_CR_RXSTEO_Msk                      </span></div><div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_DRFMT_Pos        (4U)                                       </span></div><div class="line"><a name="l12122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38186fc9f7de7c2a96e1800297bcdc45">12122</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_DRFMT_Msk        (0x3U &lt;&lt; SPDIFRX_CR_DRFMT_Pos)             </span></div><div class="line"><a name="l12123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5d2d461bbcd923fe3ea3ba2328233cb">12123</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_DRFMT            SPDIFRX_CR_DRFMT_Msk                       </span></div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_PMSK_Pos         (6U)                                       </span></div><div class="line"><a name="l12125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3278f818344e8b37a767835a0b9ff0">12125</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_PMSK_Msk         (0x1U &lt;&lt; SPDIFRX_CR_PMSK_Pos)              </span></div><div class="line"><a name="l12126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e23d12c67095b7bc2d30716e5e49c3">12126</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_PMSK             SPDIFRX_CR_PMSK_Msk                        </span></div><div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_VMSK_Pos         (7U)                                       </span></div><div class="line"><a name="l12128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c7661829ad090530be32ba49841cbce">12128</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_VMSK_Msk         (0x1U &lt;&lt; SPDIFRX_CR_VMSK_Pos)              </span></div><div class="line"><a name="l12129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga763a362a1374a867a0e46b052aad3e5f">12129</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_VMSK             SPDIFRX_CR_VMSK_Msk                        </span></div><div class="line"><a name="l12130"></a><span class="lineno">12130</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_CUMSK_Pos        (8U)                                       </span></div><div class="line"><a name="l12131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ea87ad78f1668140503d85e6d446df">12131</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_CUMSK_Msk        (0x1U &lt;&lt; SPDIFRX_CR_CUMSK_Pos)             </span></div><div class="line"><a name="l12132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b8f10ef5ccdddcc057a0da752a85ec">12132</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_CUMSK            SPDIFRX_CR_CUMSK_Msk                       </span></div><div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_PTMSK_Pos        (9U)                                       </span></div><div class="line"><a name="l12134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad227d127bfde9e1b176aa96fc7aba548">12134</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_PTMSK_Msk        (0x1U &lt;&lt; SPDIFRX_CR_PTMSK_Pos)             </span></div><div class="line"><a name="l12135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecd8b7bc2803bb21a5a8d6c7a6f6954">12135</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_PTMSK            SPDIFRX_CR_PTMSK_Msk                       </span></div><div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_CBDMAEN_Pos      (10U)                                      </span></div><div class="line"><a name="l12137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263b02eb883ae7f6f6da148cdccae96a">12137</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_CBDMAEN_Msk      (0x1U &lt;&lt; SPDIFRX_CR_CBDMAEN_Pos)           </span></div><div class="line"><a name="l12138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03fe45e0ec5cc5c8851085bd3978f938">12138</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_CBDMAEN          SPDIFRX_CR_CBDMAEN_Msk                     </span></div><div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_CHSEL_Pos        (11U)                                      </span></div><div class="line"><a name="l12140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d0e26c2e4c4f79d346e79780ad4ec1">12140</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_CHSEL_Msk        (0x1U &lt;&lt; SPDIFRX_CR_CHSEL_Pos)             </span></div><div class="line"><a name="l12141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7396e4e88643decddac38350053210cd">12141</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_CHSEL            SPDIFRX_CR_CHSEL_Msk                       </span></div><div class="line"><a name="l12142"></a><span class="lineno">12142</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_NBTR_Pos         (12U)                                      </span></div><div class="line"><a name="l12143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274fcb33ac1508ec77459b77f557870b">12143</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_NBTR_Msk         (0x3U &lt;&lt; SPDIFRX_CR_NBTR_Pos)              </span></div><div class="line"><a name="l12144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68711d79cb8ac595c09c077ff95f62d2">12144</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_NBTR             SPDIFRX_CR_NBTR_Msk                        </span></div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_WFA_Pos          (14U)                                      </span></div><div class="line"><a name="l12146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780a05d7f22c6cf1f7b0a8ce17d565fe">12146</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_WFA_Msk          (0x1U &lt;&lt; SPDIFRX_CR_WFA_Pos)               </span></div><div class="line"><a name="l12147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa301416837bb7c0d589e7790096272f8">12147</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_WFA              SPDIFRX_CR_WFA_Msk                         </span></div><div class="line"><a name="l12148"></a><span class="lineno">12148</span>&#160;<span class="preprocessor">#define SPDIFRX_CR_INSEL_Pos        (16U)                                      </span></div><div class="line"><a name="l12149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50714c33197e8c4ba76ef1dbf1ca4687">12149</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_INSEL_Msk        (0x7U &lt;&lt; SPDIFRX_CR_INSEL_Pos)             </span></div><div class="line"><a name="l12150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122efa96b26b47e05bded265f81535c9">12150</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CR_INSEL            SPDIFRX_CR_INSEL_Msk                       </span></div><div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_IMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12153"></a><span class="lineno">12153</span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_RXNEIE_Pos      (0U)                                       </span></div><div class="line"><a name="l12154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a59d40c7cb992ba1bb623fdeb1177f">12154</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_RXNEIE_Msk      (0x1U &lt;&lt; SPDIFRX_IMR_RXNEIE_Pos)           </span></div><div class="line"><a name="l12155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa0134447bc55493c602076a0756b81">12155</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_RXNEIE          SPDIFRX_IMR_RXNEIE_Msk                     </span></div><div class="line"><a name="l12156"></a><span class="lineno">12156</span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_CSRNEIE_Pos     (1U)                                       </span></div><div class="line"><a name="l12157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac44e5aa67a9bee97b5a5e50d49a9368d">12157</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_CSRNEIE_Msk     (0x1U &lt;&lt; SPDIFRX_IMR_CSRNEIE_Pos)          </span></div><div class="line"><a name="l12158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74038bd3fe4089eca6fbf0bb3d6158ec">12158</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_CSRNEIE         SPDIFRX_IMR_CSRNEIE_Msk                    </span></div><div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_PERRIE_Pos      (2U)                                       </span></div><div class="line"><a name="l12160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37a5213bdc356c3c6ebb78fbc358f55">12160</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_PERRIE_Msk      (0x1U &lt;&lt; SPDIFRX_IMR_PERRIE_Pos)           </span></div><div class="line"><a name="l12161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab749499a8635b7c588b0f03f3d17594b">12161</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_PERRIE          SPDIFRX_IMR_PERRIE_Msk                     </span></div><div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_OVRIE_Pos       (3U)                                       </span></div><div class="line"><a name="l12163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace02976a09f6d0d47dd90b87654f7b7">12163</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_OVRIE_Msk       (0x1U &lt;&lt; SPDIFRX_IMR_OVRIE_Pos)            </span></div><div class="line"><a name="l12164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecd0e2300d70b556f595aae4ca8c389">12164</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_OVRIE           SPDIFRX_IMR_OVRIE_Msk                      </span></div><div class="line"><a name="l12165"></a><span class="lineno">12165</span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_SBLKIE_Pos      (4U)                                       </span></div><div class="line"><a name="l12166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5e99f9303749eb8d539c9d5195bae2">12166</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_SBLKIE_Msk      (0x1U &lt;&lt; SPDIFRX_IMR_SBLKIE_Pos)           </span></div><div class="line"><a name="l12167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92596436733f2fcfec499ca8153cd9e3">12167</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_SBLKIE          SPDIFRX_IMR_SBLKIE_Msk                     </span></div><div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_SYNCDIE_Pos     (5U)                                       </span></div><div class="line"><a name="l12169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00e5e9c1e6c78d3225de13b868dbb8b">12169</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_SYNCDIE_Msk     (0x1U &lt;&lt; SPDIFRX_IMR_SYNCDIE_Pos)          </span></div><div class="line"><a name="l12170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a734f78e443108dd76d4ba987a5c25">12170</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_SYNCDIE         SPDIFRX_IMR_SYNCDIE_Msk                    </span></div><div class="line"><a name="l12171"></a><span class="lineno">12171</span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_IFEIE_Pos       (6U)                                       </span></div><div class="line"><a name="l12172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a83e769be4118c3d44e3b3f41a9f526">12172</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_IFEIE_Msk       (0x1U &lt;&lt; SPDIFRX_IMR_IFEIE_Pos)            </span></div><div class="line"><a name="l12173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823e12e0e63c040893ca35a85b8012fe">12173</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IMR_IFEIE           SPDIFRX_IMR_IFEIE_Msk                      </span></div><div class="line"><a name="l12175"></a><span class="lineno">12175</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12176"></a><span class="lineno">12176</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_RXNE_Pos         (0U)                                       </span></div><div class="line"><a name="l12177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32c516e7143882607b15d347c3694e3b">12177</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_RXNE_Msk         (0x1U &lt;&lt; SPDIFRX_SR_RXNE_Pos)              </span></div><div class="line"><a name="l12178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246be6a268c9dac7b91354f815df08e3">12178</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_RXNE             SPDIFRX_SR_RXNE_Msk                        </span></div><div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_CSRNE_Pos        (1U)                                       </span></div><div class="line"><a name="l12180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12d4a48478468869d7ad866b0c4a947">12180</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_CSRNE_Msk        (0x1U &lt;&lt; SPDIFRX_SR_CSRNE_Pos)             </span></div><div class="line"><a name="l12181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443e62b84a111d99cf941b5080e2c0a8">12181</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_CSRNE            SPDIFRX_SR_CSRNE_Msk                       </span></div><div class="line"><a name="l12182"></a><span class="lineno">12182</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_PERR_Pos         (2U)                                       </span></div><div class="line"><a name="l12183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb2e0ff6c13b3369386157cd0cb65c6">12183</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_PERR_Msk         (0x1U &lt;&lt; SPDIFRX_SR_PERR_Pos)              </span></div><div class="line"><a name="l12184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0811c3a40138a5c751d8dc9387691309">12184</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_PERR             SPDIFRX_SR_PERR_Msk                        </span></div><div class="line"><a name="l12185"></a><span class="lineno">12185</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_OVR_Pos          (3U)                                       </span></div><div class="line"><a name="l12186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44a5bfcab4a4cdaf58f28f8cdc48093a">12186</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_OVR_Msk          (0x1U &lt;&lt; SPDIFRX_SR_OVR_Pos)               </span></div><div class="line"><a name="l12187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9b695cce6e51c2acf47b36b36bc2a5">12187</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_OVR              SPDIFRX_SR_OVR_Msk                         </span></div><div class="line"><a name="l12188"></a><span class="lineno">12188</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_SBD_Pos          (4U)                                       </span></div><div class="line"><a name="l12189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a1fd288872cbab418b2bbd01590d47">12189</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_SBD_Msk          (0x1U &lt;&lt; SPDIFRX_SR_SBD_Pos)               </span></div><div class="line"><a name="l12190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14753fae702cdaf0098981f80733398">12190</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_SBD              SPDIFRX_SR_SBD_Msk                         </span></div><div class="line"><a name="l12191"></a><span class="lineno">12191</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_SYNCD_Pos        (5U)                                       </span></div><div class="line"><a name="l12192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf2856de92679716f636733a0532951">12192</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_SYNCD_Msk        (0x1U &lt;&lt; SPDIFRX_SR_SYNCD_Pos)             </span></div><div class="line"><a name="l12193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46eb241063eb6436a56470a9bdcba64">12193</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_SYNCD            SPDIFRX_SR_SYNCD_Msk                       </span></div><div class="line"><a name="l12194"></a><span class="lineno">12194</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_FERR_Pos         (6U)                                       </span></div><div class="line"><a name="l12195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f275c6c0b70e00896f667e00159e11e">12195</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_FERR_Msk         (0x1U &lt;&lt; SPDIFRX_SR_FERR_Pos)              </span></div><div class="line"><a name="l12196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e4cca6a03480acfcbaa60f53b1bd2b">12196</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_FERR             SPDIFRX_SR_FERR_Msk                        </span></div><div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_SERR_Pos         (7U)                                       </span></div><div class="line"><a name="l12198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba003e5f906c2165f8b0419782bd3d9">12198</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_SERR_Msk         (0x1U &lt;&lt; SPDIFRX_SR_SERR_Pos)              </span></div><div class="line"><a name="l12199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff44de8e62750f96c32961892a533ad7">12199</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_SERR             SPDIFRX_SR_SERR_Msk                        </span></div><div class="line"><a name="l12200"></a><span class="lineno">12200</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_TERR_Pos         (8U)                                       </span></div><div class="line"><a name="l12201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d17ea9b24c4e7131ce720ef6091e7a">12201</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_TERR_Msk         (0x1U &lt;&lt; SPDIFRX_SR_TERR_Pos)              </span></div><div class="line"><a name="l12202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d144479154dd2ede2c4e71236610ac5">12202</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_TERR             SPDIFRX_SR_TERR_Msk                        </span></div><div class="line"><a name="l12203"></a><span class="lineno">12203</span>&#160;<span class="preprocessor">#define SPDIFRX_SR_WIDTH5_Pos       (16U)                                      </span></div><div class="line"><a name="l12204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga461de204e696484d410b74c4d4a9974d">12204</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_WIDTH5_Msk       (0x7FFFU &lt;&lt; SPDIFRX_SR_WIDTH5_Pos)         </span></div><div class="line"><a name="l12205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51de1772572836ae8da693d90ce20d17">12205</a></span>&#160;<span class="preprocessor">#define SPDIFRX_SR_WIDTH5           SPDIFRX_SR_WIDTH5_Msk                      </span></div><div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_PERRCF_Pos     (2U)                                       </span></div><div class="line"><a name="l12209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee28dd180db51466904d7a7cf26eae4">12209</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_PERRCF_Msk     (0x1U &lt;&lt; SPDIFRX_IFCR_PERRCF_Pos)          </span></div><div class="line"><a name="l12210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4198c2e8c80ad48be6b52183b35026e">12210</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_PERRCF         SPDIFRX_IFCR_PERRCF_Msk                    </span></div><div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_OVRCF_Pos      (3U)                                       </span></div><div class="line"><a name="l12212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78494423d063dc8a3b5a4c1f1d8fbbc7">12212</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_OVRCF_Msk      (0x1U &lt;&lt; SPDIFRX_IFCR_OVRCF_Pos)           </span></div><div class="line"><a name="l12213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0374533df6908acbd4715be7effddda0">12213</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_OVRCF          SPDIFRX_IFCR_OVRCF_Msk                     </span></div><div class="line"><a name="l12214"></a><span class="lineno">12214</span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_SBDCF_Pos      (4U)                                       </span></div><div class="line"><a name="l12215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac032c65cd5675f685e63bf1c7d609be8">12215</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_SBDCF_Msk      (0x1U &lt;&lt; SPDIFRX_IFCR_SBDCF_Pos)           </span></div><div class="line"><a name="l12216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47082f18d0a8ceb337eacd6c9f4dbe1b">12216</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_SBDCF          SPDIFRX_IFCR_SBDCF_Msk                     </span></div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_SYNCDCF_Pos    (5U)                                       </span></div><div class="line"><a name="l12218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3039fdaca484aa1b4b2f7c5e0d32cd29">12218</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_SYNCDCF_Msk    (0x1U &lt;&lt; SPDIFRX_IFCR_SYNCDCF_Pos)         </span></div><div class="line"><a name="l12219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe0d903475266110b2006de06d330485">12219</a></span>&#160;<span class="preprocessor">#define SPDIFRX_IFCR_SYNCDCF        SPDIFRX_IFCR_SYNCDCF_Msk                   </span></div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b00 case) *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_DR_Pos          (0U)                                       </span></div><div class="line"><a name="l12223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19fe647f2e76dadf569de36f265f26d">12223</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_DR_Msk          (0xFFFFFFU &lt;&lt; SPDIFRX_DR0_DR_Pos)          </span></div><div class="line"><a name="l12224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fb459d835208e9710b4ca924a72a59">12224</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_DR              SPDIFRX_DR0_DR_Msk                         </span></div><div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_PE_Pos          (24U)                                      </span></div><div class="line"><a name="l12226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aaa66f0aa358a25b44b259ac0051c0c">12226</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_PE_Msk          (0x1U &lt;&lt; SPDIFRX_DR0_PE_Pos)               </span></div><div class="line"><a name="l12227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6171e3e00829a9f619ed0f2c72c810a7">12227</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_PE              SPDIFRX_DR0_PE_Msk                         </span></div><div class="line"><a name="l12228"></a><span class="lineno">12228</span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_V_Pos           (25U)                                      </span></div><div class="line"><a name="l12229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7ba6555506ed5aba758e3768d0ba1d">12229</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_V_Msk           (0x1U &lt;&lt; SPDIFRX_DR0_V_Pos)                </span></div><div class="line"><a name="l12230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e73bff656b8562cb7ec26e1e8cf24e1">12230</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_V               SPDIFRX_DR0_V_Msk                          </span></div><div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_U_Pos           (26U)                                      </span></div><div class="line"><a name="l12232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b5431c1f74c4d10199b821d3f91b1">12232</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_U_Msk           (0x1U &lt;&lt; SPDIFRX_DR0_U_Pos)                </span></div><div class="line"><a name="l12233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90da97e6c81d7abe33bbacfac383b6ae">12233</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_U               SPDIFRX_DR0_U_Msk                          </span></div><div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_C_Pos           (27U)                                      </span></div><div class="line"><a name="l12235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffed7f04e0c2d714d249413e1fca06c3">12235</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_C_Msk           (0x1U &lt;&lt; SPDIFRX_DR0_C_Pos)                </span></div><div class="line"><a name="l12236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ed8b928bc82faf32228445eb54d4ab">12236</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_C               SPDIFRX_DR0_C_Msk                          </span></div><div class="line"><a name="l12237"></a><span class="lineno">12237</span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_PT_Pos          (28U)                                      </span></div><div class="line"><a name="l12238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad063bbd039100628a6fa14da90d1b97f">12238</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_PT_Msk          (0x3U &lt;&lt; SPDIFRX_DR0_PT_Pos)               </span></div><div class="line"><a name="l12239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577dd554a23ba60c5ffda70d0927aa97">12239</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR0_PT              SPDIFRX_DR0_PT_Msk                         </span></div><div class="line"><a name="l12241"></a><span class="lineno">12241</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b01 case) *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12242"></a><span class="lineno">12242</span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_DR_Pos          (8U)                                       </span></div><div class="line"><a name="l12243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13872cc7ca45b472d1a8fd3411ade586">12243</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_DR_Msk          (0xFFFFFFU &lt;&lt; SPDIFRX_DR1_DR_Pos)          </span></div><div class="line"><a name="l12244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8796860870062e1ef7edca7f1274d4">12244</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_DR              SPDIFRX_DR1_DR_Msk                         </span></div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_PT_Pos          (4U)                                       </span></div><div class="line"><a name="l12246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32d9de729dc25a86003689bf927338">12246</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_PT_Msk          (0x3U &lt;&lt; SPDIFRX_DR1_PT_Pos)               </span></div><div class="line"><a name="l12247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe401504f0bd9bcb233550ea9978006d">12247</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_PT              SPDIFRX_DR1_PT_Msk                         </span></div><div class="line"><a name="l12248"></a><span class="lineno">12248</span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_C_Pos           (3U)                                       </span></div><div class="line"><a name="l12249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd41efe279209ed162ddc0c5b61d8db5">12249</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_C_Msk           (0x1U &lt;&lt; SPDIFRX_DR1_C_Pos)                </span></div><div class="line"><a name="l12250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb02c899e0891f2d470056e13bacc0b">12250</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_C               SPDIFRX_DR1_C_Msk                          </span></div><div class="line"><a name="l12251"></a><span class="lineno">12251</span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_U_Pos           (2U)                                       </span></div><div class="line"><a name="l12252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4878cd8da194502cfc41f00df8fd45">12252</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_U_Msk           (0x1U &lt;&lt; SPDIFRX_DR1_U_Pos)                </span></div><div class="line"><a name="l12253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28358078039728c164c31655d3b98115">12253</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_U               SPDIFRX_DR1_U_Msk                          </span></div><div class="line"><a name="l12254"></a><span class="lineno">12254</span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_V_Pos           (1U)                                       </span></div><div class="line"><a name="l12255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa91a67ff526199edf78cd60206f68b76">12255</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_V_Msk           (0x1U &lt;&lt; SPDIFRX_DR1_V_Pos)                </span></div><div class="line"><a name="l12256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f12401cc0a3309201558a029625fe3">12256</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_V               SPDIFRX_DR1_V_Msk                          </span></div><div class="line"><a name="l12257"></a><span class="lineno">12257</span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_PE_Pos          (0U)                                       </span></div><div class="line"><a name="l12258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f9127a2d22dd4cc544cf63f0ba10fc">12258</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_PE_Msk          (0x1U &lt;&lt; SPDIFRX_DR1_PE_Pos)               </span></div><div class="line"><a name="l12259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d001e40d01eb1f1e6f1fb330ce84917">12259</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_PE              SPDIFRX_DR1_PE_Msk                         </span></div><div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b10 case) *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_DRNL1_Pos       (16U)                                      </span></div><div class="line"><a name="l12263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9442d56226075135f3a20077bd056438">12263</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_DRNL1_Msk       (0xFFFFU &lt;&lt; SPDIFRX_DR1_DRNL1_Pos)         </span></div><div class="line"><a name="l12264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8063b2287f0ee1dc614100cb65acc7c">12264</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_DRNL1           SPDIFRX_DR1_DRNL1_Msk                      </span></div><div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_DRNL2_Pos       (0U)                                       </span></div><div class="line"><a name="l12266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7d472ef55b82f3a00acbb135283629">12266</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_DRNL2_Msk       (0xFFFFU &lt;&lt; SPDIFRX_DR1_DRNL2_Pos)         </span></div><div class="line"><a name="l12267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabef756a7fc5fd5a224d2dfb4a2f3d19c">12267</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DR1_DRNL2           SPDIFRX_DR1_DRNL2_Msk                      </span></div><div class="line"><a name="l12269"></a><span class="lineno">12269</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_CSR register   *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12270"></a><span class="lineno">12270</span>&#160;<span class="preprocessor">#define SPDIFRX_CSR_USR_Pos         (0U)                                       </span></div><div class="line"><a name="l12271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76695a0e794e08ff070f2fc35227cb69">12271</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CSR_USR_Msk         (0xFFFFU &lt;&lt; SPDIFRX_CSR_USR_Pos)           </span></div><div class="line"><a name="l12272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d722093066c67a6565d50e966359d3">12272</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CSR_USR             SPDIFRX_CSR_USR_Msk                        </span></div><div class="line"><a name="l12273"></a><span class="lineno">12273</span>&#160;<span class="preprocessor">#define SPDIFRX_CSR_CS_Pos          (16U)                                      </span></div><div class="line"><a name="l12274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356634e33a9ed79b2774dd7ad4811d75">12274</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CSR_CS_Msk          (0xFFU &lt;&lt; SPDIFRX_CSR_CS_Pos)              </span></div><div class="line"><a name="l12275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9c9ca4cd7282b947f3c587c49486f12">12275</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CSR_CS              SPDIFRX_CSR_CS_Msk                         </span></div><div class="line"><a name="l12276"></a><span class="lineno">12276</span>&#160;<span class="preprocessor">#define SPDIFRX_CSR_SOB_Pos         (24U)                                      </span></div><div class="line"><a name="l12277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f31ac689f01c935db9b2cfaaaeeb483">12277</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CSR_SOB_Msk         (0x1U &lt;&lt; SPDIFRX_CSR_SOB_Pos)              </span></div><div class="line"><a name="l12278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf89c198746a436e3277d96b1e33d2f2f">12278</a></span>&#160;<span class="preprocessor">#define SPDIFRX_CSR_SOB             SPDIFRX_CSR_SOB_Msk                        </span></div><div class="line"><a name="l12280"></a><span class="lineno">12280</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_DIR register    *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12281"></a><span class="lineno">12281</span>&#160;<span class="preprocessor">#define SPDIFRX_DIR_THI_Pos         (0U)                                       </span></div><div class="line"><a name="l12282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c82afeb2949a45966bddf5df5ac74a5">12282</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DIR_THI_Msk         (0x13FFU &lt;&lt; SPDIFRX_DIR_THI_Pos)           </span></div><div class="line"><a name="l12283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514bffda5c47a8f90ecdd60a88e2c1a">12283</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DIR_THI             SPDIFRX_DIR_THI_Msk                        </span></div><div class="line"><a name="l12284"></a><span class="lineno">12284</span>&#160;<span class="preprocessor">#define SPDIFRX_DIR_TLO_Pos         (16U)                                      </span></div><div class="line"><a name="l12285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga579b0da693cd29e1fc9bb449ddb1c63f">12285</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DIR_TLO_Msk         (0x1FFFU &lt;&lt; SPDIFRX_DIR_TLO_Pos)           </span></div><div class="line"><a name="l12286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d42e3c95fa670a51c0077595d5f8cd">12286</a></span>&#160;<span class="preprocessor">#define SPDIFRX_DIR_TLO             SPDIFRX_DIR_TLO_Msk                        </span></div><div class="line"><a name="l12289"></a><span class="lineno">12289</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12290"></a><span class="lineno">12290</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l12291"></a><span class="lineno">12291</span>&#160;<span class="comment">/*                          SD host Interface                                 */</span></div><div class="line"><a name="l12292"></a><span class="lineno">12292</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l12293"></a><span class="lineno">12293</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l12294"></a><span class="lineno">12294</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div><div class="line"><a name="l12295"></a><span class="lineno">12295</span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_Pos         (0U)                                    </span></div><div class="line"><a name="l12296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85685239a200e250d95c38f310fb9609">12296</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_Msk         (0x3U &lt;&lt; SDIO_POWER_PWRCTRL_Pos)        </span></div><div class="line"><a name="l12297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">12297</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL             SDIO_POWER_PWRCTRL_Msk                  </span></div><div class="line"><a name="l12298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">12298</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_0           (0x1U &lt;&lt; SDIO_POWER_PWRCTRL_Pos)        </span></div><div class="line"><a name="l12299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">12299</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_1           (0x2U &lt;&lt; SDIO_POWER_PWRCTRL_Pos)        </span></div><div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKDIV_Pos          (0U)                                    </span></div><div class="line"><a name="l12303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9207dc12eed614d38a8faa4397a6c27">12303</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKDIV_Msk          (0xFFU &lt;&lt; SDIO_CLKCR_CLKDIV_Pos)        </span></div><div class="line"><a name="l12304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">12304</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKDIV              SDIO_CLKCR_CLKDIV_Msk                   </span></div><div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKEN_Pos           (8U)                                    </span></div><div class="line"><a name="l12306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0952e49876e16cf5b7a15c2523b210d7">12306</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKEN_Msk           (0x1U &lt;&lt; SDIO_CLKCR_CLKEN_Pos)          </span></div><div class="line"><a name="l12307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">12307</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKEN               SDIO_CLKCR_CLKEN_Msk                    </span></div><div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_PWRSAV_Pos          (9U)                                    </span></div><div class="line"><a name="l12309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258035422cd74f19e644272dc0eb2fa8">12309</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_PWRSAV_Msk          (0x1U &lt;&lt; SDIO_CLKCR_PWRSAV_Pos)         </span></div><div class="line"><a name="l12310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">12310</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_PWRSAV              SDIO_CLKCR_PWRSAV_Msk                   </span></div><div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_BYPASS_Pos          (10U)                                   </span></div><div class="line"><a name="l12312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590aa2168f77032139685f5880229c2d">12312</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_BYPASS_Msk          (0x1U &lt;&lt; SDIO_CLKCR_BYPASS_Pos)         </span></div><div class="line"><a name="l12313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">12313</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_BYPASS              SDIO_CLKCR_BYPASS_Msk                   </span></div><div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_Pos          (11U)                                   </span></div><div class="line"><a name="l12316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6f1ccab2c96629906dcf01ed68439f">12316</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_Msk          (0x3U &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)         </span></div><div class="line"><a name="l12317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">12317</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS              SDIO_CLKCR_WIDBUS_Msk                   </span></div><div class="line"><a name="l12318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">12318</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_0            (0x1U &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)         </span></div><div class="line"><a name="l12319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">12319</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_1            (0x2U &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)         </span></div><div class="line"><a name="l12321"></a><span class="lineno">12321</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_NEGEDGE_Pos         (13U)                                   </span></div><div class="line"><a name="l12322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4df6f204feaf9a52a36b6bbf8987ef">12322</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_NEGEDGE_Msk         (0x1U &lt;&lt; SDIO_CLKCR_NEGEDGE_Pos)        </span></div><div class="line"><a name="l12323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">12323</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_NEGEDGE             SDIO_CLKCR_NEGEDGE_Msk                  </span></div><div class="line"><a name="l12324"></a><span class="lineno">12324</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_HWFC_EN_Pos         (14U)                                   </span></div><div class="line"><a name="l12325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae43747a95ebebe7388114ed6990b976">12325</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_HWFC_EN_Msk         (0x1U &lt;&lt; SDIO_CLKCR_HWFC_EN_Pos)        </span></div><div class="line"><a name="l12326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">12326</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_HWFC_EN             SDIO_CLKCR_HWFC_EN_Msk                  </span></div><div class="line"><a name="l12328"></a><span class="lineno">12328</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12329"></a><span class="lineno">12329</span>&#160;<span class="preprocessor">#define SDIO_ARG_CMDARG_Pos            (0U)                                    </span></div><div class="line"><a name="l12330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c162d6eb9a15399e1fdc00a8a711f">12330</a></span>&#160;<span class="preprocessor">#define SDIO_ARG_CMDARG_Msk            (0xFFFFFFFFU &lt;&lt; SDIO_ARG_CMDARG_Pos)    </span></div><div class="line"><a name="l12331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">12331</a></span>&#160;<span class="preprocessor">#define SDIO_ARG_CMDARG                SDIO_ARG_CMDARG_Msk                     </span></div><div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12334"></a><span class="lineno">12334</span>&#160;<span class="preprocessor">#define SDIO_CMD_CMDINDEX_Pos          (0U)                                    </span></div><div class="line"><a name="l12335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5864df752017e82b545ecbef7a434000">12335</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CMDINDEX_Msk          (0x3FU &lt;&lt; SDIO_CMD_CMDINDEX_Pos)        </span></div><div class="line"><a name="l12336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">12336</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CMDINDEX              SDIO_CMD_CMDINDEX_Msk                   </span></div><div class="line"><a name="l12338"></a><span class="lineno">12338</span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_Pos          (6U)                                    </span></div><div class="line"><a name="l12339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c83bc85012033738be4722741c644e">12339</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_Msk          (0x3U &lt;&lt; SDIO_CMD_WAITRESP_Pos)         </span></div><div class="line"><a name="l12340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">12340</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP              SDIO_CMD_WAITRESP_Msk                   </span></div><div class="line"><a name="l12341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">12341</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_0            (0x1U &lt;&lt; SDIO_CMD_WAITRESP_Pos)         </span></div><div class="line"><a name="l12342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">12342</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_1            (0x2U &lt;&lt; SDIO_CMD_WAITRESP_Pos)         </span></div><div class="line"><a name="l12344"></a><span class="lineno">12344</span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITINT_Pos           (8U)                                    </span></div><div class="line"><a name="l12345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214e7747364d52fe038e33df70453c7b">12345</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITINT_Msk           (0x1U &lt;&lt; SDIO_CMD_WAITINT_Pos)          </span></div><div class="line"><a name="l12346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">12346</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITINT               SDIO_CMD_WAITINT_Msk                    </span></div><div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITPEND_Pos          (9U)                                    </span></div><div class="line"><a name="l12348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae565c2ebe48768e1e6a8638c5f8df583">12348</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITPEND_Msk          (0x1U &lt;&lt; SDIO_CMD_WAITPEND_Pos)         </span></div><div class="line"><a name="l12349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">12349</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITPEND              SDIO_CMD_WAITPEND_Msk                   </span></div><div class="line"><a name="l12350"></a><span class="lineno">12350</span>&#160;<span class="preprocessor">#define SDIO_CMD_CPSMEN_Pos            (10U)                                   </span></div><div class="line"><a name="l12351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f7c4c45069c802f2118cc0135d12dfe">12351</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CPSMEN_Msk            (0x1U &lt;&lt; SDIO_CMD_CPSMEN_Pos)           </span></div><div class="line"><a name="l12352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">12352</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CPSMEN                SDIO_CMD_CPSMEN_Msk                     </span></div><div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;<span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND_Pos       (11U)                                   </span></div><div class="line"><a name="l12354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecad1b553de683cb5cf9010d84b70d6">12354</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND_Msk       (0x1U &lt;&lt; SDIO_CMD_SDIOSUSPEND_Pos)      </span></div><div class="line"><a name="l12355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">12355</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND           SDIO_CMD_SDIOSUSPEND_Msk                </span></div><div class="line"><a name="l12357"></a><span class="lineno">12357</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;<span class="preprocessor">#define SDIO_RESPCMD_RESPCMD_Pos       (0U)                                    </span></div><div class="line"><a name="l12359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f937e878d203e9f9dda3e12cec73153">12359</a></span>&#160;<span class="preprocessor">#define SDIO_RESPCMD_RESPCMD_Msk       (0x3FU &lt;&lt; SDIO_RESPCMD_RESPCMD_Pos)     </span></div><div class="line"><a name="l12360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">12360</a></span>&#160;<span class="preprocessor">#define SDIO_RESPCMD_RESPCMD           SDIO_RESPCMD_RESPCMD_Msk                </span></div><div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;<span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0_Pos     (0U)                                    </span></div><div class="line"><a name="l12364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6aa725abdb56f38c3c8783b9f15e47">12364</a></span>&#160;<span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0_Msk     (0xFFFFFFFFU &lt;&lt; SDIO_RESP0_CARDSTATUS0_Pos) </span></div><div class="line"><a name="l12365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">12365</a></span>&#160;<span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0         SDIO_RESP0_CARDSTATUS0_Msk              </span></div><div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12368"></a><span class="lineno">12368</span>&#160;<span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1_Pos     (0U)                                    </span></div><div class="line"><a name="l12369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe896832554a212ce0eb8d7650b850">12369</a></span>&#160;<span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1_Msk     (0xFFFFFFFFU &lt;&lt; SDIO_RESP1_CARDSTATUS1_Pos) </span></div><div class="line"><a name="l12370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">12370</a></span>&#160;<span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1         SDIO_RESP1_CARDSTATUS1_Msk              </span></div><div class="line"><a name="l12372"></a><span class="lineno">12372</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12373"></a><span class="lineno">12373</span>&#160;<span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2_Pos     (0U)                                    </span></div><div class="line"><a name="l12374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0ef49057b923f3518c6f055a79b605">12374</a></span>&#160;<span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2_Msk     (0xFFFFFFFFU &lt;&lt; SDIO_RESP2_CARDSTATUS2_Pos) </span></div><div class="line"><a name="l12375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">12375</a></span>&#160;<span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2         SDIO_RESP2_CARDSTATUS2_Msk              </span></div><div class="line"><a name="l12377"></a><span class="lineno">12377</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12378"></a><span class="lineno">12378</span>&#160;<span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3_Pos     (0U)                                    </span></div><div class="line"><a name="l12379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48a641918cdc42f1f8da11703329a04">12379</a></span>&#160;<span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3_Msk     (0xFFFFFFFFU &lt;&lt; SDIO_RESP3_CARDSTATUS3_Pos) </span></div><div class="line"><a name="l12380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">12380</a></span>&#160;<span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3         SDIO_RESP3_CARDSTATUS3_Msk              </span></div><div class="line"><a name="l12382"></a><span class="lineno">12382</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12383"></a><span class="lineno">12383</span>&#160;<span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4_Pos     (0U)                                    </span></div><div class="line"><a name="l12384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38cdffc0bf0950e987e8380d8f89f4c0">12384</a></span>&#160;<span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4_Msk     (0xFFFFFFFFU &lt;&lt; SDIO_RESP4_CARDSTATUS4_Pos) </span></div><div class="line"><a name="l12385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">12385</a></span>&#160;<span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4         SDIO_RESP4_CARDSTATUS4_Msk              </span></div><div class="line"><a name="l12387"></a><span class="lineno">12387</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12388"></a><span class="lineno">12388</span>&#160;<span class="preprocessor">#define SDIO_DTIMER_DATATIME_Pos       (0U)                                    </span></div><div class="line"><a name="l12389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca7786fe8c3ebf5bf4b107ad2693b77">12389</a></span>&#160;<span class="preprocessor">#define SDIO_DTIMER_DATATIME_Msk       (0xFFFFFFFFU &lt;&lt; SDIO_DTIMER_DATATIME_Pos) </span></div><div class="line"><a name="l12390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">12390</a></span>&#160;<span class="preprocessor">#define SDIO_DTIMER_DATATIME           SDIO_DTIMER_DATATIME_Msk                </span></div><div class="line"><a name="l12392"></a><span class="lineno">12392</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;<span class="preprocessor">#define SDIO_DLEN_DATALENGTH_Pos       (0U)                                    </span></div><div class="line"><a name="l12394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c419dbe5ccdf09fe276a876c5b644cf">12394</a></span>&#160;<span class="preprocessor">#define SDIO_DLEN_DATALENGTH_Msk       (0x1FFFFFFU &lt;&lt; SDIO_DLEN_DATALENGTH_Pos) </span></div><div class="line"><a name="l12395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">12395</a></span>&#160;<span class="preprocessor">#define SDIO_DLEN_DATALENGTH           SDIO_DLEN_DATALENGTH_Msk                </span></div><div class="line"><a name="l12397"></a><span class="lineno">12397</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12398"></a><span class="lineno">12398</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTEN_Pos            (0U)                                    </span></div><div class="line"><a name="l12399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01116e33cb68129902284211af9f0e2e">12399</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTEN_Msk            (0x1U &lt;&lt; SDIO_DCTRL_DTEN_Pos)           </span></div><div class="line"><a name="l12400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">12400</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTEN                SDIO_DCTRL_DTEN_Msk                     </span></div><div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTDIR_Pos           (1U)                                    </span></div><div class="line"><a name="l12402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f8fcebfcdcd58383a72b8503f74597f">12402</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTDIR_Msk           (0x1U &lt;&lt; SDIO_DCTRL_DTDIR_Pos)          </span></div><div class="line"><a name="l12403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">12403</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTDIR               SDIO_DCTRL_DTDIR_Msk                    </span></div><div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTMODE_Pos          (2U)                                    </span></div><div class="line"><a name="l12405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a712204e817e6ce1a96ffa421107fb">12405</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTMODE_Msk          (0x1U &lt;&lt; SDIO_DCTRL_DTMODE_Pos)         </span></div><div class="line"><a name="l12406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">12406</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTMODE              SDIO_DCTRL_DTMODE_Msk                   </span></div><div class="line"><a name="l12407"></a><span class="lineno">12407</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DMAEN_Pos           (3U)                                    </span></div><div class="line"><a name="l12408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947764dd929d0a703312d684ea22f214">12408</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DMAEN_Msk           (0x1U &lt;&lt; SDIO_DCTRL_DMAEN_Pos)          </span></div><div class="line"><a name="l12409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">12409</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DMAEN               SDIO_DCTRL_DMAEN_Msk                    </span></div><div class="line"><a name="l12411"></a><span class="lineno">12411</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_Pos      (4U)                                    </span></div><div class="line"><a name="l12412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2493217bf1583aa33c8f1d755904a6">12412</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_Msk      (0xFU &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div><div class="line"><a name="l12413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">12413</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE          SDIO_DCTRL_DBLOCKSIZE_Msk               </span></div><div class="line"><a name="l12414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">12414</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_0        (0x1U &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div><div class="line"><a name="l12415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">12415</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_1        (0x2U &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div><div class="line"><a name="l12416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">12416</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_2        (0x4U &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div><div class="line"><a name="l12417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">12417</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_3        (0x8U &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div><div class="line"><a name="l12419"></a><span class="lineno">12419</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTART_Pos         (8U)                                    </span></div><div class="line"><a name="l12420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c075ad5172d81d8a0ebbba7bd368a1">12420</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTART_Msk         (0x1U &lt;&lt; SDIO_DCTRL_RWSTART_Pos)        </span></div><div class="line"><a name="l12421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">12421</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTART             SDIO_DCTRL_RWSTART_Msk                  </span></div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTOP_Pos          (9U)                                    </span></div><div class="line"><a name="l12423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b25f8c2f40d6767bd6b61edb4891e7b">12423</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTOP_Msk          (0x1U &lt;&lt; SDIO_DCTRL_RWSTOP_Pos)         </span></div><div class="line"><a name="l12424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">12424</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTOP              SDIO_DCTRL_RWSTOP_Msk                   </span></div><div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWMOD_Pos           (10U)                                   </span></div><div class="line"><a name="l12426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cbe9685d3f55431f7492463b902655b">12426</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWMOD_Msk           (0x1U &lt;&lt; SDIO_DCTRL_RWMOD_Pos)          </span></div><div class="line"><a name="l12427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">12427</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWMOD               SDIO_DCTRL_RWMOD_Msk                    </span></div><div class="line"><a name="l12428"></a><span class="lineno">12428</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_SDIOEN_Pos          (11U)                                   </span></div><div class="line"><a name="l12429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbedb5de0b884547782c44dc914795c9">12429</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_SDIOEN_Msk          (0x1U &lt;&lt; SDIO_DCTRL_SDIOEN_Pos)         </span></div><div class="line"><a name="l12430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">12430</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_SDIOEN              SDIO_DCTRL_SDIOEN_Msk                   </span></div><div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;<span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT_Pos      (0U)                                    </span></div><div class="line"><a name="l12434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac482f1add1ce39f8fb7c3bc9d8653f77">12434</a></span>&#160;<span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT_Msk      (0x1FFFFFFU &lt;&lt; SDIO_DCOUNT_DATACOUNT_Pos) </span></div><div class="line"><a name="l12435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">12435</a></span>&#160;<span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT          SDIO_DCOUNT_DATACOUNT_Msk               </span></div><div class="line"><a name="l12437"></a><span class="lineno">12437</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;<span class="preprocessor">#define SDIO_STA_CCRCFAIL_Pos          (0U)                                    </span></div><div class="line"><a name="l12439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72a4ab40725d2063cb2900512f79e57">12439</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CCRCFAIL_Msk          (0x1U &lt;&lt; SDIO_STA_CCRCFAIL_Pos)         </span></div><div class="line"><a name="l12440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">12440</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CCRCFAIL              SDIO_STA_CCRCFAIL_Msk                   </span></div><div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160;<span class="preprocessor">#define SDIO_STA_DCRCFAIL_Pos          (1U)                                    </span></div><div class="line"><a name="l12442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51a35e09d9332c7402e7db2dd3b63d2">12442</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DCRCFAIL_Msk          (0x1U &lt;&lt; SDIO_STA_DCRCFAIL_Pos)         </span></div><div class="line"><a name="l12443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">12443</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DCRCFAIL              SDIO_STA_DCRCFAIL_Msk                   </span></div><div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;<span class="preprocessor">#define SDIO_STA_CTIMEOUT_Pos          (2U)                                    </span></div><div class="line"><a name="l12445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27433ab3bb7c09bfd6c7e65daee2c1c2">12445</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CTIMEOUT_Msk          (0x1U &lt;&lt; SDIO_STA_CTIMEOUT_Pos)         </span></div><div class="line"><a name="l12446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">12446</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CTIMEOUT              SDIO_STA_CTIMEOUT_Msk                   </span></div><div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;<span class="preprocessor">#define SDIO_STA_DTIMEOUT_Pos          (3U)                                    </span></div><div class="line"><a name="l12448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c4e52bb9c5041bd2be2eb216dd9e7c">12448</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DTIMEOUT_Msk          (0x1U &lt;&lt; SDIO_STA_DTIMEOUT_Pos)         </span></div><div class="line"><a name="l12449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">12449</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DTIMEOUT              SDIO_STA_DTIMEOUT_Msk                   </span></div><div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;<span class="preprocessor">#define SDIO_STA_TXUNDERR_Pos          (4U)                                    </span></div><div class="line"><a name="l12451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac651b75734596780cc225b1c1688741d">12451</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXUNDERR_Msk          (0x1U &lt;&lt; SDIO_STA_TXUNDERR_Pos)         </span></div><div class="line"><a name="l12452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">12452</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXUNDERR              SDIO_STA_TXUNDERR_Msk                   </span></div><div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;<span class="preprocessor">#define SDIO_STA_RXOVERR_Pos           (5U)                                    </span></div><div class="line"><a name="l12454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd1da9061309343205c1421250ec2ac">12454</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXOVERR_Msk           (0x1U &lt;&lt; SDIO_STA_RXOVERR_Pos)          </span></div><div class="line"><a name="l12455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">12455</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXOVERR               SDIO_STA_RXOVERR_Msk                    </span></div><div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;<span class="preprocessor">#define SDIO_STA_CMDREND_Pos           (6U)                                    </span></div><div class="line"><a name="l12457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab895524d8a5cbf1b1104abcdf013fe">12457</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDREND_Msk           (0x1U &lt;&lt; SDIO_STA_CMDREND_Pos)          </span></div><div class="line"><a name="l12458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">12458</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDREND               SDIO_STA_CMDREND_Msk                    </span></div><div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;<span class="preprocessor">#define SDIO_STA_CMDSENT_Pos           (7U)                                    </span></div><div class="line"><a name="l12460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff987cbe6f2afc731016591f7dca4f7">12460</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDSENT_Msk           (0x1U &lt;&lt; SDIO_STA_CMDSENT_Pos)          </span></div><div class="line"><a name="l12461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">12461</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDSENT               SDIO_STA_CMDSENT_Msk                    </span></div><div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;<span class="preprocessor">#define SDIO_STA_DATAEND_Pos           (8U)                                    </span></div><div class="line"><a name="l12463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39ffad41e1ac6eb225eb1f06f320a9c2">12463</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DATAEND_Msk           (0x1U &lt;&lt; SDIO_STA_DATAEND_Pos)          </span></div><div class="line"><a name="l12464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">12464</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DATAEND               SDIO_STA_DATAEND_Msk                    </span></div><div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160;<span class="preprocessor">#define SDIO_STA_DBCKEND_Pos           (10U)                                   </span></div><div class="line"><a name="l12466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9c1646ceeca1e8e93ca1f4bbb2fd12f">12466</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DBCKEND_Msk           (0x1U &lt;&lt; SDIO_STA_DBCKEND_Pos)          </span></div><div class="line"><a name="l12467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">12467</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DBCKEND               SDIO_STA_DBCKEND_Msk                    </span></div><div class="line"><a name="l12468"></a><span class="lineno">12468</span>&#160;<span class="preprocessor">#define SDIO_STA_CMDACT_Pos            (11U)                                   </span></div><div class="line"><a name="l12469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c9c8a3be5f8615d36927da8c7152c2">12469</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDACT_Msk            (0x1U &lt;&lt; SDIO_STA_CMDACT_Pos)           </span></div><div class="line"><a name="l12470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">12470</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDACT                SDIO_STA_CMDACT_Msk                     </span></div><div class="line"><a name="l12471"></a><span class="lineno">12471</span>&#160;<span class="preprocessor">#define SDIO_STA_TXACT_Pos             (12U)                                   </span></div><div class="line"><a name="l12472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8013f5e0b7c82bd29351e0428af7240f">12472</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXACT_Msk             (0x1U &lt;&lt; SDIO_STA_TXACT_Pos)            </span></div><div class="line"><a name="l12473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">12473</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXACT                 SDIO_STA_TXACT_Msk                      </span></div><div class="line"><a name="l12474"></a><span class="lineno">12474</span>&#160;<span class="preprocessor">#define SDIO_STA_RXACT_Pos             (13U)                                   </span></div><div class="line"><a name="l12475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6804febb98fae68a60c58b4c1e0935e3">12475</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXACT_Msk             (0x1U &lt;&lt; SDIO_STA_RXACT_Pos)            </span></div><div class="line"><a name="l12476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">12476</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXACT                 SDIO_STA_RXACT_Msk                      </span></div><div class="line"><a name="l12477"></a><span class="lineno">12477</span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOHE_Pos          (14U)                                   </span></div><div class="line"><a name="l12478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41135726ff869b6aa9a2f0ed1383ea53">12478</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOHE_Msk          (0x1U &lt;&lt; SDIO_STA_TXFIFOHE_Pos)         </span></div><div class="line"><a name="l12479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">12479</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOHE              SDIO_STA_TXFIFOHE_Msk                   </span></div><div class="line"><a name="l12480"></a><span class="lineno">12480</span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOHF_Pos          (15U)                                   </span></div><div class="line"><a name="l12481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a590a016f50e757d6eb58248f9af026">12481</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOHF_Msk          (0x1U &lt;&lt; SDIO_STA_RXFIFOHF_Pos)         </span></div><div class="line"><a name="l12482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">12482</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOHF              SDIO_STA_RXFIFOHF_Msk                   </span></div><div class="line"><a name="l12483"></a><span class="lineno">12483</span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOF_Pos           (16U)                                   </span></div><div class="line"><a name="l12484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d17bbac6dd7388ed367c5ccfa5be1c">12484</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOF_Msk           (0x1U &lt;&lt; SDIO_STA_TXFIFOF_Pos)          </span></div><div class="line"><a name="l12485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">12485</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOF               SDIO_STA_TXFIFOF_Msk                    </span></div><div class="line"><a name="l12486"></a><span class="lineno">12486</span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOF_Pos           (17U)                                   </span></div><div class="line"><a name="l12487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af9ed233f8115b8d3123bb274d197ec">12487</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOF_Msk           (0x1U &lt;&lt; SDIO_STA_RXFIFOF_Pos)          </span></div><div class="line"><a name="l12488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">12488</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOF               SDIO_STA_RXFIFOF_Msk                    </span></div><div class="line"><a name="l12489"></a><span class="lineno">12489</span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOE_Pos           (18U)                                   </span></div><div class="line"><a name="l12490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae851570f79529e3027cd6ae80b9a19">12490</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOE_Msk           (0x1U &lt;&lt; SDIO_STA_TXFIFOE_Pos)          </span></div><div class="line"><a name="l12491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">12491</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOE               SDIO_STA_TXFIFOE_Msk                    </span></div><div class="line"><a name="l12492"></a><span class="lineno">12492</span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOE_Pos           (19U)                                   </span></div><div class="line"><a name="l12493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68af59ab8a514fc2ec9735db58bc4bf">12493</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOE_Msk           (0x1U &lt;&lt; SDIO_STA_RXFIFOE_Pos)          </span></div><div class="line"><a name="l12494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">12494</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOE               SDIO_STA_RXFIFOE_Msk                    </span></div><div class="line"><a name="l12495"></a><span class="lineno">12495</span>&#160;<span class="preprocessor">#define SDIO_STA_TXDAVL_Pos            (20U)                                   </span></div><div class="line"><a name="l12496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ce2c8660375bdf8f10e49af1966f64f">12496</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXDAVL_Msk            (0x1U &lt;&lt; SDIO_STA_TXDAVL_Pos)           </span></div><div class="line"><a name="l12497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">12497</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXDAVL                SDIO_STA_TXDAVL_Msk                     </span></div><div class="line"><a name="l12498"></a><span class="lineno">12498</span>&#160;<span class="preprocessor">#define SDIO_STA_RXDAVL_Pos            (21U)                                   </span></div><div class="line"><a name="l12499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c400c578bed5233c91c6e9570a651d">12499</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXDAVL_Msk            (0x1U &lt;&lt; SDIO_STA_RXDAVL_Pos)           </span></div><div class="line"><a name="l12500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">12500</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXDAVL                SDIO_STA_RXDAVL_Msk                     </span></div><div class="line"><a name="l12501"></a><span class="lineno">12501</span>&#160;<span class="preprocessor">#define SDIO_STA_SDIOIT_Pos            (22U)                                   </span></div><div class="line"><a name="l12502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20bfd0933cc814ac479a82f720ab423">12502</a></span>&#160;<span class="preprocessor">#define SDIO_STA_SDIOIT_Msk            (0x1U &lt;&lt; SDIO_STA_SDIOIT_Pos)           </span></div><div class="line"><a name="l12503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">12503</a></span>&#160;<span class="preprocessor">#define SDIO_STA_SDIOIT                SDIO_STA_SDIOIT_Msk                     </span></div><div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12506"></a><span class="lineno">12506</span>&#160;<span class="preprocessor">#define SDIO_ICR_CCRCFAILC_Pos         (0U)                                    </span></div><div class="line"><a name="l12507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9217341f3df0a8ff9f874c86a12ce2b">12507</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CCRCFAILC_Msk         (0x1U &lt;&lt; SDIO_ICR_CCRCFAILC_Pos)        </span></div><div class="line"><a name="l12508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">12508</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CCRCFAILC             SDIO_ICR_CCRCFAILC_Msk                  </span></div><div class="line"><a name="l12509"></a><span class="lineno">12509</span>&#160;<span class="preprocessor">#define SDIO_ICR_DCRCFAILC_Pos         (1U)                                    </span></div><div class="line"><a name="l12510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1da8c0983fb1afa1403cbb59e453ad8">12510</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DCRCFAILC_Msk         (0x1U &lt;&lt; SDIO_ICR_DCRCFAILC_Pos)        </span></div><div class="line"><a name="l12511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">12511</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DCRCFAILC             SDIO_ICR_DCRCFAILC_Msk                  </span></div><div class="line"><a name="l12512"></a><span class="lineno">12512</span>&#160;<span class="preprocessor">#define SDIO_ICR_CTIMEOUTC_Pos         (2U)                                    </span></div><div class="line"><a name="l12513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e808d2c69f391700674c1a5e438b453">12513</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CTIMEOUTC_Msk         (0x1U &lt;&lt; SDIO_ICR_CTIMEOUTC_Pos)        </span></div><div class="line"><a name="l12514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">12514</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CTIMEOUTC             SDIO_ICR_CTIMEOUTC_Msk                  </span></div><div class="line"><a name="l12515"></a><span class="lineno">12515</span>&#160;<span class="preprocessor">#define SDIO_ICR_DTIMEOUTC_Pos         (3U)                                    </span></div><div class="line"><a name="l12516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca4ee048763e8a5a9205b8e3238ac2d">12516</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DTIMEOUTC_Msk         (0x1U &lt;&lt; SDIO_ICR_DTIMEOUTC_Pos)        </span></div><div class="line"><a name="l12517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">12517</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DTIMEOUTC             SDIO_ICR_DTIMEOUTC_Msk                  </span></div><div class="line"><a name="l12518"></a><span class="lineno">12518</span>&#160;<span class="preprocessor">#define SDIO_ICR_TXUNDERRC_Pos         (4U)                                    </span></div><div class="line"><a name="l12519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a396bca8fa34f0e4d8387b814b9832">12519</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_TXUNDERRC_Msk         (0x1U &lt;&lt; SDIO_ICR_TXUNDERRC_Pos)        </span></div><div class="line"><a name="l12520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">12520</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_TXUNDERRC             SDIO_ICR_TXUNDERRC_Msk                  </span></div><div class="line"><a name="l12521"></a><span class="lineno">12521</span>&#160;<span class="preprocessor">#define SDIO_ICR_RXOVERRC_Pos          (5U)                                    </span></div><div class="line"><a name="l12522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafab6dbc8ca0e4e78139131e59683aad7">12522</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_RXOVERRC_Msk          (0x1U &lt;&lt; SDIO_ICR_RXOVERRC_Pos)         </span></div><div class="line"><a name="l12523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">12523</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_RXOVERRC              SDIO_ICR_RXOVERRC_Msk                   </span></div><div class="line"><a name="l12524"></a><span class="lineno">12524</span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDRENDC_Pos          (6U)                                    </span></div><div class="line"><a name="l12525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338691a5f364aa9d5c2e31741bf5e520">12525</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDRENDC_Msk          (0x1U &lt;&lt; SDIO_ICR_CMDRENDC_Pos)         </span></div><div class="line"><a name="l12526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">12526</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDRENDC              SDIO_ICR_CMDRENDC_Msk                   </span></div><div class="line"><a name="l12527"></a><span class="lineno">12527</span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDSENTC_Pos          (7U)                                    </span></div><div class="line"><a name="l12528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f77128e853dcdb4202ef930d242cc80">12528</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDSENTC_Msk          (0x1U &lt;&lt; SDIO_ICR_CMDSENTC_Pos)         </span></div><div class="line"><a name="l12529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">12529</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDSENTC              SDIO_ICR_CMDSENTC_Msk                   </span></div><div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;<span class="preprocessor">#define SDIO_ICR_DATAENDC_Pos          (8U)                                    </span></div><div class="line"><a name="l12531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3222f8b80e53b265fca0c903baaf3f">12531</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DATAENDC_Msk          (0x1U &lt;&lt; SDIO_ICR_DATAENDC_Pos)         </span></div><div class="line"><a name="l12532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">12532</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DATAENDC              SDIO_ICR_DATAENDC_Msk                   </span></div><div class="line"><a name="l12533"></a><span class="lineno">12533</span>&#160;<span class="preprocessor">#define SDIO_ICR_DBCKENDC_Pos          (10U)                                   </span></div><div class="line"><a name="l12534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f2c2204f0e3ea155189811ce855802">12534</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DBCKENDC_Msk          (0x1U &lt;&lt; SDIO_ICR_DBCKENDC_Pos)         </span></div><div class="line"><a name="l12535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">12535</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DBCKENDC              SDIO_ICR_DBCKENDC_Msk                   </span></div><div class="line"><a name="l12536"></a><span class="lineno">12536</span>&#160;<span class="preprocessor">#define SDIO_ICR_SDIOITC_Pos           (22U)                                   </span></div><div class="line"><a name="l12537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6439a7e034a5af888f93c0e393119573">12537</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_SDIOITC_Msk           (0x1U &lt;&lt; SDIO_ICR_SDIOITC_Pos)          </span></div><div class="line"><a name="l12538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">12538</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_SDIOITC               SDIO_ICR_SDIOITC_Msk                    </span></div><div class="line"><a name="l12540"></a><span class="lineno">12540</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12541"></a><span class="lineno">12541</span>&#160;<span class="preprocessor">#define SDIO_MASK_CCRCFAILIE_Pos       (0U)                                    </span></div><div class="line"><a name="l12542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74c97fa260e2834d977ab7537bdd4ef">12542</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CCRCFAILIE_Msk       (0x1U &lt;&lt; SDIO_MASK_CCRCFAILIE_Pos)      </span></div><div class="line"><a name="l12543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">12543</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CCRCFAILIE           SDIO_MASK_CCRCFAILIE_Msk                </span></div><div class="line"><a name="l12544"></a><span class="lineno">12544</span>&#160;<span class="preprocessor">#define SDIO_MASK_DCRCFAILIE_Pos       (1U)                                    </span></div><div class="line"><a name="l12545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0eb870977ae895b80ac57187a1d112">12545</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DCRCFAILIE_Msk       (0x1U &lt;&lt; SDIO_MASK_DCRCFAILIE_Pos)      </span></div><div class="line"><a name="l12546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">12546</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DCRCFAILIE           SDIO_MASK_DCRCFAILIE_Msk                </span></div><div class="line"><a name="l12547"></a><span class="lineno">12547</span>&#160;<span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE_Pos       (2U)                                    </span></div><div class="line"><a name="l12548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b92fda0043d94bfef382fb74bf588b">12548</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE_Msk       (0x1U &lt;&lt; SDIO_MASK_CTIMEOUTIE_Pos)      </span></div><div class="line"><a name="l12549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">12549</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE           SDIO_MASK_CTIMEOUTIE_Msk                </span></div><div class="line"><a name="l12550"></a><span class="lineno">12550</span>&#160;<span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE_Pos       (3U)                                    </span></div><div class="line"><a name="l12551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc92448e7adf15a3410f4c0a4c760eeb">12551</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE_Msk       (0x1U &lt;&lt; SDIO_MASK_DTIMEOUTIE_Pos)      </span></div><div class="line"><a name="l12552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">12552</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE           SDIO_MASK_DTIMEOUTIE_Msk                </span></div><div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXUNDERRIE_Pos       (4U)                                    </span></div><div class="line"><a name="l12554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245c0ebe407cfe97f42c98563070a7ef">12554</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXUNDERRIE_Msk       (0x1U &lt;&lt; SDIO_MASK_TXUNDERRIE_Pos)      </span></div><div class="line"><a name="l12555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">12555</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXUNDERRIE           SDIO_MASK_TXUNDERRIE_Msk                </span></div><div class="line"><a name="l12556"></a><span class="lineno">12556</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXOVERRIE_Pos        (5U)                                    </span></div><div class="line"><a name="l12557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0b758cbc6aed0e4a7633e451b55303">12557</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXOVERRIE_Msk        (0x1U &lt;&lt; SDIO_MASK_RXOVERRIE_Pos)       </span></div><div class="line"><a name="l12558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">12558</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXOVERRIE            SDIO_MASK_RXOVERRIE_Msk                 </span></div><div class="line"><a name="l12559"></a><span class="lineno">12559</span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDRENDIE_Pos        (6U)                                    </span></div><div class="line"><a name="l12560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74564e18483f0efdea46c242d9c3b3a5">12560</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDRENDIE_Msk        (0x1U &lt;&lt; SDIO_MASK_CMDRENDIE_Pos)       </span></div><div class="line"><a name="l12561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">12561</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDRENDIE            SDIO_MASK_CMDRENDIE_Msk                 </span></div><div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDSENTIE_Pos        (7U)                                    </span></div><div class="line"><a name="l12563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbd551da11e6e93c52b6727075baf9f">12563</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDSENTIE_Msk        (0x1U &lt;&lt; SDIO_MASK_CMDSENTIE_Pos)       </span></div><div class="line"><a name="l12564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">12564</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDSENTIE            SDIO_MASK_CMDSENTIE_Msk                 </span></div><div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160;<span class="preprocessor">#define SDIO_MASK_DATAENDIE_Pos        (8U)                                    </span></div><div class="line"><a name="l12566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28535e2fb4bbf3caf2764a47535e837f">12566</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DATAENDIE_Msk        (0x1U &lt;&lt; SDIO_MASK_DATAENDIE_Pos)       </span></div><div class="line"><a name="l12567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">12567</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DATAENDIE            SDIO_MASK_DATAENDIE_Msk                 </span></div><div class="line"><a name="l12568"></a><span class="lineno">12568</span>&#160;<span class="preprocessor">#define SDIO_MASK_DBCKENDIE_Pos        (10U)                                   </span></div><div class="line"><a name="l12569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd5167ec8f17f72e3d604c3f628bd06">12569</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DBCKENDIE_Msk        (0x1U &lt;&lt; SDIO_MASK_DBCKENDIE_Pos)       </span></div><div class="line"><a name="l12570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">12570</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DBCKENDIE            SDIO_MASK_DBCKENDIE_Msk                 </span></div><div class="line"><a name="l12571"></a><span class="lineno">12571</span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDACTIE_Pos         (11U)                                   </span></div><div class="line"><a name="l12572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44d7772868e54b7a90f90a4a52520ec">12572</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDACTIE_Msk         (0x1U &lt;&lt; SDIO_MASK_CMDACTIE_Pos)        </span></div><div class="line"><a name="l12573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">12573</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDACTIE             SDIO_MASK_CMDACTIE_Msk                  </span></div><div class="line"><a name="l12574"></a><span class="lineno">12574</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXACTIE_Pos          (12U)                                   </span></div><div class="line"><a name="l12575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3bc5a7e08f3f427ccd7769c67233e5d">12575</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXACTIE_Msk          (0x1U &lt;&lt; SDIO_MASK_TXACTIE_Pos)         </span></div><div class="line"><a name="l12576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">12576</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXACTIE              SDIO_MASK_TXACTIE_Msk                   </span></div><div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXACTIE_Pos          (13U)                                   </span></div><div class="line"><a name="l12578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70e765da34a593f616c4435093d0a1d8">12578</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXACTIE_Msk          (0x1U &lt;&lt; SDIO_MASK_RXACTIE_Pos)         </span></div><div class="line"><a name="l12579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">12579</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXACTIE              SDIO_MASK_RXACTIE_Msk                   </span></div><div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE_Pos       (14U)                                   </span></div><div class="line"><a name="l12581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0538971e372ab926c3a9f935b2502">12581</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE_Msk       (0x1U &lt;&lt; SDIO_MASK_TXFIFOHEIE_Pos)      </span></div><div class="line"><a name="l12582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">12582</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE           SDIO_MASK_TXFIFOHEIE_Msk                </span></div><div class="line"><a name="l12583"></a><span class="lineno">12583</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE_Pos       (15U)                                   </span></div><div class="line"><a name="l12584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4590335a3dcdb764c68d8f31bc58d2ba">12584</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE_Msk       (0x1U &lt;&lt; SDIO_MASK_RXFIFOHFIE_Pos)      </span></div><div class="line"><a name="l12585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">12585</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE           SDIO_MASK_RXFIFOHFIE_Msk                </span></div><div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOFIE_Pos        (16U)                                   </span></div><div class="line"><a name="l12587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60848e2a91f045224142d4a9ba87baf">12587</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOFIE_Msk        (0x1U &lt;&lt; SDIO_MASK_TXFIFOFIE_Pos)       </span></div><div class="line"><a name="l12588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">12588</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOFIE            SDIO_MASK_TXFIFOFIE_Msk                 </span></div><div class="line"><a name="l12589"></a><span class="lineno">12589</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOFIE_Pos        (17U)                                   </span></div><div class="line"><a name="l12590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4550fadc2377f998ad61c94f37047e41">12590</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOFIE_Msk        (0x1U &lt;&lt; SDIO_MASK_RXFIFOFIE_Pos)       </span></div><div class="line"><a name="l12591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">12591</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOFIE            SDIO_MASK_RXFIFOFIE_Msk                 </span></div><div class="line"><a name="l12592"></a><span class="lineno">12592</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOEIE_Pos        (18U)                                   </span></div><div class="line"><a name="l12593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05690f47ab17f3296f9e7c1f775546f1">12593</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOEIE_Msk        (0x1U &lt;&lt; SDIO_MASK_TXFIFOEIE_Pos)       </span></div><div class="line"><a name="l12594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">12594</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOEIE            SDIO_MASK_TXFIFOEIE_Msk                 </span></div><div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOEIE_Pos        (19U)                                   </span></div><div class="line"><a name="l12596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga432a6fa01c2c45135e5d7c43fef9f21b">12596</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOEIE_Msk        (0x1U &lt;&lt; SDIO_MASK_RXFIFOEIE_Pos)       </span></div><div class="line"><a name="l12597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">12597</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOEIE            SDIO_MASK_RXFIFOEIE_Msk                 </span></div><div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXDAVLIE_Pos         (20U)                                   </span></div><div class="line"><a name="l12599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e2a9aae5673ab117a1e33c2af0d801">12599</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXDAVLIE_Msk         (0x1U &lt;&lt; SDIO_MASK_TXDAVLIE_Pos)        </span></div><div class="line"><a name="l12600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">12600</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXDAVLIE             SDIO_MASK_TXDAVLIE_Msk                  </span></div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXDAVLIE_Pos         (21U)                                   </span></div><div class="line"><a name="l12602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20d7d199042e90d08b1542fbf551d756">12602</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXDAVLIE_Msk         (0x1U &lt;&lt; SDIO_MASK_RXDAVLIE_Pos)        </span></div><div class="line"><a name="l12603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">12603</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXDAVLIE             SDIO_MASK_RXDAVLIE_Msk                  </span></div><div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;<span class="preprocessor">#define SDIO_MASK_SDIOITIE_Pos         (22U)                                   </span></div><div class="line"><a name="l12605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53292cf69bf87c65f8b41970b06c4fd">12605</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_SDIOITIE_Msk         (0x1U &lt;&lt; SDIO_MASK_SDIOITIE_Pos)        </span></div><div class="line"><a name="l12606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">12606</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_SDIOITIE             SDIO_MASK_SDIOITIE_Msk                  </span></div><div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;<span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT_Pos     (0U)                                    </span></div><div class="line"><a name="l12610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6da07732f3b3e77ffabfed13a613ea">12610</a></span>&#160;<span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT_Msk     (0xFFFFFFU &lt;&lt; SDIO_FIFOCNT_FIFOCOUNT_Pos) </span></div><div class="line"><a name="l12611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">12611</a></span>&#160;<span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT         SDIO_FIFOCNT_FIFOCOUNT_Msk              </span></div><div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;<span class="preprocessor">#define SDIO_FIFO_FIFODATA_Pos         (0U)                                    </span></div><div class="line"><a name="l12615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2000ca9b6103ee2ad7588b34283cfff">12615</a></span>&#160;<span class="preprocessor">#define SDIO_FIFO_FIFODATA_Msk         (0xFFFFFFFFU &lt;&lt; SDIO_FIFO_FIFODATA_Pos) </span></div><div class="line"><a name="l12616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">12616</a></span>&#160;<span class="preprocessor">#define SDIO_FIFO_FIFODATA             SDIO_FIFO_FIFODATA_Msk                  </span></div><div class="line"><a name="l12618"></a><span class="lineno">12618</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12619"></a><span class="lineno">12619</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l12620"></a><span class="lineno">12620</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div><div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l12623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dd31e799ee68b935becdfacdc778045">12623</a></span>&#160;<span class="preprocessor">#define I2S_APB1_APB2_FEATURE                                                  </span></div><div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)                                       </span></div><div class="line"><a name="l12627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">12627</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1U &lt;&lt; SPI_CR1_CPHA_Pos)                 </span></div><div class="line"><a name="l12628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">12628</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div><div class="line"><a name="l12629"></a><span class="lineno">12629</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)                                       </span></div><div class="line"><a name="l12630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">12630</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1U &lt;&lt; SPI_CR1_CPOL_Pos)                 </span></div><div class="line"><a name="l12631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">12631</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div><div class="line"><a name="l12632"></a><span class="lineno">12632</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)                                       </span></div><div class="line"><a name="l12633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">12633</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1U &lt;&lt; SPI_CR1_MSTR_Pos)                 </span></div><div class="line"><a name="l12634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">12634</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div><div class="line"><a name="l12636"></a><span class="lineno">12636</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)                                       </span></div><div class="line"><a name="l12637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">12637</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l12638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">12638</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div><div class="line"><a name="l12639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">12639</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0                (0x1U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l12640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">12640</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1                (0x2U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l12641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">12641</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2                (0x4U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)                                       </span></div><div class="line"><a name="l12644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">12644</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1U &lt;&lt; SPI_CR1_SPE_Pos)                  </span></div><div class="line"><a name="l12645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">12645</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div><div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)                                       </span></div><div class="line"><a name="l12647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">12647</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1U &lt;&lt; SPI_CR1_LSBFIRST_Pos)             </span></div><div class="line"><a name="l12648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">12648</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div><div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)                                       </span></div><div class="line"><a name="l12650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">12650</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1U &lt;&lt; SPI_CR1_SSI_Pos)                  </span></div><div class="line"><a name="l12651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">12651</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div><div class="line"><a name="l12652"></a><span class="lineno">12652</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)                                       </span></div><div class="line"><a name="l12653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">12653</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1U &lt;&lt; SPI_CR1_SSM_Pos)                  </span></div><div class="line"><a name="l12654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">12654</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div><div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)                                      </span></div><div class="line"><a name="l12656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">12656</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1U &lt;&lt; SPI_CR1_RXONLY_Pos)               </span></div><div class="line"><a name="l12657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">12657</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div><div class="line"><a name="l12658"></a><span class="lineno">12658</span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Pos             (11U)                                      </span></div><div class="line"><a name="l12659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">12659</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Msk             (0x1U &lt;&lt; SPI_CR1_DFF_Pos)                  </span></div><div class="line"><a name="l12660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">12660</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF                 SPI_CR1_DFF_Msk                            </span></div><div class="line"><a name="l12661"></a><span class="lineno">12661</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)                                      </span></div><div class="line"><a name="l12662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">12662</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1U &lt;&lt; SPI_CR1_CRCNEXT_Pos)              </span></div><div class="line"><a name="l12663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">12663</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div><div class="line"><a name="l12664"></a><span class="lineno">12664</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)                                      </span></div><div class="line"><a name="l12665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">12665</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1U &lt;&lt; SPI_CR1_CRCEN_Pos)                </span></div><div class="line"><a name="l12666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">12666</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div><div class="line"><a name="l12667"></a><span class="lineno">12667</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)                                      </span></div><div class="line"><a name="l12668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">12668</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1U &lt;&lt; SPI_CR1_BIDIOE_Pos)               </span></div><div class="line"><a name="l12669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">12669</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div><div class="line"><a name="l12670"></a><span class="lineno">12670</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)                                      </span></div><div class="line"><a name="l12671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">12671</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1U &lt;&lt; SPI_CR1_BIDIMODE_Pos)             </span></div><div class="line"><a name="l12672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">12672</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div><div class="line"><a name="l12674"></a><span class="lineno">12674</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12675"></a><span class="lineno">12675</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)                                       </span></div><div class="line"><a name="l12676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">12676</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1U &lt;&lt; SPI_CR2_RXDMAEN_Pos)              </span></div><div class="line"><a name="l12677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">12677</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div><div class="line"><a name="l12678"></a><span class="lineno">12678</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)                                       </span></div><div class="line"><a name="l12679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">12679</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1U &lt;&lt; SPI_CR2_TXDMAEN_Pos)              </span></div><div class="line"><a name="l12680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">12680</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div><div class="line"><a name="l12681"></a><span class="lineno">12681</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)                                       </span></div><div class="line"><a name="l12682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">12682</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1U &lt;&lt; SPI_CR2_SSOE_Pos)                 </span></div><div class="line"><a name="l12683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">12683</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div><div class="line"><a name="l12684"></a><span class="lineno">12684</span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)                                       </span></div><div class="line"><a name="l12685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">12685</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1U &lt;&lt; SPI_CR2_FRF_Pos)                  </span></div><div class="line"><a name="l12686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">12686</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div><div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)                                       </span></div><div class="line"><a name="l12688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">12688</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1U &lt;&lt; SPI_CR2_ERRIE_Pos)                </span></div><div class="line"><a name="l12689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">12689</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div><div class="line"><a name="l12690"></a><span class="lineno">12690</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)                                       </span></div><div class="line"><a name="l12691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">12691</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1U &lt;&lt; SPI_CR2_RXNEIE_Pos)               </span></div><div class="line"><a name="l12692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">12692</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div><div class="line"><a name="l12693"></a><span class="lineno">12693</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)                                       </span></div><div class="line"><a name="l12694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">12694</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1U &lt;&lt; SPI_CR2_TXEIE_Pos)                </span></div><div class="line"><a name="l12695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">12695</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div><div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12698"></a><span class="lineno">12698</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)                                       </span></div><div class="line"><a name="l12699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">12699</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1U &lt;&lt; SPI_SR_RXNE_Pos)                  </span></div><div class="line"><a name="l12700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">12700</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div><div class="line"><a name="l12701"></a><span class="lineno">12701</span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)                                       </span></div><div class="line"><a name="l12702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">12702</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1U &lt;&lt; SPI_SR_TXE_Pos)                   </span></div><div class="line"><a name="l12703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">12703</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div><div class="line"><a name="l12704"></a><span class="lineno">12704</span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)                                       </span></div><div class="line"><a name="l12705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">12705</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1U &lt;&lt; SPI_SR_CHSIDE_Pos)                </span></div><div class="line"><a name="l12706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">12706</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div><div class="line"><a name="l12707"></a><span class="lineno">12707</span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)                                       </span></div><div class="line"><a name="l12708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">12708</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1U &lt;&lt; SPI_SR_UDR_Pos)                   </span></div><div class="line"><a name="l12709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">12709</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div><div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)                                       </span></div><div class="line"><a name="l12711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">12711</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1U &lt;&lt; SPI_SR_CRCERR_Pos)                </span></div><div class="line"><a name="l12712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">12712</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div><div class="line"><a name="l12713"></a><span class="lineno">12713</span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)                                       </span></div><div class="line"><a name="l12714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">12714</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1U &lt;&lt; SPI_SR_MODF_Pos)                  </span></div><div class="line"><a name="l12715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">12715</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div><div class="line"><a name="l12716"></a><span class="lineno">12716</span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)                                       </span></div><div class="line"><a name="l12717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">12717</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1U &lt;&lt; SPI_SR_OVR_Pos)                   </span></div><div class="line"><a name="l12718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">12718</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div><div class="line"><a name="l12719"></a><span class="lineno">12719</span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)                                       </span></div><div class="line"><a name="l12720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">12720</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1U &lt;&lt; SPI_SR_BSY_Pos)                   </span></div><div class="line"><a name="l12721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">12721</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div><div class="line"><a name="l12722"></a><span class="lineno">12722</span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)                                       </span></div><div class="line"><a name="l12723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">12723</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1U &lt;&lt; SPI_SR_FRE_Pos)                   </span></div><div class="line"><a name="l12724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">12724</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div><div class="line"><a name="l12726"></a><span class="lineno">12726</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12727"></a><span class="lineno">12727</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos               (0U)                                       </span></div><div class="line"><a name="l12728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">12728</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFU &lt;&lt; SPI_DR_DR_Pos)                 </span></div><div class="line"><a name="l12729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">12729</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div><div class="line"><a name="l12731"></a><span class="lineno">12731</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12732"></a><span class="lineno">12732</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)                                       </span></div><div class="line"><a name="l12733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">12733</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFU &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)         </span></div><div class="line"><a name="l12734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">12734</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div><div class="line"><a name="l12736"></a><span class="lineno">12736</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)                                       </span></div><div class="line"><a name="l12738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">12738</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFU &lt;&lt; SPI_RXCRCR_RXCRC_Pos)          </span></div><div class="line"><a name="l12739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">12739</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div><div class="line"><a name="l12741"></a><span class="lineno">12741</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12742"></a><span class="lineno">12742</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)                                       </span></div><div class="line"><a name="l12743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">12743</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFU &lt;&lt; SPI_TXCRCR_TXCRC_Pos)          </span></div><div class="line"><a name="l12744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">12744</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div><div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12747"></a><span class="lineno">12747</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)                                       </span></div><div class="line"><a name="l12748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">12748</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1U &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)            </span></div><div class="line"><a name="l12749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">12749</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div><div class="line"><a name="l12751"></a><span class="lineno">12751</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)                                       </span></div><div class="line"><a name="l12752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">12752</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div><div class="line"><a name="l12753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">12753</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div><div class="line"><a name="l12754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">12754</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div><div class="line"><a name="l12755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">12755</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div><div class="line"><a name="l12757"></a><span class="lineno">12757</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)                                       </span></div><div class="line"><a name="l12758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">12758</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1U &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)            </span></div><div class="line"><a name="l12759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">12759</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div><div class="line"><a name="l12761"></a><span class="lineno">12761</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)                                       </span></div><div class="line"><a name="l12762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">12762</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div><div class="line"><a name="l12763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">12763</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div><div class="line"><a name="l12764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">12764</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div><div class="line"><a name="l12765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">12765</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div><div class="line"><a name="l12767"></a><span class="lineno">12767</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)                                       </span></div><div class="line"><a name="l12768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">12768</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1U &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)          </span></div><div class="line"><a name="l12769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">12769</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div><div class="line"><a name="l12771"></a><span class="lineno">12771</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)                                       </span></div><div class="line"><a name="l12772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">12772</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div><div class="line"><a name="l12773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">12773</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div><div class="line"><a name="l12774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">12774</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div><div class="line"><a name="l12775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">12775</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div><div class="line"><a name="l12777"></a><span class="lineno">12777</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)                                      </span></div><div class="line"><a name="l12778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">12778</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1U &lt;&lt; SPI_I2SCFGR_I2SE_Pos)             </span></div><div class="line"><a name="l12779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">12779</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div><div class="line"><a name="l12780"></a><span class="lineno">12780</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)                                      </span></div><div class="line"><a name="l12781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">12781</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1U &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)           </span></div><div class="line"><a name="l12782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">12782</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div><div class="line"><a name="l12783"></a><span class="lineno">12783</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)                                      </span></div><div class="line"><a name="l12784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dc65165d65e19f30514bf67a9ccfcac">12784</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1U &lt;&lt; SPI_I2SCFGR_ASTRTEN_Pos)          </span></div><div class="line"><a name="l12785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37">12785</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    </span></div><div class="line"><a name="l12787"></a><span class="lineno">12787</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12788"></a><span class="lineno">12788</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)                                       </span></div><div class="line"><a name="l12789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">12789</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFU &lt;&lt; SPI_I2SPR_I2SDIV_Pos)            </span></div><div class="line"><a name="l12790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">12790</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div><div class="line"><a name="l12791"></a><span class="lineno">12791</span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)                                       </span></div><div class="line"><a name="l12792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">12792</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1U &lt;&lt; SPI_I2SPR_ODD_Pos)                </span></div><div class="line"><a name="l12793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">12793</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div><div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)                                       </span></div><div class="line"><a name="l12795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">12795</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1U &lt;&lt; SPI_I2SPR_MCKOE_Pos)              </span></div><div class="line"><a name="l12796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">12796</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div><div class="line"><a name="l12798"></a><span class="lineno">12798</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12799"></a><span class="lineno">12799</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;<span class="comment">/*                                 SYSCFG                                     */</span></div><div class="line"><a name="l12801"></a><span class="lineno">12801</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l12802"></a><span class="lineno">12802</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l12803"></a><span class="lineno">12803</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span></div><div class="line"><a name="l12804"></a><span class="lineno">12804</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Pos           (0U)                              </span></div><div class="line"><a name="l12805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d">12805</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Msk           (0x7U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div><div class="line"><a name="l12806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">12806</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE               SYSCFG_MEMRMP_MEM_MODE_Msk        </span></div><div class="line"><a name="l12807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">12807</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0             (0x1U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div><div class="line"><a name="l12808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">12808</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1             (0x2U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div><div class="line"><a name="l12809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42eb2e54640311449d074871dc352819">12809</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_2             (0x4U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div><div class="line"><a name="l12810"></a><span class="lineno">12810</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_UFB_MODE_Pos           (8U)                              </span></div><div class="line"><a name="l12811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6b80bc5f4f25d2b90bd4b6e128c0dc4">12811</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_UFB_MODE_Msk           (0x1U &lt;&lt; SYSCFG_MEMRMP_UFB_MODE_Pos) </span></div><div class="line"><a name="l12812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb399246a6984e7ecabd03f9949c0994">12812</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_UFB_MODE               SYSCFG_MEMRMP_UFB_MODE_Msk        </span></div><div class="line"><a name="l12813"></a><span class="lineno">12813</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC_Pos            (10U)                             </span></div><div class="line"><a name="l12814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c68ec5bdd1e1c1fecf80b914ddf75eb">12814</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC_Msk            (0x3U &lt;&lt; SYSCFG_MEMRMP_SWP_FMC_Pos) </span></div><div class="line"><a name="l12815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc9935984aa2d506eb568944cf4a45f">12815</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC                SYSCFG_MEMRMP_SWP_FMC_Msk         </span></div><div class="line"><a name="l12816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276499965fb1684630220852279130a1">12816</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC_0              (0x1U &lt;&lt; SYSCFG_MEMRMP_SWP_FMC_Pos) </span></div><div class="line"><a name="l12817"></a><span class="lineno">12817</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l12818"></a><span class="lineno">12818</span>&#160;<span class="preprocessor">#define SYSCFG_SWP_FMC                  SYSCFG_MEMRMP_SWP_FMC</span></div><div class="line"><a name="l12819"></a><span class="lineno">12819</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_PMC register  ******************/</span></div><div class="line"><a name="l12820"></a><span class="lineno">12820</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADCxDC2_Pos               (16U)                             </span></div><div class="line"><a name="l12821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f2ae6c489e1fd8ed5739054353a109">12821</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADCxDC2_Msk               (0x7U &lt;&lt; SYSCFG_PMC_ADCxDC2_Pos)  </span></div><div class="line"><a name="l12822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44bae7ffc1cdebd5efbefbf679881df">12822</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADCxDC2                   SYSCFG_PMC_ADCxDC2_Msk            </span></div><div class="line"><a name="l12823"></a><span class="lineno">12823</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2_Pos               (16U)                             </span></div><div class="line"><a name="l12824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda66074fdac84d2d88a486050891910">12824</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2_Msk               (0x1U &lt;&lt; SYSCFG_PMC_ADC1DC2_Pos)  </span></div><div class="line"><a name="l12825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d0997434d521e50c9e7339d268482e">12825</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2                   SYSCFG_PMC_ADC1DC2_Msk            </span></div><div class="line"><a name="l12826"></a><span class="lineno">12826</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC2DC2_Pos               (17U)                             </span></div><div class="line"><a name="l12827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae9b1db845cf145f01e97d0643529b2">12827</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC2DC2_Msk               (0x1U &lt;&lt; SYSCFG_PMC_ADC2DC2_Pos)  </span></div><div class="line"><a name="l12828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2da0bee4d174489ae10478531aee6ee">12828</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC2DC2                   SYSCFG_PMC_ADC2DC2_Msk            </span></div><div class="line"><a name="l12829"></a><span class="lineno">12829</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC3DC2_Pos               (18U)                             </span></div><div class="line"><a name="l12830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21e2880d7b4deca7d0c4ea7ffacb2c4">12830</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC3DC2_Msk               (0x1U &lt;&lt; SYSCFG_PMC_ADC3DC2_Pos)  </span></div><div class="line"><a name="l12831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d0af481dc291ff0419926ec1044bf5">12831</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC3DC2                   SYSCFG_PMC_ADC3DC2_Msk            </span></div><div class="line"><a name="l12833"></a><span class="lineno">12833</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12834"></a><span class="lineno">12834</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos             (0U)                              </span></div><div class="line"><a name="l12835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">12835</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div><div class="line"><a name="l12836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">12836</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                 SYSCFG_EXTICR1_EXTI0_Msk          </span></div><div class="line"><a name="l12837"></a><span class="lineno">12837</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos             (4U)                              </span></div><div class="line"><a name="l12838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">12838</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div><div class="line"><a name="l12839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">12839</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                 SYSCFG_EXTICR1_EXTI1_Msk          </span></div><div class="line"><a name="l12840"></a><span class="lineno">12840</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos             (8U)                              </span></div><div class="line"><a name="l12841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">12841</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div><div class="line"><a name="l12842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">12842</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                 SYSCFG_EXTICR1_EXTI2_Msk          </span></div><div class="line"><a name="l12843"></a><span class="lineno">12843</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos             (12U)                             </span></div><div class="line"><a name="l12844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">12844</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div><div class="line"><a name="l12845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">12845</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                 SYSCFG_EXTICR1_EXTI3_Msk          </span></div><div class="line"><a name="l12849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">12849</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA              0x0000U                           </span></div><div class="line"><a name="l12850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">12850</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB              0x0001U                           </span></div><div class="line"><a name="l12851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">12851</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC              0x0002U                           </span></div><div class="line"><a name="l12852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">12852</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD              0x0003U                           </span></div><div class="line"><a name="l12853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">12853</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE              0x0004U                           </span></div><div class="line"><a name="l12854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">12854</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF              0x0005U                           </span></div><div class="line"><a name="l12855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">12855</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PG              0x0006U                           </span></div><div class="line"><a name="l12856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">12856</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH              0x0007U                           </span></div><div class="line"><a name="l12857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc4b69ff5f5d9b35bf01f26d6aa4e60">12857</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PI              0x0008U                           </span></div><div class="line"><a name="l12858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e700a5f59f337d03c187fa0362b7e25">12858</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PJ              0x0009U                           </span></div><div class="line"><a name="l12859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc647540eb5508cb2ab48912d8109d6">12859</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PK              0x000AU                           </span></div><div class="line"><a name="l12864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">12864</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA              0x0000U                           </span></div><div class="line"><a name="l12865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">12865</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB              0x0010U                           </span></div><div class="line"><a name="l12866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">12866</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC              0x0020U                           </span></div><div class="line"><a name="l12867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">12867</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD              0x0030U                           </span></div><div class="line"><a name="l12868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">12868</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE              0x0040U                           </span></div><div class="line"><a name="l12869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">12869</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF              0x0050U                           </span></div><div class="line"><a name="l12870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">12870</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PG              0x0060U                           </span></div><div class="line"><a name="l12871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">12871</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH              0x0070U                           </span></div><div class="line"><a name="l12872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga010784c7bdee3c742b48c500ee52e223">12872</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PI              0x0080U                           </span></div><div class="line"><a name="l12873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232102a76f0a0ccb0324f44e64f4319">12873</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PJ              0x0090U                           </span></div><div class="line"><a name="l12874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeafb8444f108af88702f80fb2e4e8b7">12874</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PK              0x00A0U                           </span></div><div class="line"><a name="l12879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">12879</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA              0x0000U                           </span></div><div class="line"><a name="l12880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">12880</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB              0x0100U                           </span></div><div class="line"><a name="l12881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">12881</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC              0x0200U                           </span></div><div class="line"><a name="l12882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">12882</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD              0x0300U                           </span></div><div class="line"><a name="l12883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">12883</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE              0x0400U                           </span></div><div class="line"><a name="l12884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">12884</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF              0x0500U                           </span></div><div class="line"><a name="l12885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">12885</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PG              0x0600U                           </span></div><div class="line"><a name="l12886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">12886</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH              0x0700U                           </span></div><div class="line"><a name="l12887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00bc1224b7bfd46dcec32676a601de51">12887</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PI              0x0800U                           </span></div><div class="line"><a name="l12888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53128c2b1f3e639d35a1f8e631fa2c13">12888</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PJ              0x0900U                           </span></div><div class="line"><a name="l12889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a107628f66d66e8df22fd6811a345bd">12889</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PK              0x0A00U                           </span></div><div class="line"><a name="l12894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">12894</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA              0x0000U                           </span></div><div class="line"><a name="l12895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">12895</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB              0x1000U                           </span></div><div class="line"><a name="l12896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">12896</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC              0x2000U                           </span></div><div class="line"><a name="l12897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">12897</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD              0x3000U                           </span></div><div class="line"><a name="l12898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">12898</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE              0x4000U                           </span></div><div class="line"><a name="l12899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">12899</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF              0x5000U                           </span></div><div class="line"><a name="l12900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">12900</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG              0x6000U                           </span></div><div class="line"><a name="l12901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94">12901</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PH              0x7000U                           </span></div><div class="line"><a name="l12902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337e37f58e8710ea8305a16c08e390b9">12902</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PI              0x8000U                           </span></div><div class="line"><a name="l12903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdad8f490346214ec7b3d61b4ea1c7ad">12903</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PJ              0x9000U                           </span></div><div class="line"><a name="l12904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1bc7d66cef7e2c38001e533b5a2cb3">12904</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PK              0xA000U                           </span></div><div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12907"></a><span class="lineno">12907</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos             (0U)                              </span></div><div class="line"><a name="l12908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">12908</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div><div class="line"><a name="l12909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">12909</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                 SYSCFG_EXTICR2_EXTI4_Msk          </span></div><div class="line"><a name="l12910"></a><span class="lineno">12910</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos             (4U)                              </span></div><div class="line"><a name="l12911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">12911</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div><div class="line"><a name="l12912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">12912</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                 SYSCFG_EXTICR2_EXTI5_Msk          </span></div><div class="line"><a name="l12913"></a><span class="lineno">12913</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos             (8U)                              </span></div><div class="line"><a name="l12914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">12914</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div><div class="line"><a name="l12915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">12915</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                 SYSCFG_EXTICR2_EXTI6_Msk          </span></div><div class="line"><a name="l12916"></a><span class="lineno">12916</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos             (12U)                             </span></div><div class="line"><a name="l12917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">12917</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div><div class="line"><a name="l12918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">12918</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                 SYSCFG_EXTICR2_EXTI7_Msk          </span></div><div class="line"><a name="l12923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">12923</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA              0x0000U                           </span></div><div class="line"><a name="l12924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">12924</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB              0x0001U                           </span></div><div class="line"><a name="l12925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">12925</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC              0x0002U                           </span></div><div class="line"><a name="l12926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">12926</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD              0x0003U                           </span></div><div class="line"><a name="l12927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">12927</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE              0x0004U                           </span></div><div class="line"><a name="l12928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">12928</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF              0x0005U                           </span></div><div class="line"><a name="l12929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">12929</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PG              0x0006U                           </span></div><div class="line"><a name="l12930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0">12930</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PH              0x0007U                           </span></div><div class="line"><a name="l12931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad36a509bf6deabd5446a07c20964f83">12931</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PI              0x0008U                           </span></div><div class="line"><a name="l12932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d44847f15e222328912aa17c89011ba">12932</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PJ              0x0009U                           </span></div><div class="line"><a name="l12933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga725442e7062a50081e6cde9824ef8dda">12933</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PK              0x000AU                           </span></div><div class="line"><a name="l12938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">12938</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA              0x0000U                           </span></div><div class="line"><a name="l12939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">12939</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB              0x0010U                           </span></div><div class="line"><a name="l12940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">12940</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC              0x0020U                           </span></div><div class="line"><a name="l12941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">12941</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD              0x0030U                           </span></div><div class="line"><a name="l12942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">12942</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE              0x0040U                           </span></div><div class="line"><a name="l12943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">12943</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF              0x0050U                           </span></div><div class="line"><a name="l12944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">12944</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PG              0x0060U                           </span></div><div class="line"><a name="l12945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9">12945</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PH              0x0070U                           </span></div><div class="line"><a name="l12946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3c4ebe4d750f89465acd067ab0ee30">12946</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PI              0x0080U                           </span></div><div class="line"><a name="l12947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46385d25f48fdde97f44899f2b4e575">12947</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PJ              0x0090U                           </span></div><div class="line"><a name="l12948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dacedcac988ae8fdf497c8ffcd4abd6">12948</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PK              0x00A0U                           </span></div><div class="line"><a name="l12953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">12953</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA              0x0000U                           </span></div><div class="line"><a name="l12954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">12954</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB              0x0100U                           </span></div><div class="line"><a name="l12955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">12955</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC              0x0200U                           </span></div><div class="line"><a name="l12956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">12956</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD              0x0300U                           </span></div><div class="line"><a name="l12957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">12957</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE              0x0400U                           </span></div><div class="line"><a name="l12958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">12958</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF              0x0500U                           </span></div><div class="line"><a name="l12959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">12959</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PG              0x0600U                           </span></div><div class="line"><a name="l12960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63">12960</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PH              0x0700U                           </span></div><div class="line"><a name="l12961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4222e7d9ed672ea2de3a038c23f9566b">12961</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PI              0x0800U                           </span></div><div class="line"><a name="l12962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3cdd7a752a460390d6ac94674d1ba0">12962</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PJ              0x0900U                           </span></div><div class="line"><a name="l12963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f0361d9e37199eea2e73bb113b7a48">12963</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PK              0x0A00U                           </span></div><div class="line"><a name="l12968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">12968</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA              0x0000U                           </span></div><div class="line"><a name="l12969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">12969</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB              0x1000U                           </span></div><div class="line"><a name="l12970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">12970</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC              0x2000U                           </span></div><div class="line"><a name="l12971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">12971</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD              0x3000U                           </span></div><div class="line"><a name="l12972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">12972</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE              0x4000U                           </span></div><div class="line"><a name="l12973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">12973</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF              0x5000U                           </span></div><div class="line"><a name="l12974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">12974</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PG              0x6000U                           </span></div><div class="line"><a name="l12975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99">12975</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PH              0x7000U                           </span></div><div class="line"><a name="l12976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68ca6758cf36232dd5ac63afae97cbc">12976</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PI              0x8000U                           </span></div><div class="line"><a name="l12977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa22fad11dd80a70bfb0a91f56ff0e416">12977</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PJ              0x9000U                           </span></div><div class="line"><a name="l12978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac51ba73786abb388c733ee96ee024de7">12978</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PK              0xA000U                           </span></div><div class="line"><a name="l12980"></a><span class="lineno">12980</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos             (0U)                              </span></div><div class="line"><a name="l12982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">12982</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div><div class="line"><a name="l12983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">12983</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                 SYSCFG_EXTICR3_EXTI8_Msk          </span></div><div class="line"><a name="l12984"></a><span class="lineno">12984</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos             (4U)                              </span></div><div class="line"><a name="l12985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">12985</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div><div class="line"><a name="l12986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">12986</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                 SYSCFG_EXTICR3_EXTI9_Msk          </span></div><div class="line"><a name="l12987"></a><span class="lineno">12987</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos            (8U)                              </span></div><div class="line"><a name="l12988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">12988</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div><div class="line"><a name="l12989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">12989</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                SYSCFG_EXTICR3_EXTI10_Msk         </span></div><div class="line"><a name="l12990"></a><span class="lineno">12990</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos            (12U)                             </span></div><div class="line"><a name="l12991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">12991</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div><div class="line"><a name="l12992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">12992</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                SYSCFG_EXTICR3_EXTI11_Msk         </span></div><div class="line"><a name="l12997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">12997</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA              0x0000U                           </span></div><div class="line"><a name="l12998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">12998</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB              0x0001U                           </span></div><div class="line"><a name="l12999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">12999</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC              0x0002U                           </span></div><div class="line"><a name="l13000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">13000</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD              0x0003U                           </span></div><div class="line"><a name="l13001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">13001</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE              0x0004U                           </span></div><div class="line"><a name="l13002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">13002</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF              0x0005U                           </span></div><div class="line"><a name="l13003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">13003</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PG              0x0006U                           </span></div><div class="line"><a name="l13004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">13004</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PH              0x0007U                           </span></div><div class="line"><a name="l13005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b679636c97041f5584012c78f6d7a3">13005</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PI              0x0008U                           </span></div><div class="line"><a name="l13006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94bb21b628890c9cec186f42c7ead755">13006</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PJ              0x0009U                           </span></div><div class="line"><a name="l13011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">13011</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA              0x0000U                           </span></div><div class="line"><a name="l13012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">13012</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB              0x0010U                           </span></div><div class="line"><a name="l13013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">13013</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC              0x0020U                           </span></div><div class="line"><a name="l13014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">13014</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD              0x0030U                           </span></div><div class="line"><a name="l13015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">13015</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE              0x0040U                           </span></div><div class="line"><a name="l13016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">13016</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF              0x0050U                           </span></div><div class="line"><a name="l13017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">13017</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PG              0x0060U                           </span></div><div class="line"><a name="l13018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2">13018</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH              0x0070U                           </span></div><div class="line"><a name="l13019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd8a0da1b9ede601094f6c651a499e4">13019</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PI              0x0080U                           </span></div><div class="line"><a name="l13020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344339c633d16052647ab51a275922fa">13020</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PJ              0x0090U                           </span></div><div class="line"><a name="l13025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">13025</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA             0x0000U                           </span></div><div class="line"><a name="l13026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">13026</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB             0x0100U                           </span></div><div class="line"><a name="l13027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">13027</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC             0x0200U                           </span></div><div class="line"><a name="l13028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">13028</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD             0x0300U                           </span></div><div class="line"><a name="l13029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">13029</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE             0x0400U                           </span></div><div class="line"><a name="l13030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">13030</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF             0x0500U                           </span></div><div class="line"><a name="l13031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">13031</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PG             0x0600U                           </span></div><div class="line"><a name="l13032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255">13032</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH             0x0700U                           </span></div><div class="line"><a name="l13033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bee76cf4bed88ff7b51145393b2cd19">13033</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PI             0x0800U                           </span></div><div class="line"><a name="l13034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59606bc6eef1b380640138cffd98979b">13034</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PJ             0x0900U                           </span></div><div class="line"><a name="l13039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">13039</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA             0x0000U                           </span></div><div class="line"><a name="l13040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">13040</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB             0x1000U                           </span></div><div class="line"><a name="l13041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">13041</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC             0x2000U                           </span></div><div class="line"><a name="l13042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">13042</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD             0x3000U                           </span></div><div class="line"><a name="l13043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">13043</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE             0x4000U                           </span></div><div class="line"><a name="l13044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">13044</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF             0x5000U                           </span></div><div class="line"><a name="l13045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">13045</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PG             0x6000U                           </span></div><div class="line"><a name="l13046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf">13046</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PH             0x7000U                           </span></div><div class="line"><a name="l13047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafadb14df8764208abeeaf6197489f1b4">13047</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PI             0x8000U                           </span></div><div class="line"><a name="l13048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8543b917331198709a24b7187dfb754f">13048</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PJ             0x9000U                           </span></div><div class="line"><a name="l13051"></a><span class="lineno">13051</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13052"></a><span class="lineno">13052</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos            (0U)                              </span></div><div class="line"><a name="l13053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">13053</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div><div class="line"><a name="l13054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">13054</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                SYSCFG_EXTICR4_EXTI12_Msk         </span></div><div class="line"><a name="l13055"></a><span class="lineno">13055</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos            (4U)                              </span></div><div class="line"><a name="l13056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">13056</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div><div class="line"><a name="l13057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">13057</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                SYSCFG_EXTICR4_EXTI13_Msk         </span></div><div class="line"><a name="l13058"></a><span class="lineno">13058</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos            (8U)                              </span></div><div class="line"><a name="l13059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">13059</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div><div class="line"><a name="l13060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">13060</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                SYSCFG_EXTICR4_EXTI14_Msk         </span></div><div class="line"><a name="l13061"></a><span class="lineno">13061</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos            (12U)                             </span></div><div class="line"><a name="l13062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">13062</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div><div class="line"><a name="l13063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">13063</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                SYSCFG_EXTICR4_EXTI15_Msk         </span></div><div class="line"><a name="l13068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">13068</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA             0x0000U                           </span></div><div class="line"><a name="l13069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">13069</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB             0x0001U                           </span></div><div class="line"><a name="l13070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">13070</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC             0x0002U                           </span></div><div class="line"><a name="l13071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">13071</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD             0x0003U                           </span></div><div class="line"><a name="l13072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">13072</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE             0x0004U                           </span></div><div class="line"><a name="l13073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">13073</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF             0x0005U                           </span></div><div class="line"><a name="l13074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">13074</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PG             0x0006U                           </span></div><div class="line"><a name="l13075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7baa5b844b78d3e05326607b2910a6">13075</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PH             0x0007U                           </span></div><div class="line"><a name="l13076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b0a128e5f877059ee8ca447e0baf64">13076</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PI             0x0008U                           </span></div><div class="line"><a name="l13077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec7d68aea236bccd244e00c3fced03c4">13077</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PJ             0x0009U                           </span></div><div class="line"><a name="l13082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">13082</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA             0x0000U                           </span></div><div class="line"><a name="l13083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">13083</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB             0x0010U                           </span></div><div class="line"><a name="l13084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">13084</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC             0x0020U                           </span></div><div class="line"><a name="l13085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">13085</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD             0x0030U                           </span></div><div class="line"><a name="l13086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">13086</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE             0x0040U                           </span></div><div class="line"><a name="l13087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">13087</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF             0x0050U                           </span></div><div class="line"><a name="l13088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">13088</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PG             0x0060U                           </span></div><div class="line"><a name="l13089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61214ec3d87450f54b959aab49ea65b6">13089</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PH             0x0070U                           </span></div><div class="line"><a name="l13090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae849a9a49305e7d6cbdf64843f689fe8">13090</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PI             0x0008U                           </span></div><div class="line"><a name="l13091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab24991447f0782993e757f4b40f9a240">13091</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PJ             0x0009U                           </span></div><div class="line"><a name="l13096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">13096</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA             0x0000U                           </span></div><div class="line"><a name="l13097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">13097</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB             0x0100U                           </span></div><div class="line"><a name="l13098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">13098</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC             0x0200U                           </span></div><div class="line"><a name="l13099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">13099</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD             0x0300U                           </span></div><div class="line"><a name="l13100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">13100</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE             0x0400U                           </span></div><div class="line"><a name="l13101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">13101</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF             0x0500U                           </span></div><div class="line"><a name="l13102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">13102</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PG             0x0600U                           </span></div><div class="line"><a name="l13103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b38f38fa3957c6bc45ef4282b58377">13103</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PH             0x0700U                           </span></div><div class="line"><a name="l13104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eac0e4606773207d17bae55b9c98c48">13104</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PI             0x0800U                           </span></div><div class="line"><a name="l13105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a22133144911fc2a0f2f4ba3169978">13105</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PJ             0x0900U                           </span></div><div class="line"><a name="l13110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">13110</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA             0x0000U                           </span></div><div class="line"><a name="l13111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">13111</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB             0x1000U                           </span></div><div class="line"><a name="l13112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">13112</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC             0x2000U                           </span></div><div class="line"><a name="l13113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">13113</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD             0x3000U                           </span></div><div class="line"><a name="l13114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">13114</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE             0x4000U                           </span></div><div class="line"><a name="l13115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">13115</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF             0x5000U                           </span></div><div class="line"><a name="l13116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">13116</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PG             0x6000U                           </span></div><div class="line"><a name="l13117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701c1065ec215a34329017bae69046c3">13117</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PH             0x7000U                           </span></div><div class="line"><a name="l13118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10744f0cf063194bad45f820287ade46">13118</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PI             0x8000U                           </span></div><div class="line"><a name="l13119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa9c5da4a6103fc4e5bded02646de74">13119</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PJ             0x9000U                           </span></div><div class="line"><a name="l13121"></a><span class="lineno">13121</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13122"></a><span class="lineno">13122</span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD_Pos              (0U)                              </span></div><div class="line"><a name="l13123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff39240a251120eebbc18e4955be5db">13123</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD_Msk              (0x1U &lt;&lt; SYSCFG_CMPCR_CMP_PD_Pos) </span></div><div class="line"><a name="l13124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806">13124</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD                  SYSCFG_CMPCR_CMP_PD_Msk           </span></div><div class="line"><a name="l13125"></a><span class="lineno">13125</span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY_Pos               (8U)                              </span></div><div class="line"><a name="l13126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d9717bd2df4c0742d09a2db4caa1ea">13126</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY_Msk               (0x1U &lt;&lt; SYSCFG_CMPCR_READY_Pos)  </span></div><div class="line"><a name="l13127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215">13127</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY                   SYSCFG_CMPCR_READY_Msk            </span></div><div class="line"><a name="l13128"></a><span class="lineno">13128</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_CFGR register  ****************/</span><span class="preprocessor">  </span></div><div class="line"><a name="l13129"></a><span class="lineno">13129</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SCL_Pos          (0U)                              </span></div><div class="line"><a name="l13130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa22fbd50a1b4d6b0f79480f057496325">13130</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SCL_Msk          (0x1U &lt;&lt; SYSCFG_CFGR_FMPI2C1_SCL_Pos) </span></div><div class="line"><a name="l13131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b46e6ee2e5de89a9a8baf68e9bda2b">13131</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SCL              SYSCFG_CFGR_FMPI2C1_SCL_Msk       </span></div><div class="line"><a name="l13132"></a><span class="lineno">13132</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SDA_Pos          (1U)                              </span></div><div class="line"><a name="l13133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a5cc7ab5702581dffbabea9e3622f7">13133</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SDA_Msk          (0x1U &lt;&lt; SYSCFG_CFGR_FMPI2C1_SDA_Pos) </span></div><div class="line"><a name="l13134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03179d3724ff42385a5e4a8ce33813c">13134</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SDA              SYSCFG_CFGR_FMPI2C1_SDA_Msk       </span></div><div class="line"><a name="l13137"></a><span class="lineno">13137</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13138"></a><span class="lineno">13138</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l13139"></a><span class="lineno">13139</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div><div class="line"><a name="l13140"></a><span class="lineno">13140</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l13141"></a><span class="lineno">13141</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l13142"></a><span class="lineno">13142</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div><div class="line"><a name="l13143"></a><span class="lineno">13143</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)                                         </span></div><div class="line"><a name="l13144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">13144</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1U &lt;&lt; TIM_CR1_CEN_Pos)                    </span></div><div class="line"><a name="l13145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">13145</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div><div class="line"><a name="l13146"></a><span class="lineno">13146</span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)                                         </span></div><div class="line"><a name="l13147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">13147</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1U &lt;&lt; TIM_CR1_UDIS_Pos)                   </span></div><div class="line"><a name="l13148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">13148</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div><div class="line"><a name="l13149"></a><span class="lineno">13149</span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)                                         </span></div><div class="line"><a name="l13150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">13150</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1U &lt;&lt; TIM_CR1_URS_Pos)                    </span></div><div class="line"><a name="l13151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">13151</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div><div class="line"><a name="l13152"></a><span class="lineno">13152</span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)                                         </span></div><div class="line"><a name="l13153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">13153</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1U &lt;&lt; TIM_CR1_OPM_Pos)                    </span></div><div class="line"><a name="l13154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">13154</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div><div class="line"><a name="l13155"></a><span class="lineno">13155</span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)                                         </span></div><div class="line"><a name="l13156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">13156</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1U &lt;&lt; TIM_CR1_DIR_Pos)                    </span></div><div class="line"><a name="l13157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">13157</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div><div class="line"><a name="l13159"></a><span class="lineno">13159</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)                                         </span></div><div class="line"><a name="l13160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">13160</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l13161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">13161</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div><div class="line"><a name="l13162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">13162</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0             (0x1U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l13163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">13163</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1             (0x2U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l13165"></a><span class="lineno">13165</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)                                         </span></div><div class="line"><a name="l13166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">13166</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1U &lt;&lt; TIM_CR1_ARPE_Pos)                   </span></div><div class="line"><a name="l13167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">13167</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div><div class="line"><a name="l13169"></a><span class="lineno">13169</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)                                         </span></div><div class="line"><a name="l13170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">13170</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l13171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">13171</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div><div class="line"><a name="l13172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">13172</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0             (0x1U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l13173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">13173</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1             (0x2U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l13175"></a><span class="lineno">13175</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13176"></a><span class="lineno">13176</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)                                         </span></div><div class="line"><a name="l13177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">13177</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1U &lt;&lt; TIM_CR2_CCPC_Pos)                   </span></div><div class="line"><a name="l13178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">13178</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div><div class="line"><a name="l13179"></a><span class="lineno">13179</span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)                                         </span></div><div class="line"><a name="l13180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">13180</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1U &lt;&lt; TIM_CR2_CCUS_Pos)                   </span></div><div class="line"><a name="l13181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">13181</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div><div class="line"><a name="l13182"></a><span class="lineno">13182</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)                                         </span></div><div class="line"><a name="l13183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">13183</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1U &lt;&lt; TIM_CR2_CCDS_Pos)                   </span></div><div class="line"><a name="l13184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">13184</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div><div class="line"><a name="l13186"></a><span class="lineno">13186</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)                                         </span></div><div class="line"><a name="l13187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">13187</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l13188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">13188</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div><div class="line"><a name="l13189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">13189</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0             (0x1U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l13190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">13190</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1             (0x2U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l13191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">13191</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2             (0x4U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l13193"></a><span class="lineno">13193</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)                                         </span></div><div class="line"><a name="l13194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">13194</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1U &lt;&lt; TIM_CR2_TI1S_Pos)                   </span></div><div class="line"><a name="l13195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">13195</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div><div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)                                         </span></div><div class="line"><a name="l13197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">13197</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1U &lt;&lt; TIM_CR2_OIS1_Pos)                   </span></div><div class="line"><a name="l13198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">13198</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div><div class="line"><a name="l13199"></a><span class="lineno">13199</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)                                         </span></div><div class="line"><a name="l13200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">13200</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1U &lt;&lt; TIM_CR2_OIS1N_Pos)                  </span></div><div class="line"><a name="l13201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">13201</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div><div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)                                        </span></div><div class="line"><a name="l13203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">13203</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1U &lt;&lt; TIM_CR2_OIS2_Pos)                   </span></div><div class="line"><a name="l13204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">13204</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div><div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)                                        </span></div><div class="line"><a name="l13206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">13206</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1U &lt;&lt; TIM_CR2_OIS2N_Pos)                  </span></div><div class="line"><a name="l13207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">13207</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div><div class="line"><a name="l13208"></a><span class="lineno">13208</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)                                        </span></div><div class="line"><a name="l13209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">13209</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1U &lt;&lt; TIM_CR2_OIS3_Pos)                   </span></div><div class="line"><a name="l13210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">13210</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div><div class="line"><a name="l13211"></a><span class="lineno">13211</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)                                        </span></div><div class="line"><a name="l13212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">13212</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1U &lt;&lt; TIM_CR2_OIS3N_Pos)                  </span></div><div class="line"><a name="l13213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">13213</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div><div class="line"><a name="l13214"></a><span class="lineno">13214</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)                                        </span></div><div class="line"><a name="l13215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">13215</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1U &lt;&lt; TIM_CR2_OIS4_Pos)                   </span></div><div class="line"><a name="l13216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">13216</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div><div class="line"><a name="l13218"></a><span class="lineno">13218</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13219"></a><span class="lineno">13219</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)                                         </span></div><div class="line"><a name="l13220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">13220</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x7U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l13221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">13221</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div><div class="line"><a name="l13222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">13222</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0            (0x1U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l13223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">13223</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1            (0x2U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l13224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">13224</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2            (0x4U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)                                         </span></div><div class="line"><a name="l13227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">13227</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l13228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">13228</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div><div class="line"><a name="l13229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">13229</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0             (0x1U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l13230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">13230</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1             (0x2U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l13231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">13231</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2             (0x4U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l13233"></a><span class="lineno">13233</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)                                         </span></div><div class="line"><a name="l13234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">13234</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1U &lt;&lt; TIM_SMCR_MSM_Pos)                   </span></div><div class="line"><a name="l13235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">13235</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div><div class="line"><a name="l13237"></a><span class="lineno">13237</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)                                         </span></div><div class="line"><a name="l13238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">13238</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFU &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l13239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">13239</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div><div class="line"><a name="l13240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">13240</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l13241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">13241</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l13242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">13242</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l13243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">13243</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l13245"></a><span class="lineno">13245</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)                                        </span></div><div class="line"><a name="l13246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">13246</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l13247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">13247</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div><div class="line"><a name="l13248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">13248</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l13249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">13249</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)                                        </span></div><div class="line"><a name="l13252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">13252</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1U &lt;&lt; TIM_SMCR_ECE_Pos)                   </span></div><div class="line"><a name="l13253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">13253</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div><div class="line"><a name="l13254"></a><span class="lineno">13254</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)                                        </span></div><div class="line"><a name="l13255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">13255</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1U &lt;&lt; TIM_SMCR_ETP_Pos)                   </span></div><div class="line"><a name="l13256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">13256</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div><div class="line"><a name="l13258"></a><span class="lineno">13258</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13259"></a><span class="lineno">13259</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)                                         </span></div><div class="line"><a name="l13260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">13260</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1U &lt;&lt; TIM_DIER_UIE_Pos)                   </span></div><div class="line"><a name="l13261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">13261</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div><div class="line"><a name="l13262"></a><span class="lineno">13262</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)                                         </span></div><div class="line"><a name="l13263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">13263</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC1IE_Pos)                 </span></div><div class="line"><a name="l13264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">13264</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div><div class="line"><a name="l13265"></a><span class="lineno">13265</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)                                         </span></div><div class="line"><a name="l13266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">13266</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC2IE_Pos)                 </span></div><div class="line"><a name="l13267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">13267</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div><div class="line"><a name="l13268"></a><span class="lineno">13268</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)                                         </span></div><div class="line"><a name="l13269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">13269</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC3IE_Pos)                 </span></div><div class="line"><a name="l13270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">13270</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div><div class="line"><a name="l13271"></a><span class="lineno">13271</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)                                         </span></div><div class="line"><a name="l13272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">13272</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC4IE_Pos)                 </span></div><div class="line"><a name="l13273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">13273</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div><div class="line"><a name="l13274"></a><span class="lineno">13274</span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)                                         </span></div><div class="line"><a name="l13275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">13275</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1U &lt;&lt; TIM_DIER_COMIE_Pos)                 </span></div><div class="line"><a name="l13276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">13276</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div><div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)                                         </span></div><div class="line"><a name="l13278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">13278</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1U &lt;&lt; TIM_DIER_TIE_Pos)                   </span></div><div class="line"><a name="l13279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">13279</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div><div class="line"><a name="l13280"></a><span class="lineno">13280</span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)                                         </span></div><div class="line"><a name="l13281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">13281</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1U &lt;&lt; TIM_DIER_BIE_Pos)                   </span></div><div class="line"><a name="l13282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">13282</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div><div class="line"><a name="l13283"></a><span class="lineno">13283</span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)                                         </span></div><div class="line"><a name="l13284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">13284</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1U &lt;&lt; TIM_DIER_UDE_Pos)                   </span></div><div class="line"><a name="l13285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">13285</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div><div class="line"><a name="l13286"></a><span class="lineno">13286</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)                                         </span></div><div class="line"><a name="l13287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">13287</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC1DE_Pos)                 </span></div><div class="line"><a name="l13288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">13288</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div><div class="line"><a name="l13289"></a><span class="lineno">13289</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)                                        </span></div><div class="line"><a name="l13290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">13290</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC2DE_Pos)                 </span></div><div class="line"><a name="l13291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">13291</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div><div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)                                        </span></div><div class="line"><a name="l13293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">13293</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC3DE_Pos)                 </span></div><div class="line"><a name="l13294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">13294</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div><div class="line"><a name="l13295"></a><span class="lineno">13295</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)                                        </span></div><div class="line"><a name="l13296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">13296</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC4DE_Pos)                 </span></div><div class="line"><a name="l13297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">13297</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div><div class="line"><a name="l13298"></a><span class="lineno">13298</span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)                                        </span></div><div class="line"><a name="l13299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">13299</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1U &lt;&lt; TIM_DIER_COMDE_Pos)                 </span></div><div class="line"><a name="l13300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">13300</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div><div class="line"><a name="l13301"></a><span class="lineno">13301</span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)                                        </span></div><div class="line"><a name="l13302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">13302</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1U &lt;&lt; TIM_DIER_TDE_Pos)                   </span></div><div class="line"><a name="l13303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">13303</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div><div class="line"><a name="l13305"></a><span class="lineno">13305</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13306"></a><span class="lineno">13306</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)                                         </span></div><div class="line"><a name="l13307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">13307</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1U &lt;&lt; TIM_SR_UIF_Pos)                     </span></div><div class="line"><a name="l13308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">13308</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div><div class="line"><a name="l13309"></a><span class="lineno">13309</span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)                                         </span></div><div class="line"><a name="l13310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">13310</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1U &lt;&lt; TIM_SR_CC1IF_Pos)                   </span></div><div class="line"><a name="l13311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">13311</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div><div class="line"><a name="l13312"></a><span class="lineno">13312</span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)                                         </span></div><div class="line"><a name="l13313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">13313</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1U &lt;&lt; TIM_SR_CC2IF_Pos)                   </span></div><div class="line"><a name="l13314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">13314</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div><div class="line"><a name="l13315"></a><span class="lineno">13315</span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)                                         </span></div><div class="line"><a name="l13316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">13316</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1U &lt;&lt; TIM_SR_CC3IF_Pos)                   </span></div><div class="line"><a name="l13317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">13317</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div><div class="line"><a name="l13318"></a><span class="lineno">13318</span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)                                         </span></div><div class="line"><a name="l13319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">13319</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1U &lt;&lt; TIM_SR_CC4IF_Pos)                   </span></div><div class="line"><a name="l13320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">13320</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div><div class="line"><a name="l13321"></a><span class="lineno">13321</span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)                                         </span></div><div class="line"><a name="l13322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">13322</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1U &lt;&lt; TIM_SR_COMIF_Pos)                   </span></div><div class="line"><a name="l13323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">13323</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div><div class="line"><a name="l13324"></a><span class="lineno">13324</span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)                                         </span></div><div class="line"><a name="l13325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">13325</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1U &lt;&lt; TIM_SR_TIF_Pos)                     </span></div><div class="line"><a name="l13326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">13326</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div><div class="line"><a name="l13327"></a><span class="lineno">13327</span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)                                         </span></div><div class="line"><a name="l13328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">13328</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1U &lt;&lt; TIM_SR_BIF_Pos)                     </span></div><div class="line"><a name="l13329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">13329</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div><div class="line"><a name="l13330"></a><span class="lineno">13330</span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)                                         </span></div><div class="line"><a name="l13331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">13331</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1U &lt;&lt; TIM_SR_CC1OF_Pos)                   </span></div><div class="line"><a name="l13332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">13332</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div><div class="line"><a name="l13333"></a><span class="lineno">13333</span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)                                        </span></div><div class="line"><a name="l13334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">13334</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1U &lt;&lt; TIM_SR_CC2OF_Pos)                   </span></div><div class="line"><a name="l13335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">13335</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div><div class="line"><a name="l13336"></a><span class="lineno">13336</span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)                                        </span></div><div class="line"><a name="l13337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">13337</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1U &lt;&lt; TIM_SR_CC3OF_Pos)                   </span></div><div class="line"><a name="l13338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">13338</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div><div class="line"><a name="l13339"></a><span class="lineno">13339</span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)                                        </span></div><div class="line"><a name="l13340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">13340</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1U &lt;&lt; TIM_SR_CC4OF_Pos)                   </span></div><div class="line"><a name="l13341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">13341</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div><div class="line"><a name="l13343"></a><span class="lineno">13343</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13344"></a><span class="lineno">13344</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)                                         </span></div><div class="line"><a name="l13345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">13345</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1U &lt;&lt; TIM_EGR_UG_Pos)                     </span></div><div class="line"><a name="l13346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">13346</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div><div class="line"><a name="l13347"></a><span class="lineno">13347</span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)                                         </span></div><div class="line"><a name="l13348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">13348</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1U &lt;&lt; TIM_EGR_CC1G_Pos)                   </span></div><div class="line"><a name="l13349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">13349</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div><div class="line"><a name="l13350"></a><span class="lineno">13350</span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)                                         </span></div><div class="line"><a name="l13351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">13351</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1U &lt;&lt; TIM_EGR_CC2G_Pos)                   </span></div><div class="line"><a name="l13352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">13352</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div><div class="line"><a name="l13353"></a><span class="lineno">13353</span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)                                         </span></div><div class="line"><a name="l13354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">13354</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1U &lt;&lt; TIM_EGR_CC3G_Pos)                   </span></div><div class="line"><a name="l13355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">13355</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div><div class="line"><a name="l13356"></a><span class="lineno">13356</span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)                                         </span></div><div class="line"><a name="l13357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">13357</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1U &lt;&lt; TIM_EGR_CC4G_Pos)                   </span></div><div class="line"><a name="l13358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">13358</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div><div class="line"><a name="l13359"></a><span class="lineno">13359</span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)                                         </span></div><div class="line"><a name="l13360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">13360</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1U &lt;&lt; TIM_EGR_COMG_Pos)                   </span></div><div class="line"><a name="l13361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">13361</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div><div class="line"><a name="l13362"></a><span class="lineno">13362</span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)                                         </span></div><div class="line"><a name="l13363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">13363</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1U &lt;&lt; TIM_EGR_TG_Pos)                     </span></div><div class="line"><a name="l13364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">13364</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div><div class="line"><a name="l13365"></a><span class="lineno">13365</span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)                                         </span></div><div class="line"><a name="l13366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">13366</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1U &lt;&lt; TIM_EGR_BG_Pos)                     </span></div><div class="line"><a name="l13367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">13367</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div><div class="line"><a name="l13369"></a><span class="lineno">13369</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13370"></a><span class="lineno">13370</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)                                         </span></div><div class="line"><a name="l13371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">13371</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l13372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">13372</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div><div class="line"><a name="l13373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">13373</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l13374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">13374</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l13376"></a><span class="lineno">13376</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)                                         </span></div><div class="line"><a name="l13377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">13377</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1FE_Pos)                </span></div><div class="line"><a name="l13378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">13378</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div><div class="line"><a name="l13379"></a><span class="lineno">13379</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)                                         </span></div><div class="line"><a name="l13380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">13380</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1PE_Pos)                </span></div><div class="line"><a name="l13381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">13381</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div><div class="line"><a name="l13383"></a><span class="lineno">13383</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)                                         </span></div><div class="line"><a name="l13384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">13384</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x7U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l13385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">13385</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div><div class="line"><a name="l13386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">13386</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x1U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l13387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">13387</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x2U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l13388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">13388</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x4U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l13390"></a><span class="lineno">13390</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)                                         </span></div><div class="line"><a name="l13391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">13391</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1CE_Pos)                </span></div><div class="line"><a name="l13392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">13392</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div><div class="line"><a name="l13394"></a><span class="lineno">13394</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)                                         </span></div><div class="line"><a name="l13395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">13395</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l13396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">13396</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div><div class="line"><a name="l13397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">13397</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l13398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">13398</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l13400"></a><span class="lineno">13400</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)                                        </span></div><div class="line"><a name="l13401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">13401</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2FE_Pos)                </span></div><div class="line"><a name="l13402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">13402</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div><div class="line"><a name="l13403"></a><span class="lineno">13403</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)                                        </span></div><div class="line"><a name="l13404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">13404</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2PE_Pos)                </span></div><div class="line"><a name="l13405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">13405</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div><div class="line"><a name="l13407"></a><span class="lineno">13407</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)                                        </span></div><div class="line"><a name="l13408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">13408</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x7U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l13409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">13409</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div><div class="line"><a name="l13410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">13410</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x1U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l13411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">13411</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x2U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l13412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">13412</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x4U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l13414"></a><span class="lineno">13414</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)                                        </span></div><div class="line"><a name="l13415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">13415</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2CE_Pos)                </span></div><div class="line"><a name="l13416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">13416</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div><div class="line"><a name="l13418"></a><span class="lineno">13418</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l13419"></a><span class="lineno">13419</span>&#160;</div><div class="line"><a name="l13420"></a><span class="lineno">13420</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)                                         </span></div><div class="line"><a name="l13421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">13421</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l13422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">13422</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div><div class="line"><a name="l13423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">13423</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l13424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">13424</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l13426"></a><span class="lineno">13426</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)                                         </span></div><div class="line"><a name="l13427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">13427</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFU &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l13428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">13428</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div><div class="line"><a name="l13429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">13429</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l13430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">13430</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l13431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">13431</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l13432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">13432</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l13434"></a><span class="lineno">13434</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)                                        </span></div><div class="line"><a name="l13435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">13435</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l13436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">13436</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div><div class="line"><a name="l13437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">13437</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l13438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">13438</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l13440"></a><span class="lineno">13440</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)                                        </span></div><div class="line"><a name="l13441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">13441</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFU &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l13442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">13442</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div><div class="line"><a name="l13443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">13443</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l13444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">13444</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l13445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">13445</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l13446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">13446</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l13448"></a><span class="lineno">13448</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13449"></a><span class="lineno">13449</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)                                         </span></div><div class="line"><a name="l13450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">13450</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l13451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">13451</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div><div class="line"><a name="l13452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">13452</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l13453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">13453</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l13455"></a><span class="lineno">13455</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)                                         </span></div><div class="line"><a name="l13456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">13456</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3FE_Pos)                </span></div><div class="line"><a name="l13457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">13457</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div><div class="line"><a name="l13458"></a><span class="lineno">13458</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)                                         </span></div><div class="line"><a name="l13459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">13459</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3PE_Pos)                </span></div><div class="line"><a name="l13460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">13460</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div><div class="line"><a name="l13462"></a><span class="lineno">13462</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)                                         </span></div><div class="line"><a name="l13463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">13463</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x7U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l13464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">13464</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div><div class="line"><a name="l13465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">13465</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x1U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l13466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">13466</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x2U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l13467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">13467</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x4U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l13469"></a><span class="lineno">13469</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)                                         </span></div><div class="line"><a name="l13470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">13470</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3CE_Pos)                </span></div><div class="line"><a name="l13471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">13471</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div><div class="line"><a name="l13473"></a><span class="lineno">13473</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)                                         </span></div><div class="line"><a name="l13474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">13474</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l13475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">13475</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div><div class="line"><a name="l13476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">13476</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l13477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">13477</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l13479"></a><span class="lineno">13479</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)                                        </span></div><div class="line"><a name="l13480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">13480</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4FE_Pos)                </span></div><div class="line"><a name="l13481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">13481</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div><div class="line"><a name="l13482"></a><span class="lineno">13482</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)                                        </span></div><div class="line"><a name="l13483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">13483</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4PE_Pos)                </span></div><div class="line"><a name="l13484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">13484</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div><div class="line"><a name="l13486"></a><span class="lineno">13486</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)                                        </span></div><div class="line"><a name="l13487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">13487</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x7U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l13488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">13488</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div><div class="line"><a name="l13489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">13489</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x1U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l13490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">13490</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x2U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l13491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">13491</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x4U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l13493"></a><span class="lineno">13493</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)                                        </span></div><div class="line"><a name="l13494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">13494</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4CE_Pos)                </span></div><div class="line"><a name="l13495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">13495</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div><div class="line"><a name="l13497"></a><span class="lineno">13497</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l13498"></a><span class="lineno">13498</span>&#160;</div><div class="line"><a name="l13499"></a><span class="lineno">13499</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)                                         </span></div><div class="line"><a name="l13500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">13500</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l13501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">13501</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div><div class="line"><a name="l13502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">13502</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l13503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">13503</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l13505"></a><span class="lineno">13505</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)                                         </span></div><div class="line"><a name="l13506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">13506</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFU &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l13507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">13507</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div><div class="line"><a name="l13508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">13508</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l13509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">13509</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l13510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">13510</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l13511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">13511</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l13513"></a><span class="lineno">13513</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)                                        </span></div><div class="line"><a name="l13514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">13514</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l13515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">13515</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div><div class="line"><a name="l13516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">13516</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l13517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">13517</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l13519"></a><span class="lineno">13519</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)                                        </span></div><div class="line"><a name="l13520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">13520</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFU &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l13521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">13521</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div><div class="line"><a name="l13522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">13522</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l13523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">13523</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l13524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">13524</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l13525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">13525</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l13527"></a><span class="lineno">13527</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13528"></a><span class="lineno">13528</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)                                         </span></div><div class="line"><a name="l13529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">13529</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1U &lt;&lt; TIM_CCER_CC1E_Pos)                  </span></div><div class="line"><a name="l13530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">13530</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div><div class="line"><a name="l13531"></a><span class="lineno">13531</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)                                         </span></div><div class="line"><a name="l13532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">13532</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1U &lt;&lt; TIM_CCER_CC1P_Pos)                  </span></div><div class="line"><a name="l13533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">13533</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div><div class="line"><a name="l13534"></a><span class="lineno">13534</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)                                         </span></div><div class="line"><a name="l13535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">13535</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1U &lt;&lt; TIM_CCER_CC1NE_Pos)                 </span></div><div class="line"><a name="l13536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">13536</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div><div class="line"><a name="l13537"></a><span class="lineno">13537</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)                                         </span></div><div class="line"><a name="l13538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">13538</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC1NP_Pos)                 </span></div><div class="line"><a name="l13539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">13539</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div><div class="line"><a name="l13540"></a><span class="lineno">13540</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)                                         </span></div><div class="line"><a name="l13541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">13541</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1U &lt;&lt; TIM_CCER_CC2E_Pos)                  </span></div><div class="line"><a name="l13542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">13542</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div><div class="line"><a name="l13543"></a><span class="lineno">13543</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)                                         </span></div><div class="line"><a name="l13544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">13544</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1U &lt;&lt; TIM_CCER_CC2P_Pos)                  </span></div><div class="line"><a name="l13545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">13545</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div><div class="line"><a name="l13546"></a><span class="lineno">13546</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)                                         </span></div><div class="line"><a name="l13547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">13547</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1U &lt;&lt; TIM_CCER_CC2NE_Pos)                 </span></div><div class="line"><a name="l13548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">13548</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div><div class="line"><a name="l13549"></a><span class="lineno">13549</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)                                         </span></div><div class="line"><a name="l13550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">13550</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC2NP_Pos)                 </span></div><div class="line"><a name="l13551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">13551</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div><div class="line"><a name="l13552"></a><span class="lineno">13552</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)                                         </span></div><div class="line"><a name="l13553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">13553</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1U &lt;&lt; TIM_CCER_CC3E_Pos)                  </span></div><div class="line"><a name="l13554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">13554</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div><div class="line"><a name="l13555"></a><span class="lineno">13555</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)                                         </span></div><div class="line"><a name="l13556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">13556</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1U &lt;&lt; TIM_CCER_CC3P_Pos)                  </span></div><div class="line"><a name="l13557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">13557</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div><div class="line"><a name="l13558"></a><span class="lineno">13558</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)                                        </span></div><div class="line"><a name="l13559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">13559</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1U &lt;&lt; TIM_CCER_CC3NE_Pos)                 </span></div><div class="line"><a name="l13560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">13560</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div><div class="line"><a name="l13561"></a><span class="lineno">13561</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)                                        </span></div><div class="line"><a name="l13562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">13562</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC3NP_Pos)                 </span></div><div class="line"><a name="l13563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">13563</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div><div class="line"><a name="l13564"></a><span class="lineno">13564</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)                                        </span></div><div class="line"><a name="l13565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">13565</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1U &lt;&lt; TIM_CCER_CC4E_Pos)                  </span></div><div class="line"><a name="l13566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">13566</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div><div class="line"><a name="l13567"></a><span class="lineno">13567</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)                                        </span></div><div class="line"><a name="l13568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">13568</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1U &lt;&lt; TIM_CCER_CC4P_Pos)                  </span></div><div class="line"><a name="l13569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">13569</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div><div class="line"><a name="l13570"></a><span class="lineno">13570</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)                                        </span></div><div class="line"><a name="l13571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">13571</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC4NP_Pos)                 </span></div><div class="line"><a name="l13572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">13572</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div><div class="line"><a name="l13574"></a><span class="lineno">13574</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13575"></a><span class="lineno">13575</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)                                             </span></div><div class="line"><a name="l13576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">13576</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFU &lt;&lt; TIM_CNT_CNT_Pos)                 </span></div><div class="line"><a name="l13577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">13577</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                                  </span></div><div class="line"><a name="l13579"></a><span class="lineno">13579</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13580"></a><span class="lineno">13580</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)                                         </span></div><div class="line"><a name="l13581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">13581</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFU &lt;&lt; TIM_PSC_PSC_Pos)                 </span></div><div class="line"><a name="l13582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">13582</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div><div class="line"><a name="l13584"></a><span class="lineno">13584</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13585"></a><span class="lineno">13585</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)                                         </span></div><div class="line"><a name="l13586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">13586</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFU &lt;&lt; TIM_ARR_ARR_Pos)             </span></div><div class="line"><a name="l13587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">13587</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div><div class="line"><a name="l13589"></a><span class="lineno">13589</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13590"></a><span class="lineno">13590</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)                                         </span></div><div class="line"><a name="l13591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">13591</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFU &lt;&lt; TIM_RCR_REP_Pos)                   </span></div><div class="line"><a name="l13592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">13592</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div><div class="line"><a name="l13594"></a><span class="lineno">13594</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13595"></a><span class="lineno">13595</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)                                         </span></div><div class="line"><a name="l13596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">13596</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFU &lt;&lt; TIM_CCR1_CCR1_Pos)               </span></div><div class="line"><a name="l13597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">13597</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div><div class="line"><a name="l13599"></a><span class="lineno">13599</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13600"></a><span class="lineno">13600</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)                                         </span></div><div class="line"><a name="l13601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">13601</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFU &lt;&lt; TIM_CCR2_CCR2_Pos)               </span></div><div class="line"><a name="l13602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">13602</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div><div class="line"><a name="l13604"></a><span class="lineno">13604</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13605"></a><span class="lineno">13605</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)                                         </span></div><div class="line"><a name="l13606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">13606</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFU &lt;&lt; TIM_CCR3_CCR3_Pos)               </span></div><div class="line"><a name="l13607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">13607</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div><div class="line"><a name="l13609"></a><span class="lineno">13609</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13610"></a><span class="lineno">13610</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)                                         </span></div><div class="line"><a name="l13611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">13611</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFU &lt;&lt; TIM_CCR4_CCR4_Pos)               </span></div><div class="line"><a name="l13612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">13612</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div><div class="line"><a name="l13614"></a><span class="lineno">13614</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13615"></a><span class="lineno">13615</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)                                         </span></div><div class="line"><a name="l13616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">13616</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFU &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l13617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">13617</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div><div class="line"><a name="l13618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">13618</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l13619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">13619</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l13620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">13620</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l13621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">13621</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l13622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">13622</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l13623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">13623</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l13624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">13624</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l13625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">13625</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l13627"></a><span class="lineno">13627</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)                                         </span></div><div class="line"><a name="l13628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">13628</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3U &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div><div class="line"><a name="l13629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">13629</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div><div class="line"><a name="l13630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">13630</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1U &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div><div class="line"><a name="l13631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">13631</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2U &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div><div class="line"><a name="l13633"></a><span class="lineno">13633</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)                                        </span></div><div class="line"><a name="l13634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">13634</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1U &lt;&lt; TIM_BDTR_OSSI_Pos)                  </span></div><div class="line"><a name="l13635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">13635</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div><div class="line"><a name="l13636"></a><span class="lineno">13636</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)                                        </span></div><div class="line"><a name="l13637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">13637</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1U &lt;&lt; TIM_BDTR_OSSR_Pos)                  </span></div><div class="line"><a name="l13638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">13638</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div><div class="line"><a name="l13639"></a><span class="lineno">13639</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)                                        </span></div><div class="line"><a name="l13640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">13640</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1U &lt;&lt; TIM_BDTR_BKE_Pos)                   </span></div><div class="line"><a name="l13641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">13641</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div><div class="line"><a name="l13642"></a><span class="lineno">13642</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)                                        </span></div><div class="line"><a name="l13643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">13643</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1U &lt;&lt; TIM_BDTR_BKP_Pos)                   </span></div><div class="line"><a name="l13644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">13644</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div><div class="line"><a name="l13645"></a><span class="lineno">13645</span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)                                        </span></div><div class="line"><a name="l13646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">13646</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1U &lt;&lt; TIM_BDTR_AOE_Pos)                   </span></div><div class="line"><a name="l13647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">13647</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div><div class="line"><a name="l13648"></a><span class="lineno">13648</span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)                                        </span></div><div class="line"><a name="l13649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">13649</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1U &lt;&lt; TIM_BDTR_MOE_Pos)                   </span></div><div class="line"><a name="l13650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">13650</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div><div class="line"><a name="l13652"></a><span class="lineno">13652</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13653"></a><span class="lineno">13653</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)                                         </span></div><div class="line"><a name="l13654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">13654</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FU &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l13655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">13655</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div><div class="line"><a name="l13656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">13656</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0             (0x01U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l13657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">13657</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1             (0x02U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l13658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">13658</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2             (0x04U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l13659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">13659</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3             (0x08U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l13660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">13660</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4             (0x10U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l13662"></a><span class="lineno">13662</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)                                         </span></div><div class="line"><a name="l13663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">13663</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FU &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l13664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">13664</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div><div class="line"><a name="l13665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">13665</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0             (0x01U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l13666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">13666</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1             (0x02U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l13667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">13667</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2             (0x04U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l13668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">13668</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3             (0x08U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l13669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">13669</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4             (0x10U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l13671"></a><span class="lineno">13671</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13672"></a><span class="lineno">13672</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)                                         </span></div><div class="line"><a name="l13673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">13673</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFU &lt;&lt; TIM_DMAR_DMAB_Pos)               </span></div><div class="line"><a name="l13674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">13674</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div><div class="line"><a name="l13676"></a><span class="lineno">13676</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13677"></a><span class="lineno">13677</span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_Pos        (0U)                                          </span></div><div class="line"><a name="l13678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8ec8a0faf4bc51e04f909e3b13708e">13678</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_Msk        (0x3U &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div><div class="line"><a name="l13679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd0ec0e64e354c9670015c91aaf54c2e">13679</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP            TIM_OR_TI1_RMP_Msk                           </span></div><div class="line"><a name="l13680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59fa1246d851959d5231b5b0796fd3a5">13680</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_0          (0x1U &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div><div class="line"><a name="l13681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d9cdc55111a548e48df0819922852b">13681</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_1          (0x2U &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div><div class="line"><a name="l13683"></a><span class="lineno">13683</span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_Pos        (6U)                                         </span></div><div class="line"><a name="l13684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef046d565911337566adcc67904847ea">13684</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_Msk        (0x3U &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div><div class="line"><a name="l13685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20">13685</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP            TIM_OR_TI4_RMP_Msk                           </span></div><div class="line"><a name="l13686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">13686</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_0          (0x1U &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div><div class="line"><a name="l13687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">13687</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_1          (0x2U &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div><div class="line"><a name="l13688"></a><span class="lineno">13688</span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_Pos       (10U)                                        </span></div><div class="line"><a name="l13689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc0672804e61da192e6063e0bb82ed3">13689</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_Msk       (0x3U &lt;&lt; TIM_OR_ITR1_RMP_Pos)                </span></div><div class="line"><a name="l13690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac">13690</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP           TIM_OR_ITR1_RMP_Msk                          </span></div><div class="line"><a name="l13691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7141f22c81a83134d9bb35cdeca5549">13691</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_0         (0x1U &lt;&lt; TIM_OR_ITR1_RMP_Pos)                </span></div><div class="line"><a name="l13692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0">13692</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_1         (0x2U &lt;&lt; TIM_OR_ITR1_RMP_Pos)                </span></div><div class="line"><a name="l13695"></a><span class="lineno">13695</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13696"></a><span class="lineno">13696</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l13697"></a><span class="lineno">13697</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div><div class="line"><a name="l13698"></a><span class="lineno">13698</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l13699"></a><span class="lineno">13699</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l13700"></a><span class="lineno">13700</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div><div class="line"><a name="l13701"></a><span class="lineno">13701</span>&#160;<span class="preprocessor">#define USART_SR_PE_Pos               (0U)                                     </span></div><div class="line"><a name="l13702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">13702</a></span>&#160;<span class="preprocessor">#define USART_SR_PE_Msk               (0x1U &lt;&lt; USART_SR_PE_Pos)                </span></div><div class="line"><a name="l13703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">13703</a></span>&#160;<span class="preprocessor">#define USART_SR_PE                   USART_SR_PE_Msk                          </span></div><div class="line"><a name="l13704"></a><span class="lineno">13704</span>&#160;<span class="preprocessor">#define USART_SR_FE_Pos               (1U)                                     </span></div><div class="line"><a name="l13705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">13705</a></span>&#160;<span class="preprocessor">#define USART_SR_FE_Msk               (0x1U &lt;&lt; USART_SR_FE_Pos)                </span></div><div class="line"><a name="l13706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">13706</a></span>&#160;<span class="preprocessor">#define USART_SR_FE                   USART_SR_FE_Msk                          </span></div><div class="line"><a name="l13707"></a><span class="lineno">13707</span>&#160;<span class="preprocessor">#define USART_SR_NE_Pos               (2U)                                     </span></div><div class="line"><a name="l13708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">13708</a></span>&#160;<span class="preprocessor">#define USART_SR_NE_Msk               (0x1U &lt;&lt; USART_SR_NE_Pos)                </span></div><div class="line"><a name="l13709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">13709</a></span>&#160;<span class="preprocessor">#define USART_SR_NE                   USART_SR_NE_Msk                          </span></div><div class="line"><a name="l13710"></a><span class="lineno">13710</span>&#160;<span class="preprocessor">#define USART_SR_ORE_Pos              (3U)                                     </span></div><div class="line"><a name="l13711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">13711</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE_Msk              (0x1U &lt;&lt; USART_SR_ORE_Pos)               </span></div><div class="line"><a name="l13712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">13712</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE                  USART_SR_ORE_Msk                         </span></div><div class="line"><a name="l13713"></a><span class="lineno">13713</span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Pos             (4U)                                     </span></div><div class="line"><a name="l13714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">13714</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Msk             (0x1U &lt;&lt; USART_SR_IDLE_Pos)              </span></div><div class="line"><a name="l13715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">13715</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE                 USART_SR_IDLE_Msk                        </span></div><div class="line"><a name="l13716"></a><span class="lineno">13716</span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Pos             (5U)                                     </span></div><div class="line"><a name="l13717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">13717</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Msk             (0x1U &lt;&lt; USART_SR_RXNE_Pos)              </span></div><div class="line"><a name="l13718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">13718</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE                 USART_SR_RXNE_Msk                        </span></div><div class="line"><a name="l13719"></a><span class="lineno">13719</span>&#160;<span class="preprocessor">#define USART_SR_TC_Pos               (6U)                                     </span></div><div class="line"><a name="l13720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">13720</a></span>&#160;<span class="preprocessor">#define USART_SR_TC_Msk               (0x1U &lt;&lt; USART_SR_TC_Pos)                </span></div><div class="line"><a name="l13721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">13721</a></span>&#160;<span class="preprocessor">#define USART_SR_TC                   USART_SR_TC_Msk                          </span></div><div class="line"><a name="l13722"></a><span class="lineno">13722</span>&#160;<span class="preprocessor">#define USART_SR_TXE_Pos              (7U)                                     </span></div><div class="line"><a name="l13723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">13723</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE_Msk              (0x1U &lt;&lt; USART_SR_TXE_Pos)               </span></div><div class="line"><a name="l13724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">13724</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE                  USART_SR_TXE_Msk                         </span></div><div class="line"><a name="l13725"></a><span class="lineno">13725</span>&#160;<span class="preprocessor">#define USART_SR_LBD_Pos              (8U)                                     </span></div><div class="line"><a name="l13726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">13726</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD_Msk              (0x1U &lt;&lt; USART_SR_LBD_Pos)               </span></div><div class="line"><a name="l13727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">13727</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD                  USART_SR_LBD_Msk                         </span></div><div class="line"><a name="l13728"></a><span class="lineno">13728</span>&#160;<span class="preprocessor">#define USART_SR_CTS_Pos              (9U)                                     </span></div><div class="line"><a name="l13729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">13729</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS_Msk              (0x1U &lt;&lt; USART_SR_CTS_Pos)               </span></div><div class="line"><a name="l13730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">13730</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS                  USART_SR_CTS_Msk                         </span></div><div class="line"><a name="l13732"></a><span class="lineno">13732</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13733"></a><span class="lineno">13733</span>&#160;<span class="preprocessor">#define USART_DR_DR_Pos               (0U)                                     </span></div><div class="line"><a name="l13734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">13734</a></span>&#160;<span class="preprocessor">#define USART_DR_DR_Msk               (0x1FFU &lt;&lt; USART_DR_DR_Pos)              </span></div><div class="line"><a name="l13735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">13735</a></span>&#160;<span class="preprocessor">#define USART_DR_DR                   USART_DR_DR_Msk                          </span></div><div class="line"><a name="l13737"></a><span class="lineno">13737</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13738"></a><span class="lineno">13738</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction_Pos    (0U)                                     </span></div><div class="line"><a name="l13739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea">13739</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction_Msk    (0xFU &lt;&lt; USART_BRR_DIV_Fraction_Pos)     </span></div><div class="line"><a name="l13740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">13740</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction        USART_BRR_DIV_Fraction_Msk               </span></div><div class="line"><a name="l13741"></a><span class="lineno">13741</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa_Pos    (4U)                                     </span></div><div class="line"><a name="l13742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e">13742</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa_Msk    (0xFFFU &lt;&lt; USART_BRR_DIV_Mantissa_Pos)   </span></div><div class="line"><a name="l13743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">13743</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa        USART_BRR_DIV_Mantissa_Msk               </span></div><div class="line"><a name="l13745"></a><span class="lineno">13745</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13746"></a><span class="lineno">13746</span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Pos             (0U)                                     </span></div><div class="line"><a name="l13747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">13747</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Msk             (0x1U &lt;&lt; USART_CR1_SBK_Pos)              </span></div><div class="line"><a name="l13748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">13748</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK                 USART_CR1_SBK_Msk                        </span></div><div class="line"><a name="l13749"></a><span class="lineno">13749</span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Pos             (1U)                                     </span></div><div class="line"><a name="l13750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">13750</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Msk             (0x1U &lt;&lt; USART_CR1_RWU_Pos)              </span></div><div class="line"><a name="l13751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">13751</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU                 USART_CR1_RWU_Msk                        </span></div><div class="line"><a name="l13752"></a><span class="lineno">13752</span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos              (2U)                                     </span></div><div class="line"><a name="l13753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">13753</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk              (0x1U &lt;&lt; USART_CR1_RE_Pos)               </span></div><div class="line"><a name="l13754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">13754</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div><div class="line"><a name="l13755"></a><span class="lineno">13755</span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos              (3U)                                     </span></div><div class="line"><a name="l13756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">13756</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk              (0x1U &lt;&lt; USART_CR1_TE_Pos)               </span></div><div class="line"><a name="l13757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">13757</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div><div class="line"><a name="l13758"></a><span class="lineno">13758</span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)                                     </span></div><div class="line"><a name="l13759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">13759</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1U &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div><div class="line"><a name="l13760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">13760</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div><div class="line"><a name="l13761"></a><span class="lineno">13761</span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)                                     </span></div><div class="line"><a name="l13762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">13762</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1U &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div><div class="line"><a name="l13763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">13763</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div><div class="line"><a name="l13764"></a><span class="lineno">13764</span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)                                     </span></div><div class="line"><a name="l13765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">13765</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1U &lt;&lt; USART_CR1_TCIE_Pos)             </span></div><div class="line"><a name="l13766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">13766</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div><div class="line"><a name="l13767"></a><span class="lineno">13767</span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)                                     </span></div><div class="line"><a name="l13768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">13768</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1U &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div><div class="line"><a name="l13769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">13769</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div><div class="line"><a name="l13770"></a><span class="lineno">13770</span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)                                     </span></div><div class="line"><a name="l13771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">13771</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1U &lt;&lt; USART_CR1_PEIE_Pos)             </span></div><div class="line"><a name="l13772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">13772</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div><div class="line"><a name="l13773"></a><span class="lineno">13773</span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos              (9U)                                     </span></div><div class="line"><a name="l13774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">13774</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk              (0x1U &lt;&lt; USART_CR1_PS_Pos)               </span></div><div class="line"><a name="l13775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">13775</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div><div class="line"><a name="l13776"></a><span class="lineno">13776</span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)                                    </span></div><div class="line"><a name="l13777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">13777</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1U &lt;&lt; USART_CR1_PCE_Pos)              </span></div><div class="line"><a name="l13778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">13778</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div><div class="line"><a name="l13779"></a><span class="lineno">13779</span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)                                    </span></div><div class="line"><a name="l13780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">13780</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1U &lt;&lt; USART_CR1_WAKE_Pos)             </span></div><div class="line"><a name="l13781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">13781</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div><div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos               (12U)                                    </span></div><div class="line"><a name="l13783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">13783</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk               (0x1U &lt;&lt; USART_CR1_M_Pos)                </span></div><div class="line"><a name="l13784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">13784</a></span>&#160;<span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div><div class="line"><a name="l13785"></a><span class="lineno">13785</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos              (13U)                                    </span></div><div class="line"><a name="l13786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">13786</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk              (0x1U &lt;&lt; USART_CR1_UE_Pos)               </span></div><div class="line"><a name="l13787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">13787</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div><div class="line"><a name="l13788"></a><span class="lineno">13788</span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)                                    </span></div><div class="line"><a name="l13789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">13789</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1U &lt;&lt; USART_CR1_OVER8_Pos)            </span></div><div class="line"><a name="l13790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">13790</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div><div class="line"><a name="l13792"></a><span class="lineno">13792</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13793"></a><span class="lineno">13793</span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos             (0U)                                     </span></div><div class="line"><a name="l13794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">13794</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFU &lt;&lt; USART_CR2_ADD_Pos)              </span></div><div class="line"><a name="l13795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">13795</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div><div class="line"><a name="l13796"></a><span class="lineno">13796</span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Pos            (5U)                                     </span></div><div class="line"><a name="l13797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">13797</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Msk            (0x1U &lt;&lt; USART_CR2_LBDL_Pos)             </span></div><div class="line"><a name="l13798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">13798</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       </span></div><div class="line"><a name="l13799"></a><span class="lineno">13799</span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Pos           (6U)                                     </span></div><div class="line"><a name="l13800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">13800</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Msk           (0x1U &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div><div class="line"><a name="l13801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">13801</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      </span></div><div class="line"><a name="l13802"></a><span class="lineno">13802</span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)                                     </span></div><div class="line"><a name="l13803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">13803</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1U &lt;&lt; USART_CR2_LBCL_Pos)             </span></div><div class="line"><a name="l13804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">13804</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div><div class="line"><a name="l13805"></a><span class="lineno">13805</span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)                                     </span></div><div class="line"><a name="l13806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">13806</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1U &lt;&lt; USART_CR2_CPHA_Pos)             </span></div><div class="line"><a name="l13807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">13807</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div><div class="line"><a name="l13808"></a><span class="lineno">13808</span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)                                    </span></div><div class="line"><a name="l13809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">13809</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1U &lt;&lt; USART_CR2_CPOL_Pos)             </span></div><div class="line"><a name="l13810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">13810</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div><div class="line"><a name="l13811"></a><span class="lineno">13811</span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)                                    </span></div><div class="line"><a name="l13812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">13812</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1U &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div><div class="line"><a name="l13813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">13813</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div><div class="line"><a name="l13815"></a><span class="lineno">13815</span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)                                    </span></div><div class="line"><a name="l13816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">13816</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l13817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">13817</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div><div class="line"><a name="l13818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">13818</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0              (0x1U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l13819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">13819</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1              (0x2U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l13821"></a><span class="lineno">13821</span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Pos           (14U)                                    </span></div><div class="line"><a name="l13822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">13822</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Msk           (0x1U &lt;&lt; USART_CR2_LINEN_Pos)            </span></div><div class="line"><a name="l13823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">13823</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      </span></div><div class="line"><a name="l13825"></a><span class="lineno">13825</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13826"></a><span class="lineno">13826</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)                                     </span></div><div class="line"><a name="l13827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">13827</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1U &lt;&lt; USART_CR3_EIE_Pos)              </span></div><div class="line"><a name="l13828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">13828</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div><div class="line"><a name="l13829"></a><span class="lineno">13829</span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Pos            (1U)                                     </span></div><div class="line"><a name="l13830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">13830</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Msk            (0x1U &lt;&lt; USART_CR3_IREN_Pos)             </span></div><div class="line"><a name="l13831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">13831</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN                USART_CR3_IREN_Msk                       </span></div><div class="line"><a name="l13832"></a><span class="lineno">13832</span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Pos            (2U)                                     </span></div><div class="line"><a name="l13833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">13833</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Msk            (0x1U &lt;&lt; USART_CR3_IRLP_Pos)             </span></div><div class="line"><a name="l13834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">13834</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       </span></div><div class="line"><a name="l13835"></a><span class="lineno">13835</span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)                                     </span></div><div class="line"><a name="l13836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">13836</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1U &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div><div class="line"><a name="l13837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">13837</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div><div class="line"><a name="l13838"></a><span class="lineno">13838</span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Pos            (4U)                                     </span></div><div class="line"><a name="l13839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">13839</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Msk            (0x1U &lt;&lt; USART_CR3_NACK_Pos)             </span></div><div class="line"><a name="l13840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">13840</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK                USART_CR3_NACK_Msk                       </span></div><div class="line"><a name="l13841"></a><span class="lineno">13841</span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Pos            (5U)                                     </span></div><div class="line"><a name="l13842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">13842</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Msk            (0x1U &lt;&lt; USART_CR3_SCEN_Pos)             </span></div><div class="line"><a name="l13843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">13843</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       </span></div><div class="line"><a name="l13844"></a><span class="lineno">13844</span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)                                     </span></div><div class="line"><a name="l13845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">13845</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1U &lt;&lt; USART_CR3_DMAR_Pos)             </span></div><div class="line"><a name="l13846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">13846</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div><div class="line"><a name="l13847"></a><span class="lineno">13847</span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)                                     </span></div><div class="line"><a name="l13848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">13848</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1U &lt;&lt; USART_CR3_DMAT_Pos)             </span></div><div class="line"><a name="l13849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">13849</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div><div class="line"><a name="l13850"></a><span class="lineno">13850</span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)                                     </span></div><div class="line"><a name="l13851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">13851</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1U &lt;&lt; USART_CR3_RTSE_Pos)             </span></div><div class="line"><a name="l13852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">13852</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div><div class="line"><a name="l13853"></a><span class="lineno">13853</span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)                                     </span></div><div class="line"><a name="l13854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">13854</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1U &lt;&lt; USART_CR3_CTSE_Pos)             </span></div><div class="line"><a name="l13855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">13855</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div><div class="line"><a name="l13856"></a><span class="lineno">13856</span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)                                    </span></div><div class="line"><a name="l13857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">13857</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1U &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div><div class="line"><a name="l13858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">13858</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div><div class="line"><a name="l13859"></a><span class="lineno">13859</span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)                                    </span></div><div class="line"><a name="l13860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">13860</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1U &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div><div class="line"><a name="l13861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">13861</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div><div class="line"><a name="l13863"></a><span class="lineno">13863</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13864"></a><span class="lineno">13864</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)                                     </span></div><div class="line"><a name="l13865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">13865</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFU &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l13866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">13866</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div><div class="line"><a name="l13867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">13867</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_0              (0x01U &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l13868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">13868</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_1              (0x02U &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l13869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">13869</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_2              (0x04U &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l13870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">13870</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_3              (0x08U &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l13871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">13871</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_4              (0x10U &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l13872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">13872</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_5              (0x20U &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l13873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">13873</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_6              (0x40U &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l13874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">13874</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_7              (0x80U &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l13876"></a><span class="lineno">13876</span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)                                     </span></div><div class="line"><a name="l13877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">13877</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFU &lt;&lt; USART_GTPR_GT_Pos)             </span></div><div class="line"><a name="l13878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">13878</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div><div class="line"><a name="l13880"></a><span class="lineno">13880</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13881"></a><span class="lineno">13881</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l13882"></a><span class="lineno">13882</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div><div class="line"><a name="l13883"></a><span class="lineno">13883</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l13884"></a><span class="lineno">13884</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l13885"></a><span class="lineno">13885</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l13886"></a><span class="lineno">13886</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos           (0U)                                           </span></div><div class="line"><a name="l13887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">13887</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FU &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l13888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">13888</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div><div class="line"><a name="l13889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">13889</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0             (0x01U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l13890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">13890</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1             (0x02U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l13891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">13891</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2             (0x04U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l13892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">13892</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3             (0x08U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l13893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">13893</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4             (0x10U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l13894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">13894</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5             (0x20U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l13895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">13895</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6             (0x40U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l13896"></a><span class="lineno">13896</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l13897"></a><span class="lineno">13897</span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          WWDG_CR_T_0</span></div><div class="line"><a name="l13898"></a><span class="lineno">13898</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          WWDG_CR_T_1</span></div><div class="line"><a name="l13899"></a><span class="lineno">13899</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          WWDG_CR_T_2</span></div><div class="line"><a name="l13900"></a><span class="lineno">13900</span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          WWDG_CR_T_3</span></div><div class="line"><a name="l13901"></a><span class="lineno">13901</span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          WWDG_CR_T_4</span></div><div class="line"><a name="l13902"></a><span class="lineno">13902</span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          WWDG_CR_T_5</span></div><div class="line"><a name="l13903"></a><span class="lineno">13903</span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          WWDG_CR_T_6</span></div><div class="line"><a name="l13904"></a><span class="lineno">13904</span>&#160;</div><div class="line"><a name="l13905"></a><span class="lineno">13905</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)                                           </span></div><div class="line"><a name="l13906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">13906</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1U &lt;&lt; WWDG_CR_WDGA_Pos)                     </span></div><div class="line"><a name="l13907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">13907</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div><div class="line"><a name="l13909"></a><span class="lineno">13909</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13910"></a><span class="lineno">13910</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)                                           </span></div><div class="line"><a name="l13911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">13911</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FU &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l13912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">13912</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div><div class="line"><a name="l13913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">13913</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0            (0x01U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l13914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">13914</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1            (0x02U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l13915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">13915</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2            (0x04U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l13916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">13916</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3            (0x08U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l13917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">13917</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4            (0x10U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l13918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">13918</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5            (0x20U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l13919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">13919</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6            (0x40U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l13920"></a><span class="lineno">13920</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l13921"></a><span class="lineno">13921</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         WWDG_CFR_W_0</span></div><div class="line"><a name="l13922"></a><span class="lineno">13922</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         WWDG_CFR_W_1</span></div><div class="line"><a name="l13923"></a><span class="lineno">13923</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         WWDG_CFR_W_2</span></div><div class="line"><a name="l13924"></a><span class="lineno">13924</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         WWDG_CFR_W_3</span></div><div class="line"><a name="l13925"></a><span class="lineno">13925</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         WWDG_CFR_W_4</span></div><div class="line"><a name="l13926"></a><span class="lineno">13926</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         WWDG_CFR_W_5</span></div><div class="line"><a name="l13927"></a><span class="lineno">13927</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         WWDG_CFR_W_6</span></div><div class="line"><a name="l13928"></a><span class="lineno">13928</span>&#160;</div><div class="line"><a name="l13929"></a><span class="lineno">13929</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)                                           </span></div><div class="line"><a name="l13930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">13930</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l13931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">13931</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div><div class="line"><a name="l13932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">13932</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l13933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">13933</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l13934"></a><span class="lineno">13934</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l13935"></a><span class="lineno">13935</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     WWDG_CFR_WDGTB_0</span></div><div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     WWDG_CFR_WDGTB_1</span></div><div class="line"><a name="l13937"></a><span class="lineno">13937</span>&#160;</div><div class="line"><a name="l13938"></a><span class="lineno">13938</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)                                           </span></div><div class="line"><a name="l13939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">13939</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1U &lt;&lt; WWDG_CFR_EWI_Pos)                     </span></div><div class="line"><a name="l13940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">13940</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div><div class="line"><a name="l13942"></a><span class="lineno">13942</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13943"></a><span class="lineno">13943</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)                                           </span></div><div class="line"><a name="l13944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">13944</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1U &lt;&lt; WWDG_SR_EWIF_Pos)                     </span></div><div class="line"><a name="l13945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">13945</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div><div class="line"><a name="l13948"></a><span class="lineno">13948</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13949"></a><span class="lineno">13949</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l13950"></a><span class="lineno">13950</span>&#160;<span class="comment">/*                                DBG                                         */</span></div><div class="line"><a name="l13951"></a><span class="lineno">13951</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l13952"></a><span class="lineno">13952</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l13953"></a><span class="lineno">13953</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div><div class="line"><a name="l13954"></a><span class="lineno">13954</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)                      </span></div><div class="line"><a name="l13955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">13955</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFU &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div><div class="line"><a name="l13956"></a><span class="lineno">13956</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk  </span></div><div class="line"><a name="l13957"></a><span class="lineno">13957</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)                     </span></div><div class="line"><a name="l13958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">13958</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFU &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l13959"></a><span class="lineno">13959</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk  </span></div><div class="line"><a name="l13960"></a><span class="lineno">13960</span>&#160;</div><div class="line"><a name="l13961"></a><span class="lineno">13961</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div><div class="line"><a name="l13962"></a><span class="lineno">13962</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                      (0U)                      </span></div><div class="line"><a name="l13963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">13963</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                      (0x1U &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos) </span></div><div class="line"><a name="l13964"></a><span class="lineno">13964</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                          DBGMCU_CR_DBG_SLEEP_Msk   </span></div><div class="line"><a name="l13965"></a><span class="lineno">13965</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                       (1U)                      </span></div><div class="line"><a name="l13966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">13966</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                       (0x1U &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div><div class="line"><a name="l13967"></a><span class="lineno">13967</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk    </span></div><div class="line"><a name="l13968"></a><span class="lineno">13968</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)                      </span></div><div class="line"><a name="l13969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">13969</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1U &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div><div class="line"><a name="l13970"></a><span class="lineno">13970</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk </span></div><div class="line"><a name="l13971"></a><span class="lineno">13971</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos                     (5U)                      </span></div><div class="line"><a name="l13972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">13972</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk                     (0x1U &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos) </span></div><div class="line"><a name="l13973"></a><span class="lineno">13973</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                         DBGMCU_CR_TRACE_IOEN_Msk  </span></div><div class="line"><a name="l13974"></a><span class="lineno">13974</span>&#160;</div><div class="line"><a name="l13975"></a><span class="lineno">13975</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos                     (6U)                      </span></div><div class="line"><a name="l13976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">13976</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk                     (0x3U &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div><div class="line"><a name="l13977"></a><span class="lineno">13977</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                         DBGMCU_CR_TRACE_MODE_Msk  </span></div><div class="line"><a name="l13978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">13978</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0                       (0x1U &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div><div class="line"><a name="l13979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">13979</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1                       (0x2U &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div><div class="line"><a name="l13981"></a><span class="lineno">13981</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l13982"></a><span class="lineno">13982</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos             (0U)                      </span></div><div class="line"><a name="l13983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be">13983</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) </span></div><div class="line"><a name="l13984"></a><span class="lineno">13984</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP                 DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk </span></div><div class="line"><a name="l13985"></a><span class="lineno">13985</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)                      </span></div><div class="line"><a name="l13986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">13986</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div><div class="line"><a name="l13987"></a><span class="lineno">13987</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk </span></div><div class="line"><a name="l13988"></a><span class="lineno">13988</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos             (2U)                      </span></div><div class="line"><a name="l13989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7dfb56349db84ef1ef5753e13cf2f48">13989</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) </span></div><div class="line"><a name="l13990"></a><span class="lineno">13990</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP                 DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk </span></div><div class="line"><a name="l13991"></a><span class="lineno">13991</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos             (3U)                      </span></div><div class="line"><a name="l13992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8">13992</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) </span></div><div class="line"><a name="l13993"></a><span class="lineno">13993</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP                 DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk </span></div><div class="line"><a name="l13994"></a><span class="lineno">13994</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos             (4U)                      </span></div><div class="line"><a name="l13995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1">13995</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) </span></div><div class="line"><a name="l13996"></a><span class="lineno">13996</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP                 DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk </span></div><div class="line"><a name="l13997"></a><span class="lineno">13997</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos             (5U)                      </span></div><div class="line"><a name="l13998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29df0ea459e1900942f3e26141e0f9dd">13998</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) </span></div><div class="line"><a name="l13999"></a><span class="lineno">13999</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP                 DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk </span></div><div class="line"><a name="l14000"></a><span class="lineno">14000</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos            (6U)                      </span></div><div class="line"><a name="l14001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfcabcb2e0efbe9e76b3eae58b30943b">14001</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) </span></div><div class="line"><a name="l14002"></a><span class="lineno">14002</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM12_STOP                DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk </span></div><div class="line"><a name="l14003"></a><span class="lineno">14003</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos            (7U)                      </span></div><div class="line"><a name="l14004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25332c23efcacd48317de37e337af6">14004</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) </span></div><div class="line"><a name="l14005"></a><span class="lineno">14005</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM13_STOP                DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk </span></div><div class="line"><a name="l14006"></a><span class="lineno">14006</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos            (8U)                      </span></div><div class="line"><a name="l14007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeec836ee0ced45ad06aa4b025f13987e">14007</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) </span></div><div class="line"><a name="l14008"></a><span class="lineno">14008</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP                DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk </span></div><div class="line"><a name="l14009"></a><span class="lineno">14009</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)                     </span></div><div class="line"><a name="l14010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">14010</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div><div class="line"><a name="l14011"></a><span class="lineno">14011</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk </span></div><div class="line"><a name="l14012"></a><span class="lineno">14012</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)                     </span></div><div class="line"><a name="l14013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">14013</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div><div class="line"><a name="l14014"></a><span class="lineno">14014</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk </span></div><div class="line"><a name="l14015"></a><span class="lineno">14015</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)                     </span></div><div class="line"><a name="l14016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">14016</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div><div class="line"><a name="l14017"></a><span class="lineno">14017</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk </span></div><div class="line"><a name="l14018"></a><span class="lineno">14018</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)                     </span></div><div class="line"><a name="l14019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">14019</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div><div class="line"><a name="l14020"></a><span class="lineno">14020</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk </span></div><div class="line"><a name="l14021"></a><span class="lineno">14021</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos    (22U)                     </span></div><div class="line"><a name="l14022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908">14022</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) </span></div><div class="line"><a name="l14023"></a><span class="lineno">14023</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk </span></div><div class="line"><a name="l14024"></a><span class="lineno">14024</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos    (23U)                     </span></div><div class="line"><a name="l14025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb7cd7e57d8d9888025cfbdea082b4">14025</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) </span></div><div class="line"><a name="l14026"></a><span class="lineno">14026</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk </span></div><div class="line"><a name="l14027"></a><span class="lineno">14027</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos    (24U)                     </span></div><div class="line"><a name="l14028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2c62689036837252c405b86956e4a84">14028</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) </span></div><div class="line"><a name="l14029"></a><span class="lineno">14029</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk </span></div><div class="line"><a name="l14030"></a><span class="lineno">14030</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos             (25U)                     </span></div><div class="line"><a name="l14031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cf0d5d23a0ac36f3c4c5515082221d">14031</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) </span></div><div class="line"><a name="l14032"></a><span class="lineno">14032</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN1_STOP                 DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk </span></div><div class="line"><a name="l14033"></a><span class="lineno">14033</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos             (26U)                     </span></div><div class="line"><a name="l14034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c0ae534d156b18cd9254ab942f88ff">14034</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) </span></div><div class="line"><a name="l14035"></a><span class="lineno">14035</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN2_STOP                 DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk </span></div><div class="line"><a name="l14036"></a><span class="lineno">14036</span>&#160;<span class="comment">/* Old IWDGSTOP bit definition, maintained for legacy purpose */</span></div><div class="line"><a name="l14037"></a><span class="lineno">14037</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP</span></div><div class="line"><a name="l14038"></a><span class="lineno">14038</span>&#160;</div><div class="line"><a name="l14039"></a><span class="lineno">14039</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB2_FZ register  ************/</span></div><div class="line"><a name="l14040"></a><span class="lineno">14040</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (0U)                      </span></div><div class="line"><a name="l14041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169">14041</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) </span></div><div class="line"><a name="l14042"></a><span class="lineno">14042</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk </span></div><div class="line"><a name="l14043"></a><span class="lineno">14043</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos             (1U)                      </span></div><div class="line"><a name="l14044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98002708ee350ecf61a72911df9850b5">14044</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) </span></div><div class="line"><a name="l14045"></a><span class="lineno">14045</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM8_STOP                 DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk </span></div><div class="line"><a name="l14046"></a><span class="lineno">14046</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos             (16U)                     </span></div><div class="line"><a name="l14047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080">14047</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) </span></div><div class="line"><a name="l14048"></a><span class="lineno">14048</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP                 DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk </span></div><div class="line"><a name="l14049"></a><span class="lineno">14049</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos            (17U)                     </span></div><div class="line"><a name="l14050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9390f2c13a5b525bd1e7bbd6501c7a67">14050</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) </span></div><div class="line"><a name="l14051"></a><span class="lineno">14051</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP                DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk </span></div><div class="line"><a name="l14052"></a><span class="lineno">14052</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos            (18U)                     </span></div><div class="line"><a name="l14053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6">14053</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) </span></div><div class="line"><a name="l14054"></a><span class="lineno">14054</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP                DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk </span></div><div class="line"><a name="l14055"></a><span class="lineno">14055</span>&#160;</div><div class="line"><a name="l14056"></a><span class="lineno">14056</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l14057"></a><span class="lineno">14057</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l14058"></a><span class="lineno">14058</span>&#160;<span class="comment">/*                                       USB_OTG                              */</span></div><div class="line"><a name="l14059"></a><span class="lineno">14059</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l14060"></a><span class="lineno">14060</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l14061"></a><span class="lineno">14061</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GOTGCTL register  ***********/</span></div><div class="line"><a name="l14062"></a><span class="lineno">14062</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS_Pos               (0U)                          </span></div><div class="line"><a name="l14063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27144da12fabf5f20058022b7a060375">14063</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS_Msk               (0x1U &lt;&lt; USB_OTG_GOTGCTL_SRQSCS_Pos) </span></div><div class="line"><a name="l14064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09ab672e632dfd87bfb97e10563dfac">14064</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS                   USB_OTG_GOTGCTL_SRQSCS_Msk    </span></div><div class="line"><a name="l14065"></a><span class="lineno">14065</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ_Pos                  (1U)                          </span></div><div class="line"><a name="l14066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911bbd5c9dff39b1539db5afda218133">14066</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ_Msk                  (0x1U &lt;&lt; USB_OTG_GOTGCTL_SRQ_Pos) </span></div><div class="line"><a name="l14067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade39c1039ab30f1ca7ff7c33dd3e1c1b">14067</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ                      USB_OTG_GOTGCTL_SRQ_Msk       </span></div><div class="line"><a name="l14068"></a><span class="lineno">14068</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_VBVALOEN_Pos             (2U)                          </span></div><div class="line"><a name="l14069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72fa7360667db727cf57de6600f7aef5">14069</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_VBVALOEN_Msk             (0x1U &lt;&lt; USB_OTG_GOTGCTL_VBVALOEN_Pos) </span></div><div class="line"><a name="l14070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421b6ddffc33aff647c7dee57ac2d2fd">14070</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_VBVALOEN                 USB_OTG_GOTGCTL_VBVALOEN_Msk  </span></div><div class="line"><a name="l14071"></a><span class="lineno">14071</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_VBVALOVAL_Pos            (3U)                          </span></div><div class="line"><a name="l14072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f253d70aa89bda1be7494bf0a3abd74">14072</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_VBVALOVAL_Msk            (0x1U &lt;&lt; USB_OTG_GOTGCTL_VBVALOVAL_Pos) </span></div><div class="line"><a name="l14073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84d6d26c3d269e98e2c0ced9018da790">14073</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_VBVALOVAL                USB_OTG_GOTGCTL_VBVALOVAL_Msk </span></div><div class="line"><a name="l14074"></a><span class="lineno">14074</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_AVALOEN_Pos              (4U)                          </span></div><div class="line"><a name="l14075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabee30fd82295c5f1992451191507e936">14075</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_AVALOEN_Msk              (0x1U &lt;&lt; USB_OTG_GOTGCTL_AVALOEN_Pos) </span></div><div class="line"><a name="l14076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7cdad48daaec5fb1ce7b8a700f7b7f">14076</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_AVALOEN                  USB_OTG_GOTGCTL_AVALOEN_Msk   </span></div><div class="line"><a name="l14077"></a><span class="lineno">14077</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_AVALOVAL_Pos             (5U)                          </span></div><div class="line"><a name="l14078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858631050caa5bb484df66ba03e991b8">14078</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_AVALOVAL_Msk             (0x1U &lt;&lt; USB_OTG_GOTGCTL_AVALOVAL_Pos) </span></div><div class="line"><a name="l14079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1fe7da2f7b997400513681d1a0094e7">14079</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_AVALOVAL                 USB_OTG_GOTGCTL_AVALOVAL_Msk  </span></div><div class="line"><a name="l14080"></a><span class="lineno">14080</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BVALOEN_Pos              (6U)                          </span></div><div class="line"><a name="l14081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63eefbe1e617c87c4630a4af26cad809">14081</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BVALOEN_Msk              (0x1U &lt;&lt; USB_OTG_GOTGCTL_BVALOEN_Pos) </span></div><div class="line"><a name="l14082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ec01fd29e6a1474505ed0289671eef6">14082</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BVALOEN                  USB_OTG_GOTGCTL_BVALOEN_Msk   </span></div><div class="line"><a name="l14083"></a><span class="lineno">14083</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BVALOVAL_Pos             (7U)                          </span></div><div class="line"><a name="l14084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcb1f928647f5b7d6526daee389a49b">14084</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BVALOVAL_Msk             (0x1U &lt;&lt; USB_OTG_GOTGCTL_BVALOVAL_Pos) </span></div><div class="line"><a name="l14085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf024b4f1ed6426306267073eec40d178">14085</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BVALOVAL                 USB_OTG_GOTGCTL_BVALOVAL_Msk  </span></div><div class="line"><a name="l14086"></a><span class="lineno">14086</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS_Pos               (8U)                          </span></div><div class="line"><a name="l14087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1172acd99753812214a91f822770fad">14087</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS_Msk               (0x1U &lt;&lt; USB_OTG_GOTGCTL_HNGSCS_Pos) </span></div><div class="line"><a name="l14088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0325825760f66d4792be59cde2a6fb36">14088</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS                   USB_OTG_GOTGCTL_HNGSCS_Msk    </span></div><div class="line"><a name="l14089"></a><span class="lineno">14089</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ_Pos                (9U)                          </span></div><div class="line"><a name="l14090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ce59b4eac11aed163f9b0a40ebd830">14090</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ_Msk                (0x1U &lt;&lt; USB_OTG_GOTGCTL_HNPRQ_Pos) </span></div><div class="line"><a name="l14091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5db1466d8363575ab2cc8e61855b6d9">14091</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ                    USB_OTG_GOTGCTL_HNPRQ_Msk     </span></div><div class="line"><a name="l14092"></a><span class="lineno">14092</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN_Pos              (10U)                         </span></div><div class="line"><a name="l14093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02604ee9f359f998fac804332d8e82e">14093</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN_Msk              (0x1U &lt;&lt; USB_OTG_GOTGCTL_HSHNPEN_Pos) </span></div><div class="line"><a name="l14094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b67d7ea4c4a3d92b031b1dc4e2d014">14094</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN                  USB_OTG_GOTGCTL_HSHNPEN_Msk   </span></div><div class="line"><a name="l14095"></a><span class="lineno">14095</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN_Pos               (11U)                         </span></div><div class="line"><a name="l14096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c847c2f7db2b4f25a4b807847cf5fd">14096</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN_Msk               (0x1U &lt;&lt; USB_OTG_GOTGCTL_DHNPEN_Pos) </span></div><div class="line"><a name="l14097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29b2224940ad3324855355f4fb52c51">14097</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN                   USB_OTG_GOTGCTL_DHNPEN_Msk    </span></div><div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_EHEN_Pos                 (12U)                         </span></div><div class="line"><a name="l14099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0defe5996ff00167216effaf5ddf5c0c">14099</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_EHEN_Msk                 (0x1U &lt;&lt; USB_OTG_GOTGCTL_EHEN_Pos) </span></div><div class="line"><a name="l14100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8d1609c3397bb1efe694c066c854e9">14100</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_EHEN                     USB_OTG_GOTGCTL_EHEN_Msk      </span></div><div class="line"><a name="l14101"></a><span class="lineno">14101</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS_Pos               (16U)                         </span></div><div class="line"><a name="l14102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcbeabffac3327cd545d469b58baf2f2">14102</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS_Msk               (0x1U &lt;&lt; USB_OTG_GOTGCTL_CIDSTS_Pos) </span></div><div class="line"><a name="l14103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ab7a1464a20fd128370a41c6b2c5db">14103</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS                   USB_OTG_GOTGCTL_CIDSTS_Msk    </span></div><div class="line"><a name="l14104"></a><span class="lineno">14104</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT_Pos                 (17U)                         </span></div><div class="line"><a name="l14105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cb7bd418b6f7625dd90c36be4a20008">14105</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT_Msk                 (0x1U &lt;&lt; USB_OTG_GOTGCTL_DBCT_Pos) </span></div><div class="line"><a name="l14106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28cd7384fa1d08b1aa518d5d8ed622d">14106</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT                     USB_OTG_GOTGCTL_DBCT_Msk      </span></div><div class="line"><a name="l14107"></a><span class="lineno">14107</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD_Pos                (18U)                         </span></div><div class="line"><a name="l14108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845bbc4c94240d4de22010b542f47ba8">14108</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD_Msk                (0x1U &lt;&lt; USB_OTG_GOTGCTL_ASVLD_Pos) </span></div><div class="line"><a name="l14109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd37f8bf64b304c6e4d053849f56748c">14109</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD                    USB_OTG_GOTGCTL_ASVLD_Msk     </span></div><div class="line"><a name="l14110"></a><span class="lineno">14110</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BSESVLD_Pos              (19U)                         </span></div><div class="line"><a name="l14111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd6b6a179c6c0b664bda471e29d05e5">14111</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BSESVLD_Msk              (0x1U &lt;&lt; USB_OTG_GOTGCTL_BSESVLD_Pos) </span></div><div class="line"><a name="l14112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d8d5e1dc7a7d3c98af8e0a4c0b626d">14112</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BSESVLD                  USB_OTG_GOTGCTL_BSESVLD_Msk   </span></div><div class="line"><a name="l14113"></a><span class="lineno">14113</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_OTGVER_Pos               (20U)                         </span></div><div class="line"><a name="l14114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9c62934f1f7527776e1edca2ae6085">14114</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_OTGVER_Msk               (0x1U &lt;&lt; USB_OTG_GOTGCTL_OTGVER_Pos) </span></div><div class="line"><a name="l14115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b5a54170511f5a5331ccb99ead2e54">14115</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_OTGVER                   USB_OTG_GOTGCTL_OTGVER_Msk    </span></div><div class="line"><a name="l14117"></a><span class="lineno">14117</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14118"></a><span class="lineno">14118</span>&#160;</div><div class="line"><a name="l14119"></a><span class="lineno">14119</span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_Pos                 (0U)                          </span></div><div class="line"><a name="l14120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2eed76dce0ee687f52e08f16bc4c1b">14120</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_Msk                 (0x3U &lt;&lt; USB_OTG_HCFG_FSLSPCS_Pos) </span></div><div class="line"><a name="l14121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a881de3c707878018490b8b3db282f7">14121</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS                     USB_OTG_HCFG_FSLSPCS_Msk      </span></div><div class="line"><a name="l14122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad229aff8e0584e5b5abbf80629e141cc">14122</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_0                   (0x1U &lt;&lt; USB_OTG_HCFG_FSLSPCS_Pos) </span></div><div class="line"><a name="l14123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga981001cbade2d922b72e1b06d6069da0">14123</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_1                   (0x2U &lt;&lt; USB_OTG_HCFG_FSLSPCS_Pos) </span></div><div class="line"><a name="l14124"></a><span class="lineno">14124</span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSS_Pos                   (2U)                          </span></div><div class="line"><a name="l14125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebb27b8d77f15f8100c1d27149fb7186">14125</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSS_Msk                   (0x1U &lt;&lt; USB_OTG_HCFG_FSLSS_Pos) </span></div><div class="line"><a name="l14126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98190493ea5b039322c77341e3cf61f8">14126</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSS                       USB_OTG_HCFG_FSLSS_Msk        </span></div><div class="line"><a name="l14128"></a><span class="lineno">14128</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14129"></a><span class="lineno">14129</span>&#160;</div><div class="line"><a name="l14130"></a><span class="lineno">14130</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_Pos                    (0U)                          </span></div><div class="line"><a name="l14131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6bf36ee06f07105efb0568bfb3c06d">14131</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_Msk                    (0x3U &lt;&lt; USB_OTG_DCFG_DSPD_Pos) </span></div><div class="line"><a name="l14132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f008e2b969946597b56824fef3cc7ef">14132</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD                        USB_OTG_DCFG_DSPD_Msk         </span></div><div class="line"><a name="l14133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f73c1cb1213fd6e28ce7409fc3c63d1">14133</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_0                      (0x1U &lt;&lt; USB_OTG_DCFG_DSPD_Pos) </span></div><div class="line"><a name="l14134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d4f6f3e5002c73be03457ab3ac4023">14134</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_1                      (0x2U &lt;&lt; USB_OTG_DCFG_DSPD_Pos) </span></div><div class="line"><a name="l14135"></a><span class="lineno">14135</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK_Pos                (2U)                          </span></div><div class="line"><a name="l14136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa785273cbe79b53e609ed2715cfbf98">14136</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK_Msk                (0x1U &lt;&lt; USB_OTG_DCFG_NZLSOHSK_Pos) </span></div><div class="line"><a name="l14137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c492b6fc8389b58b1879aa7d822137f">14137</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK                    USB_OTG_DCFG_NZLSOHSK_Msk     </span></div><div class="line"><a name="l14139"></a><span class="lineno">14139</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_Pos                     (4U)                          </span></div><div class="line"><a name="l14140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fabe86ac6ef650b9ad01a026b67a5d">14140</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_Msk                     (0x7FU &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div><div class="line"><a name="l14141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9fd5819883e2d18cad4c19af8146e1d">14141</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD                         USB_OTG_DCFG_DAD_Msk          </span></div><div class="line"><a name="l14142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34aa0076cdeff59113e9880458ae79ba">14142</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_0                       (0x01U &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div><div class="line"><a name="l14143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ba21ce25f42e2fbf706295a5ad031">14143</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_1                       (0x02U &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div><div class="line"><a name="l14144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d495202852341acc620ce02043281a6">14144</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_2                       (0x04U &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div><div class="line"><a name="l14145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa407810d17c7f3795fe268bd01120b">14145</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_3                       (0x08U &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div><div class="line"><a name="l14146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72351ad7cdbbd7992f70892b49a2a669">14146</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_4                       (0x10U &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div><div class="line"><a name="l14147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61f0d5b909af5196782bbe6e03855f06">14147</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_5                       (0x20U &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div><div class="line"><a name="l14148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae949fe90d15c793eb011958a4f600ac">14148</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_6                       (0x40U &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div><div class="line"><a name="l14150"></a><span class="lineno">14150</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_Pos                   (11U)                         </span></div><div class="line"><a name="l14151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga273b5f0a16f8276d0f0e76f216caa03f">14151</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_Msk                   (0x3U &lt;&lt; USB_OTG_DCFG_PFIVL_Pos) </span></div><div class="line"><a name="l14152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae423d6325aa35bb037304ba8f8235">14152</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL                       USB_OTG_DCFG_PFIVL_Msk        </span></div><div class="line"><a name="l14153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4e78c573f8cd0548bce86ce8593353d">14153</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_0                     (0x1U &lt;&lt; USB_OTG_DCFG_PFIVL_Pos) </span></div><div class="line"><a name="l14154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cc973db831fb86b1e122443a58aa7c">14154</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_1                     (0x2U &lt;&lt; USB_OTG_DCFG_PFIVL_Pos) </span></div><div class="line"><a name="l14156"></a><span class="lineno">14156</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_Pos               (24U)                         </span></div><div class="line"><a name="l14157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4407194cfda70b7408523c537ba03060">14157</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_Msk               (0x3U &lt;&lt; USB_OTG_DCFG_PERSCHIVL_Pos) </span></div><div class="line"><a name="l14158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb78d02bad573871d6b9d92100561a4">14158</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL                   USB_OTG_DCFG_PERSCHIVL_Msk    </span></div><div class="line"><a name="l14159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eef8bf8e73d8b94b0caf98caa978c11">14159</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_0                 (0x1U &lt;&lt; USB_OTG_DCFG_PERSCHIVL_Pos) </span></div><div class="line"><a name="l14160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e47455432a6c8c7c7400024427c25d8">14160</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_1                 (0x2U &lt;&lt; USB_OTG_DCFG_PERSCHIVL_Pos) </span></div><div class="line"><a name="l14162"></a><span class="lineno">14162</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_PCGCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14163"></a><span class="lineno">14163</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK_Pos                (0U)                          </span></div><div class="line"><a name="l14164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f118ddd4551c474f8edc23058876fdf">14164</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK_Msk                (0x1U &lt;&lt; USB_OTG_PCGCR_STPPCLK_Pos) </span></div><div class="line"><a name="l14165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac696153ff9f165deadff3fe0225849e8">14165</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK                    USB_OTG_PCGCR_STPPCLK_Msk     </span></div><div class="line"><a name="l14166"></a><span class="lineno">14166</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK_Pos               (1U)                          </span></div><div class="line"><a name="l14167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c302139df9ab546ce190277ecbc090">14167</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK_Msk               (0x1U &lt;&lt; USB_OTG_PCGCR_GATEHCLK_Pos) </span></div><div class="line"><a name="l14168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d6bcb65b4cb112d17466cf24c42e37f">14168</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK                   USB_OTG_PCGCR_GATEHCLK_Msk    </span></div><div class="line"><a name="l14169"></a><span class="lineno">14169</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP_Pos                (4U)                          </span></div><div class="line"><a name="l14170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd9eee61333c5bd9565e74be8daacb2">14170</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP_Msk                (0x1U &lt;&lt; USB_OTG_PCGCR_PHYSUSP_Pos) </span></div><div class="line"><a name="l14171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8c8a29c623fc354c03942a6a414c06">14171</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP                    USB_OTG_PCGCR_PHYSUSP_Msk     </span></div><div class="line"><a name="l14173"></a><span class="lineno">14173</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GOTGINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14174"></a><span class="lineno">14174</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SEDET_Pos                (2U)                          </span></div><div class="line"><a name="l14175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa244dfb48bb953763802745e978649b2">14175</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SEDET_Msk                (0x1U &lt;&lt; USB_OTG_GOTGINT_SEDET_Pos) </span></div><div class="line"><a name="l14176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e79a60810179da2479104fbf514a70">14176</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SEDET                    USB_OTG_GOTGINT_SEDET_Msk     </span></div><div class="line"><a name="l14177"></a><span class="lineno">14177</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG_Pos              (8U)                          </span></div><div class="line"><a name="l14178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750e5c8cbb573197c89318c8b99771e0">14178</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG_Msk              (0x1U &lt;&lt; USB_OTG_GOTGINT_SRSSCHG_Pos) </span></div><div class="line"><a name="l14179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5094462de3569f89fdcc641ead7d47">14179</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG                  USB_OTG_GOTGINT_SRSSCHG_Msk   </span></div><div class="line"><a name="l14180"></a><span class="lineno">14180</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG_Pos              (9U)                          </span></div><div class="line"><a name="l14181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83eeecbc4aa4d8bc1c1c6cac82695577">14181</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG_Msk              (0x1U &lt;&lt; USB_OTG_GOTGINT_HNSSCHG_Pos) </span></div><div class="line"><a name="l14182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fcdec0f5ff7e594b726dc63175a1f3">14182</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG                  USB_OTG_GOTGINT_HNSSCHG_Msk   </span></div><div class="line"><a name="l14183"></a><span class="lineno">14183</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET_Pos               (17U)                         </span></div><div class="line"><a name="l14184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c87ba48d57c205ce011dfa8b6888a9f">14184</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET_Msk               (0x1U &lt;&lt; USB_OTG_GOTGINT_HNGDET_Pos) </span></div><div class="line"><a name="l14185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16a656720e4914c0935ef597f9719ef">14185</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET                   USB_OTG_GOTGINT_HNGDET_Msk    </span></div><div class="line"><a name="l14186"></a><span class="lineno">14186</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG_Pos              (18U)                         </span></div><div class="line"><a name="l14187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2f3eeb46b9addf20afbc0f4e0c3196">14187</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG_Msk              (0x1U &lt;&lt; USB_OTG_GOTGINT_ADTOCHG_Pos) </span></div><div class="line"><a name="l14188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73e4e50f0fbe8376e87b833872f4b40">14188</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG                  USB_OTG_GOTGINT_ADTOCHG_Msk   </span></div><div class="line"><a name="l14189"></a><span class="lineno">14189</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE_Pos               (19U)                         </span></div><div class="line"><a name="l14190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4">14190</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE_Msk               (0x1U &lt;&lt; USB_OTG_GOTGINT_DBCDNE_Pos) </span></div><div class="line"><a name="l14191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa17e41c826fded604c1837cacae0b66">14191</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE                   USB_OTG_GOTGINT_DBCDNE_Msk    </span></div><div class="line"><a name="l14192"></a><span class="lineno">14192</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_IDCHNG_Pos               (20U)                         </span></div><div class="line"><a name="l14193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1086bee344420c368e11b23f624241a">14193</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_IDCHNG_Msk               (0x1U &lt;&lt; USB_OTG_GOTGINT_IDCHNG_Pos) </span></div><div class="line"><a name="l14194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce8a94c239225fe477db995705d5ecc">14194</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_IDCHNG                   USB_OTG_GOTGINT_IDCHNG_Msk    </span></div><div class="line"><a name="l14196"></a><span class="lineno">14196</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14197"></a><span class="lineno">14197</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_RWUSIG_Pos                  (0U)                          </span></div><div class="line"><a name="l14198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6caa072b60a7c1c580d47f5ac1d4a63d">14198</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_RWUSIG_Msk                  (0x1U &lt;&lt; USB_OTG_DCTL_RWUSIG_Pos) </span></div><div class="line"><a name="l14199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e87febbcda52c3b0b4679ce4fc10aae">14199</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_RWUSIG                      USB_OTG_DCTL_RWUSIG_Msk       </span></div><div class="line"><a name="l14200"></a><span class="lineno">14200</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SDIS_Pos                    (1U)                          </span></div><div class="line"><a name="l14201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f43895b41cdf03141fd07278679e9c">14201</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SDIS_Msk                    (0x1U &lt;&lt; USB_OTG_DCTL_SDIS_Pos) </span></div><div class="line"><a name="l14202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148c9f1be1abbca2c8568a079894c9d0">14202</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SDIS                        USB_OTG_DCTL_SDIS_Msk         </span></div><div class="line"><a name="l14203"></a><span class="lineno">14203</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GINSTS_Pos                  (2U)                          </span></div><div class="line"><a name="l14204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf928315cb36f5a39a14f58cb15468ec8">14204</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GINSTS_Msk                  (0x1U &lt;&lt; USB_OTG_DCTL_GINSTS_Pos) </span></div><div class="line"><a name="l14205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d6c5c6827fad61f6f8fa5553935fa">14205</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GINSTS                      USB_OTG_DCTL_GINSTS_Msk       </span></div><div class="line"><a name="l14206"></a><span class="lineno">14206</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GONSTS_Pos                  (3U)                          </span></div><div class="line"><a name="l14207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa880c9c7c5ee16534e0156380cf04d28">14207</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GONSTS_Msk                  (0x1U &lt;&lt; USB_OTG_DCTL_GONSTS_Pos) </span></div><div class="line"><a name="l14208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199625403480a432df8f653b9bee0bd4">14208</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GONSTS                      USB_OTG_DCTL_GONSTS_Msk       </span></div><div class="line"><a name="l14210"></a><span class="lineno">14210</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_Pos                    (4U)                          </span></div><div class="line"><a name="l14211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad771cd9b6f19e1f335016426d41dec48">14211</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_Msk                    (0x7U &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div><div class="line"><a name="l14212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebcf7c6c98c93f075f635cf0969c16f4">14212</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL                        USB_OTG_DCTL_TCTL_Msk         </span></div><div class="line"><a name="l14213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48750394a0e7d020b3b1e4c4b73b981f">14213</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_0                      (0x1U &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div><div class="line"><a name="l14214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27636cb092fce5a35e0dd25debc50294">14214</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_1                      (0x2U &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div><div class="line"><a name="l14215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ad49a50f4cb5a7c310e94d92daa889">14215</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_2                      (0x4U &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div><div class="line"><a name="l14216"></a><span class="lineno">14216</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGINAK_Pos                  (7U)                          </span></div><div class="line"><a name="l14217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa822717fd13eed433f8496f8c0b81482">14217</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGINAK_Msk                  (0x1U &lt;&lt; USB_OTG_DCTL_SGINAK_Pos) </span></div><div class="line"><a name="l14218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde278c400411575329026a0a8a67fa0">14218</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGINAK                      USB_OTG_DCTL_SGINAK_Msk       </span></div><div class="line"><a name="l14219"></a><span class="lineno">14219</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGINAK_Pos                  (8U)                          </span></div><div class="line"><a name="l14220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fb8854f9cb1d9e5aa9b55e4392af8b">14220</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGINAK_Msk                  (0x1U &lt;&lt; USB_OTG_DCTL_CGINAK_Pos) </span></div><div class="line"><a name="l14221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f87e323c35612737fbaeb7b1c52f2">14221</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGINAK                      USB_OTG_DCTL_CGINAK_Msk       </span></div><div class="line"><a name="l14222"></a><span class="lineno">14222</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGONAK_Pos                  (9U)                          </span></div><div class="line"><a name="l14223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54678325db99694db585d8ec50f46ae6">14223</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGONAK_Msk                  (0x1U &lt;&lt; USB_OTG_DCTL_SGONAK_Pos) </span></div><div class="line"><a name="l14224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717ea6d52263b0b9938ebf1f3ef4b409">14224</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGONAK                      USB_OTG_DCTL_SGONAK_Msk       </span></div><div class="line"><a name="l14225"></a><span class="lineno">14225</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGONAK_Pos                  (10U)                         </span></div><div class="line"><a name="l14226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b9fd237b82bf4b3556a7a344a0058c">14226</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGONAK_Msk                  (0x1U &lt;&lt; USB_OTG_DCTL_CGONAK_Pos) </span></div><div class="line"><a name="l14227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232f28bae3c9cd354b2fca1be518d043">14227</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGONAK                      USB_OTG_DCTL_CGONAK_Msk       </span></div><div class="line"><a name="l14228"></a><span class="lineno">14228</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE_Pos                (11U)                         </span></div><div class="line"><a name="l14229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2daaa82f3b3ea2bbfb3c0677c46b93b">14229</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE_Msk                (0x1U &lt;&lt; USB_OTG_DCTL_POPRGDNE_Pos) </span></div><div class="line"><a name="l14230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace837326945cc056aef6969fc24e1a09">14230</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE                    USB_OTG_DCTL_POPRGDNE_Msk     </span></div><div class="line"><a name="l14232"></a><span class="lineno">14232</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HFIR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14233"></a><span class="lineno">14233</span>&#160;<span class="preprocessor">#define USB_OTG_HFIR_FRIVL_Pos                   (0U)                          </span></div><div class="line"><a name="l14234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcdb6f745b118b51a607d89bbf864a0">14234</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFIR_FRIVL_Msk                   (0xFFFFU &lt;&lt; USB_OTG_HFIR_FRIVL_Pos) </span></div><div class="line"><a name="l14235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8345933ec4180c4ea9013291ce085a2d">14235</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFIR_FRIVL                       USB_OTG_HFIR_FRIVL_Msk        </span></div><div class="line"><a name="l14237"></a><span class="lineno">14237</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HFNUM register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14238"></a><span class="lineno">14238</span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FRNUM_Pos                  (0U)                          </span></div><div class="line"><a name="l14239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a555bd57d9e8f2a41d5b9499ad7c44">14239</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FRNUM_Msk                  (0xFFFFU &lt;&lt; USB_OTG_HFNUM_FRNUM_Pos) </span></div><div class="line"><a name="l14240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab240bcea196fe42725639b82a3ceac75">14240</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FRNUM                      USB_OTG_HFNUM_FRNUM_Msk       </span></div><div class="line"><a name="l14241"></a><span class="lineno">14241</span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FTREM_Pos                  (16U)                         </span></div><div class="line"><a name="l14242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad58aef8796a09f03191b07f54244b67f">14242</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FTREM_Msk                  (0xFFFFU &lt;&lt; USB_OTG_HFNUM_FTREM_Pos) </span></div><div class="line"><a name="l14243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a24f44589040844690a0d6d2f23c13">14243</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FTREM                      USB_OTG_HFNUM_FTREM_Msk       </span></div><div class="line"><a name="l14245"></a><span class="lineno">14245</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14246"></a><span class="lineno">14246</span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS_Pos                 (0U)                          </span></div><div class="line"><a name="l14247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474e845231f3f8f1de1d4be1e99167ca">14247</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS_Msk                 (0x1U &lt;&lt; USB_OTG_DSTS_SUSPSTS_Pos) </span></div><div class="line"><a name="l14248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8faf1dcd3fb686cc4acf23ca6f4b71ec">14248</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS                     USB_OTG_DSTS_SUSPSTS_Msk      </span></div><div class="line"><a name="l14250"></a><span class="lineno">14250</span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_Pos                 (1U)                          </span></div><div class="line"><a name="l14251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270bfa6f7139f8a15af6a55c4b48c167">14251</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_Msk                 (0x3U &lt;&lt; USB_OTG_DSTS_ENUMSPD_Pos) </span></div><div class="line"><a name="l14252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68e749d3365b8b6aba2002718a16e94">14252</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD                     USB_OTG_DSTS_ENUMSPD_Msk      </span></div><div class="line"><a name="l14253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b85a30093b2120bd2f0dca9a2fabd46">14253</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_0                   (0x1U &lt;&lt; USB_OTG_DSTS_ENUMSPD_Pos) </span></div><div class="line"><a name="l14254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38dcfba81d842a0514d24f42fbea815c">14254</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_1                   (0x2U &lt;&lt; USB_OTG_DSTS_ENUMSPD_Pos) </span></div><div class="line"><a name="l14255"></a><span class="lineno">14255</span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_EERR_Pos                    (3U)                          </span></div><div class="line"><a name="l14256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3125d311d52b88b33109ffd3b1c2b194">14256</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_EERR_Msk                    (0x1U &lt;&lt; USB_OTG_DSTS_EERR_Pos) </span></div><div class="line"><a name="l14257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9787add94a212edfffa82dd2fe47863">14257</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_EERR                        USB_OTG_DSTS_EERR_Msk         </span></div><div class="line"><a name="l14258"></a><span class="lineno">14258</span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_FNSOF_Pos                   (8U)                          </span></div><div class="line"><a name="l14259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa7bb17de01b147c98b6c23e4f146cd">14259</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_FNSOF_Msk                   (0x3FFFU &lt;&lt; USB_OTG_DSTS_FNSOF_Pos) </span></div><div class="line"><a name="l14260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047ff56c1d9fbd02b738f2a5bf768a45">14260</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_FNSOF                       USB_OTG_DSTS_FNSOF_Msk        </span></div><div class="line"><a name="l14262"></a><span class="lineno">14262</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GAHBCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14263"></a><span class="lineno">14263</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_GINT_Pos                 (0U)                          </span></div><div class="line"><a name="l14264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfab3e804f69049a10d08b30d986ecf0">14264</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_GINT_Msk                 (0x1U &lt;&lt; USB_OTG_GAHBCFG_GINT_Pos) </span></div><div class="line"><a name="l14265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bbe9e90d56d2aa225ff5532e15c6e">14265</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_GINT                     USB_OTG_GAHBCFG_GINT_Msk      </span></div><div class="line"><a name="l14266"></a><span class="lineno">14266</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_Pos              (1U)                          </span></div><div class="line"><a name="l14267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f129cc1f698c1a272851d848541397c">14267</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_Msk              (0xFU &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div><div class="line"><a name="l14268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ffbca11bd10b4d94843a5084078fdd4">14268</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN                  USB_OTG_GAHBCFG_HBSTLEN_Msk   </span></div><div class="line"><a name="l14269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccaf834ac65b3859e6f0519d2c4d75d">14269</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_0                (0x0U &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div><div class="line"><a name="l14270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944e91046cd27e0bea8954bd56a45a94">14270</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_1                (0x1U &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div><div class="line"><a name="l14271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b9994176dc5115431b0a537ad26900c">14271</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_2                (0x3U &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div><div class="line"><a name="l14272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac6781cf82fd4c21a342b4e8c8f25f8">14272</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_3                (0x5U &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div><div class="line"><a name="l14273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60a1aed37523932d2cbfa6e78963e28">14273</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_4                (0x7U &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div><div class="line"><a name="l14274"></a><span class="lineno">14274</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN_Pos                (5U)                          </span></div><div class="line"><a name="l14275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d9f42ed7111f4a498e213ceae2d357">14275</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN_Msk                (0x1U &lt;&lt; USB_OTG_GAHBCFG_DMAEN_Pos) </span></div><div class="line"><a name="l14276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b9ace9572bb6ec977594c8b4b0825f">14276</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN                    USB_OTG_GAHBCFG_DMAEN_Msk     </span></div><div class="line"><a name="l14277"></a><span class="lineno">14277</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL_Pos              (7U)                          </span></div><div class="line"><a name="l14278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbed93fcc3e44debab0f9a6b8f56a4e4">14278</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL_Msk              (0x1U &lt;&lt; USB_OTG_GAHBCFG_TXFELVL_Pos) </span></div><div class="line"><a name="l14279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a8af9d1d89b731426db773905ae4450">14279</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL                  USB_OTG_GAHBCFG_TXFELVL_Msk   </span></div><div class="line"><a name="l14280"></a><span class="lineno">14280</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL_Pos             (8U)                          </span></div><div class="line"><a name="l14281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce05358bc5a54302af1f296bd1338c4">14281</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL_Msk             (0x1U &lt;&lt; USB_OTG_GAHBCFG_PTXFELVL_Pos) </span></div><div class="line"><a name="l14282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7443f8ddb5b67b506637b282923a0c57">14282</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL                 USB_OTG_GAHBCFG_PTXFELVL_Msk  </span></div><div class="line"><a name="l14284"></a><span class="lineno">14284</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GUSBCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14285"></a><span class="lineno">14285</span>&#160;</div><div class="line"><a name="l14286"></a><span class="lineno">14286</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_Pos                (0U)                          </span></div><div class="line"><a name="l14287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03324441e7f1d314a3d553097a97d98">14287</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_Msk                (0x7U &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div><div class="line"><a name="l14288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb035573c48f1055126d94a3c15dd5f3">14288</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL                    USB_OTG_GUSBCFG_TOCAL_Msk     </span></div><div class="line"><a name="l14289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9afeebc0fdfffa134586228627d0994">14289</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_0                  (0x1U &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div><div class="line"><a name="l14290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad406f5ebd83521f075d973f1afae39f8">14290</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_1                  (0x2U &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div><div class="line"><a name="l14291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c336a75d6e5035c376667f9794d9aae">14291</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_2                  (0x4U &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div><div class="line"><a name="l14292"></a><span class="lineno">14292</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL_Pos               (6U)                          </span></div><div class="line"><a name="l14293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3373712099429d9b7186af1f2bf1e662">14293</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL_Msk               (0x1U &lt;&lt; USB_OTG_GUSBCFG_PHYSEL_Pos) </span></div><div class="line"><a name="l14294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2148059ec3e6a804d102ed9964c9a005">14294</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL                   USB_OTG_GUSBCFG_PHYSEL_Msk    </span></div><div class="line"><a name="l14295"></a><span class="lineno">14295</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP_Pos               (8U)                          </span></div><div class="line"><a name="l14296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdc662f62192d4b3b04c2967dc17499">14296</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP_Msk               (0x1U &lt;&lt; USB_OTG_GUSBCFG_SRPCAP_Pos) </span></div><div class="line"><a name="l14297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cadf8d7d278615a2681c308d69a1f4">14297</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP                   USB_OTG_GUSBCFG_SRPCAP_Msk    </span></div><div class="line"><a name="l14298"></a><span class="lineno">14298</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP_Pos               (9U)                          </span></div><div class="line"><a name="l14299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014d25d1f767f3db5ad0c60e7c752607">14299</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP_Msk               (0x1U &lt;&lt; USB_OTG_GUSBCFG_HNPCAP_Pos) </span></div><div class="line"><a name="l14300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e220d23f5739e07442461204a70a2c7">14300</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP                   USB_OTG_GUSBCFG_HNPCAP_Msk    </span></div><div class="line"><a name="l14301"></a><span class="lineno">14301</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_Pos                 (10U)                         </span></div><div class="line"><a name="l14302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec02000199e190ce726adc091bd9fc18">14302</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_Msk                 (0xFU &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div><div class="line"><a name="l14303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf4c990f79714f2747232ccb7470d4c">14303</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT                     USB_OTG_GUSBCFG_TRDT_Msk      </span></div><div class="line"><a name="l14304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f21fcd7d2ba96955088e33afa034e5">14304</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_0                   (0x1U &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div><div class="line"><a name="l14305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad316e69d3679d7fa0a73caf577e1d2b8">14305</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_1                   (0x2U &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div><div class="line"><a name="l14306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ecdc45ec0654c353bee6da6d17a9a6">14306</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_2                   (0x4U &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div><div class="line"><a name="l14307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga019e347f4b9b5a2bf980b90e921c23f0">14307</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_3                   (0x8U &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div><div class="line"><a name="l14308"></a><span class="lineno">14308</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS_Pos              (15U)                         </span></div><div class="line"><a name="l14309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga754ace191e8556620eec7c93ba53a914">14309</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS_Msk              (0x1U &lt;&lt; USB_OTG_GUSBCFG_PHYLPCS_Pos) </span></div><div class="line"><a name="l14310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87e134cc67f7b77efcb1506f7ca57b64">14310</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS                  USB_OTG_GUSBCFG_PHYLPCS_Msk   </span></div><div class="line"><a name="l14311"></a><span class="lineno">14311</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS_Pos             (17U)                         </span></div><div class="line"><a name="l14312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff2a24486b52bc1e86707e5e4f9ebbd9">14312</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS_Msk             (0x1U &lt;&lt; USB_OTG_GUSBCFG_ULPIFSLS_Pos) </span></div><div class="line"><a name="l14313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad0a14d1e0b69f72209ac0de8290862">14313</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS                 USB_OTG_GUSBCFG_ULPIFSLS_Msk  </span></div><div class="line"><a name="l14314"></a><span class="lineno">14314</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR_Pos               (18U)                         </span></div><div class="line"><a name="l14315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2787eb50165fdc318425a15808e195d7">14315</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR_Msk               (0x1U &lt;&lt; USB_OTG_GUSBCFG_ULPIAR_Pos) </span></div><div class="line"><a name="l14316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9996da3f96fd45ce80d12a1db533b89d">14316</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR                   USB_OTG_GUSBCFG_ULPIAR_Msk    </span></div><div class="line"><a name="l14317"></a><span class="lineno">14317</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM_Pos              (19U)                         </span></div><div class="line"><a name="l14318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb75fefda7133445f8372502ee6dc415">14318</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM_Msk              (0x1U &lt;&lt; USB_OTG_GUSBCFG_ULPICSM_Pos) </span></div><div class="line"><a name="l14319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7f25e19a542791bcb97956262637e9b">14319</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM                  USB_OTG_GUSBCFG_ULPICSM_Msk   </span></div><div class="line"><a name="l14320"></a><span class="lineno">14320</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos           (20U)                         </span></div><div class="line"><a name="l14321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f99055d4e1309feeba94e88c767f03">14321</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk           (0x1U &lt;&lt; USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) </span></div><div class="line"><a name="l14322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafad0b734f8f4511d7839385a01f105b6">14322</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD               USB_OTG_GUSBCFG_ULPIEVBUSD_Msk </span></div><div class="line"><a name="l14323"></a><span class="lineno">14323</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos           (21U)                         </span></div><div class="line"><a name="l14324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c1b32f50469cd6f5b5728b85af1ad0">14324</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk           (0x1U &lt;&lt; USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) </span></div><div class="line"><a name="l14325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a57c032717ceeeef110b7fd33cddd79">14325</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI               USB_OTG_GUSBCFG_ULPIEVBUSI_Msk </span></div><div class="line"><a name="l14326"></a><span class="lineno">14326</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS_Pos                (22U)                         </span></div><div class="line"><a name="l14327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f3f8f8230c13d226cfc088d2ef2f5b">14327</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS_Msk                (0x1U &lt;&lt; USB_OTG_GUSBCFG_TSDPS_Pos) </span></div><div class="line"><a name="l14328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1cdbe63bf7a5b2212e602f88a16796">14328</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS                    USB_OTG_GUSBCFG_TSDPS_Msk     </span></div><div class="line"><a name="l14329"></a><span class="lineno">14329</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI_Pos                 (23U)                         </span></div><div class="line"><a name="l14330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f30e987d548455287896e9f5600a6">14330</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI_Msk                 (0x1U &lt;&lt; USB_OTG_GUSBCFG_PCCI_Pos) </span></div><div class="line"><a name="l14331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae325703f616d90c6c22198c288fa4f28">14331</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI                     USB_OTG_GUSBCFG_PCCI_Msk      </span></div><div class="line"><a name="l14332"></a><span class="lineno">14332</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI_Pos                 (24U)                         </span></div><div class="line"><a name="l14333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89a6d18ebdbf9a78551b167eedf7c2f">14333</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI_Msk                 (0x1U &lt;&lt; USB_OTG_GUSBCFG_PTCI_Pos) </span></div><div class="line"><a name="l14334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55174040ef4566af2326b0a424bff30a">14334</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI                     USB_OTG_GUSBCFG_PTCI_Msk      </span></div><div class="line"><a name="l14335"></a><span class="lineno">14335</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD_Pos              (25U)                         </span></div><div class="line"><a name="l14336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2349edc84b6a82c2e350ae60c3c49b">14336</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD_Msk              (0x1U &lt;&lt; USB_OTG_GUSBCFG_ULPIIPD_Pos) </span></div><div class="line"><a name="l14337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga240a106dc942384f0c0dae11a7efc018">14337</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD                  USB_OTG_GUSBCFG_ULPIIPD_Msk   </span></div><div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD_Pos                (29U)                         </span></div><div class="line"><a name="l14339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9aae8e1a49ed8a7d8b3d8a779581a3">14339</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD_Msk                (0x1U &lt;&lt; USB_OTG_GUSBCFG_FHMOD_Pos) </span></div><div class="line"><a name="l14340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2bafa204b663017c8c08dcd42c1c031">14340</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD                    USB_OTG_GUSBCFG_FHMOD_Msk     </span></div><div class="line"><a name="l14341"></a><span class="lineno">14341</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD_Pos                (30U)                         </span></div><div class="line"><a name="l14342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cc2f6447eb4b2e36588e604b66d2b8">14342</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD_Msk                (0x1U &lt;&lt; USB_OTG_GUSBCFG_FDMOD_Pos) </span></div><div class="line"><a name="l14343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga012379ec9a2c86e7d28f5dc882fed0c5">14343</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD                    USB_OTG_GUSBCFG_FDMOD_Msk     </span></div><div class="line"><a name="l14344"></a><span class="lineno">14344</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT_Pos               (31U)                         </span></div><div class="line"><a name="l14345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ac2f68e29f0584ba980f3d396eb1e2">14345</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT_Msk               (0x1U &lt;&lt; USB_OTG_GUSBCFG_CTXPKT_Pos) </span></div><div class="line"><a name="l14346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efb62f80533abcf9cecd96815200380">14346</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT                   USB_OTG_GUSBCFG_CTXPKT_Msk    </span></div><div class="line"><a name="l14348"></a><span class="lineno">14348</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GRSTCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14349"></a><span class="lineno">14349</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST_Pos                (0U)                          </span></div><div class="line"><a name="l14350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff29d2fa7bd837e8130717b43e71a04">14350</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST_Msk                (0x1U &lt;&lt; USB_OTG_GRSTCTL_CSRST_Pos) </span></div><div class="line"><a name="l14351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2e85306ee6705e7120877dee47d50b0">14351</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST                    USB_OTG_GRSTCTL_CSRST_Msk     </span></div><div class="line"><a name="l14352"></a><span class="lineno">14352</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST_Pos                (1U)                          </span></div><div class="line"><a name="l14353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff92f8742438f99c8e81d37c63e8fbf0">14353</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST_Msk                (0x1U &lt;&lt; USB_OTG_GRSTCTL_HSRST_Pos) </span></div><div class="line"><a name="l14354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a5f9be64498b49d12a3dc7b5bb4d0c">14354</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST                    USB_OTG_GRSTCTL_HSRST_Msk     </span></div><div class="line"><a name="l14355"></a><span class="lineno">14355</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST_Pos                (2U)                          </span></div><div class="line"><a name="l14356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8b8125ce36876edcb9041304fb0d81">14356</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST_Msk                (0x1U &lt;&lt; USB_OTG_GRSTCTL_FCRST_Pos) </span></div><div class="line"><a name="l14357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6417d13d2568b05676800c9eda4bdfb">14357</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST                    USB_OTG_GRSTCTL_FCRST_Msk     </span></div><div class="line"><a name="l14358"></a><span class="lineno">14358</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH_Pos              (4U)                          </span></div><div class="line"><a name="l14359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e6d47098a622dd1002f38438db5db6d">14359</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH_Msk              (0x1U &lt;&lt; USB_OTG_GRSTCTL_RXFFLSH_Pos) </span></div><div class="line"><a name="l14360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe28fdd671e34e48f5d96119fd91cab">14360</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH                  USB_OTG_GRSTCTL_RXFFLSH_Msk   </span></div><div class="line"><a name="l14361"></a><span class="lineno">14361</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH_Pos              (5U)                          </span></div><div class="line"><a name="l14362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3ea77b9f0bdd2cb5e6c104d28278de">14362</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH_Msk              (0x1U &lt;&lt; USB_OTG_GRSTCTL_TXFFLSH_Pos) </span></div><div class="line"><a name="l14363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac92d0ccd406f33733199edbee13eeb7b">14363</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH                  USB_OTG_GRSTCTL_TXFFLSH_Msk   </span></div><div class="line"><a name="l14366"></a><span class="lineno">14366</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_Pos               (6U)                          </span></div><div class="line"><a name="l14367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15516a0193e467d3a42dfe24a7a20b09">14367</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_Msk               (0x1FU &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l14368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d15f7c8d94dbf1b67b6d7fda680a5ad">14368</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM                   USB_OTG_GRSTCTL_TXFNUM_Msk    </span></div><div class="line"><a name="l14369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d4785ae9db0a59b8e945be32582fa3">14369</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_0                 (0x01U &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l14370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260a76595ceb569e47b30fc946ce7f84">14370</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_1                 (0x02U &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l14371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fc2f146c00833e94244fdb640fcbd4">14371</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_2                 (0x04U &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l14372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625608800e950e7540f7888a281ab91e">14372</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_3                 (0x08U &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l14373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafacdf091f563680eafdd5500809c912f">14373</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_4                 (0x10U &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l14374"></a><span class="lineno">14374</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ_Pos               (30U)                         </span></div><div class="line"><a name="l14375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32cd68230279be0476ab2bafd5f8e1d">14375</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ_Msk               (0x1U &lt;&lt; USB_OTG_GRSTCTL_DMAREQ_Pos) </span></div><div class="line"><a name="l14376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf152b268977d411b34bf47e674a8239a">14376</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ                   USB_OTG_GRSTCTL_DMAREQ_Msk    </span></div><div class="line"><a name="l14377"></a><span class="lineno">14377</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL_Pos               (31U)                         </span></div><div class="line"><a name="l14378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd9f38aa1f6dcc20c4eeb13a6547a46">14378</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL_Msk               (0x1U &lt;&lt; USB_OTG_GRSTCTL_AHBIDL_Pos) </span></div><div class="line"><a name="l14379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc525ece665c5448d652166bf962b7a">14379</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL                   USB_OTG_GRSTCTL_AHBIDL_Msk    </span></div><div class="line"><a name="l14381"></a><span class="lineno">14381</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DIEPMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14382"></a><span class="lineno">14382</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM_Pos                (0U)                          </span></div><div class="line"><a name="l14383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d4f31482f2ac26051500e0c8f3a0869">14383</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM_Msk                (0x1U &lt;&lt; USB_OTG_DIEPMSK_XFRCM_Pos) </span></div><div class="line"><a name="l14384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5c0badd33dc95fa7897bd4bb558ad6">14384</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM                    USB_OTG_DIEPMSK_XFRCM_Msk     </span></div><div class="line"><a name="l14385"></a><span class="lineno">14385</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM_Pos                 (1U)                          </span></div><div class="line"><a name="l14386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f93bf9a17e71b2f6d82c485ec81c464">14386</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM_Msk                 (0x1U &lt;&lt; USB_OTG_DIEPMSK_EPDM_Pos) </span></div><div class="line"><a name="l14387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd42de5994316c7c765e349aceaf1718">14387</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM                     USB_OTG_DIEPMSK_EPDM_Msk      </span></div><div class="line"><a name="l14388"></a><span class="lineno">14388</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TOM_Pos                  (3U)                          </span></div><div class="line"><a name="l14389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3ef8fc38aa3179714c5ac82ac381e94">14389</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TOM_Msk                  (0x1U &lt;&lt; USB_OTG_DIEPMSK_TOM_Pos) </span></div><div class="line"><a name="l14390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7329fbd5f4d78564704e80cbdcfb6a8f">14390</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TOM                      USB_OTG_DIEPMSK_TOM_Msk       </span></div><div class="line"><a name="l14391"></a><span class="lineno">14391</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos            (4U)                          </span></div><div class="line"><a name="l14392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7c9ebfa6013f1aed7b853573298a0a">14392</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk            (0x1U &lt;&lt; USB_OTG_DIEPMSK_ITTXFEMSK_Pos) </span></div><div class="line"><a name="l14393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a6c7819bcf9554d7f20c9ba4ad99dd">14393</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK                USB_OTG_DIEPMSK_ITTXFEMSK_Msk </span></div><div class="line"><a name="l14394"></a><span class="lineno">14394</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM_Pos              (5U)                          </span></div><div class="line"><a name="l14395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9558bbbb276b63f32baf0dc2c9e37a87">14395</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM_Msk              (0x1U &lt;&lt; USB_OTG_DIEPMSK_INEPNMM_Pos) </span></div><div class="line"><a name="l14396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f85531f0e6f963d30dbc284c23fb92">14396</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM                  USB_OTG_DIEPMSK_INEPNMM_Msk   </span></div><div class="line"><a name="l14397"></a><span class="lineno">14397</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM_Pos              (6U)                          </span></div><div class="line"><a name="l14398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4413974123f59fa698d3f79b8218016">14398</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM_Msk              (0x1U &lt;&lt; USB_OTG_DIEPMSK_INEPNEM_Pos) </span></div><div class="line"><a name="l14399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a366ee28afa322e37670c3eb5d0722">14399</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM                  USB_OTG_DIEPMSK_INEPNEM_Msk   </span></div><div class="line"><a name="l14400"></a><span class="lineno">14400</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM_Pos               (8U)                          </span></div><div class="line"><a name="l14401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e7e1dc554fdd79e23762aac9e2338b0">14401</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM_Msk               (0x1U &lt;&lt; USB_OTG_DIEPMSK_TXFURM_Pos) </span></div><div class="line"><a name="l14402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d10ab688d3bf47aaf8180daf0624e9d">14402</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM                   USB_OTG_DIEPMSK_TXFURM_Msk    </span></div><div class="line"><a name="l14403"></a><span class="lineno">14403</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_BIM_Pos                  (9U)                          </span></div><div class="line"><a name="l14404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf510f548548201cdaef6370c77bd644">14404</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_BIM_Msk                  (0x1U &lt;&lt; USB_OTG_DIEPMSK_BIM_Pos) </span></div><div class="line"><a name="l14405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd5dbb2c67a3dd71a8fe6563441d243">14405</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_BIM                      USB_OTG_DIEPMSK_BIM_Msk       </span></div><div class="line"><a name="l14407"></a><span class="lineno">14407</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HPTXSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14408"></a><span class="lineno">14408</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL_Pos             (0U)                          </span></div><div class="line"><a name="l14409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49ec3e222a628b813a802f9ebb28448">14409</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL_Msk             (0xFFFFU &lt;&lt; USB_OTG_HPTXSTS_PTXFSAVL_Pos) </span></div><div class="line"><a name="l14410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37734d4115211633d584e59cbeabe19">14410</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL                 USB_OTG_HPTXSTS_PTXFSAVL_Msk  </span></div><div class="line"><a name="l14411"></a><span class="lineno">14411</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_Pos              (16U)                         </span></div><div class="line"><a name="l14412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a34e5dc4826091ab53667fa1d0d6d7">14412</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_Msk              (0xFFU &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div><div class="line"><a name="l14413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338e5e7a3613da0d1dbca7bcdced15ca">14413</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV                  USB_OTG_HPTXSTS_PTXQSAV_Msk   </span></div><div class="line"><a name="l14414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0029668daec1137fa7373e7b151099ac">14414</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_0                (0x01U &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div><div class="line"><a name="l14415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96badb4855acc006656a4045db4170f2">14415</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_1                (0x02U &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div><div class="line"><a name="l14416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e29269f12dd3a01bdccd31b5fefcdf">14416</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_2                (0x04U &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div><div class="line"><a name="l14417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac36241d1f9e6a781b55952f6ae8ca4ea">14417</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_3                (0x08U &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div><div class="line"><a name="l14418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf8f748b5a048fd46fc3c710daddf2a">14418</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_4                (0x10U &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div><div class="line"><a name="l14419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0ab79df9fad1b945edb6384dbc8e3d">14419</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_5                (0x20U &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div><div class="line"><a name="l14420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba458280e9d6532dd12837a90742f408">14420</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_6                (0x40U &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div><div class="line"><a name="l14421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873ee2b3f86e357de46cd936a899ed31">14421</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_7                (0x80U &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div><div class="line"><a name="l14423"></a><span class="lineno">14423</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_Pos              (24U)                         </span></div><div class="line"><a name="l14424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4378a888dfbf5185446cdf184521471b">14424</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_Msk              (0xFFU &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div><div class="line"><a name="l14425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c9381ee78a71b8c91e76a974fd633f1">14425</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP                  USB_OTG_HPTXSTS_PTXQTOP_Msk   </span></div><div class="line"><a name="l14426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4f9d82388f22aedd70ffc2074f8526">14426</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_0                (0x01U &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div><div class="line"><a name="l14427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b75ae59aa46eb3f366e0c0eb18a953e">14427</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_1                (0x02U &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div><div class="line"><a name="l14428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c079a1cad8c676ff57e997fddcc939">14428</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_2                (0x04U &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div><div class="line"><a name="l14429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f71961a65f5c88a0bcfea71c88bfab">14429</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_3                (0x08U &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div><div class="line"><a name="l14430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10291d16c7f539b1fb2d6e0b22fd7cbf">14430</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_4                (0x10U &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div><div class="line"><a name="l14431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bac7d58ce0353c4570601a5a8c04090">14431</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_5                (0x20U &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div><div class="line"><a name="l14432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164af5e3ff7a7c104028840b5ccb8447">14432</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_6                (0x40U &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div><div class="line"><a name="l14433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66e43fdfea8df808ae46b41537c5b0a">14433</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_7                (0x80U &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div><div class="line"><a name="l14435"></a><span class="lineno">14435</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HAINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14436"></a><span class="lineno">14436</span>&#160;<span class="preprocessor">#define USB_OTG_HAINT_HAINT_Pos                  (0U)                          </span></div><div class="line"><a name="l14437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d40f68bf4ce28cec78ad449152f16e2">14437</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINT_HAINT_Msk                  (0xFFFFU &lt;&lt; USB_OTG_HAINT_HAINT_Pos) </span></div><div class="line"><a name="l14438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f6ce630f54df1a49314012a612d98d">14438</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINT_HAINT                      USB_OTG_HAINT_HAINT_Msk       </span></div><div class="line"><a name="l14440"></a><span class="lineno">14440</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DOEPMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14441"></a><span class="lineno">14441</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM_Pos                (0U)                          </span></div><div class="line"><a name="l14442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722790431dd642e348bcded588d7e824">14442</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM_Msk                (0x1U &lt;&lt; USB_OTG_DOEPMSK_XFRCM_Pos) </span></div><div class="line"><a name="l14443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e4371d47a5b0cfcc1235fbb9fbd7931">14443</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM                    USB_OTG_DOEPMSK_XFRCM_Msk     </span></div><div class="line"><a name="l14444"></a><span class="lineno">14444</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM_Pos                 (1U)                          </span></div><div class="line"><a name="l14445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b3d4b03a79afdb9c3a5b9e40d07158">14445</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM_Msk                 (0x1U &lt;&lt; USB_OTG_DOEPMSK_EPDM_Pos) </span></div><div class="line"><a name="l14446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6078d0855016e26c85d0a5b935e6f6ba">14446</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM                     USB_OTG_DOEPMSK_EPDM_Msk      </span></div><div class="line"><a name="l14447"></a><span class="lineno">14447</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM_Pos                (3U)                          </span></div><div class="line"><a name="l14448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafccb9d1a7a0af8c8ed2be97eff94a8d1">14448</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM_Msk                (0x1U &lt;&lt; USB_OTG_DOEPMSK_STUPM_Pos) </span></div><div class="line"><a name="l14449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb61e805f1e512b80a7b33efcca6182e">14449</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM                    USB_OTG_DOEPMSK_STUPM_Msk     </span></div><div class="line"><a name="l14450"></a><span class="lineno">14450</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM_Pos               (4U)                          </span></div><div class="line"><a name="l14451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7df1cf9a2583c2a2c079c2743db0c0a">14451</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM_Msk               (0x1U &lt;&lt; USB_OTG_DOEPMSK_OTEPDM_Pos) </span></div><div class="line"><a name="l14452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad472667f09c79f0ca122586ae032e9df">14452</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM                   USB_OTG_DOEPMSK_OTEPDM_Msk    </span></div><div class="line"><a name="l14453"></a><span class="lineno">14453</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM_Pos             (5U)                          </span></div><div class="line"><a name="l14454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2715f06a8df58db51a00016f761d6b0">14454</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM_Msk             (0x1U &lt;&lt; USB_OTG_DOEPMSK_OTEPSPRM_Pos) </span></div><div class="line"><a name="l14455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b959b8d57d5bace18e35d95de09a77">14455</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM                 USB_OTG_DOEPMSK_OTEPSPRM_Msk  </span></div><div class="line"><a name="l14456"></a><span class="lineno">14456</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP_Pos              (6U)                          </span></div><div class="line"><a name="l14457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990e43476d2858b9b8b0a1e10ddd3ca1">14457</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP_Msk              (0x1U &lt;&lt; USB_OTG_DOEPMSK_B2BSTUP_Pos) </span></div><div class="line"><a name="l14458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ef878371c32d6157a619ec42144c09">14458</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP                  USB_OTG_DOEPMSK_B2BSTUP_Msk   </span></div><div class="line"><a name="l14459"></a><span class="lineno">14459</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM_Pos                 (8U)                          </span></div><div class="line"><a name="l14460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf413b92fd7377313378c481fbf28c6f0">14460</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM_Msk                 (0x1U &lt;&lt; USB_OTG_DOEPMSK_OPEM_Pos) </span></div><div class="line"><a name="l14461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bf486957377a746a55ae6203ea697c">14461</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM                     USB_OTG_DOEPMSK_OPEM_Msk      </span></div><div class="line"><a name="l14462"></a><span class="lineno">14462</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM_Pos                 (9U)                          </span></div><div class="line"><a name="l14463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93f1e928648830df23013e8868ed53a">14463</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM_Msk                 (0x1U &lt;&lt; USB_OTG_DOEPMSK_BOIM_Pos) </span></div><div class="line"><a name="l14464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980f37cfb000d12f7752530986d5069c">14464</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM                     USB_OTG_DOEPMSK_BOIM_Msk      </span></div><div class="line"><a name="l14466"></a><span class="lineno">14466</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GINTSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14467"></a><span class="lineno">14467</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CMOD_Pos                 (0U)                          </span></div><div class="line"><a name="l14468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38b6e32c779099c6cdba55e857f33e0">14468</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CMOD_Msk                 (0x1U &lt;&lt; USB_OTG_GINTSTS_CMOD_Pos) </span></div><div class="line"><a name="l14469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga357496f2734867ddaf5a00cc61ff0191">14469</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CMOD                     USB_OTG_GINTSTS_CMOD_Msk      </span></div><div class="line"><a name="l14470"></a><span class="lineno">14470</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_MMIS_Pos                 (1U)                          </span></div><div class="line"><a name="l14471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6421c9e8b57f5343e197c85008ae82d5">14471</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_MMIS_Msk                 (0x1U &lt;&lt; USB_OTG_GINTSTS_MMIS_Pos) </span></div><div class="line"><a name="l14472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c1ac0fa6a6a1b95d1dfc2b90383a39">14472</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_MMIS                     USB_OTG_GINTSTS_MMIS_Msk      </span></div><div class="line"><a name="l14473"></a><span class="lineno">14473</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT_Pos               (2U)                          </span></div><div class="line"><a name="l14474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7154d80c30c1c71720c35ce47aed996b">14474</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_OTGINT_Pos) </span></div><div class="line"><a name="l14475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7ff1e46bfa5481522003726a1b6304">14475</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT                   USB_OTG_GINTSTS_OTGINT_Msk    </span></div><div class="line"><a name="l14476"></a><span class="lineno">14476</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SOF_Pos                  (3U)                          </span></div><div class="line"><a name="l14477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b32ff2365c138b8454bec261a44e5">14477</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SOF_Msk                  (0x1U &lt;&lt; USB_OTG_GINTSTS_SOF_Pos) </span></div><div class="line"><a name="l14478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478373e0aea76bfad1c9d8e93c33a2f8">14478</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SOF                      USB_OTG_GINTSTS_SOF_Msk       </span></div><div class="line"><a name="l14479"></a><span class="lineno">14479</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL_Pos               (4U)                          </span></div><div class="line"><a name="l14480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb089db587ace41b14385dda34247e5">14480</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_RXFLVL_Pos) </span></div><div class="line"><a name="l14481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7c264becfe7a116ae20933173b1e5b">14481</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL                   USB_OTG_GINTSTS_RXFLVL_Msk    </span></div><div class="line"><a name="l14482"></a><span class="lineno">14482</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE_Pos               (5U)                          </span></div><div class="line"><a name="l14483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750ef2111fed4186378990d5b4604911">14483</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_NPTXFE_Pos) </span></div><div class="line"><a name="l14484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84f417f4c311418505bcd04e6b9cbdf">14484</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE                   USB_OTG_GINTSTS_NPTXFE_Msk    </span></div><div class="line"><a name="l14485"></a><span class="lineno">14485</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF_Pos             (6U)                          </span></div><div class="line"><a name="l14486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac8bce3f4c26db797f4d5bc1fbbf56a3">14486</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF_Msk             (0x1U &lt;&lt; USB_OTG_GINTSTS_GINAKEFF_Pos) </span></div><div class="line"><a name="l14487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf16d8b480c90018eaf6a717c989100">14487</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF                 USB_OTG_GINTSTS_GINAKEFF_Msk  </span></div><div class="line"><a name="l14488"></a><span class="lineno">14488</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos           (7U)                          </span></div><div class="line"><a name="l14489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2197d4cc945121d9c75d7d9701e64c5">14489</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk           (0x1U &lt;&lt; USB_OTG_GINTSTS_BOUTNAKEFF_Pos) </span></div><div class="line"><a name="l14490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2966f09bafa5de7b1ee2bbddfc2628fc">14490</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF               USB_OTG_GINTSTS_BOUTNAKEFF_Msk </span></div><div class="line"><a name="l14491"></a><span class="lineno">14491</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP_Pos                (10U)                         </span></div><div class="line"><a name="l14492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d506f6959a079205ed975944e8e1189">14492</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP_Msk                (0x1U &lt;&lt; USB_OTG_GINTSTS_ESUSP_Pos) </span></div><div class="line"><a name="l14493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d72bb12c0c5bf1d17290c49b392027">14493</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP                    USB_OTG_GINTSTS_ESUSP_Msk     </span></div><div class="line"><a name="l14494"></a><span class="lineno">14494</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP_Pos              (11U)                         </span></div><div class="line"><a name="l14495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e012bb063b871af8f27698f652d757d">14495</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP_Msk              (0x1U &lt;&lt; USB_OTG_GINTSTS_USBSUSP_Pos) </span></div><div class="line"><a name="l14496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd16c90192e1c43d95c16265f86cdd5d">14496</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP                  USB_OTG_GINTSTS_USBSUSP_Msk   </span></div><div class="line"><a name="l14497"></a><span class="lineno">14497</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBRST_Pos               (12U)                         </span></div><div class="line"><a name="l14498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cc0c061635f5ac73557643af51a1441">14498</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBRST_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_USBRST_Pos) </span></div><div class="line"><a name="l14499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga446f240725aaa8a702b70763cef41661">14499</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBRST                   USB_OTG_GINTSTS_USBRST_Msk    </span></div><div class="line"><a name="l14500"></a><span class="lineno">14500</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE_Pos              (13U)                         </span></div><div class="line"><a name="l14501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4300a8cbfa6b81490d1747b67966f63b">14501</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE_Msk              (0x1U &lt;&lt; USB_OTG_GINTSTS_ENUMDNE_Pos) </span></div><div class="line"><a name="l14502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d4e3bdfdfc08a0cc2db20a34cbd598">14502</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE                  USB_OTG_GINTSTS_ENUMDNE_Msk   </span></div><div class="line"><a name="l14503"></a><span class="lineno">14503</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP_Pos              (14U)                         </span></div><div class="line"><a name="l14504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca4fde1933a925bf08275f0dc66fab3">14504</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP_Msk              (0x1U &lt;&lt; USB_OTG_GINTSTS_ISOODRP_Pos) </span></div><div class="line"><a name="l14505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad550fd1c59868de214b47c06ef72af16">14505</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP                  USB_OTG_GINTSTS_ISOODRP_Msk   </span></div><div class="line"><a name="l14506"></a><span class="lineno">14506</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_EOPF_Pos                 (15U)                         </span></div><div class="line"><a name="l14507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c09e625f1d9bc1b803c5930d0e0298">14507</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_EOPF_Msk                 (0x1U &lt;&lt; USB_OTG_GINTSTS_EOPF_Pos) </span></div><div class="line"><a name="l14508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e72bb03e22a40500af8f0cf4a34d4a8">14508</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_EOPF                     USB_OTG_GINTSTS_EOPF_Msk      </span></div><div class="line"><a name="l14509"></a><span class="lineno">14509</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT_Pos               (18U)                         </span></div><div class="line"><a name="l14510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17b5ac65578ca653e41479144a6f1fc">14510</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_IEPINT_Pos) </span></div><div class="line"><a name="l14511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba3464cca97f65b232975c7ede5f3928">14511</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT                   USB_OTG_GINTSTS_IEPINT_Msk    </span></div><div class="line"><a name="l14512"></a><span class="lineno">14512</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT_Pos               (19U)                         </span></div><div class="line"><a name="l14513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005e49f60424a85b2abd5315691093dd">14513</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_OEPINT_Pos) </span></div><div class="line"><a name="l14514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7191a4ff25e5834f2ebdf0b61103294b">14514</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT                   USB_OTG_GINTSTS_OEPINT_Msk    </span></div><div class="line"><a name="l14515"></a><span class="lineno">14515</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR_Pos             (20U)                         </span></div><div class="line"><a name="l14516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf380deb48e6ff5e99ab18c74684dd51e">14516</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR_Msk             (0x1U &lt;&lt; USB_OTG_GINTSTS_IISOIXFR_Pos) </span></div><div class="line"><a name="l14517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d9ad7356460a81cfb01e4a39d9fe14">14517</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR                 USB_OTG_GINTSTS_IISOIXFR_Msk  </span></div><div class="line"><a name="l14518"></a><span class="lineno">14518</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos    (21U)                         </span></div><div class="line"><a name="l14519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038bf029239a7327a134697d89adf4d2">14519</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk    (0x1U &lt;&lt; USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) </span></div><div class="line"><a name="l14520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590d7ef0d41e8499b968429da4bbe289">14520</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT        USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk </span></div><div class="line"><a name="l14521"></a><span class="lineno">14521</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP_Pos            (22U)                         </span></div><div class="line"><a name="l14522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7b0f4c8c2bbc97f303685f3d236bb0b">14522</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP_Msk            (0x1U &lt;&lt; USB_OTG_GINTSTS_DATAFSUSP_Pos) </span></div><div class="line"><a name="l14523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3ca6a1a8087c2c60a6980fa365776d">14523</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP                USB_OTG_GINTSTS_DATAFSUSP_Msk </span></div><div class="line"><a name="l14524"></a><span class="lineno">14524</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RSTDET_Pos               (23U)                         </span></div><div class="line"><a name="l14525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c732d221dd99c4870e2b4edc2f8fcea">14525</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RSTDET_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_RSTDET_Pos) </span></div><div class="line"><a name="l14526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d2e560acb5dd71aa3609288af6a876f">14526</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RSTDET                   USB_OTG_GINTSTS_RSTDET_Msk    </span></div><div class="line"><a name="l14527"></a><span class="lineno">14527</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT_Pos              (24U)                         </span></div><div class="line"><a name="l14528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d8553b58efc1196c9390088c8c28cac">14528</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT_Msk              (0x1U &lt;&lt; USB_OTG_GINTSTS_HPRTINT_Pos) </span></div><div class="line"><a name="l14529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea3470d78914a470f9aba4367f7609d">14529</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT                  USB_OTG_GINTSTS_HPRTINT_Msk   </span></div><div class="line"><a name="l14530"></a><span class="lineno">14530</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HCINT_Pos                (25U)                         </span></div><div class="line"><a name="l14531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367de65d703dfe6cb6db52c76f996f85">14531</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HCINT_Msk                (0x1U &lt;&lt; USB_OTG_GINTSTS_HCINT_Pos) </span></div><div class="line"><a name="l14532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc1e52a9576a68e762d473c74225d2a">14532</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HCINT                    USB_OTG_GINTSTS_HCINT_Msk     </span></div><div class="line"><a name="l14533"></a><span class="lineno">14533</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE_Pos                (26U)                         </span></div><div class="line"><a name="l14534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16028501b6619df3019f71876b649884">14534</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE_Msk                (0x1U &lt;&lt; USB_OTG_GINTSTS_PTXFE_Pos) </span></div><div class="line"><a name="l14535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce397157106fc508c7f067d8efb7396">14535</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE                    USB_OTG_GINTSTS_PTXFE_Msk     </span></div><div class="line"><a name="l14536"></a><span class="lineno">14536</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_LPMINT_Pos               (27U)                         </span></div><div class="line"><a name="l14537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3686797a49169645f92ceabe07da070f">14537</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_LPMINT_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_LPMINT_Pos) </span></div><div class="line"><a name="l14538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bacabfd433c848b456fc4f8dfea341b">14538</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_LPMINT                   USB_OTG_GINTSTS_LPMINT_Msk    </span></div><div class="line"><a name="l14539"></a><span class="lineno">14539</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG_Pos              (28U)                         </span></div><div class="line"><a name="l14540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99288d13e884a0c4c554d3219bf56f51">14540</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG_Msk              (0x1U &lt;&lt; USB_OTG_GINTSTS_CIDSCHG_Pos) </span></div><div class="line"><a name="l14541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931ec3cde136bc655953191000a16855">14541</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG                  USB_OTG_GINTSTS_CIDSCHG_Msk   </span></div><div class="line"><a name="l14542"></a><span class="lineno">14542</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT_Pos              (29U)                         </span></div><div class="line"><a name="l14543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bf091e3d68accaeb0237700d77c9fc3">14543</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT_Msk              (0x1U &lt;&lt; USB_OTG_GINTSTS_DISCINT_Pos) </span></div><div class="line"><a name="l14544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7ef887fec0170857c82ad7a142cce98">14544</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT                  USB_OTG_GINTSTS_DISCINT_Msk   </span></div><div class="line"><a name="l14545"></a><span class="lineno">14545</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT_Pos               (30U)                         </span></div><div class="line"><a name="l14546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cf1033876ca51d197c2652b87bd084">14546</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_SRQINT_Pos) </span></div><div class="line"><a name="l14547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f152a76e8a4457cf7f2cd93a95d3fd">14547</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT                   USB_OTG_GINTSTS_SRQINT_Msk    </span></div><div class="line"><a name="l14548"></a><span class="lineno">14548</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT_Pos               (31U)                         </span></div><div class="line"><a name="l14549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0607db8d81e1637d4f91fbddb26bc25">14549</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT_Msk               (0x1U &lt;&lt; USB_OTG_GINTSTS_WKUINT_Pos) </span></div><div class="line"><a name="l14550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60bc942876444a039c20070d3a91055e">14550</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT                   USB_OTG_GINTSTS_WKUINT_Msk    </span></div><div class="line"><a name="l14552"></a><span class="lineno">14552</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14553"></a><span class="lineno">14553</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_MMISM_Pos                (1U)                          </span></div><div class="line"><a name="l14554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ccb0f8c7955022c74175b060f1a5e4">14554</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_MMISM_Msk                (0x1U &lt;&lt; USB_OTG_GINTMSK_MMISM_Pos) </span></div><div class="line"><a name="l14555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49ccdddf721bcdb2d44915f210b3e2e2">14555</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_MMISM                    USB_OTG_GINTMSK_MMISM_Msk     </span></div><div class="line"><a name="l14556"></a><span class="lineno">14556</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT_Pos               (2U)                          </span></div><div class="line"><a name="l14557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff43c3b891b1e76c1e0242a2bab658c">14557</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT_Msk               (0x1U &lt;&lt; USB_OTG_GINTMSK_OTGINT_Pos) </span></div><div class="line"><a name="l14558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1138fd4386ac29900b5c46ec7754b4ff">14558</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT                   USB_OTG_GINTMSK_OTGINT_Msk    </span></div><div class="line"><a name="l14559"></a><span class="lineno">14559</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SOFM_Pos                 (3U)                          </span></div><div class="line"><a name="l14560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03618e5abf25fbd2f495b47e6121402a">14560</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SOFM_Msk                 (0x1U &lt;&lt; USB_OTG_GINTMSK_SOFM_Pos) </span></div><div class="line"><a name="l14561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd83cf86e077c35fdc47e2a2666b391">14561</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SOFM                     USB_OTG_GINTMSK_SOFM_Msk      </span></div><div class="line"><a name="l14562"></a><span class="lineno">14562</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM_Pos              (4U)                          </span></div><div class="line"><a name="l14563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0f9299eaf0a9987bb07d6d4ba05228">14563</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM_Msk              (0x1U &lt;&lt; USB_OTG_GINTMSK_RXFLVLM_Pos) </span></div><div class="line"><a name="l14564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca853066f092884b6c6af005eee77ed">14564</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM                  USB_OTG_GINTMSK_RXFLVLM_Msk   </span></div><div class="line"><a name="l14565"></a><span class="lineno">14565</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM_Pos              (5U)                          </span></div><div class="line"><a name="l14566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67278c309dddbbaa4cc520416c60d9be">14566</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM_Msk              (0x1U &lt;&lt; USB_OTG_GINTMSK_NPTXFEM_Pos) </span></div><div class="line"><a name="l14567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b7860f3dc90a9f46e46e2dc133f2e4">14567</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM                  USB_OTG_GINTMSK_NPTXFEM_Msk   </span></div><div class="line"><a name="l14568"></a><span class="lineno">14568</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM_Pos            (6U)                          </span></div><div class="line"><a name="l14569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53aed86becf8549f65f3038d0d5da115">14569</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM_Msk            (0x1U &lt;&lt; USB_OTG_GINTMSK_GINAKEFFM_Pos) </span></div><div class="line"><a name="l14570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb2bbcd11ddee87630472eb01897d3d">14570</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM                USB_OTG_GINTMSK_GINAKEFFM_Msk </span></div><div class="line"><a name="l14571"></a><span class="lineno">14571</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM_Pos            (7U)                          </span></div><div class="line"><a name="l14572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360c770dba2809d002ba1cf317179988">14572</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM_Msk            (0x1U &lt;&lt; USB_OTG_GINTMSK_GONAKEFFM_Pos) </span></div><div class="line"><a name="l14573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9de7677f70e7fcb4dab90228bdb484">14573</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM                USB_OTG_GINTMSK_GONAKEFFM_Msk </span></div><div class="line"><a name="l14574"></a><span class="lineno">14574</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM_Pos               (10U)                         </span></div><div class="line"><a name="l14575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed33a7a408afafbce8c6243e2345433">14575</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM_Msk               (0x1U &lt;&lt; USB_OTG_GINTMSK_ESUSPM_Pos) </span></div><div class="line"><a name="l14576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa0fc70a7e7198d7d6f179d9cae29394">14576</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM                   USB_OTG_GINTMSK_ESUSPM_Msk    </span></div><div class="line"><a name="l14577"></a><span class="lineno">14577</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM_Pos             (11U)                         </span></div><div class="line"><a name="l14578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cee5301fb072bbea3e3b095d12e08d">14578</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM_Msk             (0x1U &lt;&lt; USB_OTG_GINTMSK_USBSUSPM_Pos) </span></div><div class="line"><a name="l14579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7afb2b0396964430aeb1c7650012fe6">14579</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM                 USB_OTG_GINTMSK_USBSUSPM_Msk  </span></div><div class="line"><a name="l14580"></a><span class="lineno">14580</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBRST_Pos               (12U)                         </span></div><div class="line"><a name="l14581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9356341b405c61209433fd206e5edc4">14581</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBRST_Msk               (0x1U &lt;&lt; USB_OTG_GINTMSK_USBRST_Pos) </span></div><div class="line"><a name="l14582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0935f9f5fb77fee0755ceaaa787bb7f6">14582</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBRST                   USB_OTG_GINTMSK_USBRST_Msk    </span></div><div class="line"><a name="l14583"></a><span class="lineno">14583</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM_Pos             (13U)                         </span></div><div class="line"><a name="l14584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc647118b4e7ef089e014a6da2e42f9e">14584</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM_Msk             (0x1U &lt;&lt; USB_OTG_GINTMSK_ENUMDNEM_Pos) </span></div><div class="line"><a name="l14585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066078d17a4216093855cc210ab6764">14585</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM                 USB_OTG_GINTMSK_ENUMDNEM_Msk  </span></div><div class="line"><a name="l14586"></a><span class="lineno">14586</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM_Pos             (14U)                         </span></div><div class="line"><a name="l14587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442bbb88091efa2c2f707909e51477f3">14587</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM_Msk             (0x1U &lt;&lt; USB_OTG_GINTMSK_ISOODRPM_Pos) </span></div><div class="line"><a name="l14588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e01710480bf4d5edf5c344798c88624">14588</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM                 USB_OTG_GINTMSK_ISOODRPM_Msk  </span></div><div class="line"><a name="l14589"></a><span class="lineno">14589</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM_Pos                (15U)                         </span></div><div class="line"><a name="l14590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53404953b235600349f7f631caff940b">14590</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM_Msk                (0x1U &lt;&lt; USB_OTG_GINTMSK_EOPFM_Pos) </span></div><div class="line"><a name="l14591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd06eee1627ac5ba7212a728f19e4fe8">14591</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM                    USB_OTG_GINTMSK_EOPFM_Msk     </span></div><div class="line"><a name="l14592"></a><span class="lineno">14592</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM_Pos               (17U)                         </span></div><div class="line"><a name="l14593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf538166d934b884ae39bdfe98cbd16b6">14593</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM_Msk               (0x1U &lt;&lt; USB_OTG_GINTMSK_EPMISM_Pos) </span></div><div class="line"><a name="l14594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35ecb8ef940b0ace19712f5fefa1193c">14594</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM                   USB_OTG_GINTMSK_EPMISM_Msk    </span></div><div class="line"><a name="l14595"></a><span class="lineno">14595</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT_Pos               (18U)                         </span></div><div class="line"><a name="l14596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae283ace2a396c147245a581322b25761">14596</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT_Msk               (0x1U &lt;&lt; USB_OTG_GINTMSK_IEPINT_Pos) </span></div><div class="line"><a name="l14597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7b0d0879e3d57e3a21610ab590da6ae">14597</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT                   USB_OTG_GINTMSK_IEPINT_Msk    </span></div><div class="line"><a name="l14598"></a><span class="lineno">14598</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT_Pos               (19U)                         </span></div><div class="line"><a name="l14599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdffda36a1a980f7d77038e2e5acb29">14599</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT_Msk               (0x1U &lt;&lt; USB_OTG_GINTMSK_OEPINT_Pos) </span></div><div class="line"><a name="l14600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff1341cabf6155e197f657b12237dbb8">14600</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT                   USB_OTG_GINTMSK_OEPINT_Msk    </span></div><div class="line"><a name="l14601"></a><span class="lineno">14601</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM_Pos            (20U)                         </span></div><div class="line"><a name="l14602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932753540aef5f14f8801ea26789cef4">14602</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM_Msk            (0x1U &lt;&lt; USB_OTG_GINTMSK_IISOIXFRM_Pos) </span></div><div class="line"><a name="l14603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a505c6af38c507dfe84028d6194e08e">14603</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM                USB_OTG_GINTMSK_IISOIXFRM_Msk </span></div><div class="line"><a name="l14604"></a><span class="lineno">14604</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos      (21U)                         </span></div><div class="line"><a name="l14605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7fc2d5326991ca1857dcc4825688d21">14605</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk      (0x1U &lt;&lt; USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) </span></div><div class="line"><a name="l14606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1">14606</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM          USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk </span></div><div class="line"><a name="l14607"></a><span class="lineno">14607</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM_Pos               (22U)                         </span></div><div class="line"><a name="l14608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941f4e537d06501247b906cbd37410c7">14608</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM_Msk               (0x1U &lt;&lt; USB_OTG_GINTMSK_FSUSPM_Pos) </span></div><div class="line"><a name="l14609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29d6ecd5e6c802a6214b814f6466b58">14609</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM                   USB_OTG_GINTMSK_FSUSPM_Msk    </span></div><div class="line"><a name="l14610"></a><span class="lineno">14610</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RSTDEM_Pos               (23U)                         </span></div><div class="line"><a name="l14611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5608e8046cccbe4b2a26ef5c1bc9ba6d">14611</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RSTDEM_Msk               (0x1U &lt;&lt; USB_OTG_GINTMSK_RSTDEM_Pos) </span></div><div class="line"><a name="l14612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca31b5b4fd7d710131aa75c17247ac7">14612</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RSTDEM                   USB_OTG_GINTMSK_RSTDEM_Msk    </span></div><div class="line"><a name="l14613"></a><span class="lineno">14613</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM_Pos                (24U)                         </span></div><div class="line"><a name="l14614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f3349ecf1e586219b22452f93d3725">14614</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM_Msk                (0x1U &lt;&lt; USB_OTG_GINTMSK_PRTIM_Pos) </span></div><div class="line"><a name="l14615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b1d4a903966e3ad62a8c299875a082">14615</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM                    USB_OTG_GINTMSK_PRTIM_Msk     </span></div><div class="line"><a name="l14616"></a><span class="lineno">14616</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_HCIM_Pos                 (25U)                         </span></div><div class="line"><a name="l14617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91482bd34447d0e44c2bf4ad9b9e3aa0">14617</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_HCIM_Msk                 (0x1U &lt;&lt; USB_OTG_GINTMSK_HCIM_Pos) </span></div><div class="line"><a name="l14618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff8e84db67f2f7c46998c2236f9c6cc">14618</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_HCIM                     USB_OTG_GINTMSK_HCIM_Msk      </span></div><div class="line"><a name="l14619"></a><span class="lineno">14619</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM_Pos               (26U)                         </span></div><div class="line"><a name="l14620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7146797fddc3a6bae1b081568810f35e">14620</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM_Msk               (0x1U &lt;&lt; USB_OTG_GINTMSK_PTXFEM_Pos) </span></div><div class="line"><a name="l14621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2744ae4d8e4c018a9a541af8ce68d01d">14621</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM                   USB_OTG_GINTMSK_PTXFEM_Msk    </span></div><div class="line"><a name="l14622"></a><span class="lineno">14622</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_LPMINTM_Pos              (27U)                         </span></div><div class="line"><a name="l14623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5081096cd7b3cb3494272718b992898">14623</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_LPMINTM_Msk              (0x1U &lt;&lt; USB_OTG_GINTMSK_LPMINTM_Pos) </span></div><div class="line"><a name="l14624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e7fc8641a07a92999fcd15be89a203">14624</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_LPMINTM                  USB_OTG_GINTMSK_LPMINTM_Msk   </span></div><div class="line"><a name="l14625"></a><span class="lineno">14625</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM_Pos             (28U)                         </span></div><div class="line"><a name="l14626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4b71ca238b78977cad1c0362044065">14626</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM_Msk             (0x1U &lt;&lt; USB_OTG_GINTMSK_CIDSCHGM_Pos) </span></div><div class="line"><a name="l14627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe390b69b7379dc93f9c25b6b35a71f2">14627</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM                 USB_OTG_GINTMSK_CIDSCHGM_Msk  </span></div><div class="line"><a name="l14628"></a><span class="lineno">14628</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT_Pos              (29U)                         </span></div><div class="line"><a name="l14629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f387040509ac1ea94b3dbc95302e54">14629</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT_Msk              (0x1U &lt;&lt; USB_OTG_GINTMSK_DISCINT_Pos) </span></div><div class="line"><a name="l14630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de24048cab1948503c26d09ee5a4397">14630</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT                  USB_OTG_GINTMSK_DISCINT_Msk   </span></div><div class="line"><a name="l14631"></a><span class="lineno">14631</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM_Pos                (30U)                         </span></div><div class="line"><a name="l14632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga075abd906877496518197feccbd33643">14632</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM_Msk                (0x1U &lt;&lt; USB_OTG_GINTMSK_SRQIM_Pos) </span></div><div class="line"><a name="l14633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896592b90dc012f3c4d004cd2280fb8f">14633</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM                    USB_OTG_GINTMSK_SRQIM_Msk     </span></div><div class="line"><a name="l14634"></a><span class="lineno">14634</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_WUIM_Pos                 (31U)                         </span></div><div class="line"><a name="l14635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf042e8854e22eacdba2faa356fe1b58">14635</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_WUIM_Msk                 (0x1U &lt;&lt; USB_OTG_GINTMSK_WUIM_Pos) </span></div><div class="line"><a name="l14636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab641d285c79ab1b54c1d0c615afe87f5">14636</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_WUIM                     USB_OTG_GINTMSK_WUIM_Msk      </span></div><div class="line"><a name="l14638"></a><span class="lineno">14638</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DAINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14639"></a><span class="lineno">14639</span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_IEPINT_Pos                 (0U)                          </span></div><div class="line"><a name="l14640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0458c7203562b2f88f6301ee5914b5be">14640</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_IEPINT_Msk                 (0xFFFFU &lt;&lt; USB_OTG_DAINT_IEPINT_Pos) </span></div><div class="line"><a name="l14641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac640d7686606412f8b3593fc3bc76976">14641</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_IEPINT                     USB_OTG_DAINT_IEPINT_Msk      </span></div><div class="line"><a name="l14642"></a><span class="lineno">14642</span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_OEPINT_Pos                 (16U)                         </span></div><div class="line"><a name="l14643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1224c9e9728d40025d9326e31a0c6b">14643</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_OEPINT_Msk                 (0xFFFFU &lt;&lt; USB_OTG_DAINT_OEPINT_Pos) </span></div><div class="line"><a name="l14644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1da6e6b0cb689727710c7c23162fb5d">14644</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_OEPINT                     USB_OTG_DAINT_OEPINT_Msk      </span></div><div class="line"><a name="l14646"></a><span class="lineno">14646</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HAINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14647"></a><span class="lineno">14647</span>&#160;<span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM_Pos              (0U)                          </span></div><div class="line"><a name="l14648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326da6d7c5280028f57cf69bc5958b4a">14648</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM_Msk              (0xFFFFU &lt;&lt; USB_OTG_HAINTMSK_HAINTM_Pos) </span></div><div class="line"><a name="l14649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1f2419baf94819340bd759b09004121">14649</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM                  USB_OTG_HAINTMSK_HAINTM_Msk   </span></div><div class="line"><a name="l14651"></a><span class="lineno">14651</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GRXSTSP register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14652"></a><span class="lineno">14652</span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM_Pos                (0U)                          </span></div><div class="line"><a name="l14653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34de745d37102b0c8d8bc0daac0437a4">14653</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM_Msk                (0xFU &lt;&lt; USB_OTG_GRXSTSP_EPNUM_Pos) </span></div><div class="line"><a name="l14654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09b6ae9c0db0348ae11d171912651bf2">14654</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM                    USB_OTG_GRXSTSP_EPNUM_Msk     </span></div><div class="line"><a name="l14655"></a><span class="lineno">14655</span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT_Pos                 (4U)                          </span></div><div class="line"><a name="l14656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffd3da88ae4fb7c15b79e072e2230441">14656</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT_Msk                 (0x7FFU &lt;&lt; USB_OTG_GRXSTSP_BCNT_Pos) </span></div><div class="line"><a name="l14657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7cc28354cac4479286e02df84b82eaa">14657</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT                     USB_OTG_GRXSTSP_BCNT_Msk      </span></div><div class="line"><a name="l14658"></a><span class="lineno">14658</span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_DPID_Pos                 (15U)                         </span></div><div class="line"><a name="l14659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f9198db9bcb93fc1823fe6278c06ad">14659</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_DPID_Msk                 (0x3U &lt;&lt; USB_OTG_GRXSTSP_DPID_Pos) </span></div><div class="line"><a name="l14660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89a85cea9c8ee8cea016f80c1354b0e2">14660</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_DPID                     USB_OTG_GRXSTSP_DPID_Msk      </span></div><div class="line"><a name="l14661"></a><span class="lineno">14661</span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS_Pos               (17U)                         </span></div><div class="line"><a name="l14662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6c9af341038ba6622a9ac14e0aeda">14662</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS_Msk               (0xFU &lt;&lt; USB_OTG_GRXSTSP_PKTSTS_Pos) </span></div><div class="line"><a name="l14663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968cdd119ee75647a2ab2a6beecd54fc">14663</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS                   USB_OTG_GRXSTSP_PKTSTS_Msk    </span></div><div class="line"><a name="l14665"></a><span class="lineno">14665</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DAINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14666"></a><span class="lineno">14666</span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM_Pos                (0U)                          </span></div><div class="line"><a name="l14667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff61f58b2d93be3d36f44794981e80c">14667</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM_Msk                (0xFFFFU &lt;&lt; USB_OTG_DAINTMSK_IEPM_Pos) </span></div><div class="line"><a name="l14668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eaacec55a1e6d5ea06babfacf6a77c">14668</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM                    USB_OTG_DAINTMSK_IEPM_Msk     </span></div><div class="line"><a name="l14669"></a><span class="lineno">14669</span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM_Pos                (16U)                         </span></div><div class="line"><a name="l14670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dad56d8d5e8ced81ff1486b8f8b82c">14670</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM_Msk                (0xFFFFU &lt;&lt; USB_OTG_DAINTMSK_OEPM_Pos) </span></div><div class="line"><a name="l14671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e90f8633158170a810a7b739d280aa">14671</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM                    USB_OTG_DAINTMSK_OEPM_Msk     </span></div><div class="line"><a name="l14673"></a><span class="lineno">14673</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GRXFSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14674"></a><span class="lineno">14674</span>&#160;<span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD_Pos                 (0U)                          </span></div><div class="line"><a name="l14675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19912b7862dbda078a7c986251282051">14675</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD_Msk                 (0xFFFFU &lt;&lt; USB_OTG_GRXFSIZ_RXFD_Pos) </span></div><div class="line"><a name="l14676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645e153273d36f18999be31a5f9c152b">14676</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD                     USB_OTG_GRXFSIZ_RXFD_Msk      </span></div><div class="line"><a name="l14678"></a><span class="lineno">14678</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DVBUSDIS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14679"></a><span class="lineno">14679</span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT_Pos              (0U)                          </span></div><div class="line"><a name="l14680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d481daeec0e3867bc14ddbf33c668b">14680</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT_Msk              (0xFFFFU &lt;&lt; USB_OTG_DVBUSDIS_VBUSDT_Pos) </span></div><div class="line"><a name="l14681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga749c7152aea411faaaeec1b43afb43e5">14681</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT                  USB_OTG_DVBUSDIS_VBUSDT_Msk   </span></div><div class="line"><a name="l14683"></a><span class="lineno">14683</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for OTG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14684"></a><span class="lineno">14684</span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFSA_Pos                      (0U)                          </span></div><div class="line"><a name="l14685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d574718d661d828fdbd50dd9de84f79">14685</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFSA_Msk                      (0xFFFFU &lt;&lt; USB_OTG_NPTXFSA_Pos) </span></div><div class="line"><a name="l14686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7288bc9a03bd0068584bfbf7a00de132">14686</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFSA                          USB_OTG_NPTXFSA_Msk           </span></div><div class="line"><a name="l14687"></a><span class="lineno">14687</span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFD_Pos                       (16U)                         </span></div><div class="line"><a name="l14688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga925ee7600d2f4c33f4ada106ad2da436">14688</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFD_Msk                       (0xFFFFU &lt;&lt; USB_OTG_NPTXFD_Pos) </span></div><div class="line"><a name="l14689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa42909f04dfa46977d5d95ba84a81f7a">14689</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFD                           USB_OTG_NPTXFD_Msk            </span></div><div class="line"><a name="l14690"></a><span class="lineno">14690</span>&#160;<span class="preprocessor">#define USB_OTG_TX0FSA_Pos                       (0U)                          </span></div><div class="line"><a name="l14691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1135e855d8d6bd816ab72978a82217d5">14691</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FSA_Msk                       (0xFFFFU &lt;&lt; USB_OTG_TX0FSA_Pos) </span></div><div class="line"><a name="l14692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878564768aedb86dd987f933edd56ded">14692</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FSA                           USB_OTG_TX0FSA_Msk            </span></div><div class="line"><a name="l14693"></a><span class="lineno">14693</span>&#160;<span class="preprocessor">#define USB_OTG_TX0FD_Pos                        (16U)                         </span></div><div class="line"><a name="l14694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9db88da5ed817b0e836a7fe631b8a3c">14694</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FD_Msk                        (0xFFFFU &lt;&lt; USB_OTG_TX0FD_Pos) </span></div><div class="line"><a name="l14695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6ed0dba3c92506928f19a8dae4a4cd">14695</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FD                            USB_OTG_TX0FD_Msk             </span></div><div class="line"><a name="l14697"></a><span class="lineno">14697</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DVBUSPULSE register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14698"></a><span class="lineno">14698</span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP_Pos            (0U)                          </span></div><div class="line"><a name="l14699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0f53728ef57cfd0c9099458e5ede08b">14699</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP_Msk            (0xFFFU &lt;&lt; USB_OTG_DVBUSPULSE_DVBUSP_Pos) </span></div><div class="line"><a name="l14700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc9a44df3a6bf09319feb0ade70219b">14700</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP                USB_OTG_DVBUSPULSE_DVBUSP_Msk </span></div><div class="line"><a name="l14702"></a><span class="lineno">14702</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GNPTXSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14703"></a><span class="lineno">14703</span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos            (0U)                          </span></div><div class="line"><a name="l14704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2d1e26e3ce0e261b8fbe6fe2797edc">14704</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk            (0xFFFFU &lt;&lt; USB_OTG_GNPTXSTS_NPTXFSAV_Pos) </span></div><div class="line"><a name="l14705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0f0efb60ff9965a1ef407bb36b0c9b">14705</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV                USB_OTG_GNPTXSTS_NPTXFSAV_Msk </span></div><div class="line"><a name="l14707"></a><span class="lineno">14707</span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos            (16U)                         </span></div><div class="line"><a name="l14708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca3b71a13949ca23c81dfd7901d5078e">14708</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk            (0xFFU &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div><div class="line"><a name="l14709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbb974d940609afd19b073574c40019">14709</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV                USB_OTG_GNPTXSTS_NPTQXSAV_Msk </span></div><div class="line"><a name="l14710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7731a3940c52add8741a9102d1d921b4">14710</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_0              (0x01U &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div><div class="line"><a name="l14711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaead027a78b6c561c4ab16a7b138373c">14711</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_1              (0x02U &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div><div class="line"><a name="l14712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0af12c08cce383a26e0eef3c6a6fa72">14712</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_2              (0x04U &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div><div class="line"><a name="l14713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896f6671b046ebcba5dde1f267508c2f">14713</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_3              (0x08U &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div><div class="line"><a name="l14714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga207fc30605e39e471f9790f69e3fac74">14714</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_4              (0x10U &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div><div class="line"><a name="l14715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2c61ea0a8811b95ea5880adf869e0b">14715</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_5              (0x20U &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div><div class="line"><a name="l14716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga787291b79ab2b19dcd87a188a8ad0c7b">14716</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_6              (0x40U &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div><div class="line"><a name="l14717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1212da7f367d7ccc3bb3db806c0293c">14717</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_7              (0x80U &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div><div class="line"><a name="l14719"></a><span class="lineno">14719</span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos            (24U)                         </span></div><div class="line"><a name="l14720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga730120d7b71007fb05f5e74b8d3e6264">14720</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk            (0x7FU &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div><div class="line"><a name="l14721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111271d7bfdc7155f029c2402d2bac41">14721</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP                USB_OTG_GNPTXSTS_NPTXQTOP_Msk </span></div><div class="line"><a name="l14722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e940aac39f5922c0b7c6ffa797ce691">14722</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_0              (0x01U &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div><div class="line"><a name="l14723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff80fe229f3a0ca31450cf037ad3117">14723</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_1              (0x02U &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div><div class="line"><a name="l14724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb3f5554d1d052c25cba115f406d6f07">14724</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_2              (0x04U &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div><div class="line"><a name="l14725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9fd208770d7a63c0c031fed2b650d19">14725</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_3              (0x08U &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div><div class="line"><a name="l14726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963a180ae1705b5161555d23fc8f9a1e">14726</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_4              (0x10U &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div><div class="line"><a name="l14727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad681db11aef73b8b65b2528f31fa9668">14727</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_5              (0x20U &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div><div class="line"><a name="l14728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba22a705c0bd9f3c18a22afcddd3edc4">14728</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_6              (0x40U &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div><div class="line"><a name="l14730"></a><span class="lineno">14730</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DTHRCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14731"></a><span class="lineno">14731</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN_Pos          (0U)                          </span></div><div class="line"><a name="l14732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5a75e2c30cc44403d12a7fa3f3bbd6">14732</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN_Msk          (0x1U &lt;&lt; USB_OTG_DTHRCTL_NONISOTHREN_Pos) </span></div><div class="line"><a name="l14733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90deedb84e953f01c80f382926cc07f7">14733</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN              USB_OTG_DTHRCTL_NONISOTHREN_Msk </span></div><div class="line"><a name="l14734"></a><span class="lineno">14734</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN_Pos             (1U)                          </span></div><div class="line"><a name="l14735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1a2aa524f45130efc83e053acb865b">14735</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN_Msk             (0x1U &lt;&lt; USB_OTG_DTHRCTL_ISOTHREN_Pos) </span></div><div class="line"><a name="l14736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e741a79f38ab24adc52bd7143af049">14736</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN                 USB_OTG_DTHRCTL_ISOTHREN_Msk  </span></div><div class="line"><a name="l14738"></a><span class="lineno">14738</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_Pos             (2U)                          </span></div><div class="line"><a name="l14739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e14dc940b6baf117c256d9c60aa2e0">14739</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_Msk             (0x1FFU &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89abc875678e55dd6f0404d06fd71ac4">14740</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN                 USB_OTG_DTHRCTL_TXTHRLEN_Msk  </span></div><div class="line"><a name="l14741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc7e5363efa0a295aa92980b6cc04fa">14741</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_0               (0x001U &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e5b0ffa7872b1a86a5c1b595e1010e">14742</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_1               (0x002U &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f69f648818f4c055d939afc66946ae">14743</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_2               (0x004U &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf30c1d04c0cdd9d55beae15953ec7693">14744</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_3               (0x008U &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b7ac9081652b86cba455dd0241ec67">14745</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_4               (0x010U &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adde0e7e9543650a413afa08241a990">14746</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_5               (0x020U &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d34b0ad2fc0bb5c9fef41cf8d139a2">14747</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_6               (0x040U &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ac850ea713f1545dcd207e2e5bd104">14748</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_7               (0x080U &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eafc52de58d4605d63ba125ceb08e93">14749</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_8               (0x100U &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div><div class="line"><a name="l14750"></a><span class="lineno">14750</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN_Pos              (16U)                         </span></div><div class="line"><a name="l14751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ea756a244f4f1c30f3d1feab40f90d">14751</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN_Msk              (0x1U &lt;&lt; USB_OTG_DTHRCTL_RXTHREN_Pos) </span></div><div class="line"><a name="l14752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd6ccdda30038743b8857ec89c897d0">14752</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN                  USB_OTG_DTHRCTL_RXTHREN_Msk   </span></div><div class="line"><a name="l14754"></a><span class="lineno">14754</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_Pos             (17U)                         </span></div><div class="line"><a name="l14755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e3d673a7dffea2edb0212199ca55d8">14755</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_Msk             (0x1FFU &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33dd5d34180983c398a1944eafd47fac">14756</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN                 USB_OTG_DTHRCTL_RXTHRLEN_Msk  </span></div><div class="line"><a name="l14757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb6edd2de6ee8c4680a604711920b83">14757</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_0               (0x001U &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933148ffeb4784606b66a3229d77b921">14758</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_1               (0x002U &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4208cac73e194db119277ed12a69eedd">14759</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_2               (0x004U &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c499a8120b848257819105790c44aef">14760</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_3               (0x008U &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b8e7493d15184845243110b44ef4e45">14761</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_4               (0x010U &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a10cc9b79775c3c0067a1b005862f0">14762</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_5               (0x020U &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee1447a1041c5a2b2a88fd2edacb9cdf">14763</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_6               (0x040U &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f753e4d8650b04a44a092c7581cda36">14764</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_7               (0x080U &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2dbf9b5e747cff136273b67258c36e">14765</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_8               (0x100U &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div><div class="line"><a name="l14766"></a><span class="lineno">14766</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN_Pos                (27U)                         </span></div><div class="line"><a name="l14767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e9fc77b37f86b49a3e6f9bb4f711b">14767</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN_Msk                (0x1U &lt;&lt; USB_OTG_DTHRCTL_ARPEN_Pos) </span></div><div class="line"><a name="l14768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababbacdcc33bdd2be91513fd31c4efbc">14768</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN                    USB_OTG_DTHRCTL_ARPEN_Msk     </span></div><div class="line"><a name="l14770"></a><span class="lineno">14770</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DIEPEMPMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14771"></a><span class="lineno">14771</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos         (0U)                          </span></div><div class="line"><a name="l14772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5d9742bbb59530bdf7648a369aa31a">14772</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk         (0xFFFFU &lt;&lt; USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) </span></div><div class="line"><a name="l14773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8129b6a9f51c5131fb60ae0b92887af">14773</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM             USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk </span></div><div class="line"><a name="l14775"></a><span class="lineno">14775</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DEACHINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14776"></a><span class="lineno">14776</span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT_Pos             (1U)                          </span></div><div class="line"><a name="l14777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad029d48387a2d3e0e29661bab1848c41">14777</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT_Msk             (0x1U &lt;&lt; USB_OTG_DEACHINT_IEP1INT_Pos) </span></div><div class="line"><a name="l14778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc58bf6e4389a56f5482f3c3b9f0afae">14778</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT                 USB_OTG_DEACHINT_IEP1INT_Msk  </span></div><div class="line"><a name="l14779"></a><span class="lineno">14779</span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT_Pos             (17U)                         </span></div><div class="line"><a name="l14780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15176fb77b4e56480776944239113e2d">14780</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT_Msk             (0x1U &lt;&lt; USB_OTG_DEACHINT_OEP1INT_Pos) </span></div><div class="line"><a name="l14781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303cb170236d7f710cc125fb1af37179">14781</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT                 USB_OTG_DEACHINT_OEP1INT_Msk  </span></div><div class="line"><a name="l14783"></a><span class="lineno">14783</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GCCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14784"></a><span class="lineno">14784</span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN_Pos                 (16U)                         </span></div><div class="line"><a name="l14785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29705f28087b457d2e6d6ade469b8da8">14785</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN_Msk                 (0x1U &lt;&lt; USB_OTG_GCCFG_PWRDWN_Pos) </span></div><div class="line"><a name="l14786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c298cedbc73302fae613084ad098b22">14786</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN                     USB_OTG_GCCFG_PWRDWN_Msk      </span></div><div class="line"><a name="l14787"></a><span class="lineno">14787</span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBDEN_Pos                  (21U)                         </span></div><div class="line"><a name="l14788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff9fcd5fdf624b7d7ae33c866b86d244">14788</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBDEN_Msk                  (0x1U &lt;&lt; USB_OTG_GCCFG_VBDEN_Pos) </span></div><div class="line"><a name="l14789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b16d9352a86d5d488323a9de3a9134">14789</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBDEN                      USB_OTG_GCCFG_VBDEN_Msk       </span></div><div class="line"><a name="l14791"></a><span class="lineno">14791</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DEACHINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14792"></a><span class="lineno">14792</span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos         (1U)                          </span></div><div class="line"><a name="l14793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8771cbb994263301333d9847621094e">14793</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk         (0x1U &lt;&lt; USB_OTG_DEACHINTMSK_IEP1INTM_Pos) </span></div><div class="line"><a name="l14794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258a2e60f2796217e28607252d4c57bf">14794</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM             USB_OTG_DEACHINTMSK_IEP1INTM_Msk </span></div><div class="line"><a name="l14795"></a><span class="lineno">14795</span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos         (17U)                         </span></div><div class="line"><a name="l14796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga429749723f28d5ac2c69768ec5340d17">14796</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk         (0x1U &lt;&lt; USB_OTG_DEACHINTMSK_OEP1INTM_Pos) </span></div><div class="line"><a name="l14797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc88b5e76ded044e77ec4bebbe91ec5">14797</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM             USB_OTG_DEACHINTMSK_OEP1INTM_Msk </span></div><div class="line"><a name="l14799"></a><span class="lineno">14799</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_CID register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14800"></a><span class="lineno">14800</span>&#160;<span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID_Pos               (0U)                          </span></div><div class="line"><a name="l14801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0749f0863635f439e2d8b760eeee17">14801</a></span>&#160;<span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID_Msk               (0xFFFFFFFFU &lt;&lt; USB_OTG_CID_PRODUCT_ID_Pos) </span></div><div class="line"><a name="l14802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bad40ec1b2cb101eaa49a5605f7a097">14802</a></span>&#160;<span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID                   USB_OTG_CID_PRODUCT_ID_Msk    </span></div><div class="line"><a name="l14804"></a><span class="lineno">14804</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GLPMCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14805"></a><span class="lineno">14805</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMEN_Pos                (0U)                          </span></div><div class="line"><a name="l14806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7acb6e59252826d4a83d87b728b4cbb">14806</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMEN_Msk                (0x1U &lt;&lt; USB_OTG_GLPMCFG_LPMEN_Pos) </span></div><div class="line"><a name="l14807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3ca51e86a5ffb5ba6bf2427e5581c5">14807</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMEN                    USB_OTG_GLPMCFG_LPMEN_Msk     </span></div><div class="line"><a name="l14808"></a><span class="lineno">14808</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMACK_Pos               (1U)                          </span></div><div class="line"><a name="l14809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga755447ce911b9ed158ec5edae2b5a0f3">14809</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMACK_Msk               (0x1U &lt;&lt; USB_OTG_GLPMCFG_LPMACK_Pos) </span></div><div class="line"><a name="l14810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga682cf1fff7c9ba887465fd4c35097fe2">14810</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMACK                   USB_OTG_GLPMCFG_LPMACK_Msk    </span></div><div class="line"><a name="l14811"></a><span class="lineno">14811</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_BESL_Pos                 (2U)                          </span></div><div class="line"><a name="l14812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63186c9029bfd53c10ee1acf13be27a6">14812</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_BESL_Msk                 (0xFU &lt;&lt; USB_OTG_GLPMCFG_BESL_Pos) </span></div><div class="line"><a name="l14813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d120af5bb0ab6c5c5aef0e7e13a2182">14813</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_BESL                     USB_OTG_GLPMCFG_BESL_Msk      </span></div><div class="line"><a name="l14814"></a><span class="lineno">14814</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_REMWAKE_Pos              (6U)                          </span></div><div class="line"><a name="l14815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad64dfa01803730902759afdc8485d5ee">14815</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_REMWAKE_Msk              (0x1U &lt;&lt; USB_OTG_GLPMCFG_REMWAKE_Pos) </span></div><div class="line"><a name="l14816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32666593411d522e4f19e8f9901f2934">14816</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_REMWAKE                  USB_OTG_GLPMCFG_REMWAKE_Msk   </span></div><div class="line"><a name="l14817"></a><span class="lineno">14817</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_L1SSEN_Pos               (7U)                          </span></div><div class="line"><a name="l14818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318036c1f8869fcb47b5236e592b5333">14818</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_L1SSEN_Msk               (0x1U &lt;&lt; USB_OTG_GLPMCFG_L1SSEN_Pos) </span></div><div class="line"><a name="l14819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a5d44b8ac55d792e433d98154cc21c">14819</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_L1SSEN                   USB_OTG_GLPMCFG_L1SSEN_Msk    </span></div><div class="line"><a name="l14820"></a><span class="lineno">14820</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_BESLTHRS_Pos             (8U)                          </span></div><div class="line"><a name="l14821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0057a58d6b344bfe4153c0ee9f2f7dc">14821</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_BESLTHRS_Msk             (0xFU &lt;&lt; USB_OTG_GLPMCFG_BESLTHRS_Pos) </span></div><div class="line"><a name="l14822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ce9788255c25ecd99ea367a87e9ded">14822</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_BESLTHRS                 USB_OTG_GLPMCFG_BESLTHRS_Msk  </span></div><div class="line"><a name="l14823"></a><span class="lineno">14823</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_L1DSEN_Pos               (12U)                         </span></div><div class="line"><a name="l14824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7def8e7db7d0e2393ffe218c3fd7416b">14824</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_L1DSEN_Msk               (0x1U &lt;&lt; USB_OTG_GLPMCFG_L1DSEN_Pos) </span></div><div class="line"><a name="l14825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a4b04e474180af05be790fb39fbd31">14825</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_L1DSEN                   USB_OTG_GLPMCFG_L1DSEN_Msk    </span></div><div class="line"><a name="l14826"></a><span class="lineno">14826</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMRSP_Pos               (13U)                         </span></div><div class="line"><a name="l14827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e7bffd4f03afdf4cf3d1acaebc0904">14827</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMRSP_Msk               (0x3U &lt;&lt; USB_OTG_GLPMCFG_LPMRSP_Pos) </span></div><div class="line"><a name="l14828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae284870b7eb267d0ef7eb1f347038e1b">14828</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMRSP                   USB_OTG_GLPMCFG_LPMRSP_Msk    </span></div><div class="line"><a name="l14829"></a><span class="lineno">14829</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_SLPSTS_Pos               (15U)                         </span></div><div class="line"><a name="l14830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bd5449a2af8d95a59b707c3d855ef">14830</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_SLPSTS_Msk               (0x1U &lt;&lt; USB_OTG_GLPMCFG_SLPSTS_Pos) </span></div><div class="line"><a name="l14831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac290111abc674df28dddf7864543b218">14831</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_SLPSTS                   USB_OTG_GLPMCFG_SLPSTS_Msk    </span></div><div class="line"><a name="l14832"></a><span class="lineno">14832</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_L1RSMOK_Pos              (16U)                         </span></div><div class="line"><a name="l14833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4c815065a007b97b6ece0011d29e7f9">14833</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_L1RSMOK_Msk              (0x1U &lt;&lt; USB_OTG_GLPMCFG_L1RSMOK_Pos) </span></div><div class="line"><a name="l14834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fe3b44c4376a7763b283742a54082ba">14834</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_L1RSMOK                  USB_OTG_GLPMCFG_L1RSMOK_Msk   </span></div><div class="line"><a name="l14835"></a><span class="lineno">14835</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMCHIDX_Pos             (17U)                         </span></div><div class="line"><a name="l14836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga219b4515bc0d5b35040a6b2725996dab">14836</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMCHIDX_Msk             (0xFU &lt;&lt; USB_OTG_GLPMCFG_LPMCHIDX_Pos) </span></div><div class="line"><a name="l14837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20489b34f322bd63a7f215d44e3d95b0">14837</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMCHIDX                 USB_OTG_GLPMCFG_LPMCHIDX_Msk  </span></div><div class="line"><a name="l14838"></a><span class="lineno">14838</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMRCNT_Pos              (21U)                         </span></div><div class="line"><a name="l14839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadabeb4af3201e457891fdf075e1507c2">14839</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMRCNT_Msk              (0x7U &lt;&lt; USB_OTG_GLPMCFG_LPMRCNT_Pos) </span></div><div class="line"><a name="l14840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga391e4e5d9b20e713e063f8fac23ed28f">14840</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMRCNT                  USB_OTG_GLPMCFG_LPMRCNT_Msk   </span></div><div class="line"><a name="l14841"></a><span class="lineno">14841</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_SNDLPM_Pos               (24U)                         </span></div><div class="line"><a name="l14842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3955ada7dbdde1c533dc439203cd9dc1">14842</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_SNDLPM_Msk               (0x1U &lt;&lt; USB_OTG_GLPMCFG_SNDLPM_Pos) </span></div><div class="line"><a name="l14843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3208b04276faab41ec8a02e6ce7d90e8">14843</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_SNDLPM                   USB_OTG_GLPMCFG_SNDLPM_Msk    </span></div><div class="line"><a name="l14844"></a><span class="lineno">14844</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos           (25U)                         </span></div><div class="line"><a name="l14845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63f7794ebed9994466a856414baa3800">14845</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk           (0x7U &lt;&lt; USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) </span></div><div class="line"><a name="l14846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f70fc89b51ec09451071bf4bb2d5d1">14846</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_LPMRCNTSTS               USB_OTG_GLPMCFG_LPMRCNTSTS_Msk </span></div><div class="line"><a name="l14847"></a><span class="lineno">14847</span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_ENBESL_Pos               (28U)                         </span></div><div class="line"><a name="l14848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d1647a683973cf726b9e5388feed83">14848</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_ENBESL_Msk               (0x1U &lt;&lt; USB_OTG_GLPMCFG_ENBESL_Pos) </span></div><div class="line"><a name="l14849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c71489e06be2d7673d6aca39c9f03bf">14849</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLPMCFG_ENBESL                   USB_OTG_GLPMCFG_ENBESL_Msk    </span></div><div class="line"><a name="l14851"></a><span class="lineno">14851</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DIEPEACHMSK1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14852"></a><span class="lineno">14852</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos           (0U)                          </span></div><div class="line"><a name="l14853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1c74dcd04816e72d4dcb0cb87407bb">14853</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk           (0x1U &lt;&lt; USB_OTG_DIEPEACHMSK1_XFRCM_Pos) </span></div><div class="line"><a name="l14854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3720d0a07deae3c6ff0c6c30c03543c">14854</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM               USB_OTG_DIEPEACHMSK1_XFRCM_Msk </span></div><div class="line"><a name="l14855"></a><span class="lineno">14855</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM_Pos            (1U)                          </span></div><div class="line"><a name="l14856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd0e0b574eba98114663d2eafcd3efd">14856</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM_Msk            (0x1U &lt;&lt; USB_OTG_DIEPEACHMSK1_EPDM_Pos) </span></div><div class="line"><a name="l14857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e4b8c28bb41136e5d6d3de217e5afd">14857</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM                USB_OTG_DIEPEACHMSK1_EPDM_Msk </span></div><div class="line"><a name="l14858"></a><span class="lineno">14858</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM_Pos             (3U)                          </span></div><div class="line"><a name="l14859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460e8e6ba9daf019aa81f13d097a19fc">14859</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM_Msk             (0x1U &lt;&lt; USB_OTG_DIEPEACHMSK1_TOM_Pos) </span></div><div class="line"><a name="l14860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae910eb3d34714653d43579dcface4ead">14860</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM                 USB_OTG_DIEPEACHMSK1_TOM_Msk  </span></div><div class="line"><a name="l14861"></a><span class="lineno">14861</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos       (4U)                          </span></div><div class="line"><a name="l14862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f86ddcb79c7f4467cdcd206e95dec7e">14862</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk       (0x1U &lt;&lt; USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) </span></div><div class="line"><a name="l14863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96b7b0c15d5b36f6f3925e51d56990ac">14863</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK           USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk </span></div><div class="line"><a name="l14864"></a><span class="lineno">14864</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos         (5U)                          </span></div><div class="line"><a name="l14865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc16990fc5f01933112bbba2fa079a9">14865</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk         (0x1U &lt;&lt; USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) </span></div><div class="line"><a name="l14866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc0f1fab9aac10d6edff07dde25d5bc">14866</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM             USB_OTG_DIEPEACHMSK1_INEPNMM_Msk </span></div><div class="line"><a name="l14867"></a><span class="lineno">14867</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos         (6U)                          </span></div><div class="line"><a name="l14868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga720ea28b3588862d6054ca5b13a7a883">14868</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk         (0x1U &lt;&lt; USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) </span></div><div class="line"><a name="l14869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ee1bc04de47f522a90619d57086b06">14869</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM             USB_OTG_DIEPEACHMSK1_INEPNEM_Msk </span></div><div class="line"><a name="l14870"></a><span class="lineno">14870</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos          (8U)                          </span></div><div class="line"><a name="l14871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ade985d4eb585dc25efe080981d66">14871</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk          (0x1U &lt;&lt; USB_OTG_DIEPEACHMSK1_TXFURM_Pos) </span></div><div class="line"><a name="l14872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c8f64ad39f7ca4fe195b0b03067866">14872</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM              USB_OTG_DIEPEACHMSK1_TXFURM_Msk </span></div><div class="line"><a name="l14873"></a><span class="lineno">14873</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM_Pos             (9U)                          </span></div><div class="line"><a name="l14874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga942df01e1be13f057f2e7ecc286d1621">14874</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM_Msk             (0x1U &lt;&lt; USB_OTG_DIEPEACHMSK1_BIM_Pos) </span></div><div class="line"><a name="l14875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4445e5439cad7796d3fc5de74a2ed8">14875</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM                 USB_OTG_DIEPEACHMSK1_BIM_Msk  </span></div><div class="line"><a name="l14876"></a><span class="lineno">14876</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM_Pos            (13U)                         </span></div><div class="line"><a name="l14877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e3d316ebc4d1b530ac5da37be23e6e">14877</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM_Msk            (0x1U &lt;&lt; USB_OTG_DIEPEACHMSK1_NAKM_Pos) </span></div><div class="line"><a name="l14878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4089e9aeb641963584d76c932f78e06">14878</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM                USB_OTG_DIEPEACHMSK1_NAKM_Msk </span></div><div class="line"><a name="l14880"></a><span class="lineno">14880</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HPRT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14881"></a><span class="lineno">14881</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCSTS_Pos                   (0U)                          </span></div><div class="line"><a name="l14882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6277ab1fc490e322b3da7f1ebab56dce">14882</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCSTS_Msk                   (0x1U &lt;&lt; USB_OTG_HPRT_PCSTS_Pos) </span></div><div class="line"><a name="l14883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b303083e66f3018e57dbb275b6f4b5">14883</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCSTS                       USB_OTG_HPRT_PCSTS_Msk        </span></div><div class="line"><a name="l14884"></a><span class="lineno">14884</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCDET_Pos                   (1U)                          </span></div><div class="line"><a name="l14885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd445d6f75df03444eb8b978d39f1e6f">14885</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCDET_Msk                   (0x1U &lt;&lt; USB_OTG_HPRT_PCDET_Pos) </span></div><div class="line"><a name="l14886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd9f8a9da09f9d52f19b8e68551c285">14886</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCDET                       USB_OTG_HPRT_PCDET_Msk        </span></div><div class="line"><a name="l14887"></a><span class="lineno">14887</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENA_Pos                    (2U)                          </span></div><div class="line"><a name="l14888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8068309917d8be1de7bc9a2d9dea22e6">14888</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENA_Msk                    (0x1U &lt;&lt; USB_OTG_HPRT_PENA_Pos) </span></div><div class="line"><a name="l14889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ad10f10631095aeb7a27e0475242f0">14889</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENA                        USB_OTG_HPRT_PENA_Msk         </span></div><div class="line"><a name="l14890"></a><span class="lineno">14890</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENCHNG_Pos                 (3U)                          </span></div><div class="line"><a name="l14891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e7655490c7bdff631166769d46838d">14891</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENCHNG_Msk                 (0x1U &lt;&lt; USB_OTG_HPRT_PENCHNG_Pos) </span></div><div class="line"><a name="l14892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d84be9a2f9c7f8750ee448c99164821">14892</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENCHNG                     USB_OTG_HPRT_PENCHNG_Msk      </span></div><div class="line"><a name="l14893"></a><span class="lineno">14893</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCA_Pos                    (4U)                          </span></div><div class="line"><a name="l14894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf14c79e04bc40d676bb24be0b41145ca">14894</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCA_Msk                    (0x1U &lt;&lt; USB_OTG_HPRT_POCA_Pos) </span></div><div class="line"><a name="l14895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d510d6215d72faac65ad3109f009af">14895</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCA                        USB_OTG_HPRT_POCA_Msk         </span></div><div class="line"><a name="l14896"></a><span class="lineno">14896</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCCHNG_Pos                 (5U)                          </span></div><div class="line"><a name="l14897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a4749bf5614ee8388364463ef039d6">14897</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCCHNG_Msk                 (0x1U &lt;&lt; USB_OTG_HPRT_POCCHNG_Pos) </span></div><div class="line"><a name="l14898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc46d2c0e7f2525ad2d1dcb41c5e3814">14898</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCCHNG                     USB_OTG_HPRT_POCCHNG_Msk      </span></div><div class="line"><a name="l14899"></a><span class="lineno">14899</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRES_Pos                    (6U)                          </span></div><div class="line"><a name="l14900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf39420fbe05f13da97b9d4f54c753">14900</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRES_Msk                    (0x1U &lt;&lt; USB_OTG_HPRT_PRES_Pos) </span></div><div class="line"><a name="l14901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643fdc3285aa718952214857d15dadfb">14901</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRES                        USB_OTG_HPRT_PRES_Msk         </span></div><div class="line"><a name="l14902"></a><span class="lineno">14902</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSUSP_Pos                   (7U)                          </span></div><div class="line"><a name="l14903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b1f55077b63ba7fda82f1d5d06de23">14903</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSUSP_Msk                   (0x1U &lt;&lt; USB_OTG_HPRT_PSUSP_Pos) </span></div><div class="line"><a name="l14904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98db6454c00ab942c1ca969ebb192f67">14904</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSUSP                       USB_OTG_HPRT_PSUSP_Msk        </span></div><div class="line"><a name="l14905"></a><span class="lineno">14905</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRST_Pos                    (8U)                          </span></div><div class="line"><a name="l14906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c4eb727f6b37a90e1b9a2aaa64414d">14906</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRST_Msk                    (0x1U &lt;&lt; USB_OTG_HPRT_PRST_Pos) </span></div><div class="line"><a name="l14907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5741bb0728c8ccf320ef609699c3425a">14907</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRST                        USB_OTG_HPRT_PRST_Msk         </span></div><div class="line"><a name="l14909"></a><span class="lineno">14909</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_Pos                   (10U)                         </span></div><div class="line"><a name="l14910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b757dac879fce7dae5214b192863ea2">14910</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_Msk                   (0x3U &lt;&lt; USB_OTG_HPRT_PLSTS_Pos) </span></div><div class="line"><a name="l14911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a3c8eb0d6b7eea1f4aaf60bb27b15c">14911</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS                       USB_OTG_HPRT_PLSTS_Msk        </span></div><div class="line"><a name="l14912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bbb5a9719331ba00d44ff01b267bf7d">14912</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_0                     (0x1U &lt;&lt; USB_OTG_HPRT_PLSTS_Pos) </span></div><div class="line"><a name="l14913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87cecc544d0c1d8e778c3a598da9276">14913</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_1                     (0x2U &lt;&lt; USB_OTG_HPRT_PLSTS_Pos) </span></div><div class="line"><a name="l14914"></a><span class="lineno">14914</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PPWR_Pos                    (12U)                         </span></div><div class="line"><a name="l14915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cd2ac835835be4a80bc43659d300ebe">14915</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PPWR_Msk                    (0x1U &lt;&lt; USB_OTG_HPRT_PPWR_Pos) </span></div><div class="line"><a name="l14916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20965e6de30c19d8b0f355f62680c180">14916</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PPWR                        USB_OTG_HPRT_PPWR_Msk         </span></div><div class="line"><a name="l14918"></a><span class="lineno">14918</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_Pos                   (13U)                         </span></div><div class="line"><a name="l14919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a02e11d6a1f700ee19fcc08117ebe16">14919</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_Msk                   (0xFU &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div><div class="line"><a name="l14920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01677a7e4ccb6c54d7bce0cba3899bfb">14920</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL                       USB_OTG_HPRT_PTCTL_Msk        </span></div><div class="line"><a name="l14921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4faf063b47c7bc83c090e6000e9162">14921</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_0                     (0x1U &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div><div class="line"><a name="l14922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791b063b5e86ffbbfd6980f447408e83">14922</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_1                     (0x2U &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div><div class="line"><a name="l14923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6491b21dbe177ecb91628169d02b8c76">14923</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_2                     (0x4U &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div><div class="line"><a name="l14924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087d26522b46212d380ca5a1e1c16fed">14924</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_3                     (0x8U &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div><div class="line"><a name="l14926"></a><span class="lineno">14926</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_Pos                    (17U)                         </span></div><div class="line"><a name="l14927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c65cc05ea21eebd9013f9f84880385">14927</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_Msk                    (0x3U &lt;&lt; USB_OTG_HPRT_PSPD_Pos) </span></div><div class="line"><a name="l14928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a28ddd62304e263536ff9b5cd855ff5">14928</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD                        USB_OTG_HPRT_PSPD_Msk         </span></div><div class="line"><a name="l14929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47d8caa24e4f5e6b66e4d70d549d5fa">14929</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_0                      (0x1U &lt;&lt; USB_OTG_HPRT_PSPD_Pos) </span></div><div class="line"><a name="l14930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8f7977f0d956d6955efd2640530f73">14930</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_1                      (0x2U &lt;&lt; USB_OTG_HPRT_PSPD_Pos) </span></div><div class="line"><a name="l14932"></a><span class="lineno">14932</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DOEPEACHMSK1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14933"></a><span class="lineno">14933</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos           (0U)                          </span></div><div class="line"><a name="l14934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1124b10adb855eb49ab052fd8f7adf5">14934</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk           (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_XFRCM_Pos) </span></div><div class="line"><a name="l14935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f709b5af2c771d66d240adef5d8be21">14935</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM               USB_OTG_DOEPEACHMSK1_XFRCM_Msk </span></div><div class="line"><a name="l14936"></a><span class="lineno">14936</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM_Pos            (1U)                          </span></div><div class="line"><a name="l14937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0d1dc807789f08756d5eebc35065e5">14937</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM_Msk            (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_EPDM_Pos) </span></div><div class="line"><a name="l14938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga866580df1a60ef8b3347d63b1369f76e">14938</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM                USB_OTG_DOEPEACHMSK1_EPDM_Msk </span></div><div class="line"><a name="l14939"></a><span class="lineno">14939</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM_Pos             (3U)                          </span></div><div class="line"><a name="l14940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae427974c1d2cd44962a72e5ad4d9e68">14940</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM_Msk             (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_TOM_Pos) </span></div><div class="line"><a name="l14941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038706cd615636fe5bf10e6636b3c035">14941</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM                 USB_OTG_DOEPEACHMSK1_TOM_Msk  </span></div><div class="line"><a name="l14942"></a><span class="lineno">14942</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos       (4U)                          </span></div><div class="line"><a name="l14943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958f2820ea10558695b00400bfed9927">14943</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk       (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) </span></div><div class="line"><a name="l14944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8821806fb4cb204d97dbb965e5067d">14944</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK           USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk </span></div><div class="line"><a name="l14945"></a><span class="lineno">14945</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos         (5U)                          </span></div><div class="line"><a name="l14946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0193a714c31b0cf57e25588071cc637">14946</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk         (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) </span></div><div class="line"><a name="l14947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20d91d742e89a430937207cca6dd0a1a">14947</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM             USB_OTG_DOEPEACHMSK1_INEPNMM_Msk </span></div><div class="line"><a name="l14948"></a><span class="lineno">14948</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos         (6U)                          </span></div><div class="line"><a name="l14949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b4fd478ae41b36f08356f9c98840d5">14949</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk         (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) </span></div><div class="line"><a name="l14950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a879622564efeb3244262bf9419818">14950</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM             USB_OTG_DOEPEACHMSK1_INEPNEM_Msk </span></div><div class="line"><a name="l14951"></a><span class="lineno">14951</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos          (8U)                          </span></div><div class="line"><a name="l14952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd6db454cff3d758f6d9d36f8bac8c1">14952</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk          (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_TXFURM_Pos) </span></div><div class="line"><a name="l14953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3ca9111b1b74380566ce72b6c985560">14953</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM              USB_OTG_DOEPEACHMSK1_TXFURM_Msk </span></div><div class="line"><a name="l14954"></a><span class="lineno">14954</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM_Pos             (9U)                          </span></div><div class="line"><a name="l14955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b101ae377598650c667420a8465cef">14955</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM_Msk             (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_BIM_Pos) </span></div><div class="line"><a name="l14956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa99f230d086cf41692cfab0c1aad0f26">14956</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM                 USB_OTG_DOEPEACHMSK1_BIM_Msk  </span></div><div class="line"><a name="l14957"></a><span class="lineno">14957</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM_Pos           (12U)                         </span></div><div class="line"><a name="l14958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8873ed6ca0091147855a58b22054ed">14958</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM_Msk           (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_BERRM_Pos) </span></div><div class="line"><a name="l14959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eecdae7aa0c9b1b40f219e8b0c18879">14959</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM               USB_OTG_DOEPEACHMSK1_BERRM_Msk </span></div><div class="line"><a name="l14960"></a><span class="lineno">14960</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM_Pos            (13U)                         </span></div><div class="line"><a name="l14961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94cf1998cd40af00f7295c221fd4850b">14961</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM_Msk            (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_NAKM_Pos) </span></div><div class="line"><a name="l14962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98fa7db10f7b8e4998d30646a9e8e266">14962</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM                USB_OTG_DOEPEACHMSK1_NAKM_Msk </span></div><div class="line"><a name="l14963"></a><span class="lineno">14963</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM_Pos           (14U)                         </span></div><div class="line"><a name="l14964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cfdf8dc17970f375d544ff23c3369fc">14964</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM_Msk           (0x1U &lt;&lt; USB_OTG_DOEPEACHMSK1_NYETM_Pos) </span></div><div class="line"><a name="l14965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcea3bd49b83367b4f62c554815770e">14965</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM               USB_OTG_DOEPEACHMSK1_NYETM_Msk </span></div><div class="line"><a name="l14967"></a><span class="lineno">14967</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HPTXFSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14968"></a><span class="lineno">14968</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA_Pos               (0U)                          </span></div><div class="line"><a name="l14969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9be1af071c308f74cf353d2ce3d691b9">14969</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA_Msk               (0xFFFFU &lt;&lt; USB_OTG_HPTXFSIZ_PTXSA_Pos) </span></div><div class="line"><a name="l14970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62a28fc8c8ab16a52858febfbb0382ef">14970</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA                   USB_OTG_HPTXFSIZ_PTXSA_Msk    </span></div><div class="line"><a name="l14971"></a><span class="lineno">14971</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD_Pos               (16U)                         </span></div><div class="line"><a name="l14972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b5b79b979f2e9443324066faaa92245">14972</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD_Msk               (0xFFFFU &lt;&lt; USB_OTG_HPTXFSIZ_PTXFD_Pos) </span></div><div class="line"><a name="l14973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a628f9094f55c620b2846635803781">14973</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD                   USB_OTG_HPTXFSIZ_PTXFD_Msk    </span></div><div class="line"><a name="l14975"></a><span class="lineno">14975</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DIEPCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l14976"></a><span class="lineno">14976</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ_Pos                (0U)                          </span></div><div class="line"><a name="l14977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea4a7999fe1ba166d761a56a5f045aa">14977</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ_Msk                (0x7FFU &lt;&lt; USB_OTG_DIEPCTL_MPSIZ_Pos) </span></div><div class="line"><a name="l14978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda35dcaaa3faa8443bec36b9edc438e">14978</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ                    USB_OTG_DIEPCTL_MPSIZ_Msk     </span></div><div class="line"><a name="l14979"></a><span class="lineno">14979</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP_Pos               (15U)                         </span></div><div class="line"><a name="l14980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2847317d82bfe14ae48839902c177dd">14980</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP_Msk               (0x1U &lt;&lt; USB_OTG_DIEPCTL_USBAEP_Pos) </span></div><div class="line"><a name="l14981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52604d4a0d7b24ad619a2860003e8fe3">14981</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP                   USB_OTG_DIEPCTL_USBAEP_Msk    </span></div><div class="line"><a name="l14982"></a><span class="lineno">14982</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID_Pos           (16U)                         </span></div><div class="line"><a name="l14983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d849a015e877f7b9e4a82291a9997b">14983</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID_Msk           (0x1U &lt;&lt; USB_OTG_DIEPCTL_EONUM_DPID_Pos) </span></div><div class="line"><a name="l14984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f908cbb98598542f631c746bc3a85a1">14984</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID               USB_OTG_DIEPCTL_EONUM_DPID_Msk </span></div><div class="line"><a name="l14985"></a><span class="lineno">14985</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS_Pos               (17U)                         </span></div><div class="line"><a name="l14986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e2e960476f1b5e1e205bef19c30b5b">14986</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS_Msk               (0x1U &lt;&lt; USB_OTG_DIEPCTL_NAKSTS_Pos) </span></div><div class="line"><a name="l14987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa35782f7d920f0c6520db137bce768">14987</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS                   USB_OTG_DIEPCTL_NAKSTS_Msk    </span></div><div class="line"><a name="l14989"></a><span class="lineno">14989</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_Pos                (18U)                         </span></div><div class="line"><a name="l14990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf416ce016be26169bcb25b1eea153f08">14990</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_Msk                (0x3U &lt;&lt; USB_OTG_DIEPCTL_EPTYP_Pos) </span></div><div class="line"><a name="l14991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc1b4e978ef3a22450da75f2608dff2">14991</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP                    USB_OTG_DIEPCTL_EPTYP_Msk     </span></div><div class="line"><a name="l14992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da4d418faa4245347a4ad3c1b8334d9">14992</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_0                  (0x1U &lt;&lt; USB_OTG_DIEPCTL_EPTYP_Pos) </span></div><div class="line"><a name="l14993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ca76cb985239ed613062b1087075ab">14993</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_1                  (0x2U &lt;&lt; USB_OTG_DIEPCTL_EPTYP_Pos) </span></div><div class="line"><a name="l14994"></a><span class="lineno">14994</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_STALL_Pos                (21U)                         </span></div><div class="line"><a name="l14995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b289fbf1a810cefd61091e9affcf62">14995</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_STALL_Msk                (0x1U &lt;&lt; USB_OTG_DIEPCTL_STALL_Pos) </span></div><div class="line"><a name="l14996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab313ac4b4a0d85f45af3733d574cb9a9">14996</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_STALL                    USB_OTG_DIEPCTL_STALL_Msk     </span></div><div class="line"><a name="l14998"></a><span class="lineno">14998</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_Pos               (22U)                         </span></div><div class="line"><a name="l14999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8e627baaad5f7ed0176d106ec0f43a">14999</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_Msk               (0xFU &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l15000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a4ce33e0e644c9439c9cce59b2edfa">15000</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM                   USB_OTG_DIEPCTL_TXFNUM_Msk    </span></div><div class="line"><a name="l15001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0cd18c0071ac8c9676fbc010a07ef49">15001</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_0                 (0x1U &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l15002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e710b13ec4621897335fe9e18c7398c">15002</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_1                 (0x2U &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l15003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf5811bde53bd29c3c91ab07fdc2a5b">15003</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_2                 (0x4U &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l15004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67a96234e062d1304a4af3afc938164">15004</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_3                 (0x8U &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div><div class="line"><a name="l15005"></a><span class="lineno">15005</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK_Pos                 (26U)                         </span></div><div class="line"><a name="l15006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4398c0cf3ff27735935e0ec567d28dcc">15006</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK_Msk                 (0x1U &lt;&lt; USB_OTG_DIEPCTL_CNAK_Pos) </span></div><div class="line"><a name="l15007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7aa93621e2379266fd2901742f9d652">15007</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK                     USB_OTG_DIEPCTL_CNAK_Msk      </span></div><div class="line"><a name="l15008"></a><span class="lineno">15008</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK_Pos                 (27U)                         </span></div><div class="line"><a name="l15009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c45bf1dcfa6b08ee039f3dde83926a">15009</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK_Msk                 (0x1U &lt;&lt; USB_OTG_DIEPCTL_SNAK_Pos) </span></div><div class="line"><a name="l15010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04939f2cc7cab01a34b516197883c542">15010</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK                     USB_OTG_DIEPCTL_SNAK_Msk      </span></div><div class="line"><a name="l15011"></a><span class="lineno">15011</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos       (28U)                         </span></div><div class="line"><a name="l15012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cabb03e5a98b0496a9f019d337362dc">15012</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk       (0x1U &lt;&lt; USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) </span></div><div class="line"><a name="l15013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5ea132b2710076fcc0ef9ebaffe7e1e">15013</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM           USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk </span></div><div class="line"><a name="l15014"></a><span class="lineno">15014</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM_Pos              (29U)                         </span></div><div class="line"><a name="l15015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e1743fc6505d240ba8929c579a807a">15015</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM_Msk              (0x1U &lt;&lt; USB_OTG_DIEPCTL_SODDFRM_Pos) </span></div><div class="line"><a name="l15016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae874b1d1b15b4ada193bab411634a37a">15016</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM                  USB_OTG_DIEPCTL_SODDFRM_Msk   </span></div><div class="line"><a name="l15017"></a><span class="lineno">15017</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS_Pos                (30U)                         </span></div><div class="line"><a name="l15018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c56726a11ab538f4108a37ffd15f254">15018</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS_Msk                (0x1U &lt;&lt; USB_OTG_DIEPCTL_EPDIS_Pos) </span></div><div class="line"><a name="l15019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc396ddf6cd0c0781acec4e278aa815">15019</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS                    USB_OTG_DIEPCTL_EPDIS_Msk     </span></div><div class="line"><a name="l15020"></a><span class="lineno">15020</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA_Pos                (31U)                         </span></div><div class="line"><a name="l15021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eb8f53ab834ffe44f784baab031791">15021</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA_Msk                (0x1U &lt;&lt; USB_OTG_DIEPCTL_EPENA_Pos) </span></div><div class="line"><a name="l15022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6951a1febc2510628114a0297170bce">15022</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA                    USB_OTG_DIEPCTL_EPENA_Msk     </span></div><div class="line"><a name="l15024"></a><span class="lineno">15024</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HCCHAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15025"></a><span class="lineno">15025</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ_Pos                 (0U)                          </span></div><div class="line"><a name="l15026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacaf54f4394f57b2eea234e1aeb4bb43">15026</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ_Msk                 (0x7FFU &lt;&lt; USB_OTG_HCCHAR_MPSIZ_Pos) </span></div><div class="line"><a name="l15027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d25c42363f797cf4c2c308006de784">15027</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ                     USB_OTG_HCCHAR_MPSIZ_Msk      </span></div><div class="line"><a name="l15029"></a><span class="lineno">15029</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_Pos                 (11U)                         </span></div><div class="line"><a name="l15030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7341e59397aba116872d63a3606d0cb6">15030</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_Msk                 (0xFU &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div><div class="line"><a name="l15031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac25b2f10b80c3f529c97f225be728">15031</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM                     USB_OTG_HCCHAR_EPNUM_Msk      </span></div><div class="line"><a name="l15032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fa97e03ed82c3f48b7b8ceb38db62bf">15032</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_0                   (0x1U &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div><div class="line"><a name="l15033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3898f15c5f3db168ab867f1dbfc8d3b">15033</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_1                   (0x2U &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div><div class="line"><a name="l15034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb6e82877f06b262cc0ec2143821ebf3">15034</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_2                   (0x4U &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div><div class="line"><a name="l15035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3977b57bb81f942fcdde8f4d5e9fe24">15035</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_3                   (0x8U &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div><div class="line"><a name="l15036"></a><span class="lineno">15036</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR_Pos                 (15U)                         </span></div><div class="line"><a name="l15037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cab809dbd5a48454d9370b5cc83571">15037</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR_Msk                 (0x1U &lt;&lt; USB_OTG_HCCHAR_EPDIR_Pos) </span></div><div class="line"><a name="l15038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303898c1943aede8d1ed6b9f259b9d0c">15038</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR                     USB_OTG_HCCHAR_EPDIR_Msk      </span></div><div class="line"><a name="l15039"></a><span class="lineno">15039</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV_Pos                 (17U)                         </span></div><div class="line"><a name="l15040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3a41d259407f924e05803713ee882b5">15040</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV_Msk                 (0x1U &lt;&lt; USB_OTG_HCCHAR_LSDEV_Pos) </span></div><div class="line"><a name="l15041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20e48f56546fe73be76efe518c239114">15041</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV                     USB_OTG_HCCHAR_LSDEV_Msk      </span></div><div class="line"><a name="l15043"></a><span class="lineno">15043</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_Pos                 (18U)                         </span></div><div class="line"><a name="l15044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108a8e59d323596cb35aae675e3422eb">15044</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_Msk                 (0x3U &lt;&lt; USB_OTG_HCCHAR_EPTYP_Pos) </span></div><div class="line"><a name="l15045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dcca7cc02f8f9f2adf14fdd36b36055">15045</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP                     USB_OTG_HCCHAR_EPTYP_Msk      </span></div><div class="line"><a name="l15046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a360a7769f0c9ec5a44bdf11b0787b5">15046</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_0                   (0x1U &lt;&lt; USB_OTG_HCCHAR_EPTYP_Pos) </span></div><div class="line"><a name="l15047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b483febece6e61c20347d02dd98b8e">15047</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_1                   (0x2U &lt;&lt; USB_OTG_HCCHAR_EPTYP_Pos) </span></div><div class="line"><a name="l15049"></a><span class="lineno">15049</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_Pos                    (20U)                         </span></div><div class="line"><a name="l15050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76a960e55c3396d2d3ef9b790ff9d44">15050</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_Msk                    (0x3U &lt;&lt; USB_OTG_HCCHAR_MC_Pos) </span></div><div class="line"><a name="l15051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373dce758b81f5555b484092be97f4f7">15051</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC                        USB_OTG_HCCHAR_MC_Msk         </span></div><div class="line"><a name="l15052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f3c212ab7781f5f354c8081d4ef1a60">15052</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_0                      (0x1U &lt;&lt; USB_OTG_HCCHAR_MC_Pos) </span></div><div class="line"><a name="l15053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9">15053</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_1                      (0x2U &lt;&lt; USB_OTG_HCCHAR_MC_Pos) </span></div><div class="line"><a name="l15055"></a><span class="lineno">15055</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_Pos                   (22U)                         </span></div><div class="line"><a name="l15056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d35b165b6c8ca666c72993bee4a098">15056</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_Msk                   (0x7FU &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div><div class="line"><a name="l15057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ef60bbb223f7605a2b58d99b0c1734">15057</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD                       USB_OTG_HCCHAR_DAD_Msk        </span></div><div class="line"><a name="l15058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3fd299a559b62badc881da2a5372ebc">15058</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_0                     (0x01U &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div><div class="line"><a name="l15059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172f14d42d36a6782891fc2bb8069258">15059</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_1                     (0x02U &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div><div class="line"><a name="l15060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc7e9e1a9dee8376aaa948b7caf6f8e">15060</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_2                     (0x04U &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div><div class="line"><a name="l15061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9209069e0fc607042c54ef7394aa6b61">15061</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_3                     (0x08U &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div><div class="line"><a name="l15062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835ff39312f6b7b6b8610cdf0dcd3b99">15062</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_4                     (0x10U &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div><div class="line"><a name="l15063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ad8aecc4f86e9d3446691c747a48da">15063</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_5                     (0x20U &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div><div class="line"><a name="l15064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0063e054d76ae8962838b7bf9d14ef2">15064</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_6                     (0x40U &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div><div class="line"><a name="l15065"></a><span class="lineno">15065</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM_Pos                (29U)                         </span></div><div class="line"><a name="l15066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b86db5b44b232005a73d7c660ee326">15066</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM_Msk                (0x1U &lt;&lt; USB_OTG_HCCHAR_ODDFRM_Pos) </span></div><div class="line"><a name="l15067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866d817dedea4edb9514815ab3f5ae6">15067</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM                    USB_OTG_HCCHAR_ODDFRM_Msk     </span></div><div class="line"><a name="l15068"></a><span class="lineno">15068</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS_Pos                 (30U)                         </span></div><div class="line"><a name="l15069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917118333ba8be9747a356d0a27e71ae">15069</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS_Msk                 (0x1U &lt;&lt; USB_OTG_HCCHAR_CHDIS_Pos) </span></div><div class="line"><a name="l15070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39de05e23016253698aa5348fffdf8a2">15070</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS                     USB_OTG_HCCHAR_CHDIS_Msk      </span></div><div class="line"><a name="l15071"></a><span class="lineno">15071</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHENA_Pos                 (31U)                         </span></div><div class="line"><a name="l15072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfdd5a74cad64a4655be2486fce7230b">15072</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHENA_Msk                 (0x1U &lt;&lt; USB_OTG_HCCHAR_CHENA_Pos) </span></div><div class="line"><a name="l15073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7dc29241b644b8bcce53440658c93f">15073</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHENA                     USB_OTG_HCCHAR_CHENA_Msk      </span></div><div class="line"><a name="l15075"></a><span class="lineno">15075</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HCSPLT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15076"></a><span class="lineno">15076</span>&#160;</div><div class="line"><a name="l15077"></a><span class="lineno">15077</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_Pos               (0U)                          </span></div><div class="line"><a name="l15078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf43d5ac1fcccf90a4a257da69fe9b9">15078</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_Msk               (0x7FU &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div><div class="line"><a name="l15079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fdaef6145025430a8d9d3742b11bf06">15079</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR                   USB_OTG_HCSPLT_PRTADDR_Msk    </span></div><div class="line"><a name="l15080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga212d74a7af2379f1b7065bb46fbb9d2a">15080</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_0                 (0x01U &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div><div class="line"><a name="l15081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0704e2d889ef64707ab85a66962e1004">15081</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_1                 (0x02U &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div><div class="line"><a name="l15082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab33fa67bd58f2fa736d8f64bfbea4e5c">15082</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_2                 (0x04U &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div><div class="line"><a name="l15083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac813f65324490b9885be03ff12328185">15083</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_3                 (0x08U &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div><div class="line"><a name="l15084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6201a61e92821955efb64d3ccffb0da">15084</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_4                 (0x10U &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div><div class="line"><a name="l15085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2617f8146fa1656b415f31e9717fd875">15085</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_5                 (0x20U &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div><div class="line"><a name="l15086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c80e6a85b5960c708594433db74b713">15086</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_6                 (0x40U &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div><div class="line"><a name="l15088"></a><span class="lineno">15088</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_Pos               (7U)                          </span></div><div class="line"><a name="l15089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a3d74ca420462ff6493c0a299b49f8">15089</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_Msk               (0x7FU &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div><div class="line"><a name="l15090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01754e9ee191528767bb4e9c4acb92d8">15090</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR                   USB_OTG_HCSPLT_HUBADDR_Msk    </span></div><div class="line"><a name="l15091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6181cfe518eacf85a1fac93dd66327ec">15091</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_0                 (0x01U &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div><div class="line"><a name="l15092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb05271f1a273bc14380c9ad00288701">15092</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_1                 (0x02U &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div><div class="line"><a name="l15093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1c70b3d92a311b13635ff67f491ec0">15093</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_2                 (0x04U &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div><div class="line"><a name="l15094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb8d9ca0465a572fa7be1afcfa430a8">15094</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_3                 (0x08U &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div><div class="line"><a name="l15095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad738cccdb8cd3c9db582d8f4aebc3e25">15095</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_4                 (0x10U &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div><div class="line"><a name="l15096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa7e01257224ccaedb6ac4b34b962cf">15096</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_5                 (0x20U &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div><div class="line"><a name="l15097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32808c2fdb053958a30c5ca464534557">15097</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_6                 (0x40U &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div><div class="line"><a name="l15099"></a><span class="lineno">15099</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_Pos               (14U)                         </span></div><div class="line"><a name="l15100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6229c6f4ebd9ee5ca4cc7feeda5d3e15">15100</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_Msk               (0x3U &lt;&lt; USB_OTG_HCSPLT_XACTPOS_Pos) </span></div><div class="line"><a name="l15101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8a144d40531b5f7565d81ca90012f2f">15101</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS                   USB_OTG_HCSPLT_XACTPOS_Msk    </span></div><div class="line"><a name="l15102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22d65d33e06b57429f285a7ae7e655e">15102</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_0                 (0x1U &lt;&lt; USB_OTG_HCSPLT_XACTPOS_Pos) </span></div><div class="line"><a name="l15103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1c8241b689b9771dce804274470e08">15103</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_1                 (0x2U &lt;&lt; USB_OTG_HCSPLT_XACTPOS_Pos) </span></div><div class="line"><a name="l15104"></a><span class="lineno">15104</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT_Pos             (16U)                         </span></div><div class="line"><a name="l15105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74893ad7550eb4c2d08e5568f1c75c6b">15105</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT_Msk             (0x1U &lt;&lt; USB_OTG_HCSPLT_COMPLSPLT_Pos) </span></div><div class="line"><a name="l15106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f351343c90321b0a43d3a86902bff1">15106</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT                 USB_OTG_HCSPLT_COMPLSPLT_Msk  </span></div><div class="line"><a name="l15107"></a><span class="lineno">15107</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN_Pos               (31U)                         </span></div><div class="line"><a name="l15108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1a7031a99e4d180e1510827a84f09a">15108</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN_Msk               (0x1U &lt;&lt; USB_OTG_HCSPLT_SPLITEN_Pos) </span></div><div class="line"><a name="l15109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189a5468eabc8d2e05b2c94660060e4">15109</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN                   USB_OTG_HCSPLT_SPLITEN_Msk    </span></div><div class="line"><a name="l15111"></a><span class="lineno">15111</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HCINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15112"></a><span class="lineno">15112</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_XFRC_Pos                   (0U)                          </span></div><div class="line"><a name="l15113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae073b77821aa500ba31c336cc510a2dd">15113</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_XFRC_Msk                   (0x1U &lt;&lt; USB_OTG_HCINT_XFRC_Pos) </span></div><div class="line"><a name="l15114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga332b761dd88ddfacac9ebff6fced8846">15114</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_XFRC                       USB_OTG_HCINT_XFRC_Msk        </span></div><div class="line"><a name="l15115"></a><span class="lineno">15115</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_CHH_Pos                    (1U)                          </span></div><div class="line"><a name="l15116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177761d89d797f8d6194e6618792be8d">15116</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_CHH_Msk                    (0x1U &lt;&lt; USB_OTG_HCINT_CHH_Pos) </span></div><div class="line"><a name="l15117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ecd695c1cc06335445a49780888bb1">15117</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_CHH                        USB_OTG_HCINT_CHH_Msk         </span></div><div class="line"><a name="l15118"></a><span class="lineno">15118</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_AHBERR_Pos                 (2U)                          </span></div><div class="line"><a name="l15119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7250908e6d8ad8ab40adccafdae4f9">15119</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_AHBERR_Msk                 (0x1U &lt;&lt; USB_OTG_HCINT_AHBERR_Pos) </span></div><div class="line"><a name="l15120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b909ca659271857d9f3fcc817d8a4a">15120</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_AHBERR                     USB_OTG_HCINT_AHBERR_Msk      </span></div><div class="line"><a name="l15121"></a><span class="lineno">15121</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_STALL_Pos                  (3U)                          </span></div><div class="line"><a name="l15122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd9b71968e54876f10fca2af973a95fb">15122</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_STALL_Msk                  (0x1U &lt;&lt; USB_OTG_HCINT_STALL_Pos) </span></div><div class="line"><a name="l15123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1d65156f846dcecac479a451b5109e">15123</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_STALL                      USB_OTG_HCINT_STALL_Msk       </span></div><div class="line"><a name="l15124"></a><span class="lineno">15124</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NAK_Pos                    (4U)                          </span></div><div class="line"><a name="l15125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c4fd21ba532f275b90104da9c69825">15125</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NAK_Msk                    (0x1U &lt;&lt; USB_OTG_HCINT_NAK_Pos) </span></div><div class="line"><a name="l15126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga069dfb657cf84125520ec5e4f20b8da0">15126</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NAK                        USB_OTG_HCINT_NAK_Msk         </span></div><div class="line"><a name="l15127"></a><span class="lineno">15127</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_ACK_Pos                    (5U)                          </span></div><div class="line"><a name="l15128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab325ca96f65ccaea0b7abb66b33702">15128</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_ACK_Msk                    (0x1U &lt;&lt; USB_OTG_HCINT_ACK_Pos) </span></div><div class="line"><a name="l15129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bdbdb2fe8526b144ca06b537c5acdd0">15129</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_ACK                        USB_OTG_HCINT_ACK_Msk         </span></div><div class="line"><a name="l15130"></a><span class="lineno">15130</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NYET_Pos                   (6U)                          </span></div><div class="line"><a name="l15131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga516eea514a6024132cc66218882582dd">15131</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NYET_Msk                   (0x1U &lt;&lt; USB_OTG_HCINT_NYET_Pos) </span></div><div class="line"><a name="l15132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f54751dc8abdbd65c786d2736cc2038">15132</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NYET                       USB_OTG_HCINT_NYET_Msk        </span></div><div class="line"><a name="l15133"></a><span class="lineno">15133</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_TXERR_Pos                  (7U)                          </span></div><div class="line"><a name="l15134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158802078f5364292b4b93103aef6b1f">15134</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_TXERR_Msk                  (0x1U &lt;&lt; USB_OTG_HCINT_TXERR_Pos) </span></div><div class="line"><a name="l15135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e34974081aceef1865b83e47d48d158">15135</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_TXERR                      USB_OTG_HCINT_TXERR_Msk       </span></div><div class="line"><a name="l15136"></a><span class="lineno">15136</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_BBERR_Pos                  (8U)                          </span></div><div class="line"><a name="l15137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fa9e120a3bfed31484cfd157f11fbc">15137</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_BBERR_Msk                  (0x1U &lt;&lt; USB_OTG_HCINT_BBERR_Pos) </span></div><div class="line"><a name="l15138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3b7e21abc4b3e5ea1eff06eb0850441">15138</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_BBERR                      USB_OTG_HCINT_BBERR_Msk       </span></div><div class="line"><a name="l15139"></a><span class="lineno">15139</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_FRMOR_Pos                  (9U)                          </span></div><div class="line"><a name="l15140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98c0c3233732702f627741e818b08ae">15140</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_FRMOR_Msk                  (0x1U &lt;&lt; USB_OTG_HCINT_FRMOR_Pos) </span></div><div class="line"><a name="l15141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7805a112e2897572bffee4c25042cc9">15141</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_FRMOR                      USB_OTG_HCINT_FRMOR_Msk       </span></div><div class="line"><a name="l15142"></a><span class="lineno">15142</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_DTERR_Pos                  (10U)                         </span></div><div class="line"><a name="l15143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac35a8a3f2a57b8881cb825c07f263570">15143</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_DTERR_Msk                  (0x1U &lt;&lt; USB_OTG_HCINT_DTERR_Pos) </span></div><div class="line"><a name="l15144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0089841c8301b5e572e29da28ef95467">15144</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_DTERR                      USB_OTG_HCINT_DTERR_Msk       </span></div><div class="line"><a name="l15146"></a><span class="lineno">15146</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DIEPINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15147"></a><span class="lineno">15147</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_XFRC_Pos                 (0U)                          </span></div><div class="line"><a name="l15148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2947aa5667ae63ee9bcb747ae955a0b">15148</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_XFRC_Msk                 (0x1U &lt;&lt; USB_OTG_DIEPINT_XFRC_Pos) </span></div><div class="line"><a name="l15149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01f771d126cb58a8cb83841e08bec9b">15149</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_XFRC                     USB_OTG_DIEPINT_XFRC_Msk      </span></div><div class="line"><a name="l15150"></a><span class="lineno">15150</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD_Pos               (1U)                          </span></div><div class="line"><a name="l15151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a90367a919959f753ed93ac388259d">15151</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD_Msk               (0x1U &lt;&lt; USB_OTG_DIEPINT_EPDISD_Pos) </span></div><div class="line"><a name="l15152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657c139dc16514808c516bff6e523531">15152</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD                   USB_OTG_DIEPINT_EPDISD_Msk    </span></div><div class="line"><a name="l15153"></a><span class="lineno">15153</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TOC_Pos                  (3U)                          </span></div><div class="line"><a name="l15154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca3db2648c05083065675eda6aaef0e">15154</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TOC_Msk                  (0x1U &lt;&lt; USB_OTG_DIEPINT_TOC_Pos) </span></div><div class="line"><a name="l15155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253fce8bc78be1504c85d684f232dc43">15155</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TOC                      USB_OTG_DIEPINT_TOC_Msk       </span></div><div class="line"><a name="l15156"></a><span class="lineno">15156</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE_Pos               (4U)                          </span></div><div class="line"><a name="l15157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad15ffda9000245db34322f4a75b31780">15157</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE_Msk               (0x1U &lt;&lt; USB_OTG_DIEPINT_ITTXFE_Pos) </span></div><div class="line"><a name="l15158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0f91471274c3411579a7ede5a7d80f8">15158</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE                   USB_OTG_DIEPINT_ITTXFE_Msk    </span></div><div class="line"><a name="l15159"></a><span class="lineno">15159</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE_Pos               (6U)                          </span></div><div class="line"><a name="l15160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98ecb4c61f48a1fc073cda01f1599ad6">15160</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE_Msk               (0x1U &lt;&lt; USB_OTG_DIEPINT_INEPNE_Pos) </span></div><div class="line"><a name="l15161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fbe18a5838e768b9afca5c1695dbb3">15161</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE                   USB_OTG_DIEPINT_INEPNE_Msk    </span></div><div class="line"><a name="l15162"></a><span class="lineno">15162</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFE_Pos                 (7U)                          </span></div><div class="line"><a name="l15163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea85fa99c59be521a394f7cfeeadf25">15163</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFE_Msk                 (0x1U &lt;&lt; USB_OTG_DIEPINT_TXFE_Pos) </span></div><div class="line"><a name="l15164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4770cce2b4f601e88fb512f6db688ec">15164</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFE                     USB_OTG_DIEPINT_TXFE_Msk      </span></div><div class="line"><a name="l15165"></a><span class="lineno">15165</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos           (8U)                          </span></div><div class="line"><a name="l15166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc8a052f72319f433728b6571098ba0">15166</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk           (0x1U &lt;&lt; USB_OTG_DIEPINT_TXFIFOUDRN_Pos) </span></div><div class="line"><a name="l15167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934d166eae0af7663585c903567ebe2b">15167</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN               USB_OTG_DIEPINT_TXFIFOUDRN_Msk </span></div><div class="line"><a name="l15168"></a><span class="lineno">15168</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BNA_Pos                  (9U)                          </span></div><div class="line"><a name="l15169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92124e1fe13558df5464e356658e67b2">15169</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BNA_Msk                  (0x1U &lt;&lt; USB_OTG_DIEPINT_BNA_Pos) </span></div><div class="line"><a name="l15170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22983c7c561dedc17e8688d313a50fb0">15170</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BNA                      USB_OTG_DIEPINT_BNA_Msk       </span></div><div class="line"><a name="l15171"></a><span class="lineno">15171</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS_Pos            (11U)                         </span></div><div class="line"><a name="l15172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbb4304aaa31dceb651eb6ebea21ca4">15172</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS_Msk            (0x1U &lt;&lt; USB_OTG_DIEPINT_PKTDRPSTS_Pos) </span></div><div class="line"><a name="l15173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf74048c663e9dcc21c282a8c7be576">15173</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS                USB_OTG_DIEPINT_PKTDRPSTS_Msk </span></div><div class="line"><a name="l15174"></a><span class="lineno">15174</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BERR_Pos                 (12U)                         </span></div><div class="line"><a name="l15175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7902d1f040d0669ad22a9cb4a1e88bdd">15175</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BERR_Msk                 (0x1U &lt;&lt; USB_OTG_DIEPINT_BERR_Pos) </span></div><div class="line"><a name="l15176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496c09a9096346e6141acc2464742b4c">15176</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BERR                     USB_OTG_DIEPINT_BERR_Msk      </span></div><div class="line"><a name="l15177"></a><span class="lineno">15177</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_NAK_Pos                  (13U)                         </span></div><div class="line"><a name="l15178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb6909297147bb09786d5e20715656c">15178</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_NAK_Msk                  (0x1U &lt;&lt; USB_OTG_DIEPINT_NAK_Pos) </span></div><div class="line"><a name="l15179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d91e68b693b9c8ff6fb2236093975cf">15179</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_NAK                      USB_OTG_DIEPINT_NAK_Msk       </span></div><div class="line"><a name="l15181"></a><span class="lineno">15181</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HCINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15182"></a><span class="lineno">15182</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM_Pos               (0U)                          </span></div><div class="line"><a name="l15183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e1633eb41c92d2a0716e893d10ea404">15183</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM_Msk               (0x1U &lt;&lt; USB_OTG_HCINTMSK_XFRCM_Pos) </span></div><div class="line"><a name="l15184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3647bba98a8f2c2234aadb2f9441874">15184</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM                   USB_OTG_HCINTMSK_XFRCM_Msk    </span></div><div class="line"><a name="l15185"></a><span class="lineno">15185</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM_Pos                (1U)                          </span></div><div class="line"><a name="l15186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6cb390f8f0cf8a561f41a88a8339d7e">15186</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM_Msk                (0x1U &lt;&lt; USB_OTG_HCINTMSK_CHHM_Pos) </span></div><div class="line"><a name="l15187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f359b89c79fba4414e0838645f13a6b">15187</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM                    USB_OTG_HCINTMSK_CHHM_Msk     </span></div><div class="line"><a name="l15188"></a><span class="lineno">15188</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR_Pos              (2U)                          </span></div><div class="line"><a name="l15189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c101e1a4e376d61f77fcf4f5f32bf6">15189</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR_Msk              (0x1U &lt;&lt; USB_OTG_HCINTMSK_AHBERR_Pos) </span></div><div class="line"><a name="l15190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf281bb6b61c559e8b068ab32114572af">15190</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR                  USB_OTG_HCINTMSK_AHBERR_Msk   </span></div><div class="line"><a name="l15191"></a><span class="lineno">15191</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM_Pos              (3U)                          </span></div><div class="line"><a name="l15192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f5b08f1a892221f86f3cb370260ef6">15192</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM_Msk              (0x1U &lt;&lt; USB_OTG_HCINTMSK_STALLM_Pos) </span></div><div class="line"><a name="l15193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001d17d4511b40850fd7c338be250f08">15193</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM                  USB_OTG_HCINTMSK_STALLM_Msk   </span></div><div class="line"><a name="l15194"></a><span class="lineno">15194</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM_Pos                (4U)                          </span></div><div class="line"><a name="l15195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51cc9dd53764be5f1d2ff3d5c7241fd3">15195</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM_Msk                (0x1U &lt;&lt; USB_OTG_HCINTMSK_NAKM_Pos) </span></div><div class="line"><a name="l15196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b9246da6c3a45ab697edc1cac74651">15196</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM                    USB_OTG_HCINTMSK_NAKM_Msk     </span></div><div class="line"><a name="l15197"></a><span class="lineno">15197</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM_Pos                (5U)                          </span></div><div class="line"><a name="l15198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372e5e68431087f0fb3b25408ce9eec9">15198</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM_Msk                (0x1U &lt;&lt; USB_OTG_HCINTMSK_ACKM_Pos) </span></div><div class="line"><a name="l15199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21eb5c0fa8aafa12a725ab52f85023d1">15199</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM                    USB_OTG_HCINTMSK_ACKM_Msk     </span></div><div class="line"><a name="l15200"></a><span class="lineno">15200</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NYET_Pos                (6U)                          </span></div><div class="line"><a name="l15201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b099d2da095f8d31fe49ad9b9ecc90">15201</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NYET_Msk                (0x1U &lt;&lt; USB_OTG_HCINTMSK_NYET_Pos) </span></div><div class="line"><a name="l15202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059e35d45f848183cf19399ac1e21ff5">15202</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NYET                    USB_OTG_HCINTMSK_NYET_Msk     </span></div><div class="line"><a name="l15203"></a><span class="lineno">15203</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM_Pos              (7U)                          </span></div><div class="line"><a name="l15204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbe2d77401d28701eb827ac3d4cd149">15204</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM_Msk              (0x1U &lt;&lt; USB_OTG_HCINTMSK_TXERRM_Pos) </span></div><div class="line"><a name="l15205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5322b79193b042004614b21c391d4880">15205</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM                  USB_OTG_HCINTMSK_TXERRM_Msk   </span></div><div class="line"><a name="l15206"></a><span class="lineno">15206</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM_Pos              (8U)                          </span></div><div class="line"><a name="l15207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9165c1fbf87679bb83efa46571b96c">15207</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM_Msk              (0x1U &lt;&lt; USB_OTG_HCINTMSK_BBERRM_Pos) </span></div><div class="line"><a name="l15208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae263bd38eec1c423b0a70904b5099a">15208</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM                  USB_OTG_HCINTMSK_BBERRM_Msk   </span></div><div class="line"><a name="l15209"></a><span class="lineno">15209</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM_Pos              (9U)                          </span></div><div class="line"><a name="l15210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada017fb34e00a15702d759ff174d33ff">15210</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM_Msk              (0x1U &lt;&lt; USB_OTG_HCINTMSK_FRMORM_Pos) </span></div><div class="line"><a name="l15211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2178eb0791f9ea69122edfbd567ba48">15211</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM                  USB_OTG_HCINTMSK_FRMORM_Msk   </span></div><div class="line"><a name="l15212"></a><span class="lineno">15212</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM_Pos              (10U)                         </span></div><div class="line"><a name="l15213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbd167749a70c575efd955503111f5c">15213</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM_Msk              (0x1U &lt;&lt; USB_OTG_HCINTMSK_DTERRM_Pos) </span></div><div class="line"><a name="l15214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab7105e77ce288988037b1df3406ab3">15214</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM                  USB_OTG_HCINTMSK_DTERRM_Msk   </span></div><div class="line"><a name="l15216"></a><span class="lineno">15216</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DIEPTSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15217"></a><span class="lineno">15217</span>&#160;</div><div class="line"><a name="l15218"></a><span class="lineno">15218</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos              (0U)                          </span></div><div class="line"><a name="l15219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b953496e53318844d2444b0d3982d2d">15219</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk              (0x7FFFFU &lt;&lt; USB_OTG_DIEPTSIZ_XFRSIZ_Pos) </span></div><div class="line"><a name="l15220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5497667d259391162884390afd456f62">15220</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ                  USB_OTG_DIEPTSIZ_XFRSIZ_Msk   </span></div><div class="line"><a name="l15221"></a><span class="lineno">15221</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT_Pos              (19U)                         </span></div><div class="line"><a name="l15222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4032f4b698ca8efd7417e13471d834e0">15222</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT_Msk              (0x3FFU &lt;&lt; USB_OTG_DIEPTSIZ_PKTCNT_Pos) </span></div><div class="line"><a name="l15223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664b39d163f9f2e400aa9fe2577ffc06">15223</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT                  USB_OTG_DIEPTSIZ_PKTCNT_Msk   </span></div><div class="line"><a name="l15224"></a><span class="lineno">15224</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT_Pos              (29U)                         </span></div><div class="line"><a name="l15225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2138444cba4a94fea9ab112d212e1c">15225</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT_Msk              (0x3U &lt;&lt; USB_OTG_DIEPTSIZ_MULCNT_Pos) </span></div><div class="line"><a name="l15226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga428da482bfd499096cff02a3d8aa6738">15226</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT                  USB_OTG_DIEPTSIZ_MULCNT_Msk   </span></div><div class="line"><a name="l15227"></a><span class="lineno">15227</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HCTSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15228"></a><span class="lineno">15228</span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ_Pos                (0U)                          </span></div><div class="line"><a name="l15229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0ecc462bdb146edeb44b1e1bf3ae08">15229</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ_Msk                (0x7FFFFU &lt;&lt; USB_OTG_HCTSIZ_XFRSIZ_Pos) </span></div><div class="line"><a name="l15230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983ec8ca0ffac66eea9219acb008fe9c">15230</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ                    USB_OTG_HCTSIZ_XFRSIZ_Msk     </span></div><div class="line"><a name="l15231"></a><span class="lineno">15231</span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT_Pos                (19U)                         </span></div><div class="line"><a name="l15232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae242d5b51bdad2968cc7f59f2356195b">15232</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT_Msk                (0x3FFU &lt;&lt; USB_OTG_HCTSIZ_PKTCNT_Pos) </span></div><div class="line"><a name="l15233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2177151366a5539b446104cb87d3059">15233</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT                    USB_OTG_HCTSIZ_PKTCNT_Msk     </span></div><div class="line"><a name="l15234"></a><span class="lineno">15234</span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING_Pos                (31U)                         </span></div><div class="line"><a name="l15235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63444676f787b5850bcd74a3dac24c06">15235</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING_Msk                (0x1U &lt;&lt; USB_OTG_HCTSIZ_DOPING_Pos) </span></div><div class="line"><a name="l15236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc4677244eb50d430a62870b90c30c">15236</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING                    USB_OTG_HCTSIZ_DOPING_Msk     </span></div><div class="line"><a name="l15237"></a><span class="lineno">15237</span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_Pos                  (29U)                         </span></div><div class="line"><a name="l15238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66d5133c860991521246501b6e1c055d">15238</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_Msk                  (0x3U &lt;&lt; USB_OTG_HCTSIZ_DPID_Pos) </span></div><div class="line"><a name="l15239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7037fb804f6e2a4a3e0c08bd3e345f18">15239</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID                      USB_OTG_HCTSIZ_DPID_Msk       </span></div><div class="line"><a name="l15240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5509a0f869a4c7ba34f45be4b733b23">15240</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_0                    (0x1U &lt;&lt; USB_OTG_HCTSIZ_DPID_Pos) </span></div><div class="line"><a name="l15241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae95b441c770521507da1d1d4c51d18">15241</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_1                    (0x2U &lt;&lt; USB_OTG_HCTSIZ_DPID_Pos) </span></div><div class="line"><a name="l15243"></a><span class="lineno">15243</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DIEPDMA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15244"></a><span class="lineno">15244</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR_Pos              (0U)                          </span></div><div class="line"><a name="l15245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d3f62d2f03495bb28e7b65f00dbafa">15245</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR_Msk              (0xFFFFFFFFU &lt;&lt; USB_OTG_DIEPDMA_DMAADDR_Pos) </span></div><div class="line"><a name="l15246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab177fc20463978ff09c399cb56e904bb">15246</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR                  USB_OTG_DIEPDMA_DMAADDR_Msk   </span></div><div class="line"><a name="l15248"></a><span class="lineno">15248</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_HCDMA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15249"></a><span class="lineno">15249</span>&#160;<span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR_Pos                (0U)                          </span></div><div class="line"><a name="l15250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a98df839cd4108ef0b1b814d0f7020b">15250</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR_Msk                (0xFFFFFFFFU &lt;&lt; USB_OTG_HCDMA_DMAADDR_Pos) </span></div><div class="line"><a name="l15251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2980c7f7c60bf5ff4842dc9e363ea7b">15251</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR                    USB_OTG_HCDMA_DMAADDR_Msk     </span></div><div class="line"><a name="l15253"></a><span class="lineno">15253</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DTXFSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15254"></a><span class="lineno">15254</span>&#160;<span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV_Pos            (0U)                          </span></div><div class="line"><a name="l15255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1a0115d517ac979a61c81763f4ce8f">15255</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV_Msk            (0xFFFFU &lt;&lt; USB_OTG_DTXFSTS_INEPTFSAV_Pos) </span></div><div class="line"><a name="l15256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1789e8c79b7a271a58f56cbff4bd03a">15256</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV                USB_OTG_DTXFSTS_INEPTFSAV_Msk </span></div><div class="line"><a name="l15258"></a><span class="lineno">15258</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DIEPTXF register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15259"></a><span class="lineno">15259</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA_Pos             (0U)                          </span></div><div class="line"><a name="l15260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b86ac57a1176451f435dda801dbddb">15260</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA_Msk             (0xFFFFU &lt;&lt; USB_OTG_DIEPTXF_INEPTXSA_Pos) </span></div><div class="line"><a name="l15261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731c1eaaf15ec1b7f24e055172f7e0cf">15261</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA                 USB_OTG_DIEPTXF_INEPTXSA_Msk  </span></div><div class="line"><a name="l15262"></a><span class="lineno">15262</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD_Pos             (16U)                         </span></div><div class="line"><a name="l15263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafccb927bfa114a368eea25db7d46c85f">15263</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD_Msk             (0xFFFFU &lt;&lt; USB_OTG_DIEPTXF_INEPTXFD_Pos) </span></div><div class="line"><a name="l15264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015ec5caee27272afa335fa9d5892a40">15264</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD                 USB_OTG_DIEPTXF_INEPTXFD_Msk  </span></div><div class="line"><a name="l15266"></a><span class="lineno">15266</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DOEPCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15267"></a><span class="lineno">15267</span>&#160;</div><div class="line"><a name="l15268"></a><span class="lineno">15268</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ_Pos                (0U)                          </span></div><div class="line"><a name="l15269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga103ef4c7123cb64007a1eb050d96c4b7">15269</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ_Msk                (0x7FFU &lt;&lt; USB_OTG_DOEPCTL_MPSIZ_Pos) </span></div><div class="line"><a name="l15270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebce086e91feb566f223ae07d01ff57">15270</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ                    USB_OTG_DOEPCTL_MPSIZ_Msk               </span></div><div class="line"><a name="l15271"></a><span class="lineno">15271</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP_Pos               (15U)                         </span></div><div class="line"><a name="l15272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ba8e0d0b5bf08b034ba5cf27eaef4c">15272</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP_Msk               (0x1U &lt;&lt; USB_OTG_DOEPCTL_USBAEP_Pos) </span></div><div class="line"><a name="l15273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed242624f140356cc793039988d89df">15273</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP                   USB_OTG_DOEPCTL_USBAEP_Msk    </span></div><div class="line"><a name="l15274"></a><span class="lineno">15274</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS_Pos               (17U)                         </span></div><div class="line"><a name="l15275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca51b95d03a684417745d2870bc02aa">15275</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS_Msk               (0x1U &lt;&lt; USB_OTG_DOEPCTL_NAKSTS_Pos) </span></div><div class="line"><a name="l15276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1735002d3abf233ca0cbe473da2d8fb">15276</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS                   USB_OTG_DOEPCTL_NAKSTS_Msk    </span></div><div class="line"><a name="l15277"></a><span class="lineno">15277</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos       (28U)                         </span></div><div class="line"><a name="l15278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b8b770cb957bf0f4148311ddfef503">15278</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk       (0x1U &lt;&lt; USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) </span></div><div class="line"><a name="l15279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a06b55e9caa25873e734fb15cafbc51">15279</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM           USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk </span></div><div class="line"><a name="l15280"></a><span class="lineno">15280</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM_Pos              (29U)                         </span></div><div class="line"><a name="l15281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4b73b3f5f6813412b392b8b619a1ae">15281</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM_Msk              (0x1U &lt;&lt; USB_OTG_DOEPCTL_SODDFRM_Pos) </span></div><div class="line"><a name="l15282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ddb336230fa5a497dbb2393a180ae6">15282</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM                  USB_OTG_DOEPCTL_SODDFRM_Msk   </span></div><div class="line"><a name="l15283"></a><span class="lineno">15283</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_Pos                (18U)                         </span></div><div class="line"><a name="l15284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fea8cfdb01a643000019dc830fc30f">15284</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_Msk                (0x3U &lt;&lt; USB_OTG_DOEPCTL_EPTYP_Pos) </span></div><div class="line"><a name="l15285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e347921b96b8435ec2ef6cc9b3470d8">15285</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP                    USB_OTG_DOEPCTL_EPTYP_Msk     </span></div><div class="line"><a name="l15286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b0660b499862424b72cd59bca9226e">15286</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_0                  (0x1U &lt;&lt; USB_OTG_DOEPCTL_EPTYP_Pos) </span></div><div class="line"><a name="l15287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89595201dd98cc05712d046e98c142fd">15287</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_1                  (0x2U &lt;&lt; USB_OTG_DOEPCTL_EPTYP_Pos) </span></div><div class="line"><a name="l15288"></a><span class="lineno">15288</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM_Pos                 (20U)                         </span></div><div class="line"><a name="l15289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592d0d387403b49dd841153e1c8ef922">15289</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM_Msk                 (0x1U &lt;&lt; USB_OTG_DOEPCTL_SNPM_Pos) </span></div><div class="line"><a name="l15290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ef1fba78e67a55f665495ae7f8732e">15290</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM                     USB_OTG_DOEPCTL_SNPM_Msk      </span></div><div class="line"><a name="l15291"></a><span class="lineno">15291</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_STALL_Pos                (21U)                         </span></div><div class="line"><a name="l15292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600dc33e80274fdf8ec793bce5df9ad4">15292</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_STALL_Msk                (0x1U &lt;&lt; USB_OTG_DOEPCTL_STALL_Pos) </span></div><div class="line"><a name="l15293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6aea29335780171f8ce42aba031699">15293</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_STALL                    USB_OTG_DOEPCTL_STALL_Msk     </span></div><div class="line"><a name="l15294"></a><span class="lineno">15294</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK_Pos                 (26U)                         </span></div><div class="line"><a name="l15295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c45d7d3e789caf1b5a8967592939ae">15295</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK_Msk                 (0x1U &lt;&lt; USB_OTG_DOEPCTL_CNAK_Pos) </span></div><div class="line"><a name="l15296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd05c0aa7833e7467e0ff66cfa1f20cb">15296</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK                     USB_OTG_DOEPCTL_CNAK_Msk      </span></div><div class="line"><a name="l15297"></a><span class="lineno">15297</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK_Pos                 (27U)                         </span></div><div class="line"><a name="l15298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be0f6d6ed75219981fc07465ba09298">15298</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK_Msk                 (0x1U &lt;&lt; USB_OTG_DOEPCTL_SNAK_Pos) </span></div><div class="line"><a name="l15299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05a3e120b2c56a13ff622b0a507f48ee">15299</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK                     USB_OTG_DOEPCTL_SNAK_Msk      </span></div><div class="line"><a name="l15300"></a><span class="lineno">15300</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS_Pos                (30U)                         </span></div><div class="line"><a name="l15301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46881c1a50c0a2b48f4d107a9cdc540f">15301</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS_Msk                (0x1U &lt;&lt; USB_OTG_DOEPCTL_EPDIS_Pos) </span></div><div class="line"><a name="l15302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf170f97217b0a2e3f66a33a67257674e">15302</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS                    USB_OTG_DOEPCTL_EPDIS_Msk     </span></div><div class="line"><a name="l15303"></a><span class="lineno">15303</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA_Pos                (31U)                         </span></div><div class="line"><a name="l15304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891f80e6cdbf19579db62d0214bc09b5">15304</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA_Msk                (0x1U &lt;&lt; USB_OTG_DOEPCTL_EPENA_Pos) </span></div><div class="line"><a name="l15305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8875f7311dfde66125b78dd715fd2d7c">15305</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA                    USB_OTG_DOEPCTL_EPENA_Msk     </span></div><div class="line"><a name="l15307"></a><span class="lineno">15307</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DOEPINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15308"></a><span class="lineno">15308</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_XFRC_Pos                 (0U)                          </span></div><div class="line"><a name="l15309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bec204f2c5886251295d5ea7739331">15309</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_XFRC_Msk                 (0x1U &lt;&lt; USB_OTG_DOEPINT_XFRC_Pos) </span></div><div class="line"><a name="l15310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e51a7b1cc412e304246176c207cbcb8">15310</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_XFRC                     USB_OTG_DOEPINT_XFRC_Msk      </span></div><div class="line"><a name="l15311"></a><span class="lineno">15311</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD_Pos               (1U)                          </span></div><div class="line"><a name="l15312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2bee78f4eead58dd6e9d772d77c843d">15312</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD_Msk               (0x1U &lt;&lt; USB_OTG_DOEPINT_EPDISD_Pos) </span></div><div class="line"><a name="l15313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32e18140ad2c7902fe788947cea557d2">15313</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD                   USB_OTG_DOEPINT_EPDISD_Msk    </span></div><div class="line"><a name="l15314"></a><span class="lineno">15314</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STUP_Pos                 (3U)                          </span></div><div class="line"><a name="l15315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42dda03dc0034c884c0a51c1f749edfb">15315</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STUP_Msk                 (0x1U &lt;&lt; USB_OTG_DOEPINT_STUP_Pos) </span></div><div class="line"><a name="l15316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76444bdecd4d6def6c718ed1bb8e8b8c">15316</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STUP                     USB_OTG_DOEPINT_STUP_Msk      </span></div><div class="line"><a name="l15317"></a><span class="lineno">15317</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS_Pos              (4U)                          </span></div><div class="line"><a name="l15318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8a3dd1c173d5cd66abf1d5aff97f894">15318</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS_Msk              (0x1U &lt;&lt; USB_OTG_DOEPINT_OTEPDIS_Pos) </span></div><div class="line"><a name="l15319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4c92b08606cf934de16b353053dd78">15319</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS                  USB_OTG_DOEPINT_OTEPDIS_Msk   </span></div><div class="line"><a name="l15320"></a><span class="lineno">15320</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR_Pos              (5U)                          </span></div><div class="line"><a name="l15321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c064a7156878cca72817277cce28cef">15321</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR_Msk              (0x1U &lt;&lt; USB_OTG_DOEPINT_OTEPSPR_Pos) </span></div><div class="line"><a name="l15322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2451732dfee15831f09e28041dabf9ce">15322</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR                  USB_OTG_DOEPINT_OTEPSPR_Msk   </span></div><div class="line"><a name="l15323"></a><span class="lineno">15323</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP_Pos              (6U)                          </span></div><div class="line"><a name="l15324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7623d1db984217c12acc54117994337">15324</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP_Msk              (0x1U &lt;&lt; USB_OTG_DOEPINT_B2BSTUP_Pos) </span></div><div class="line"><a name="l15325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82261faaf818baade125d4de42f78fa5">15325</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP                  USB_OTG_DOEPINT_B2BSTUP_Msk   </span></div><div class="line"><a name="l15326"></a><span class="lineno">15326</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NYET_Pos                 (14U)                         </span></div><div class="line"><a name="l15327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea8387720c1dd29d7c4689f4b83792f">15327</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NYET_Msk                 (0x1U &lt;&lt; USB_OTG_DOEPINT_NYET_Pos) </span></div><div class="line"><a name="l15328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf63ba909dd472b7ce95b05e8ed984ac3">15328</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NYET                     USB_OTG_DOEPINT_NYET_Msk      </span></div><div class="line"><a name="l15330"></a><span class="lineno">15330</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DOEPTSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15331"></a><span class="lineno">15331</span>&#160;</div><div class="line"><a name="l15332"></a><span class="lineno">15332</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos              (0U)                          </span></div><div class="line"><a name="l15333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ef41f398424f0a7e6a4c7cd6010c2">15333</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk              (0x7FFFFU &lt;&lt; USB_OTG_DOEPTSIZ_XFRSIZ_Pos) </span></div><div class="line"><a name="l15334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab954bdd4334a2643622e3d33fee16ad5">15334</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ                  USB_OTG_DOEPTSIZ_XFRSIZ_Msk   </span></div><div class="line"><a name="l15335"></a><span class="lineno">15335</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT_Pos              (19U)                         </span></div><div class="line"><a name="l15336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285281ff18968724fb73d8dc292b930b">15336</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT_Msk              (0x3FFU &lt;&lt; USB_OTG_DOEPTSIZ_PKTCNT_Pos) </span></div><div class="line"><a name="l15337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bc1fb16d2d5b7a8d92fce5a61a038f">15337</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT                  USB_OTG_DOEPTSIZ_PKTCNT_Msk   </span></div><div class="line"><a name="l15339"></a><span class="lineno">15339</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_Pos             (29U)                         </span></div><div class="line"><a name="l15340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb0c6895cd600227f3a037dfbddbbc5">15340</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_Msk             (0x3U &lt;&lt; USB_OTG_DOEPTSIZ_STUPCNT_Pos) </span></div><div class="line"><a name="l15341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a99a82646ef5a7a7785bec2d07334b5">15341</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT                 USB_OTG_DOEPTSIZ_STUPCNT_Msk  </span></div><div class="line"><a name="l15342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cabae65ef4f05c5314de57beed11000">15342</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_0               (0x1U &lt;&lt; USB_OTG_DOEPTSIZ_STUPCNT_Pos) </span></div><div class="line"><a name="l15343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b109418cfad831c4f292eb86d132f0e">15343</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_1               (0x2U &lt;&lt; USB_OTG_DOEPTSIZ_STUPCNT_Pos) </span></div><div class="line"><a name="l15345"></a><span class="lineno">15345</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for PCGCCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15346"></a><span class="lineno">15346</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK_Pos              (0U)                          </span></div><div class="line"><a name="l15347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d4f9a974fab851fcfb0803ba5380b8d">15347</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK_Msk              (0x1U &lt;&lt; USB_OTG_PCGCCTL_STOPCLK_Pos) </span></div><div class="line"><a name="l15348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cb2d7ab53783663a7a6dd457d3ba25">15348</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK                  USB_OTG_PCGCCTL_STOPCLK_Msk   </span></div><div class="line"><a name="l15349"></a><span class="lineno">15349</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK_Pos              (1U)                          </span></div><div class="line"><a name="l15350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05b7e567009a05c0fbc460de78ece1f">15350</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK_Msk              (0x1U &lt;&lt; USB_OTG_PCGCCTL_GATECLK_Pos) </span></div><div class="line"><a name="l15351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8756280c79db9bdd546f6dabce92849">15351</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK                  USB_OTG_PCGCCTL_GATECLK_Msk   </span></div><div class="line"><a name="l15352"></a><span class="lineno">15352</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP_Pos              (4U)                          </span></div><div class="line"><a name="l15353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29bcd967dad8f66da440480b32b7b5d">15353</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP_Msk              (0x1U &lt;&lt; USB_OTG_PCGCCTL_PHYSUSP_Pos) </span></div><div class="line"><a name="l15354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f07a7549ecc61ab2df0775ea177df12">15354</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP                  USB_OTG_PCGCCTL_PHYSUSP_Msk   </span></div><div class="line"><a name="l15356"></a><span class="lineno">15356</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l15357"></a><span class="lineno">15357</span>&#160;<span class="comment">/********************  Bit definition for OTG register  ********************/</span></div><div class="line"><a name="l15358"></a><span class="lineno">15358</span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_Pos                        (0U)                          </span></div><div class="line"><a name="l15359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46419059b5b49059f5bdebe1b72722ef">15359</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_Msk                        (0xFU &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div><div class="line"><a name="l15360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e22ae686ec18ff21f8f576178463115">15360</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM                            USB_OTG_CHNUM_Msk             </span></div><div class="line"><a name="l15361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1901249182b97582cbe4a3644f31d20f">15361</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_0                          (0x1U &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div><div class="line"><a name="l15362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda64fd2296cefde4a9f304c0b5150e3">15362</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_1                          (0x2U &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div><div class="line"><a name="l15363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e852ea3f7aca27ba6cd281d1fdc5117">15363</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_2                          (0x4U &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div><div class="line"><a name="l15364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045af9896fe21c27d155de0bb98eb3bb">15364</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_3                          (0x8U &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div><div class="line"><a name="l15365"></a><span class="lineno">15365</span>&#160;<span class="preprocessor">#define USB_OTG_BCNT_Pos                         (4U)                          </span></div><div class="line"><a name="l15366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8835a43d2c40f61caee8af97be8de8d3">15366</a></span>&#160;<span class="preprocessor">#define USB_OTG_BCNT_Msk                         (0x7FFU &lt;&lt; USB_OTG_BCNT_Pos)  </span></div><div class="line"><a name="l15367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cc2bdcb428f49f2de38db43a6da61b">15367</a></span>&#160;<span class="preprocessor">#define USB_OTG_BCNT                             USB_OTG_BCNT_Msk              </span></div><div class="line"><a name="l15369"></a><span class="lineno">15369</span>&#160;<span class="preprocessor">#define USB_OTG_DPID_Pos                         (15U)                         </span></div><div class="line"><a name="l15370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a99858955bd807f3b3ab817ccb22dbf">15370</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID_Msk                         (0x3U &lt;&lt; USB_OTG_DPID_Pos)    </span></div><div class="line"><a name="l15371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9fdf0a57d7a204dff9217d6b7e7a60">15371</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID                             USB_OTG_DPID_Msk              </span></div><div class="line"><a name="l15372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb8aeddd0bc7c194224de1c601c3aea">15372</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID_0                           (0x1U &lt;&lt; USB_OTG_DPID_Pos)    </span></div><div class="line"><a name="l15373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8822d847cc21c903bfe427927f3ebd8f">15373</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID_1                           (0x2U &lt;&lt; USB_OTG_DPID_Pos)    </span></div><div class="line"><a name="l15375"></a><span class="lineno">15375</span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_Pos                       (17U)                         </span></div><div class="line"><a name="l15376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bbc3a438b82f7739fdb08721163c3b">15376</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_Msk                       (0xFU &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div><div class="line"><a name="l15377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a5d91a12a215c4eeeb06ce604c22e5">15377</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS                           USB_OTG_PKTSTS_Msk            </span></div><div class="line"><a name="l15378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77111a987b72536f21bfd7bb08594b35">15378</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_0                         (0x1U &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div><div class="line"><a name="l15379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2fb9acefebdda4d1178fd41152354a">15379</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_1                         (0x2U &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div><div class="line"><a name="l15380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab280bdccc1f515e8b031ca572a40dbeb">15380</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_2                         (0x4U &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div><div class="line"><a name="l15381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad095ea293b9f4a79f215502575bc3c70">15381</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_3                         (0x8U &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div><div class="line"><a name="l15383"></a><span class="lineno">15383</span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_Pos                        (0U)                          </span></div><div class="line"><a name="l15384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45e8d6116688de705fd0d55680e1a87">15384</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_Msk                        (0xFU &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div><div class="line"><a name="l15385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d336fd8272e4c22fc474e468b81af9">15385</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM                            USB_OTG_EPNUM_Msk             </span></div><div class="line"><a name="l15386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61585b0ce43fd0b1e6b228598afc219c">15386</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_0                          (0x1U &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div><div class="line"><a name="l15387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483d3ad09cb1f0a2c0b162c8a55ed7c6">15387</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_1                          (0x2U &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div><div class="line"><a name="l15388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2438798104047b9b51f8c773d02858a">15388</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_2                          (0x4U &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div><div class="line"><a name="l15389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c2df6bfed558ca73545573166296bf">15389</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_3                          (0x8U &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div><div class="line"><a name="l15391"></a><span class="lineno">15391</span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_Pos                       (21U)                         </span></div><div class="line"><a name="l15392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dde44ba66dda008f4f22e73d6de3eb">15392</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_Msk                       (0xFU &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div><div class="line"><a name="l15393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69105bca4abdabe5c66a1c44ae714776">15393</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM                           USB_OTG_FRMNUM_Msk            </span></div><div class="line"><a name="l15394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a9a2d9f4d804f38e9ee29038139498d">15394</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_0                         (0x1U &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div><div class="line"><a name="l15395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d93a3bde8de46b481691a1e87b36bfd">15395</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_1                         (0x2U &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div><div class="line"><a name="l15396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8be72a63a9942462f0752d5371e619">15396</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_2                         (0x4U &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div><div class="line"><a name="l15397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b50095fee4cb94be4d1d02aadd3964e">15397</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_3                         (0x8U &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div><div class="line"><a name="l15410"></a><span class="lineno">15410</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************* ADC Instances ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15411"></a><span class="lineno">15411</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \</span></div><div class="line"><a name="l15412"></a><span class="lineno">15412</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC2) || \</span></div><div class="line"><a name="l15413"></a><span class="lineno">15413</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC3))</span></div><div class="line"><a name="l15414"></a><span class="lineno">15414</span>&#160;</div><div class="line"><a name="l15415"></a><span class="lineno">15415</span>&#160;<span class="preprocessor">#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div><div class="line"><a name="l15416"></a><span class="lineno">15416</span>&#160;</div><div class="line"><a name="l15417"></a><span class="lineno">15417</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)</span></div><div class="line"><a name="l15418"></a><span class="lineno">15418</span>&#160;</div><div class="line"><a name="l15419"></a><span class="lineno">15419</span>&#160;<span class="comment">/******************************* CAN Instances ********************************/</span></div><div class="line"><a name="l15420"></a><span class="lineno">15420</span>&#160;<span class="preprocessor">#define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \</span></div><div class="line"><a name="l15421"></a><span class="lineno">15421</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == CAN2))</span></div><div class="line"><a name="l15422"></a><span class="lineno">15422</span>&#160;<span class="comment">/******************************* CRC Instances ********************************/</span></div><div class="line"><a name="l15423"></a><span class="lineno">15423</span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div><div class="line"><a name="l15424"></a><span class="lineno">15424</span>&#160;</div><div class="line"><a name="l15425"></a><span class="lineno">15425</span>&#160;<span class="comment">/******************************* DAC Instances ********************************/</span></div><div class="line"><a name="l15426"></a><span class="lineno">15426</span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)</span></div><div class="line"><a name="l15427"></a><span class="lineno">15427</span>&#160;</div><div class="line"><a name="l15428"></a><span class="lineno">15428</span>&#160;<span class="comment">/******************************* DCMI Instances *******************************/</span></div><div class="line"><a name="l15429"></a><span class="lineno">15429</span>&#160;<span class="preprocessor">#define IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI)</span></div><div class="line"><a name="l15430"></a><span class="lineno">15430</span>&#160;</div><div class="line"><a name="l15431"></a><span class="lineno">15431</span>&#160;<span class="comment">/******************************** DMA Instances *******************************/</span></div><div class="line"><a name="l15432"></a><span class="lineno">15432</span>&#160;<span class="preprocessor">#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \</span></div><div class="line"><a name="l15433"></a><span class="lineno">15433</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream1) || \</span></div><div class="line"><a name="l15434"></a><span class="lineno">15434</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream2) || \</span></div><div class="line"><a name="l15435"></a><span class="lineno">15435</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream3) || \</span></div><div class="line"><a name="l15436"></a><span class="lineno">15436</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream4) || \</span></div><div class="line"><a name="l15437"></a><span class="lineno">15437</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream5) || \</span></div><div class="line"><a name="l15438"></a><span class="lineno">15438</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream6) || \</span></div><div class="line"><a name="l15439"></a><span class="lineno">15439</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream7) || \</span></div><div class="line"><a name="l15440"></a><span class="lineno">15440</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream0) || \</span></div><div class="line"><a name="l15441"></a><span class="lineno">15441</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream1) || \</span></div><div class="line"><a name="l15442"></a><span class="lineno">15442</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream2) || \</span></div><div class="line"><a name="l15443"></a><span class="lineno">15443</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream3) || \</span></div><div class="line"><a name="l15444"></a><span class="lineno">15444</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream4) || \</span></div><div class="line"><a name="l15445"></a><span class="lineno">15445</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream5) || \</span></div><div class="line"><a name="l15446"></a><span class="lineno">15446</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream6) || \</span></div><div class="line"><a name="l15447"></a><span class="lineno">15447</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream7))</span></div><div class="line"><a name="l15448"></a><span class="lineno">15448</span>&#160;</div><div class="line"><a name="l15449"></a><span class="lineno">15449</span>&#160;<span class="comment">/******************************* GPIO Instances *******************************/</span></div><div class="line"><a name="l15450"></a><span class="lineno">15450</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l15451"></a><span class="lineno">15451</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l15452"></a><span class="lineno">15452</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l15453"></a><span class="lineno">15453</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l15454"></a><span class="lineno">15454</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div><div class="line"><a name="l15455"></a><span class="lineno">15455</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOF) || \</span></div><div class="line"><a name="l15456"></a><span class="lineno">15456</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOG) || \</span></div><div class="line"><a name="l15457"></a><span class="lineno">15457</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div><div class="line"><a name="l15458"></a><span class="lineno">15458</span>&#160;</div><div class="line"><a name="l15459"></a><span class="lineno">15459</span>&#160;<span class="comment">/******************************** I2C Instances *******************************/</span></div><div class="line"><a name="l15460"></a><span class="lineno">15460</span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div><div class="line"><a name="l15461"></a><span class="lineno">15461</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2) || \</span></div><div class="line"><a name="l15462"></a><span class="lineno">15462</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C3))</span></div><div class="line"><a name="l15463"></a><span class="lineno">15463</span>&#160;</div><div class="line"><a name="l15464"></a><span class="lineno">15464</span>&#160;<span class="comment">/******************************* SMBUS Instances ******************************/</span></div><div class="line"><a name="l15465"></a><span class="lineno">15465</span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE         IS_I2C_ALL_INSTANCE</span></div><div class="line"><a name="l15466"></a><span class="lineno">15466</span>&#160;</div><div class="line"><a name="l15467"></a><span class="lineno">15467</span>&#160;<span class="comment">/******************************** I2S Instances *******************************/</span></div><div class="line"><a name="l15468"></a><span class="lineno">15468</span>&#160;<span class="preprocessor">#define IS_I2S_APB1_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l15469"></a><span class="lineno">15469</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == SPI3))</span></div><div class="line"><a name="l15470"></a><span class="lineno">15470</span>&#160;</div><div class="line"><a name="l15471"></a><span class="lineno">15471</span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l15472"></a><span class="lineno">15472</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l15473"></a><span class="lineno">15473</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == SPI3))</span></div><div class="line"><a name="l15474"></a><span class="lineno">15474</span>&#160;</div><div class="line"><a name="l15475"></a><span class="lineno">15475</span>&#160;</div><div class="line"><a name="l15476"></a><span class="lineno">15476</span>&#160;</div><div class="line"><a name="l15477"></a><span class="lineno">15477</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div><div class="line"><a name="l15478"></a><span class="lineno">15478</span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div><div class="line"><a name="l15479"></a><span class="lineno">15479</span>&#160;</div><div class="line"><a name="l15480"></a><span class="lineno">15480</span>&#160;<span class="comment">/******************************* SAI Instances ********************************/</span></div><div class="line"><a name="l15481"></a><span class="lineno">15481</span>&#160;<span class="preprocessor">#define IS_SAI_ALL_INSTANCE(PERIPH) (((PERIPH) == SAI1_Block_A)  || \</span></div><div class="line"><a name="l15482"></a><span class="lineno">15482</span>&#160;<span class="preprocessor">                                     ((PERIPH) == SAI1_Block_B)  || \</span></div><div class="line"><a name="l15483"></a><span class="lineno">15483</span>&#160;<span class="preprocessor">                                     ((PERIPH) == SAI2_Block_A)  || \</span></div><div class="line"><a name="l15484"></a><span class="lineno">15484</span>&#160;<span class="preprocessor">                                     ((PERIPH) == SAI2_Block_B))</span></div><div class="line"><a name="l15485"></a><span class="lineno">15485</span>&#160;<span class="comment">/* Legacy define */</span></div><div class="line"><a name="l15486"></a><span class="lineno">15486</span>&#160;</div><div class="line"><a name="l15487"></a><span class="lineno">15487</span>&#160;<span class="preprocessor">#define IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE</span></div><div class="line"><a name="l15488"></a><span class="lineno">15488</span>&#160;</div><div class="line"><a name="l15489"></a><span class="lineno">15489</span>&#160;<span class="comment">/******************************** SPI Instances *******************************/</span></div><div class="line"><a name="l15490"></a><span class="lineno">15490</span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l15491"></a><span class="lineno">15491</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l15492"></a><span class="lineno">15492</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3) || \</span></div><div class="line"><a name="l15493"></a><span class="lineno">15493</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI4))</span></div><div class="line"><a name="l15494"></a><span class="lineno">15494</span>&#160;</div><div class="line"><a name="l15495"></a><span class="lineno">15495</span>&#160;</div><div class="line"><a name="l15496"></a><span class="lineno">15496</span>&#160;<span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div><div class="line"><a name="l15497"></a><span class="lineno">15497</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \</span></div><div class="line"><a name="l15498"></a><span class="lineno">15498</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15499"></a><span class="lineno">15499</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15500"></a><span class="lineno">15500</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15501"></a><span class="lineno">15501</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15502"></a><span class="lineno">15502</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM6) || \</span></div><div class="line"><a name="l15503"></a><span class="lineno">15503</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM7) || \</span></div><div class="line"><a name="l15504"></a><span class="lineno">15504</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM8) || \</span></div><div class="line"><a name="l15505"></a><span class="lineno">15505</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM9) || \</span></div><div class="line"><a name="l15506"></a><span class="lineno">15506</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM10)|| \</span></div><div class="line"><a name="l15507"></a><span class="lineno">15507</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM11)|| \</span></div><div class="line"><a name="l15508"></a><span class="lineno">15508</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM12)|| \</span></div><div class="line"><a name="l15509"></a><span class="lineno">15509</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM13)|| \</span></div><div class="line"><a name="l15510"></a><span class="lineno">15510</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == TIM14))</span></div><div class="line"><a name="l15511"></a><span class="lineno">15511</span>&#160;</div><div class="line"><a name="l15512"></a><span class="lineno">15512</span>&#160;<span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div><div class="line"><a name="l15513"></a><span class="lineno">15513</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div><div class="line"><a name="l15514"></a><span class="lineno">15514</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l15515"></a><span class="lineno">15515</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l15516"></a><span class="lineno">15516</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l15517"></a><span class="lineno">15517</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l15518"></a><span class="lineno">15518</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM8)  || \</span></div><div class="line"><a name="l15519"></a><span class="lineno">15519</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9)  || \</span></div><div class="line"><a name="l15520"></a><span class="lineno">15520</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM10) || \</span></div><div class="line"><a name="l15521"></a><span class="lineno">15521</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM11) || \</span></div><div class="line"><a name="l15522"></a><span class="lineno">15522</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM12) || \</span></div><div class="line"><a name="l15523"></a><span class="lineno">15523</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM13) || \</span></div><div class="line"><a name="l15524"></a><span class="lineno">15524</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM14))</span></div><div class="line"><a name="l15525"></a><span class="lineno">15525</span>&#160;</div><div class="line"><a name="l15526"></a><span class="lineno">15526</span>&#160;<span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div><div class="line"><a name="l15527"></a><span class="lineno">15527</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15528"></a><span class="lineno">15528</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15529"></a><span class="lineno">15529</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15530"></a><span class="lineno">15530</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15531"></a><span class="lineno">15531</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15532"></a><span class="lineno">15532</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM8) || \</span></div><div class="line"><a name="l15533"></a><span class="lineno">15533</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM9) || \</span></div><div class="line"><a name="l15534"></a><span class="lineno">15534</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM12)) </span></div><div class="line"><a name="l15535"></a><span class="lineno">15535</span>&#160;</div><div class="line"><a name="l15536"></a><span class="lineno">15536</span>&#160;<span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div><div class="line"><a name="l15537"></a><span class="lineno">15537</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15538"></a><span class="lineno">15538</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15539"></a><span class="lineno">15539</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15540"></a><span class="lineno">15540</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15541"></a><span class="lineno">15541</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15542"></a><span class="lineno">15542</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15543"></a><span class="lineno">15543</span>&#160;</div><div class="line"><a name="l15544"></a><span class="lineno">15544</span>&#160;<span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div><div class="line"><a name="l15545"></a><span class="lineno">15545</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15546"></a><span class="lineno">15546</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15547"></a><span class="lineno">15547</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15548"></a><span class="lineno">15548</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15549"></a><span class="lineno">15549</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15550"></a><span class="lineno">15550</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15551"></a><span class="lineno">15551</span>&#160;</div><div class="line"><a name="l15552"></a><span class="lineno">15552</span>&#160;<span class="comment">/******************** TIM Instances : Advanced-control timers *****************/</span></div><div class="line"><a name="l15553"></a><span class="lineno">15553</span>&#160;<span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15554"></a><span class="lineno">15554</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15555"></a><span class="lineno">15555</span>&#160;</div><div class="line"><a name="l15556"></a><span class="lineno">15556</span>&#160;<span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div><div class="line"><a name="l15557"></a><span class="lineno">15557</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15558"></a><span class="lineno">15558</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15559"></a><span class="lineno">15559</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15560"></a><span class="lineno">15560</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15561"></a><span class="lineno">15561</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15562"></a><span class="lineno">15562</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15563"></a><span class="lineno">15563</span>&#160;</div><div class="line"><a name="l15564"></a><span class="lineno">15564</span>&#160;<span class="comment">/****************** TIM Instances : DMA requests generation (UDE) *************/</span></div><div class="line"><a name="l15565"></a><span class="lineno">15565</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15566"></a><span class="lineno">15566</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15567"></a><span class="lineno">15567</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15568"></a><span class="lineno">15568</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15569"></a><span class="lineno">15569</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15570"></a><span class="lineno">15570</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM6) || \</span></div><div class="line"><a name="l15571"></a><span class="lineno">15571</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM7) || \</span></div><div class="line"><a name="l15572"></a><span class="lineno">15572</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15573"></a><span class="lineno">15573</span>&#160;</div><div class="line"><a name="l15574"></a><span class="lineno">15574</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (CCxDE) *****************/</span></div><div class="line"><a name="l15575"></a><span class="lineno">15575</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15576"></a><span class="lineno">15576</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15577"></a><span class="lineno">15577</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15578"></a><span class="lineno">15578</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15579"></a><span class="lineno">15579</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15580"></a><span class="lineno">15580</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15581"></a><span class="lineno">15581</span>&#160;</div><div class="line"><a name="l15582"></a><span class="lineno">15582</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (COMDE) *****************/</span></div><div class="line"><a name="l15583"></a><span class="lineno">15583</span>&#160;<span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15584"></a><span class="lineno">15584</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15585"></a><span class="lineno">15585</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15586"></a><span class="lineno">15586</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15587"></a><span class="lineno">15587</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15588"></a><span class="lineno">15588</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15589"></a><span class="lineno">15589</span>&#160;</div><div class="line"><a name="l15590"></a><span class="lineno">15590</span>&#160;<span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div><div class="line"><a name="l15591"></a><span class="lineno">15591</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15592"></a><span class="lineno">15592</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15593"></a><span class="lineno">15593</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15594"></a><span class="lineno">15594</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15595"></a><span class="lineno">15595</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15596"></a><span class="lineno">15596</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15597"></a><span class="lineno">15597</span>&#160;</div><div class="line"><a name="l15598"></a><span class="lineno">15598</span>&#160;<span class="comment">/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/</span></div><div class="line"><a name="l15599"></a><span class="lineno">15599</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \</span></div><div class="line"><a name="l15600"></a><span class="lineno">15600</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l15601"></a><span class="lineno">15601</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l15602"></a><span class="lineno">15602</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l15603"></a><span class="lineno">15603</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l15604"></a><span class="lineno">15604</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM6)  || \</span></div><div class="line"><a name="l15605"></a><span class="lineno">15605</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM7)  || \</span></div><div class="line"><a name="l15606"></a><span class="lineno">15606</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15607"></a><span class="lineno">15607</span>&#160;</div><div class="line"><a name="l15608"></a><span class="lineno">15608</span>&#160;<span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div><div class="line"><a name="l15609"></a><span class="lineno">15609</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15610"></a><span class="lineno">15610</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15611"></a><span class="lineno">15611</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15612"></a><span class="lineno">15612</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15613"></a><span class="lineno">15613</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15614"></a><span class="lineno">15614</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM8) || \</span></div><div class="line"><a name="l15615"></a><span class="lineno">15615</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9) || \</span></div><div class="line"><a name="l15616"></a><span class="lineno">15616</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM12))</span></div><div class="line"><a name="l15617"></a><span class="lineno">15617</span>&#160;</div><div class="line"><a name="l15618"></a><span class="lineno">15618</span>&#160;<span class="comment">/********************** TIM Instances : 32 bit Counter ************************/</span></div><div class="line"><a name="l15619"></a><span class="lineno">15619</span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15620"></a><span class="lineno">15620</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l15621"></a><span class="lineno">15621</span>&#160;</div><div class="line"><a name="l15622"></a><span class="lineno">15622</span>&#160;<span class="comment">/***************** TIM Instances : external trigger input availabe ************/</span></div><div class="line"><a name="l15623"></a><span class="lineno">15623</span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15624"></a><span class="lineno">15624</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15625"></a><span class="lineno">15625</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15626"></a><span class="lineno">15626</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15627"></a><span class="lineno">15627</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15628"></a><span class="lineno">15628</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15629"></a><span class="lineno">15629</span>&#160;</div><div class="line"><a name="l15630"></a><span class="lineno">15630</span>&#160;<span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div><div class="line"><a name="l15631"></a><span class="lineno">15631</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l15632"></a><span class="lineno">15632</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l15633"></a><span class="lineno">15633</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l15634"></a><span class="lineno">15634</span>&#160;</div><div class="line"><a name="l15635"></a><span class="lineno">15635</span>&#160;<span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div><div class="line"><a name="l15636"></a><span class="lineno">15636</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l15637"></a><span class="lineno">15637</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div><div class="line"><a name="l15638"></a><span class="lineno">15638</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l15639"></a><span class="lineno">15639</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l15640"></a><span class="lineno">15640</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l15641"></a><span class="lineno">15641</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l15642"></a><span class="lineno">15642</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15643"></a><span class="lineno">15643</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM2) &amp;&amp;                   \</span></div><div class="line"><a name="l15644"></a><span class="lineno">15644</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l15645"></a><span class="lineno">15645</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l15646"></a><span class="lineno">15646</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l15647"></a><span class="lineno">15647</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l15648"></a><span class="lineno">15648</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15649"></a><span class="lineno">15649</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div><div class="line"><a name="l15650"></a><span class="lineno">15650</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l15651"></a><span class="lineno">15651</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l15652"></a><span class="lineno">15652</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l15653"></a><span class="lineno">15653</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l15654"></a><span class="lineno">15654</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15655"></a><span class="lineno">15655</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM4) &amp;&amp;                   \</span></div><div class="line"><a name="l15656"></a><span class="lineno">15656</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l15657"></a><span class="lineno">15657</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l15658"></a><span class="lineno">15658</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l15659"></a><span class="lineno">15659</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l15660"></a><span class="lineno">15660</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15661"></a><span class="lineno">15661</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div><div class="line"><a name="l15662"></a><span class="lineno">15662</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l15663"></a><span class="lineno">15663</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l15664"></a><span class="lineno">15664</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l15665"></a><span class="lineno">15665</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l15666"></a><span class="lineno">15666</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15667"></a><span class="lineno">15667</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM8) &amp;&amp;                   \</span></div><div class="line"><a name="l15668"></a><span class="lineno">15668</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l15669"></a><span class="lineno">15669</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l15670"></a><span class="lineno">15670</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l15671"></a><span class="lineno">15671</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l15672"></a><span class="lineno">15672</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15673"></a><span class="lineno">15673</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM9) &amp;&amp;                   \</span></div><div class="line"><a name="l15674"></a><span class="lineno">15674</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l15675"></a><span class="lineno">15675</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div><div class="line"><a name="l15676"></a><span class="lineno">15676</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15677"></a><span class="lineno">15677</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM10) &amp;&amp;                  \</span></div><div class="line"><a name="l15678"></a><span class="lineno">15678</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l15679"></a><span class="lineno">15679</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15680"></a><span class="lineno">15680</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM11) &amp;&amp;                  \</span></div><div class="line"><a name="l15681"></a><span class="lineno">15681</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l15682"></a><span class="lineno">15682</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15683"></a><span class="lineno">15683</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM12) &amp;&amp;                  \</span></div><div class="line"><a name="l15684"></a><span class="lineno">15684</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l15685"></a><span class="lineno">15685</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div><div class="line"><a name="l15686"></a><span class="lineno">15686</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15687"></a><span class="lineno">15687</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM13) &amp;&amp;                  \</span></div><div class="line"><a name="l15688"></a><span class="lineno">15688</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l15689"></a><span class="lineno">15689</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l15690"></a><span class="lineno">15690</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM14) &amp;&amp;                  \</span></div><div class="line"><a name="l15691"></a><span class="lineno">15691</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div><div class="line"><a name="l15692"></a><span class="lineno">15692</span>&#160;</div><div class="line"><a name="l15693"></a><span class="lineno">15693</span>&#160;<span class="comment">/************ TIM Instances : complementary output(s) available ***************/</span></div><div class="line"><a name="l15694"></a><span class="lineno">15694</span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l15695"></a><span class="lineno">15695</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div><div class="line"><a name="l15696"></a><span class="lineno">15696</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l15697"></a><span class="lineno">15697</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l15698"></a><span class="lineno">15698</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div><div class="line"><a name="l15699"></a><span class="lineno">15699</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l15700"></a><span class="lineno">15700</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM8) &amp;&amp;                    \</span></div><div class="line"><a name="l15701"></a><span class="lineno">15701</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l15702"></a><span class="lineno">15702</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l15703"></a><span class="lineno">15703</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3))))</span></div><div class="line"><a name="l15704"></a><span class="lineno">15704</span>&#160;</div><div class="line"><a name="l15705"></a><span class="lineno">15705</span>&#160;<span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div><div class="line"><a name="l15706"></a><span class="lineno">15706</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15707"></a><span class="lineno">15707</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15708"></a><span class="lineno">15708</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15709"></a><span class="lineno">15709</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15710"></a><span class="lineno">15710</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15711"></a><span class="lineno">15711</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15712"></a><span class="lineno">15712</span>&#160;</div><div class="line"><a name="l15713"></a><span class="lineno">15713</span>&#160;<span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div><div class="line"><a name="l15714"></a><span class="lineno">15714</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \</span></div><div class="line"><a name="l15715"></a><span class="lineno">15715</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15716"></a><span class="lineno">15716</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15717"></a><span class="lineno">15717</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15718"></a><span class="lineno">15718</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15719"></a><span class="lineno">15719</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM8) || \</span></div><div class="line"><a name="l15720"></a><span class="lineno">15720</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM9) || \</span></div><div class="line"><a name="l15721"></a><span class="lineno">15721</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM10)|| \</span></div><div class="line"><a name="l15722"></a><span class="lineno">15722</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM11)|| \</span></div><div class="line"><a name="l15723"></a><span class="lineno">15723</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM12)|| \</span></div><div class="line"><a name="l15724"></a><span class="lineno">15724</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM13)|| \</span></div><div class="line"><a name="l15725"></a><span class="lineno">15725</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM14))</span></div><div class="line"><a name="l15726"></a><span class="lineno">15726</span>&#160;</div><div class="line"><a name="l15727"></a><span class="lineno">15727</span>&#160;<span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div><div class="line"><a name="l15728"></a><span class="lineno">15728</span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \</span></div><div class="line"><a name="l15729"></a><span class="lineno">15729</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15730"></a><span class="lineno">15730</span>&#160;</div><div class="line"><a name="l15731"></a><span class="lineno">15731</span>&#160;</div><div class="line"><a name="l15732"></a><span class="lineno">15732</span>&#160;<span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div><div class="line"><a name="l15733"></a><span class="lineno">15733</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15734"></a><span class="lineno">15734</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15735"></a><span class="lineno">15735</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15736"></a><span class="lineno">15736</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15737"></a><span class="lineno">15737</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15738"></a><span class="lineno">15738</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15739"></a><span class="lineno">15739</span>&#160;</div><div class="line"><a name="l15740"></a><span class="lineno">15740</span>&#160;<span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div><div class="line"><a name="l15741"></a><span class="lineno">15741</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15742"></a><span class="lineno">15742</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15743"></a><span class="lineno">15743</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15744"></a><span class="lineno">15744</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15745"></a><span class="lineno">15745</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15746"></a><span class="lineno">15746</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM8) || \</span></div><div class="line"><a name="l15747"></a><span class="lineno">15747</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM9) || \</span></div><div class="line"><a name="l15748"></a><span class="lineno">15748</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM12))</span></div><div class="line"><a name="l15749"></a><span class="lineno">15749</span>&#160;</div><div class="line"><a name="l15750"></a><span class="lineno">15750</span>&#160;<span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div><div class="line"><a name="l15751"></a><span class="lineno">15751</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15752"></a><span class="lineno">15752</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15753"></a><span class="lineno">15753</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15754"></a><span class="lineno">15754</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15755"></a><span class="lineno">15755</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15756"></a><span class="lineno">15756</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15757"></a><span class="lineno">15757</span>&#160;</div><div class="line"><a name="l15758"></a><span class="lineno">15758</span>&#160;<span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div><div class="line"><a name="l15759"></a><span class="lineno">15759</span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15760"></a><span class="lineno">15760</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15761"></a><span class="lineno">15761</span>&#160;</div><div class="line"><a name="l15762"></a><span class="lineno">15762</span>&#160;<span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div><div class="line"><a name="l15763"></a><span class="lineno">15763</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15764"></a><span class="lineno">15764</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15765"></a><span class="lineno">15765</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15766"></a><span class="lineno">15766</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15767"></a><span class="lineno">15767</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15768"></a><span class="lineno">15768</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM8) || \</span></div><div class="line"><a name="l15769"></a><span class="lineno">15769</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM9) || \</span></div><div class="line"><a name="l15770"></a><span class="lineno">15770</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM12))</span></div><div class="line"><a name="l15771"></a><span class="lineno">15771</span>&#160;<span class="comment">/****************** TIM Instances : supporting Hall sensor interface **********/</span></div><div class="line"><a name="l15772"></a><span class="lineno">15772</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15773"></a><span class="lineno">15773</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l15774"></a><span class="lineno">15774</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l15775"></a><span class="lineno">15775</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l15776"></a><span class="lineno">15776</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l15777"></a><span class="lineno">15777</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15778"></a><span class="lineno">15778</span>&#160;<span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div><div class="line"><a name="l15779"></a><span class="lineno">15779</span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l15780"></a><span class="lineno">15780</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l15781"></a><span class="lineno">15781</span>&#160;</div><div class="line"><a name="l15782"></a><span class="lineno">15782</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div><div class="line"><a name="l15783"></a><span class="lineno">15783</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l15784"></a><span class="lineno">15784</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l15785"></a><span class="lineno">15785</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l15786"></a><span class="lineno">15786</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART6))</span></div><div class="line"><a name="l15787"></a><span class="lineno">15787</span>&#160;</div><div class="line"><a name="l15788"></a><span class="lineno">15788</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div><div class="line"><a name="l15789"></a><span class="lineno">15789</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l15790"></a><span class="lineno">15790</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l15791"></a><span class="lineno">15791</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l15792"></a><span class="lineno">15792</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l15793"></a><span class="lineno">15793</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == UART5)  || \</span></div><div class="line"><a name="l15794"></a><span class="lineno">15794</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART6))</span></div><div class="line"><a name="l15795"></a><span class="lineno">15795</span>&#160;</div><div class="line"><a name="l15796"></a><span class="lineno">15796</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l15797"></a><span class="lineno">15797</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE</span></div><div class="line"><a name="l15798"></a><span class="lineno">15798</span>&#160;</div><div class="line"><a name="l15799"></a><span class="lineno">15799</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div><div class="line"><a name="l15800"></a><span class="lineno">15800</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l15801"></a><span class="lineno">15801</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l15802"></a><span class="lineno">15802</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l15803"></a><span class="lineno">15803</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART6))</span></div><div class="line"><a name="l15804"></a><span class="lineno">15804</span>&#160;<span class="comment">/******************** UART Instances : LIN mode **********************/</span></div><div class="line"><a name="l15805"></a><span class="lineno">15805</span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE</span></div><div class="line"><a name="l15806"></a><span class="lineno">15806</span>&#160;</div><div class="line"><a name="l15807"></a><span class="lineno">15807</span>&#160;<span class="comment">/********************* UART Instances : Smart card mode ***********************/</span></div><div class="line"><a name="l15808"></a><span class="lineno">15808</span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l15809"></a><span class="lineno">15809</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l15810"></a><span class="lineno">15810</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l15811"></a><span class="lineno">15811</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART6))</span></div><div class="line"><a name="l15812"></a><span class="lineno">15812</span>&#160;</div><div class="line"><a name="l15813"></a><span class="lineno">15813</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div><div class="line"><a name="l15814"></a><span class="lineno">15814</span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l15815"></a><span class="lineno">15815</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l15816"></a><span class="lineno">15816</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l15817"></a><span class="lineno">15817</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l15818"></a><span class="lineno">15818</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5)  || \</span></div><div class="line"><a name="l15819"></a><span class="lineno">15819</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART6))</span></div><div class="line"><a name="l15820"></a><span class="lineno">15820</span>&#160;</div><div class="line"><a name="l15821"></a><span class="lineno">15821</span>&#160;</div><div class="line"><a name="l15822"></a><span class="lineno">15822</span>&#160;<span class="comment">/*********************** PCD Instances ****************************************/</span></div><div class="line"><a name="l15823"></a><span class="lineno">15823</span>&#160;<span class="preprocessor">#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \</span></div><div class="line"><a name="l15824"></a><span class="lineno">15824</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == USB_OTG_HS))</span></div><div class="line"><a name="l15825"></a><span class="lineno">15825</span>&#160;</div><div class="line"><a name="l15826"></a><span class="lineno">15826</span>&#160;<span class="comment">/*********************** HCD Instances ****************************************/</span></div><div class="line"><a name="l15827"></a><span class="lineno">15827</span>&#160;<span class="preprocessor">#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \</span></div><div class="line"><a name="l15828"></a><span class="lineno">15828</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == USB_OTG_HS))</span></div><div class="line"><a name="l15829"></a><span class="lineno">15829</span>&#160;</div><div class="line"><a name="l15830"></a><span class="lineno">15830</span>&#160;<span class="comment">/****************************** SDIO Instances ********************************/</span></div><div class="line"><a name="l15831"></a><span class="lineno">15831</span>&#160;<span class="preprocessor">#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)</span></div><div class="line"><a name="l15832"></a><span class="lineno">15832</span>&#160;</div><div class="line"><a name="l15833"></a><span class="lineno">15833</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div><div class="line"><a name="l15834"></a><span class="lineno">15834</span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div><div class="line"><a name="l15835"></a><span class="lineno">15835</span>&#160;</div><div class="line"><a name="l15836"></a><span class="lineno">15836</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div><div class="line"><a name="l15837"></a><span class="lineno">15837</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div><div class="line"><a name="l15838"></a><span class="lineno">15838</span>&#160;</div><div class="line"><a name="l15839"></a><span class="lineno">15839</span>&#160;</div><div class="line"><a name="l15840"></a><span class="lineno">15840</span>&#160;<span class="comment">/****************************** QSPI Instances ********************************/</span></div><div class="line"><a name="l15841"></a><span class="lineno">15841</span>&#160;<span class="preprocessor">#define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)</span></div><div class="line"><a name="l15842"></a><span class="lineno">15842</span>&#160;</div><div class="line"><a name="l15843"></a><span class="lineno">15843</span>&#160;<span class="comment">/******************************* CEC Instances ********************************/</span></div><div class="line"><a name="l15844"></a><span class="lineno">15844</span>&#160;<span class="preprocessor">#define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)</span></div><div class="line"><a name="l15845"></a><span class="lineno">15845</span>&#160;</div><div class="line"><a name="l15846"></a><span class="lineno">15846</span>&#160;<span class="comment">/***************************** FMPI2C Instances *******************************/</span></div><div class="line"><a name="l15847"></a><span class="lineno">15847</span>&#160;<span class="preprocessor">#define IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1)</span></div><div class="line"><a name="l15848"></a><span class="lineno">15848</span>&#160;</div><div class="line"><a name="l15849"></a><span class="lineno">15849</span>&#160;<span class="comment">/******************************* SPDIFRX Instances ********************************/</span></div><div class="line"><a name="l15850"></a><span class="lineno">15850</span>&#160;<span class="preprocessor">#define IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX)</span></div><div class="line"><a name="l15851"></a><span class="lineno">15851</span>&#160;<span class="comment">/****************************** USB Exported Constants ************************/</span></div><div class="line"><a name="l15852"></a><span class="lineno">15852</span>&#160;<span class="preprocessor">#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR                8U</span></div><div class="line"><a name="l15853"></a><span class="lineno">15853</span>&#160;<span class="preprocessor">#define USB_OTG_FS_MAX_IN_ENDPOINTS                    5U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l15854"></a><span class="lineno">15854</span>&#160;<span class="preprocessor">#define USB_OTG_FS_MAX_OUT_ENDPOINTS                   5U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l15855"></a><span class="lineno">15855</span>&#160;<span class="preprocessor">#define USB_OTG_FS_TOTAL_FIFO_SIZE                     1280U </span><span class="comment">/* in Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l15856"></a><span class="lineno">15856</span>&#160;<span class="preprocessor">#define USB_OTG_HS_HOST_MAX_CHANNEL_NBR                16U</span></div><div class="line"><a name="l15857"></a><span class="lineno">15857</span>&#160;<span class="preprocessor">#define USB_OTG_HS_MAX_IN_ENDPOINTS                    8U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l15858"></a><span class="lineno">15858</span>&#160;<span class="preprocessor">#define USB_OTG_HS_MAX_OUT_ENDPOINTS                   8U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l15859"></a><span class="lineno">15859</span>&#160;<span class="preprocessor">#define USB_OTG_HS_TOTAL_FIFO_SIZE                     4096U </span><span class="comment">/* in Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l15860"></a><span class="lineno">15860</span>&#160;</div><div class="line"><a name="l15861"></a><span class="lineno">15861</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l15862"></a><span class="lineno">15862</span>&#160;<span class="comment"> * @brief Specific devices reset values definitions</span></div><div class="line"><a name="l15863"></a><span class="lineno">15863</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l15864"></a><span class="lineno">15864</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_RST_VALUE              0x24003010U</span></div><div class="line"><a name="l15865"></a><span class="lineno">15865</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_RST_VALUE           0x24003010U</span></div><div class="line"><a name="l15866"></a><span class="lineno">15866</span>&#160;<span class="preprocessor">#define RCC_PLLSAICFGR_RST_VALUE           0x04003010U</span></div><div class="line"><a name="l15867"></a><span class="lineno">15867</span>&#160;</div><div class="line"><a name="l15868"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga08aeea283003a2c787227347087b5b1f">15868</a></span>&#160;<span class="preprocessor">#define RCC_MAX_FREQUENCY           180000000U         </span></div><div class="line"><a name="l15869"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga152c4bb0b78589a06d72e0170dd3b304">15869</a></span>&#160;<span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE1    RCC_MAX_FREQUENCY  </span></div><div class="line"><a name="l15870"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafcb2c5211d9cbed86b111c83a0ce427b">15870</a></span>&#160;<span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE2    168000000U         </span></div><div class="line"><a name="l15871"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga60fbed15643b623aa4541b9d8828d0f1">15871</a></span>&#160;<span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE3    120000000U         </span></div><div class="line"><a name="l15872"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga85746dffdc6d015f5142d7e16489ca84">15872</a></span>&#160;<span class="preprocessor">#define RCC_PLLVCO_OUTPUT_MIN       100000000U       </span></div><div class="line"><a name="l15873"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga288d68c2604cea8548eccdef3873923f">15873</a></span>&#160;<span class="preprocessor">#define RCC_PLLVCO_INPUT_MIN           950000U       </span></div><div class="line"><a name="l15874"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad3fd37dbfa74739a3c698ab4755fa27e">15874</a></span>&#160;<span class="preprocessor">#define RCC_PLLVCO_INPUT_MAX          2100000U       </span></div><div class="line"><a name="l15875"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba6ddae0375763847f8dc3e91173d714">15875</a></span>&#160;<span class="preprocessor">#define RCC_PLLVCO_OUTPUT_MAX       432000000U       </span></div><div class="line"><a name="l15877"></a><span class="lineno">15877</span>&#160;<span class="preprocessor">#define RCC_PLLN_MIN_VALUE                 50U</span></div><div class="line"><a name="l15878"></a><span class="lineno">15878</span>&#160;<span class="preprocessor">#define RCC_PLLN_MAX_VALUE                432U</span></div><div class="line"><a name="l15879"></a><span class="lineno">15879</span>&#160;</div><div class="line"><a name="l15880"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga980965268c210a75ca5bb1e6b59b4052">15880</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE1_LATENCY1_FREQ   30000000U      </span></div><div class="line"><a name="l15881"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga53673600707f291baa71c30919f8da98">15881</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE1_LATENCY2_FREQ   60000000U      </span></div><div class="line"><a name="l15882"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga547cb8d59cf6a2a73a0f76331e4492df">15882</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE1_LATENCY3_FREQ   90000000U      </span></div><div class="line"><a name="l15883"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga600fe88d1dfa0faef16947e24f52e84e">15883</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE1_LATENCY4_FREQ   120000000U     </span></div><div class="line"><a name="l15884"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf576f3543b7909cf6c889e05829d37a0">15884</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE1_LATENCY5_FREQ   150000000U     </span></div><div class="line"><a name="l15886"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga19ba80e0c72cd041274f831901f302f9">15886</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE2_LATENCY1_FREQ   30000000U      </span></div><div class="line"><a name="l15887"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98847021d5de23ea0458b490c74e6299">15887</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE2_LATENCY2_FREQ   60000000U      </span></div><div class="line"><a name="l15888"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6956d1ea5f9484a43213022ebff8cf03">15888</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE2_LATENCY3_FREQ   90000000U      </span></div><div class="line"><a name="l15889"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga8fc5a396df42d76fb41f377e71513ecb">15889</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE2_LATENCY4_FREQ   12000000U      </span></div><div class="line"><a name="l15890"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga682daec68cfc17d207390b25d2e8262b">15890</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE2_LATENCY5_FREQ   150000000U     </span></div><div class="line"><a name="l15892"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga322840abc74aeafafe710d45e4f9c7cd">15892</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE3_LATENCY1_FREQ   30000000U      </span></div><div class="line"><a name="l15893"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga9a6fd257610db9111ae2a291825a86d0">15893</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE3_LATENCY2_FREQ   60000000U      </span></div><div class="line"><a name="l15894"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga830d9e447fdbca14d2e0a3f0ecaa2e93">15894</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE3_LATENCY3_FREQ   90000000U      </span></div><div class="line"><a name="l15896"></a><span class="lineno">15896</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l15897"></a><span class="lineno">15897</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32F4xx device product       */</span></div><div class="line"><a name="l15898"></a><span class="lineno">15898</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div><div class="line"><a name="l15899"></a><span class="lineno">15899</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div><div class="line"><a name="l15900"></a><span class="lineno">15900</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span></div><div class="line"><a name="l15901"></a><span class="lineno">15901</span>&#160;<span class="comment">/*  product lines within the same STM32F4 Family                              */</span></div><div class="line"><a name="l15902"></a><span class="lineno">15902</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l15903"></a><span class="lineno">15903</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div><div class="line"><a name="l15904"></a><span class="lineno">15904</span>&#160;<span class="preprocessor">#define FSMC_IRQn              FMC_IRQn</span></div><div class="line"><a name="l15905"></a><span class="lineno">15905</span>&#160;</div><div class="line"><a name="l15906"></a><span class="lineno">15906</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div><div class="line"><a name="l15907"></a><span class="lineno">15907</span>&#160;<span class="preprocessor">#define FSMC_IRQHandler        FMC_IRQHandler</span></div><div class="line"><a name="l15908"></a><span class="lineno">15908</span>&#160;<span class="preprocessor">#define QuadSPI_IRQHandler     QUADSPI_IRQHandler</span></div><div class="line"><a name="l15909"></a><span class="lineno">15909</span>&#160;</div><div class="line"><a name="l15922"></a><span class="lineno">15922</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l15923"></a><span class="lineno">15923</span>&#160;}</div><div class="line"><a name="l15924"></a><span class="lineno">15924</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l15925"></a><span class="lineno">15925</span>&#160;</div><div class="line"><a name="l15926"></a><span class="lineno">15926</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F446xx_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l15927"></a><span class="lineno">15927</span>&#160;</div><div class="line"><a name="l15928"></a><span class="lineno">15928</span>&#160;</div><div class="line"><a name="l15929"></a><span class="lineno">15929</span>&#160;</div><div class="line"><a name="l15930"></a><span class="lineno">15930</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_u_s_a_r_t___type_def_html_a5dd0cb6c861eaf26470f56f451c1edbf"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:799</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_i2_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">I2C_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:516</div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SAI_Block_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:671</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">FMC_Bank3_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:451</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">QUADSPI_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:730</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b">CEC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:176</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_aa0c41c8883cb0812d6aaf956c393584b"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:715</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_channel_type_def_html_ad715951248900b9a7c8c9ddb688bb3a0"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#ad715951248900b9a7c8c9ddb688bb3a0">USB_OTG_HostChannelTypeDef::HCSPLT</a></div><div class="ttdeci">__IO uint32_t HCSPLT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:919</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:225</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a4e513deb9f58a138ad9f317cc5a3555d"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:619</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a65f69561c1cefe00ce608b7a3c2d8af5"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a65f69561c1cefe00ce608b7a3c2d8af5">USB_OTG_INEndpointTypeDef::DIEPINT</a></div><div class="ttdeci">__IO uint32_t DIEPINT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:877</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html_a08ddbac546fa9928256654d31255c8c3"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a08ddbac546fa9928256654d31255c8c3">SYSCFG_TypeDef::CMPCR</a></div><div class="ttdeci">__IO uint32_t CMPCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:498</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:711</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:481</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:247</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_aecf297022669fda29294f6fe9818ebbd"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aecf297022669fda29294f6fe9818ebbd">USB_OTG_GlobalTypeDef::GRSTCTL</a></div><div class="ttdeci">__IO uint32_t GRSTCTL</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:821</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_ac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:393</div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#ae845b86e973b4bf8a33c447c261633f6">SAI_Block_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:668</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:492</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a613f6b76d20c1a513976b920ecd7f4f8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">ADC_TypeDef::JOFR3</a></div><div class="ttdeci">__IO uint32_t JOFR3</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:207</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:706</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a4c435f0e34ace4421241cd5c3ae87fc2"><div class="ttname"><a href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">DAC_TypeDef::DHR8R2</a></div><div class="ttdeci">__IO uint32_t DHR8R2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:335</div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html_ad30f20f612dacf85a5bb7f9f97cf0772"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#ad30f20f612dacf85a5bb7f9f97cf0772">SAI_Block_TypeDef::SLOTR</a></div><div class="ttdeci">__IO uint32_t SLOTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:667</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_acc968fd160f83749ad4176ad8cb36fe0"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#acc968fd160f83749ad4176ad8cb36fe0">USB_OTG_DeviceTypeDef::DVBUSPULSE</a></div><div class="ttdeci">__IO uint32_t DVBUSPULSE</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:859</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:173</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:96</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:595</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_abeed38529bd7b8de082e490e5d4f1727"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:480</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_a651b3980342dcf21d301d29621dcf4f6"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#a651b3980342dcf21d301d29621dcf4f6">QUADSPI_TypeDef::DLR</a></div><div class="ttdeci">__IO uint32_t DLR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:729</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:214</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac5b3c8be61045a304d3076d4714d29f2"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:616</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_acc269320aff0a6482730224a4b641a59"><div class="ttname"><a href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:337</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a2e45f9c9d67e384187b25334ba0a3e3d"><div class="ttname"><a href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">DAC_TypeDef::DHR12L2</a></div><div class="ttdeci">__IO uint32_t DHR12L2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:334</div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html_a7f7d80b45b7574463d7030fc8a464582"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html#a7f7d80b45b7574463d7030fc8a464582">CAN_FilterRegister_TypeDef::FR2</a></div><div class="ttdeci">__IO uint32_t FR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:262</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a2372c05a6c5508e0a9adada793f68b4f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:622</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_aab440b0ad8631f5666dd32768a89cf60"><div class="ttname"><a href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:212</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_ac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:394</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">QUADSPI_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:175</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a7015e1046dbd3ea8783b33dc11a69e52"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:548</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:122</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a2fd59854223e38158b4138ee8e913ab3"><div class="ttname"><a href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">ADC_TypeDef::JOFR4</a></div><div class="ttdeci">__IO uint32_t JOFR4</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:208</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:146</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:224</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a1590b77e57f17e75193da259da72095e"><div class="ttname"><a href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:336</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_a7327d5955c8e4e3eb689a7ad2a1fa219"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#a7327d5955c8e4e3eb689a7ad2a1fa219">QUADSPI_TypeDef::PSMKR</a></div><div class="ttdeci">__IO uint32_t PSMKR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:734</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_a95187d83f061ebbddd8668d0db3fbaa5"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">FMPI2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:532</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a02b589bb589df4f39e549dca4d5abb08"><div class="ttname"><a href="struct_c_a_n___type_def.html#a02b589bb589df4f39e549dca4d5abb08">CAN_TypeDef::RF1R</a></div><div class="ttdeci">__IO uint32_t RF1R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:275</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_c_a_n___type_def.html#af2b40c5e36a5e861490988275499e158">CAN_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:287</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:147</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_acfe7efaa61db86840767dff6d73f8695"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">USB_OTG_OUTEndpointTypeDef::Reserved04</a></div><div class="ttdeci">uint32_t Reserved04</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:891</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_af427631ab4515bb1f16bf5869682c18b"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">FMPI2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:535</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:776</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:120</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:102</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:104</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a9543592bda60cb5261075594bdeedac9"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:478</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:810</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:131</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a5c955643593b4aedbe9f84f054d26522"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">SDIO_TypeDef::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:695</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a19cf1f1798a062c2a19afe9224e3f938"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a19cf1f1798a062c2a19afe9224e3f938">USB_OTG_INEndpointTypeDef::DIEPTSIZ</a></div><div class="ttdeci">__IO uint32_t DIEPTSIZ</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:879</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:401</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_a0e5030971ec1bfd3101f83f546493c83"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#a0e5030971ec1bfd3101f83f546493c83">FMC_Bank3_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:454</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_channel_type_def_html_ae69520f078c84fb1d33cd7551ff23342"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#ae69520f078c84fb1d33cd7551ff23342">USB_OTG_HostChannelTypeDef::HCINTMSK</a></div><div class="ttdeci">__IO uint32_t HCINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:921</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a7da778413f6db1f83ae25caed03382d4"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a7da778413f6db1f83ae25caed03382d4">SDIO_TypeDef::RESP1</a></div><div class="ttdeci">__IO const uint32_t RESP1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:685</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab9087f2f31dd5edf59de6a59ae4e67ae"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:783</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_ae85e8a65a72f52a9daf3d2b66b77c2e2"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#ae85e8a65a72f52a9daf3d2b66b77c2e2">USB_OTG_DeviceTypeDef::DEACHINT</a></div><div class="ttdeci">__IO uint32_t DEACHINT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:862</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:318</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:708</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6be3d40baea405ecaf6b38462357dac0"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">RTC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint32_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:630</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_af1405e594e39e5b34f9499f680157a25"><div class="ttname"><a href="struct_c_a_n___type_def.html#af1405e594e39e5b34f9499f680157a25">CAN_TypeDef::FFA1R</a></div><div class="ttdeci">__IO uint32_t FFA1R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:288</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_ad7e8d785fff2acfeb8814e43bda8dd72"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">FMPI2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:537</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:139</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_a53d4126533b52183ef8105af2e526bd0"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#a53d4126533b52183ef8105af2e526bd0">QUADSPI_TypeDef::ABR</a></div><div class="ttdeci">__IO uint32_t ABR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:732</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:124</div></div>
<div class="ttc" id="struct_f_m_c___bank5__6___type_def_html_aed6d294188e6135964d6c3431c741fda"><div class="ttname"><a href="struct_f_m_c___bank5__6___type_def.html#aed6d294188e6135964d6c3431c741fda">FMC_Bank5_6_TypeDef::SDRTR</a></div><div class="ttdeci">__IO uint32_t SDRTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:467</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a1e9c75b06c99d0611535f38c7b4aa845"><div class="ttname"><a href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">RCC_TypeDef::AHB1ENR</a></div><div class="ttdeci">__IO uint32_t AHB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:580</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_acaf5563a43c7dd8ba9b982df9581acaa"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#acaf5563a43c7dd8ba9b982df9581acaa">USB_OTG_GlobalTypeDef::GHWCFG3</a></div><div class="ttdeci">__IO uint32_t GHWCFG3</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:833</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a44614d7422faffd14af83884e76b2d3e"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a44614d7422faffd14af83884e76b2d3e">SDIO_TypeDef::RESP2</a></div><div class="ttdeci">__IO const uint32_t RESP2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:686</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html">SPDIFRX_TypeDef</a></div><div class="ttdoc">SPDIFRX Interface. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:744</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a4e15c273373694f64b3f70226cb3ac35"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a4e15c273373694f64b3f70226cb3ac35">USB_OTG_DeviceTypeDef::DAINT</a></div><div class="ttdeci">__IO uint32_t DAINT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:854</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">RTC_TypeDef::BKP7R</a></div><div class="ttdeci">__IO uint32_t BKP7R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:638</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:135</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html"><div class="ttname"><a href="struct_c_e_c___type_def.html">CEC_TypeDef</a></div><div class="ttdoc">Consumer Electronics Control. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:300</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:158</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_a2ac50357d1ebac2949d27bfc4855e6a4"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">QUADSPI_TypeDef::AR</a></div><div class="ttdeci">__IO uint32_t AR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:731</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html">FMC_Bank3_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller Bank3. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:448</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:777</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_a9bf29a9104cb5569823ab892174f9c8c"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">FMPI2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:536</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:91</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:328</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:775</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">FMPI2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:533</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:313</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">QUADSPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:733</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a640ccb2ccfb6316b88c070362dc29339"><div class="ttname"><a href="struct_r_t_c___type_def.html#a640ccb2ccfb6316b88c070362dc29339">RTC_TypeDef::BKP18R</a></div><div class="ttdeci">__IO uint32_t BKP18R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:649</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:97</div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:382</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a48647281e48d96a96f701cf5ae3f4f63"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a48647281e48d96a96f701cf5ae3f4f63">USB_OTG_DeviceTypeDef::DIEPMSK</a></div><div class="ttdeci">__IO uint32_t DIEPMSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:852</div></div>
<div class="ttc" id="struct_s_a_i___type_def_html_aae092d9d07574afe1fbc79c8bf7f7c19"><div class="ttname"><a href="struct_s_a_i___type_def.html#aae092d9d07574afe1fbc79c8bf7f7c19">SAI_TypeDef::GCR</a></div><div class="ttdeci">__IO uint32_t GCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:659</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_i2_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">I2C_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:513</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a99c6c50a3e3235c81b98a428ebd33d4c"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a99c6c50a3e3235c81b98a428ebd33d4c">USB_OTG_DeviceTypeDef::DIEPEMPMSK</a></div><div class="ttdeci">__IO uint32_t DIEPEMPMSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:861</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RCC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:576</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:115</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:148</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_ab5c57ffed0351fa064038939a6c0bbf6"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">FMPI2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:530</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RCC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:590</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a1dd219eaeee8d9def822da843028bd02"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">SDIO_TypeDef::DTIMER</a></div><div class="ttdeci">__IO uint32_t DTIMER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:689</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">USART_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:793</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_aa0f7c828c46ae6f6bc9f66f11720bbe6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:406</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac60f13e6619724747e61cfbff55b9fab"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac60f13e6619724747e61cfbff55b9fab">RTC_TypeDef::BKP14R</a></div><div class="ttdeci">__IO uint32_t BKP14R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:645</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_aa196fddf0ba7d6e3ce29bdb04eb38b94"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#aa196fddf0ba7d6e3ce29bdb04eb38b94">DCMI_TypeDef::RISR</a></div><div class="ttdeci">__IO uint32_t RISR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:364</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RCC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:583</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a84c491be6c66b1d5b6a2efd0740b3d0c"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:418</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_acdd4c1b5466be103fb2bb2a225b1d3a9"><div class="ttname"><a href="struct_c_a_n___type_def.html#acdd4c1b5466be103fb2bb2a225b1d3a9">CAN_TypeDef::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:272</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_aa74faef460a0c655439bcf20caac1653"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aa74faef460a0c655439bcf20caac1653">SDIO_TypeDef::RESP4</a></div><div class="ttdeci">__IO const uint32_t RESP4</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:688</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a78a4f036f29e552acad6a442fbb69420"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a78a4f036f29e552acad6a442fbb69420">USB_OTG_OUTEndpointTypeDef::DOEPDMA</a></div><div class="ttdeci">__IO uint32_t DOEPDMA</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:895</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a4ef7499da5d5beb1cfc81f7be057a7b2"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:629</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:113</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a2b39f943954e0e7d177b511d9074a0b7"><div class="ttname"><a href="struct_c_a_n___type_def.html#a2b39f943954e0e7d177b511d9074a0b7">CAN_TypeDef::ESR</a></div><div class="ttdeci">__IO uint32_t ESR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:277</div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html_aa46ece753867049c7643819478b8330b"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#aa46ece753867049c7643819478b8330b">SAI_Block_TypeDef::CLRFR</a></div><div class="ttdeci">__IO uint32_t CLRFR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:670</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a0b9a3ced775287c8585a6a61af4b40e9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:594</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:795</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_aae70b1922167eb58d564cb82d39fd10b"><div class="ttname"><a href="struct_r_c_c___type_def.html#aae70b1922167eb58d564cb82d39fd10b">RCC_TypeDef::AHB1LPENR</a></div><div class="ttdeci">__IO uint32_t AHB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:587</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:403</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a></div><div class="ttdoc">USB_OTG_IN_Endpoint-Specific_Register. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:873</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:780</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aade2881a3e408bfd106b27f78bbbcfc9"><div class="ttname"><a href="struct_r_t_c___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">RTC_TypeDef::BKP10R</a></div><div class="ttdeci">__IO uint32_t BKP10R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:641</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aaa251a80daa57ad0bd7db75cb3b9cdec"><div class="ttname"><a href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:633</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_a919b70dd8762e44263a02dfbafc7b8ce"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#a919b70dd8762e44263a02dfbafc7b8ce">DCMI_TypeDef::CWSTRTR</a></div><div class="ttdeci">__IO uint32_t CWSTRTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:370</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_a5576a30ffbe0a0800ce7788610327677"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">FMPI2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:531</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_a5cdef358e9e95b570358e1f6a3a7f492"><div class="ttname"><a href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:391</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:129</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html_a2130abf1fefb63ce4c4b138fd8c9822a"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a">SYSCFG_TypeDef::PMC</a></div><div class="ttdeci">__IO uint32_t PMC</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:495</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:569</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ac88901e2eb35079b7b58a185e6bf554c"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:584</div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html_ae307d5a553582e6c9717f50037245710"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#ae307d5a553582e6c9717f50037245710">SAI_Block_TypeDef::FRCR</a></div><div class="ttdeci">__IO uint32_t FRCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:666</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ae9156af81694b7a85923348be45a2167"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:216</div></div>
<div class="ttc" id="core__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_f_m_c___bank1_e___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank1_e___type_def.html">FMC_Bank1E_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller Bank1E. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:439</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:136</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:389</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_aa23ced8246d69edb9261a8de1f1e253f"><div class="ttname"><a href="struct_i2_c___type_def.html#aa23ced8246d69edb9261a8de1f1e253f">I2C_TypeDef::FLTR</a></div><div class="ttdeci">__IO uint32_t FLTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:518</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:107</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_type_def_html_a3903a00940c32a9f09889e08881e7a6a"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a3903a00940c32a9f09889e08881e7a6a">USB_OTG_HostTypeDef::HPTXSTS</a></div><div class="ttdeci">__IO uint32_t HPTXSTS</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:908</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_af29a8211f72bbda9316551ea02ae4b37"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#af29a8211f72bbda9316551ea02ae4b37">SPDIFRX_TypeDef::IMR</a></div><div class="ttdeci">__IO uint16_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:747</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:806</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:130</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a5eaefc557573ae7bdc632ef6b6d574b5"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:352</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a4f006a75f87074f02a532fbeb215bd24"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a4f006a75f87074f02a532fbeb215bd24">USB_OTG_GlobalTypeDef::GOTGCTL</a></div><div class="ttdeci">__IO uint32_t GOTGCTL</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:817</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_a986e18db58469e5dd0e756b2b405b805"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#a986e18db58469e5dd0e756b2b405b805">QUADSPI_TypeDef::PSMAR</a></div><div class="ttdeci">__IO uint32_t PSMAR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:735</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a026f1fea708d42ed74b0bd8a488bc55e"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a026f1fea708d42ed74b0bd8a488bc55e">USB_OTG_GlobalTypeDef::GRXSTSP</a></div><div class="ttdeci">__IO uint32_t GRXSTSP</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:825</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a716e172ed03ae049eb501ad83207b4ed"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a716e172ed03ae049eb501ad83207b4ed">USB_OTG_INEndpointTypeDef::Reserved18</a></div><div class="ttdeci">uint32_t Reserved18</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:882</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:351</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a9a163a0d5cfce7238b38067a1a53b324"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a9a163a0d5cfce7238b38067a1a53b324">USB_OTG_DeviceTypeDef::DCFG</a></div><div class="ttdeci">__IO uint32_t DCFG</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:848</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac9b4c6c5b29f3461ce3f875eea69f35b"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:615</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">FMPI2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:179</div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html_aee7782244ceb4791d9a3891804ac47ac"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aee7782244ceb4791d9a3891804ac47ac">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:385</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_c_a_n___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">CAN_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:276</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:710</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_c_a_n___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">CAN_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:271</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:766</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a22fa21352be442bd02f9c26a1013d598"><div class="ttname"><a href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:215</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a2842aa523df62f3508316eb3b2e08f4e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2842aa523df62f3508316eb3b2e08f4e">RTC_TypeDef::BKP17R</a></div><div class="ttdeci">__IO uint32_t BKP17R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:648</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac1085f6aae54b353c30871fe90c59851"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac1085f6aae54b353c30871fe90c59851">RTC_TypeDef::BKP8R</a></div><div class="ttdeci">__IO uint32_t BKP8R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:639</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a804c7e15dbb587c7ea25511f6a7809f7"><div class="ttname"><a href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">DAC_TypeDef::DHR12R2</a></div><div class="ttdeci">__IO uint32_t DHR12R2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:333</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:315</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:408</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a9e0c029846e94bf08ac8edb35b30ecb2"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a9e0c029846e94bf08ac8edb35b30ecb2">USB_OTG_DeviceTypeDef::Reserved40</a></div><div class="ttdeci">uint32_t Reserved40</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:864</div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html_a92036953ac673803fe001d843fea508b"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html#a92036953ac673803fe001d843fea508b">CAN_FilterRegister_TypeDef::FR1</a></div><div class="ttdeci">__IO uint32_t FR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:261</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ac93962b2d41007abdda922a3f23d7ede"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac93962b2d41007abdda922a3f23d7ede">RCC_TypeDef::PLLSAICFGR</a></div><div class="ttdeci">__IO uint32_t PLLSAICFGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:599</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a4ec1dd54d976989b7c9e59fb14d974fb"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4ec1dd54d976989b7c9e59fb14d974fb">RTC_TypeDef::BKP19R</a></div><div class="ttdeci">__IO uint32_t BKP19R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:650</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:160</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a68bef1da5fd164cf0f884b4209670dc8"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">SDIO_TypeDef::FIFO</a></div><div class="ttdeci">__IO uint32_t FIFO</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:699</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ac2bb55b037b800a25852736afdd7a258"><div class="ttname"><a href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:330</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_channel_type_def_html_af294702e1d54fe06b43e7a3b4033dc2e"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#af294702e1d54fe06b43e7a3b4033dc2e">USB_OTG_HostChannelTypeDef::HCDMA</a></div><div class="ttdeci">__IO uint32_t HCDMA</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:923</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a6ff3c8a6647ae7e5dfcd2ccfbfed4948"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a6ff3c8a6647ae7e5dfcd2ccfbfed4948">USB_OTG_GlobalTypeDef::HNPTXSTS</a></div><div class="ttdeci">__IO uint32_t HNPTXSTS</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:828</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:112</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_aa7d2bd5481ee985778c410a7e5826b71"><div class="ttname"><a href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:317</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:114</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a6eefd74b3acdc3c1a88b833fcf5e8d81"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a6eefd74b3acdc3c1a88b833fcf5e8d81">USB_OTG_GlobalTypeDef::CID</a></div><div class="ttdeci">__IO uint32_t CID</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:831</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:99</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a11dbd3f7a82b3f3b91621321d3018e0a"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a11dbd3f7a82b3f3b91621321d3018e0a">USB_OTG_DeviceTypeDef::DOEPMSK</a></div><div class="ttdeci">__IO uint32_t DOEPMSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:853</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a5b7c9cb9dbd528e59d39bd7e72ca6fe9"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a5b7c9cb9dbd528e59d39bd7e72ca6fe9">USB_OTG_GlobalTypeDef::GLPMCFG</a></div><div class="ttdeci">__IO uint32_t GLPMCFG</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:835</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac005b1a5bc52634d5a34578cc9d2c3f6"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:618</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html_ab36c409d0a009e3ce5a89ac55d3ff194"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">SYSCFG_TypeDef::MEMRMP</a></div><div class="ttdeci">__IO uint32_t MEMRMP</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:494</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_aef96b3719a70e62cb004b1e292b7a348"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#aef96b3719a70e62cb004b1e292b7a348">USB_OTG_DeviceTypeDef::DVBUSDIS</a></div><div class="ttdeci">__IO uint32_t DVBUSDIS</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:858</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a></div><div class="ttdoc">USB_OTG_Core_Registers. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:815</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:484</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:571</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a05fcc63652e936e715223e4423069959"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a05fcc63652e936e715223e4423069959">USB_OTG_INEndpointTypeDef::DIEPDMA</a></div><div class="ttdeci">__IO uint32_t DIEPDMA</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:880</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_ae1f4aabfcdebfaf2cdaf05a96dc0fcb7"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#ae1f4aabfcdebfaf2cdaf05a96dc0fcb7">USB_OTG_GlobalTypeDef::GDFIFOCFG</a></div><div class="ttdeci">__IO uint32_t GDFIFOCFG</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:837</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a8371acd36203fa875cdea3f29b94d1fb"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a8371acd36203fa875cdea3f29b94d1fb">USB_OTG_DeviceTypeDef::DSTS</a></div><div class="ttdeci">__IO uint32_t DSTS</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:850</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ab2c5389c9ff4ac188cd498b8f7170968"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:578</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:90</div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SAI_Block_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:669</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:153</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_a6fe40f7ac1a18c2726b328b5ec02b262"><div class="ttname"><a href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:392</div></div>
<div class="ttc" id="struct_f_m_c___bank5__6___type_def_html_ac36dc12c736f19eb2bc33fd6ab4c02de"><div class="ttname"><a href="struct_f_m_c___bank5__6___type_def.html#ac36dc12c736f19eb2bc33fd6ab4c02de">FMC_Bank5_6_TypeDef::SDSR</a></div><div class="ttdeci">__IO uint32_t SDSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:468</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a65bff76f3af24c37708a1006d54720c7"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">SDIO_TypeDef::POWER</a></div><div class="ttdeci">__IO uint32_t POWER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:680</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:808</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a0234d794aba7ddae31f3da3c02c8a673"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a0234d794aba7ddae31f3da3c02c8a673">USB_OTG_DeviceTypeDef::DEACHMSK</a></div><div class="ttdeci">__IO uint32_t DEACHMSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:863</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html_a760f86a1a18dffffda54fc15a977979f"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:226</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a0b1eeda834c3cfd4d2c67f242f7b2a1c"><div class="ttname"><a href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:634</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:85</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab13e106cc2eca92d1f4022df3bfdbcd7"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:635</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">DCMI_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:367</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:82</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html_a90f7c1cf22683459c632d6040366eddf"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html#a90f7c1cf22683459c632d6040366eddf">CAN_TxMailBox_TypeDef::TDHR</a></div><div class="ttdeci">__IO uint32_t TDHR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:240</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:475</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:138</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_adcf812cbe5147d300507d59d4a55935d"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">SDIO_TypeDef::CMD</a></div><div class="ttdeci">__IO uint32_t CMD</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:683</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab97f3e9584dda705dc10a5f4c5f6e636"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab97f3e9584dda705dc10a5f4c5f6e636">RTC_TypeDef::CALIBR</a></div><div class="ttdeci">__IO uint32_t CALIBR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:617</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">ADC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:202</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_aae0256ae42106ee7f87fc7e5bdb779d4"><div class="ttname"><a href="struct_c_a_n___type_def.html#aae0256ae42106ee7f87fc7e5bdb779d4">CAN_TypeDef::FS1R</a></div><div class="ttdeci">__IO uint32_t FS1R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:286</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:781</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#a524e134cec519206cb41d0545e382978">DCMI_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:366</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_a149feba01f9c4a49570c6d88619f504f"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#a149feba01f9c4a49570c6d88619f504f">SPDIFRX_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:748</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">SDIO_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:694</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_channel_type_def_html_adde42c516172a887c570545d965200cf"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#adde42c516172a887c570545d965200cf">USB_OTG_HostChannelTypeDef::HCTSIZ</a></div><div class="ttdeci">__IO uint32_t HCTSIZ</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:922</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:106</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a1d6c2bc4c067d6a64ef30d16a5925796"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:625</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:162</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html">QUADSPI_TypeDef</a></div><div class="ttdoc">QUAD Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:723</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_type_def_html_a0a6f11662e44ad485cc869f49e5aa9c9"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a0a6f11662e44ad485cc869f49e5aa9c9">USB_OTG_HostTypeDef::HFIR</a></div><div class="ttdeci">__IO uint32_t HFIR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:905</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a0633c88accff51e7cc9d1e9c3db950d9"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a0633c88accff51e7cc9d1e9c3db950d9">SDIO_TypeDef::STA</a></div><div class="ttdeci">__IO const uint32_t STA</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:693</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a2b30982547fae7d545d260312771b5c9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a2b30982547fae7d545d260312771b5c9">RCC_TypeDef::AHB2LPENR</a></div><div class="ttdeci">__IO uint32_t AHB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:588</div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html_a63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:384</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="struct_c_a_n___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">CAN_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:289</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a003c4c00f70bd77298fc66a449822651"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a003c4c00f70bd77298fc66a449822651">SDIO_TypeDef::FIFOCNT</a></div><div class="ttdeci">__IO const uint32_t FIFOCNT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:697</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:161</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">DCMI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:363</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a9980c4a55080745a11528f8c7ffa1c66"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a9980c4a55080745a11528f8c7ffa1c66">USB_OTG_GlobalTypeDef::GINTSTS</a></div><div class="ttdeci">__IO uint32_t GINTSTS</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:822</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">QUADSPI_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:728</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a24df28d0e440321b21f6f07b3bb93dea"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:350</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:87</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:773</div></div>
<div class="ttc" id="struct_f_m_c___bank5__6___type_def_html_a6722a71defead0b07cca1b79fab0fe88"><div class="ttname"><a href="struct_f_m_c___bank5__6___type_def.html#a6722a71defead0b07cca1b79fab0fe88">FMC_Bank5_6_TypeDef::SDCMR</a></div><div class="ttdeci">__IO uint32_t SDCMR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:466</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac66d5e2d3459cff89794c47dbc8f7228"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">RTC_TypeDef::BKP11R</a></div><div class="ttdeci">__IO uint32_t BKP11R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:642</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:269</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6ed4c3a0d4588a75078e9f8e376b4d06"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">RTC_TypeDef::BKP13R</a></div><div class="ttdeci">__IO uint32_t BKP13R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:644</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a905a2b4ece4882eb67c710e0db10e960"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a905a2b4ece4882eb67c710e0db10e960">USB_OTG_OUTEndpointTypeDef::DOEPCTL</a></div><div class="ttdeci">__IO uint32_t DOEPCTL</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:890</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:165</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_abeb6fb580a8fd128182aa9ba2738ac2c"><div class="ttname"><a href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:624</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:156</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:163</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a1bcc039378b4ed4ac1261a0a758c3d1d"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">USB_OTG_DeviceTypeDef::Reserved0C</a></div><div class="ttdeci">uint32_t Reserved0C</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:851</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:95</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_aef85efc005db9a8e37d95644e92e9032"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aef85efc005db9a8e37d95644e92e9032">USB_OTG_GlobalTypeDef::GCCFG</a></div><div class="ttdeci">__IO uint32_t GCCFG</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:830</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a612edc78d2fa6288392f8ea32c36f7fb"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">SDIO_TypeDef::DLEN</a></div><div class="ttdeci">__IO uint32_t DLEN</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:690</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a78a5aa9dd5694c48a7d8e66888a46450"><div class="ttname"><a href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">RCC_TypeDef::AHB2RSTR</a></div><div class="ttdeci">__IO uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:574</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter   </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:198</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a08b4be0d626a00f26bc295b379b3bba6"><div class="ttname"><a href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:511</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:420</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a270ee3c6e9f87e5851422ae0ef255fd4"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a270ee3c6e9f87e5851422ae0ef255fd4">SDIO_TypeDef::RESP3</a></div><div class="ttdeci">__IO const uint32_t RESP3</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:687</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a96a3d1a050982fccc23c2e6dbe0de068"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">SDIO_TypeDef::DCTRL</a></div><div class="ttdeci">__IO uint32_t DCTRL</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:691</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aba9fb810b0cf6cbc1280c5c63be2418b"><div class="ttname"><a href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">DAC_TypeDef::DOR2</a></div><div class="ttdeci">__IO uint32_t DOR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:340</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a5dc05e38e6d591cd88f820b7a0b3f727"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a5dc05e38e6d591cd88f820b7a0b3f727">USB_OTG_DeviceTypeDef::Reserved9</a></div><div class="ttdeci">uint32_t Reserved9</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:857</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:109</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_type_def_html_aa15bc4ab9217b295560dbda2235c745a"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#aa15bc4ab9217b295560dbda2235c745a">USB_OTG_HostTypeDef::HCFG</a></div><div class="ttdeci">__IO uint32_t HCFG</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:904</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a2b671a94c63a612f81e0e9de8152d01c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:477</div></div>
<div class="ttc" id="struct_s_a_i___type_def_html"><div class="ttname"><a href="struct_s_a_i___type_def.html">SAI_TypeDef</a></div><div class="ttdoc">Serial Audio Interface. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:657</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:765</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:768</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_type_def_html_a6a141fc0dab9ee8930465a2da604420f"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a6a141fc0dab9ee8930465a2da604420f">USB_OTG_HostTypeDef::HFNUM</a></div><div class="ttdeci">__IO uint32_t HFNUM</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:906</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a1d854d2d7f0452f4c90035952b92d2ba"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">RTC_TypeDef::BKP6R</a></div><div class="ttdeci">__IO uint32_t BKP6R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:637</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_a08b4be0d626a00f26bc295b379b3bba6"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">FMPI2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:529</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_a9bf29a9104cb5569823ab892174f9c8c"><div class="ttname"><a href="struct_c_e_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">CEC_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:305</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:770</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:105</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:421</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">USART_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:794</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:169</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a></div><div class="ttdoc">USB_OTG_Host_Mode_Register_Structures. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:902</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:172</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_ac5d3a4bffd921da5d69f9a601263b573"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#ac5d3a4bffd921da5d69f9a601263b573">USB_OTG_DeviceTypeDef::DTHRCTL</a></div><div class="ttdeci">__IO uint32_t DTHRCTL</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:860</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:140</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:108</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:171</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:235</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9274ceea3b2c6d5c1903d0a7abad91a1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:218</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:159</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:152</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:796</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_acc7bb47dddd2d94de124f74886d919be"><div class="ttname"><a href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:585</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:772</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a69d9432b4272331bffb34e196b57cbdf"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a69d9432b4272331bffb34e196b57cbdf">USB_OTG_GlobalTypeDef::GINTMSK</a></div><div class="ttdeci">__IO uint32_t GINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:823</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:166</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">QUADSPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:727</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_aa3ccc5d081bbee3c61ae9aa5e0c83af9"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#aa3ccc5d081bbee3c61ae9aa5e0c83af9">DCMI_TypeDef::CWSIZER</a></div><div class="ttdeci">__IO uint32_t CWSIZER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:371</div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#ab0ec7102960640751d44e92ddac994f0">SAI_Block_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:664</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ad0a200e12acad17a5c7d2059159ea7e1"><div class="ttname"><a href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:332</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:167</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:791</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:143</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">FMPI2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:178</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_abe203f827d2e33c7f162e4170b6dfdb3"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#abe203f827d2e33c7f162e4170b6dfdb3">FMC_Bank3_TypeDef::ECCR</a></div><div class="ttdeci">__IO uint32_t ECCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:455</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:762</div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html_aef55be3d948c22dd32a97e8d4f8761fd"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:383</div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_s_a_i___block___type_def.html#afdfa307571967afb1d97943e982b6586">SAI_Block_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:665</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:164</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a928fd38284165374eb5aa85ed8d4e6cb"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a928fd38284165374eb5aa85ed8d4e6cb">USB_OTG_GlobalTypeDef::HPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t HPTXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:839</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_ac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:483</div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:379</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:132</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:326</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_channel_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a></div><div class="ttdoc">USB_OTG_Host_Channel_Specific_Registers. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:916</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DCMI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:372</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a4808ec597e5a5fefd8a83a9127dd1aec"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:631</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:415</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:611</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html_aed87bed042dd9523ce086119a3bab0ea"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html#aed87bed042dd9523ce086119a3bab0ea">CAN_TxMailBox_TypeDef::TDTR</a></div><div class="ttdeci">__IO uint32_t TDTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:238</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_type_def_html_a4d431ac4a59cbb89ed82a6c6cf9dfc39"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a4d431ac4a59cbb89ed82a6c6cf9dfc39">USB_OTG_HostTypeDef::HAINTMSK</a></div><div class="ttdeci">__IO uint32_t HAINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:910</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">DCMI_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:365</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:149</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:127</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DCMI_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:362</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:557</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a46c20c598e9e12f919f0ea47ebcbc90f"><div class="ttname"><a href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">RCC_TypeDef::AHB1RSTR</a></div><div class="ttdeci">__IO uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:573</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:123</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:544</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a7da5d372374bc59e9b9af750b01d6a78"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:577</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:101</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:809</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a427dda1678f254bd98b1f321d7194a3b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">ADC_TypeDef::JOFR1</a></div><div class="ttdeci">__IO uint32_t JOFR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:205</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a5d5764c0ec44b661da957e6343f9e7b5"><div class="ttname"><a href="struct_i2_c___type_def.html#a5d5764c0ec44b661da957e6343f9e7b5">I2C_TypeDef::TRISE</a></div><div class="ttdeci">__IO uint32_t TRISE</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:517</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ab4e4328504fd66285df8264d410deefd"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:714</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html_ae1c569688eedd49219cd505b9c22121b"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#ae1c569688eedd49219cd505b9c22121b">CAN_FIFOMailBox_TypeDef::RDLR</a></div><div class="ttdeci">__IO uint32_t RDLR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:251</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6c33564df6eaf97400e0457dde9b14ef"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">RTC_TypeDef::BKP9R</a></div><div class="ttdeci">__IO uint32_t BKP9R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:640</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a07d4e63efcbde252c667e64a8d818aa9"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">SDIO_TypeDef::ARG</a></div><div class="ttdeci">__IO uint32_t ARG</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:682</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a968181c52f663e22dd22d2622deb2455"><div class="ttname"><a href="struct_r_c_c___type_def.html#a968181c52f663e22dd22d2622deb2455">RCC_TypeDef::CKGATENR</a></div><div class="ttdeci">__IO uint32_t CKGATENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:601</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_a9cc4ec74be864c929261e0810f2fd7f0"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#a9cc4ec74be864c929261e0810f2fd7f0">DCMI_TypeDef::ESCR</a></div><div class="ttdeci">__IO uint32_t ESCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:368</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">SPDIFRX_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:746</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_adc1bdc4e76749ccda09c92e885b164ad"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#adc1bdc4e76749ccda09c92e885b164ad">USB_OTG_DeviceTypeDef::DCTL</a></div><div class="ttdeci">__IO uint32_t DCTL</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:849</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:222</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:559</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:89</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:319</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a042059c8b4168681d6aecf30211dd7b8"><div class="ttname"><a href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:623</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_aaa6f4cf1f16aaa6d17ec6c410db76acf"><div class="ttname"><a href="struct_c_a_n___type_def.html#aaa6f4cf1f16aaa6d17ec6c410db76acf">CAN_TypeDef::FM1R</a></div><div class="ttdeci">__IO uint32_t FM1R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:284</div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:381</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:567</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9f8712dfef7125c0bb39db11f2b7416b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">ADC_TypeDef::LTR</a></div><div class="ttdeci">__IO uint32_t LTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:210</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:121</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:137</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#af6225cb8f4938f98204d11afaffd41c9">QUADSPI_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:726</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:549</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a8a868e5e76b52ced04c536be3dee08ec"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:621</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_c_e_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">CEC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:306</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:98</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:614</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a11e65074b9f06b48c17cdfa5bea9f125"><div class="ttname"><a href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">ADC_TypeDef::JOFR2</a></div><div class="ttdeci">__IO uint32_t JOFR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:206</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:560</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:110</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_c_a_n___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">CAN_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:285</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_accf4141cee239380d0ad4634ee21dbf6"><div class="ttname"><a href="struct_c_a_n___type_def.html#accf4141cee239380d0ad4634ee21dbf6">CAN_TypeDef::RF0R</a></div><div class="ttdeci">__IO uint32_t RF0R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:274</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a24c3512abcc90ef75cf3e9145e5dbe9b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">ADC_TypeDef::HTR</a></div><div class="ttdeci">__IO uint32_t HTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:209</div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:259</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_aaef3da59eaf7c6dfdf9a12fd60ce58a8"><div class="ttname"><a href="struct_r_c_c___type_def.html#aaef3da59eaf7c6dfdf9a12fd60ce58a8">RCC_TypeDef::SSCGR</a></div><div class="ttdeci">__IO uint32_t SSCGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:597</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07"><div class="ttname"><a href="struct_c_a_n___type_def.html#a5c0fcd3e7b4c59ab1dd68f6bd8f74e07">CAN_TypeDef::BTR</a></div><div class="ttdeci">__IO uint32_t BTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:278</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_ad7e8d785fff2acfeb8814e43bda8dd72"><div class="ttname"><a href="struct_c_e_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">CEC_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:304</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:92</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html_a7f11f42ba9d3bc5cd4a4f5ea0214608e"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a7f11f42ba9d3bc5cd4a4f5ea0214608e">CAN_FIFOMailBox_TypeDef::RDHR</a></div><div class="ttdeci">__IO uint32_t RDHR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:252</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6f7eee5ae8a32c07f9c8fe14281bdaf3"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">RTC_TypeDef::BKP12R</a></div><div class="ttdeci">__IO uint32_t BKP12R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:643</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_afafaddc3a983eb71332b7526d82191ad"><div class="ttname"><a href="struct_r_t_c___type_def.html#afafaddc3a983eb71332b7526d82191ad">RTC_TypeDef::BKP15R</a></div><div class="ttdeci">__IO uint32_t BKP15R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:646</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">FMPI2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:528</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html_aded1359e1a32512910bff534d57ade68"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html#aded1359e1a32512910bff534d57ade68">CAN_TxMailBox_TypeDef::TDLR</a></div><div class="ttdeci">__IO uint32_t TDLR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:239</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a1442a75374a2a4ca1c3d07293c780523"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a1442a75374a2a4ca1c3d07293c780523">USB_OTG_GlobalTypeDef::Reserved6</a></div><div class="ttdeci">uint32_t Reserved6</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:834</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:779</div></div>
<div class="ttc" id="struct_f_m_c___bank1___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank1___type_def.html">FMC_Bank1_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:430</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_channel_type_def_html_ac1d0619a44758dcaeeda5c0b9c22f784"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#ac1d0619a44758dcaeeda5c0b9c22f784">USB_OTG_HostChannelTypeDef::HCCHAR</a></div><div class="ttdeci">__IO uint32_t HCCHAR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:918</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:119</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_aba51c57f9506e14a6f5983526c78943b"><div class="ttname"><a href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">RCC_TypeDef::APB2LPENR</a></div><div class="ttdeci">__IO uint32_t APB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:592</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#a876dd0a8546697065f406b7543e27af2">SPDIFRX_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:753</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a2d08d5f995ed77228eb56741184a1bb6"><div class="ttname"><a href="struct_r_c_c___type_def.html#a2d08d5f995ed77228eb56741184a1bb6">RCC_TypeDef::PLLI2SCFGR</a></div><div class="ttdeci">__IO uint32_t PLLI2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:598</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html_a0acc8eb90b17bef5b9e03c7ddaacfb0b"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a0acc8eb90b17bef5b9e03c7ddaacfb0b">CAN_FIFOMailBox_TypeDef::RIR</a></div><div class="ttdeci">__IO uint32_t RIR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:249</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:609</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:128</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:764</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html"><div class="ttname"><a href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a></div><div class="ttdoc">DCMI. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:360</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a89623ee198737b29dc0a803310605a83"><div class="ttname"><a href="struct_i2_c___type_def.html#a89623ee198737b29dc0a803310605a83">I2C_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:515</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a328d16cc6213783ede54e4059ffd50a3"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:479</div></div>
<div class="ttc" id="struct_f_m_c___bank5__6___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank5__6___type_def.html">FMC_Bank5_6_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller Bank5_6. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:462</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_c_e_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">CEC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:307</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:774</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ae9028b8bcb5118b7073165fb50fcd559"><div class="ttname"><a href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:331</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a907d8154c80b7e385478943f90b17a3b"><div class="ttname"><a href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:572</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_ae95cf98e0ba3414c3d66385b677fcbf1"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#ae95cf98e0ba3414c3d66385b677fcbf1">FMC_Bank3_TypeDef::PATT</a></div><div class="ttdeci">__IO uint32_t PATT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:453</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a0d952a17455687d6e9053730d028fa1d"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:405</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_a6091bd215b74df162dd3bc51621c63ca"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#a6091bd215b74df162dd3bc51621c63ca">FMC_Bank3_TypeDef::PCR</a></div><div class="ttdeci">__IO uint32_t PCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:450</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">QUADSPI_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:725</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a196c40800f5aff0af71e5fc9d7ff11b9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a196c40800f5aff0af71e5fc9d7ff11b9">SPDIF_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:177</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html_acfe7efaa61db86840767dff6d73f8695"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">USB_OTG_INEndpointTypeDef::Reserved04</a></div><div class="ttdeci">uint32_t Reserved04</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:876</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:88</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a2cf9dcd9008924334f20f0dc6b57042e"><div class="ttname"><a href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:713</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#a8249a3955aace28d92109b391311eb30">SPDIFRX_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:751</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:142</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html_a6921aa1c578a7d17c6e0eb33a73b6630"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html#a6921aa1c578a7d17c6e0eb33a73b6630">CAN_TxMailBox_TypeDef::TIR</a></div><div class="ttdeci">__IO uint32_t TIR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:237</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_aaf76271f4ab0b3deb3ceb6e2ac0d62d0"><div class="ttname"><a href="struct_c_a_n___type_def.html#aaf76271f4ab0b3deb3ceb6e2ac0d62d0">CAN_TypeDef::FA1R</a></div><div class="ttdeci">__IO uint32_t FA1R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:290</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:145</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:151</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_af85290529fb82acef7c9fcea3718346c"><div class="ttname"><a href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:632</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6204786b050eb135fabb15784698e86e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:620</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:117</div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:507</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:778</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:612</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a61282fa74cede526af85fd9d20513646"><div class="ttname"><a href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:628</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:125</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:111</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">ADC_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:201</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ad85a9951a7be79fe08ffc90f796f071b"><div class="ttname"><a href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">RCC_TypeDef::APB1LPENR</a></div><div class="ttdeci">__IO uint32_t APB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:591</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_af9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:203</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_aa94197378e20fc739d269be49d9c5d40"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">SDIO_TypeDef::CLKCR</a></div><div class="ttdeci">__IO uint32_t CLKCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:681</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a97e40d9928fa25a5628d6442f0aa6c0f"><div class="ttname"><a href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:213</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a1dddf235f246a1d4e7e5084cd51e2dd0"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a1dddf235f246a1d4e7e5084cd51e2dd0">FLASH_TypeDef::OPTCR1</a></div><div class="ttdeci">__IO uint32_t OPTCR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:423</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ab9be89a916ee5904381e10da10e5e8e9"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:716</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:168</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:126</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a1140b76ff103608f66c26ad0a3d595d0"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a1140b76ff103608f66c26ad0a3d595d0">USB_OTG_GlobalTypeDef::GRXFSIZ</a></div><div class="ttdeci">__IO uint32_t GRXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:826</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a2ce7c3842792c506635bb87a21588b58"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:626</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:767</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:797</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a9925d279a01c6e9713426315e2e44c87"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a9925d279a01c6e9713426315e2e44c87">USB_OTG_GlobalTypeDef::GRXSTSR</a></div><div class="ttdeci">__IO uint32_t GRXSTSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:824</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_aa9e54bfb9deb2d92de2c3f62d33793da"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#aa9e54bfb9deb2d92de2c3f62d33793da">QUADSPI_TypeDef::PIR</a></div><div class="ttdeci">__IO uint32_t PIR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:736</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_abff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:482</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html">FMPI2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:525</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a9cb55206b29a8c16354747c556ab8bea"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:417</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_ab62b876c61e11199cf5c37aa944a5fed"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#ab62b876c61e11199cf5c37aa944a5fed">USB_OTG_DeviceTypeDef::DINEP1MSK</a></div><div class="ttdeci">__IO uint32_t DINEP1MSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:865</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SPDIFRX_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:752</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:798</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a6ac83fae8377c7b7fcae50fa4211b0e8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:204</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a9eae93b6cc13d4d25e12f2224e2369c9"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:407</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:348</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_ac38ac55e4148686564478e95f345b833"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#ac38ac55e4148686564478e95f345b833">USB_OTG_GlobalTypeDef::GAHBCFG</a></div><div class="ttdeci">__IO uint32_t GAHBCFG</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:819</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_e_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CEC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:302</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a896bbb7153af0b67ad772360feaceeb4"><div class="ttname"><a href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:329</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_type_def_html_a9fb9e43255829e50b9e5416d58ae11be"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a9fb9e43255829e50b9e5416d58ae11be">USB_OTG_HostTypeDef::HAINT</a></div><div class="ttdeci">__IO uint32_t HAINT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:909</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a44135a03aa87fb60abd479a09f71343d"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a44135a03aa87fb60abd479a09f71343d">USB_OTG_INEndpointTypeDef::DTXFSTS</a></div><div class="ttdeci">__IO uint32_t DTXFSTS</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:881</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a2ff82b9bf0231645108965aa0febd766"><div class="ttname"><a href="struct_r_c_c___type_def.html#a2ff82b9bf0231645108965aa0febd766">RCC_TypeDef::AHB3LPENR</a></div><div class="ttdeci">__IO uint32_t AHB3LPENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:589</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_channel_type_def_html_a830a2b58d0eb53a7ec8f9816103e3bc1"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#a830a2b58d0eb53a7ec8f9816103e3bc1">USB_OTG_HostChannelTypeDef::HCINT</a></div><div class="ttdeci">__IO uint32_t HCINT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:920</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a1bcc039378b4ed4ac1261a0a758c3d1d"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">USB_OTG_INEndpointTypeDef::Reserved0C</a></div><div class="ttdeci">uint32_t Reserved0C</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:878</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aa710505be03a41981c35bacc7ce20746"><div class="ttname"><a href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:339</div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html"><div class="ttname"><a href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:662</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_c_e_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CEC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:303</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a43fae5b728aa075b9475bbe49a5738ef"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a43fae5b728aa075b9475bbe49a5738ef">USB_OTG_GlobalTypeDef::Reserved</a></div><div class="ttdeci">uint32_t Reserved</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:836</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:509</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:157</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_affd2c6f534c8f2c252f3a93d0cd04ea2"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#affd2c6f534c8f2c252f3a93d0cd04ea2">USB_OTG_OUTEndpointTypeDef::DOEPINT</a></div><div class="ttdeci">__IO uint32_t DOEPINT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:892</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a0633538b8b7a6f1372d38938851bba87"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a0633538b8b7a6f1372d38938851bba87">USB_OTG_GlobalTypeDef::GUSBCFG</a></div><div class="ttdeci">__IO uint32_t GUSBCFG</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:820</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:154</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:94</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a28560c5bfeb45326ea7f2019dba57bea"><div class="ttname"><a href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">RCC_TypeDef::AHB3RSTR</a></div><div class="ttdeci">__IO uint32_t AHB3RSTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:575</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a9590269cba8412f1be96b0ddb846ef44"><div class="ttname"><a href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:338</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_type_def_html_af66e42cdb83dc2eb156dfbbf42890f79"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#af66e42cdb83dc2eb156dfbbf42890f79">USB_OTG_HostTypeDef::Reserved40C</a></div><div class="ttdeci">uint32_t Reserved40C</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:907</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:784</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a0a5d6d20b17d55b2e892a924b6e70296"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0a5d6d20b17d55b2e892a924b6e70296">RCC_TypeDef::DCKCFGR</a></div><div class="ttdeci">__IO uint32_t DCKCFGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:600</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:141</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_acdaa650fcd63730825479f6e8f70d4c0"><div class="ttname"><a href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">RCC_TypeDef::AHB3ENR</a></div><div class="ttdeci">__IO uint32_t AHB3ENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:582</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html_ae060e16fd0b193203ddead99622260c1"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html#ae060e16fd0b193203ddead99622260c1">QUADSPI_TypeDef::LPTR</a></div><div class="ttdeci">__IO uint32_t LPTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:737</div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html_af751d49ef824c1636c78822ecae066f4"><div class="ttname"><a href="struct_d_c_m_i___type_def.html#af751d49ef824c1636c78822ecae066f4">DCMI_TypeDef::ESUR</a></div><div class="ttdeci">__IO uint32_t ESUR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:369</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a87e3001757a0cd493785f1f3337dd0e8"><div class="ttname"><a href="struct_c_a_n___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">CAN_TypeDef::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:273</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:211</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a></div><div class="ttdoc">USB_OTG_OUT_Endpoint-Specific_Registers. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:888</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a2f692354bde770f2a5e3e1b294ec064b"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:546</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a1c267db01a753d0b8a77afcaff6f9e13"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a1c267db01a753d0b8a77afcaff6f9e13">SDIO_TypeDef::DCOUNT</a></div><div class="ttdeci">__IO const uint32_t DCOUNT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:692</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a195d1a8a6ae4f6072f4e4b62298051fe"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a195d1a8a6ae4f6072f4e4b62298051fe">SDIO_TypeDef::RESPCMD</a></div><div class="ttdeci">__IO const uint32_t RESPCMD</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:684</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:709</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a1cb734df34f6520a7204c4c70634ebba"><div class="ttname"><a href="struct_c_a_n___type_def.html#a1cb734df34f6520a7204c4c70634ebba">CAN_TypeDef::FMR</a></div><div class="ttdeci">__IO uint32_t FMR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:283</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">ADC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:200</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a6034c7458d8e6030f6dacecf0f1a3a89"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:404</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_afc4900646681dfe1ca43133d376c4423"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:419</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ad2f2eb2fb4b93e21515b10e920e719b6"><div class="ttname"><a href="struct_r_t_c___type_def.html#ad2f2eb2fb4b93e21515b10e920e719b6">RTC_TypeDef::BKP16R</a></div><div class="ttdeci">__IO uint32_t BKP16R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:647</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a4628a8c32f97ef93b15b2b503ef90c75"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:353</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_acfef9b6d7da4271943edc04d7dfdf595"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595">FLASH_TypeDef::OPTCR</a></div><div class="ttdeci">__IO uint32_t OPTCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:422</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">FMPI2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:527</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:134</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:116</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:678</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:782</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_a3a5a3a6154d16d0a8d2f25b0ac3237a7"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#a3a5a3a6154d16d0a8d2f25b0ac3237a7">SPDIFRX_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint16_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:750</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_a5573848497a716a9947fd87487709feb"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#a5573848497a716a9947fd87487709feb">SPDIFRX_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:755</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:100</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ace450027b4b33f921dd8edd3425a717c"><div class="ttname"><a href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:712</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a3a54028253a75a470fccf841178cba46"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:217</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:150</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:341</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a14d03244a7fda1d94b51ae9ed144ca12"><div class="ttname"><a href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:627</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">SYSCFG_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:500</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a35b668314acbac2580b98caf8b9c5c10"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a35b668314acbac2580b98caf8b9c5c10">USB_OTG_OUTEndpointTypeDef::DOEPTSIZ</a></div><div class="ttdeci">__IO uint32_t DOEPTSIZ</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:894</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a1bcc039378b4ed4ac1261a0a758c3d1d"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">USB_OTG_OUTEndpointTypeDef::Reserved0C</a></div><div class="ttdeci">uint32_t Reserved0C</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:893</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a2c8f65655aa14ec9ba63c9d0655223ec"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a2c8f65655aa14ec9ba63c9d0655223ec">USB_OTG_DeviceTypeDef::DAINTMSK</a></div><div class="ttdeci">__IO uint32_t DAINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:855</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a840b32fa57faa544c3000ae1d08564c7"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a840b32fa57faa544c3000ae1d08564c7">USB_OTG_INEndpointTypeDef::DIEPCTL</a></div><div class="ttdeci">__IO uint32_t DIEPCTL</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:875</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_aef613e58417a7201da95b89b85931da9"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aef613e58417a7201da95b89b85931da9">USB_OTG_GlobalTypeDef::GOTGINT</a></div><div class="ttdeci">__IO uint32_t GOTGINT</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:818</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ae6ff257862eba6b4b367feea786bf1fd"><div class="ttname"><a href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">RCC_TypeDef::PLLCFGR</a></div><div class="ttdeci">__IO uint32_t PLLCFGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:570</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a5e92ed32c33c92e7ebf6919400ad535b"><div class="ttname"><a href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">RCC_TypeDef::AHB2ENR</a></div><div class="ttdeci">__IO uint32_t AHB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:581</div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">FMPI2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:534</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:769</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:118</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:155</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a17d14644b0d28710722b1c2c0149e472"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a17d14644b0d28710722b1c2c0149e472">USB_OTG_DeviceTypeDef::Reserved20</a></div><div class="ttdeci">uint32_t Reserved20</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:856</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:144</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html_a196e86fc15ba228188d47468349de69b"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a196e86fc15ba228188d47468349de69b">USB_OTG_DeviceTypeDef::DOUTEP1MSK</a></div><div class="ttdeci">__IO uint32_t DOUTEP1MSK</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:867</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:613</div></div>
<div class="ttc" id="system__stm32f4xx_8h_html"><div class="ttname"><a href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32F4xx devices. </div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:219</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a091452256c9a16c33d891f4d32b395bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:771</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a></div><div class="ttdoc">USB_OTG_device_Registers. </div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:846</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_a7bad11e3dbbfcc3c1317dc68669d3f51"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#a7bad11e3dbbfcc3c1317dc68669d3f51">SPDIFRX_TypeDef::DIR</a></div><div class="ttdeci">__IO uint32_t DIR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:754</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:510</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:103</div></div>
<div class="ttc" id="struct_s_p_d_i_f_r_x___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_p_d_i_f_r_x___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPDIFRX_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:749</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:133</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:170</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_af5c08405ec6124981a61e07985ef3bc9"><div class="ttname"><a href="struct_r_c_c___type_def.html#af5c08405ec6124981a61e07985ef3bc9">RCC_TypeDef::DCKCFGR2</a></div><div class="ttdeci">__IO uint32_t DCKCFGR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:602</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:547</div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html_a93412b352267d3faf0bd2dbac590b69e"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a93412b352267d3faf0bd2dbac590b69e">USB_OTG_GlobalTypeDef::DIEPTXF0_HNPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t DIEPTXF0_HNPTXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:827</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a601d7b0ba761c987db359b2d7173b7e0"><div class="ttname"><a href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:316</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab6bed862c0d0476ff4f89f7b9bf3e130"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">RTC_TypeDef::BKP5R</a></div><div class="ttdeci">__IO uint32_t BKP5R</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:636</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_acefca4fd83c4b7846ae6d3cfe7bb8df9"><div class="ttname"><a href="struct_i2_c___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">I2C_TypeDef::SR1</a></div><div class="ttdeci">__IO uint32_t SR1</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:514</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ab5c57ffed0351fa064038939a6c0bbf6"><div class="ttname"><a href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:512</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:86</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_a64620060ab9533cea56d1c6049fbd612"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#a64620060ab9533cea56d1c6049fbd612">FMC_Bank3_TypeDef::PMEM</a></div><div class="ttdeci">__IO uint32_t PMEM</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:452</div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:386</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abb6512c897a27e0eb1da361bce1597be"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb6512c897a27e0eb1da361bce1597be">SAI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:174</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html_a9563d8a88d0db403b8357331bea83a2e"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a9563d8a88d0db403b8357331bea83a2e">CAN_FIFOMailBox_TypeDef::RDTR</a></div><div class="ttdeci">__IO uint32_t RDTR</div><div class="ttdef"><b>Definition:</b> stm32f446xx.h:250</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
