// Seed: 1870781172
module module_0 (
    output supply0 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input uwire id_5,
    output uwire id_6,
    input wire id_7,
    output supply1 id_8
);
  assign id_4 = id_5;
  wire [1 : -1] id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd9
) (
    inout  wire id_0,
    input  tri  _id_1,
    output tri0 id_2,
    output wor  id_3,
    input  wand id_4
);
  logic [id_1 : -1] id_6;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_4,
      id_0,
      id_4,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_8 = 0;
endmodule
