
In "Nand to Tetris / Part I" (this course) we start with Nand gates, and gradually build the chipset and hardware platform of a simple computer system called Hack, as well as an assembler.

### Project 1:Building elementary logic gates like And, Or, Not, Multiplexor,and More:
* [Not Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Not.hdl) -- [Not Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Not.out)       
* [And Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/And.hdl) -- [And Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/And.out)
* [Or Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or.hdl) -- [Or Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or.out)
* [Xor Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Xor.hdl) -- [Xor Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Xor.out)
* [Mux Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux.hdl) -- [Mux Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux.out)
* [DMux Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux.hdl) -- [Dmux Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux.out)
* [16-bit Not Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Not16.hdl) -- [16-bit Not Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Not16.out)
* [16-bit And Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/And16.hdl) -- [16-bit And Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/And16.out)
* [16-bit Or Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or16.hdl) -- [16-bit Or Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or16.out)
* [16-bit MUX HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux16.hdl) -- [16-bit MUX Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux16.out)
* [Or8Way Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or8Way.hdl) -- [Or8Way Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or8Way.out)
* [16-bit/4-way MUX HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux4Way16.hdl) -- [16-bit/4-way MUX Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux4Way16.out)
* [DMUX4Way Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux4Way.hdl) -- [DMUX4Way Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux4Way.out)
* [DMUX8Way Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux8Way.hdl) -- [DMUX8Way Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux8Way.out)

### Project 2: Building a family of adder chips, culminating in the construction of an Arithmetic Logic Unit (ALU):
* [Half Adder](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/HalfAdder.hdl)
* [Full Adder](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/FullAdder.hdl)
* [16-bit Adder](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/Add16.hdl)
* [16-bit incrementer](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/Inc16.hdl)
* [Arithmetic Logic Unit](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/ALU.hdl)
