$comment
	File created using the following command:
		vcd file contador.msim.vcd -direction
$end
$date
	Sat Oct 08 17:18:33 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [5] $end
$var wire 1 # KEY [4] $end
$var wire 1 $ KEY [3] $end
$var wire 1 % KEY [2] $end
$var wire 1 & KEY [1] $end
$var wire 1 ' KEY [0] $end
$var wire 1 ( LEDR [9] $end
$var wire 1 ) LEDR [8] $end
$var wire 1 * LEDR [7] $end
$var wire 1 + LEDR [6] $end
$var wire 1 , LEDR [5] $end
$var wire 1 - LEDR [4] $end
$var wire 1 . LEDR [3] $end
$var wire 1 / LEDR [2] $end
$var wire 1 0 LEDR [1] $end
$var wire 1 1 LEDR [0] $end
$var wire 1 2 PC_OUT [8] $end
$var wire 1 3 PC_OUT [7] $end
$var wire 1 4 PC_OUT [6] $end
$var wire 1 5 PC_OUT [5] $end
$var wire 1 6 PC_OUT [4] $end
$var wire 1 7 PC_OUT [3] $end
$var wire 1 8 PC_OUT [2] $end
$var wire 1 9 PC_OUT [1] $end
$var wire 1 : PC_OUT [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_CLOCK_50 $end
$var wire 1 E ww_KEY [5] $end
$var wire 1 F ww_KEY [4] $end
$var wire 1 G ww_KEY [3] $end
$var wire 1 H ww_KEY [2] $end
$var wire 1 I ww_KEY [1] $end
$var wire 1 J ww_KEY [0] $end
$var wire 1 K ww_PC_OUT [8] $end
$var wire 1 L ww_PC_OUT [7] $end
$var wire 1 M ww_PC_OUT [6] $end
$var wire 1 N ww_PC_OUT [5] $end
$var wire 1 O ww_PC_OUT [4] $end
$var wire 1 P ww_PC_OUT [3] $end
$var wire 1 Q ww_PC_OUT [2] $end
$var wire 1 R ww_PC_OUT [1] $end
$var wire 1 S ww_PC_OUT [0] $end
$var wire 1 T ww_LEDR [9] $end
$var wire 1 U ww_LEDR [8] $end
$var wire 1 V ww_LEDR [7] $end
$var wire 1 W ww_LEDR [6] $end
$var wire 1 X ww_LEDR [5] $end
$var wire 1 Y ww_LEDR [4] $end
$var wire 1 Z ww_LEDR [3] $end
$var wire 1 [ ww_LEDR [2] $end
$var wire 1 \ ww_LEDR [1] $end
$var wire 1 ] ww_LEDR [0] $end
$var wire 1 ^ \KEY[1]~input_o\ $end
$var wire 1 _ \KEY[2]~input_o\ $end
$var wire 1 ` \KEY[3]~input_o\ $end
$var wire 1 a \KEY[4]~input_o\ $end
$var wire 1 b \KEY[5]~input_o\ $end
$var wire 1 c \KEY[0]~input_o\ $end
$var wire 1 d \CLOCK_50~input_o\ $end
$var wire 1 e \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 f \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 g \gravar:detectorSub0|saida~combout\ $end
$var wire 1 h \CPU1|incrementaPC|Add0~1_sumout\ $end
$var wire 1 i \CPU1|incrementaPC|Add0~2\ $end
$var wire 1 j \CPU1|incrementaPC|Add0~5_sumout\ $end
$var wire 1 k \ROM1|memROM~13_combout\ $end
$var wire 1 l \ROM1|memROM~4_combout\ $end
$var wire 1 m \ROM1|memROM~5_combout\ $end
$var wire 1 n \ROM1|memROM~0_combout\ $end
$var wire 1 o \ROM1|memROM~18_combout\ $end
$var wire 1 p \ROM1|memROM~19_combout\ $end
$var wire 1 q \CPU1|incrementaPC|Add0~22\ $end
$var wire 1 r \CPU1|incrementaPC|Add0~25_sumout\ $end
$var wire 1 s \~GND~combout\ $end
$var wire 1 t \CPU1|incrementaPC|Add0~26\ $end
$var wire 1 u \CPU1|incrementaPC|Add0~29_sumout\ $end
$var wire 1 v \CPU1|incrementaPC|Add0~30\ $end
$var wire 1 w \CPU1|incrementaPC|Add0~33_sumout\ $end
$var wire 1 x \ROM1|memROM~6_combout\ $end
$var wire 1 y \ROM1|memROM~7_combout\ $end
$var wire 1 z \ROM1|memROM~8_combout\ $end
$var wire 1 { \ROM1|memROM~9_combout\ $end
$var wire 1 | \ROM1|memROM~11_combout\ $end
$var wire 1 } \CPU1|DEC1|Equal2~0_combout\ $end
$var wire 1 ~ \CPU1|DEC1|Equal2~1_combout\ $end
$var wire 1 !! \ROM1|memROM~2_combout\ $end
$var wire 1 "! \ROM1|memROM~14_combout\ $end
$var wire 1 #! \RAM1|ram~534_combout\ $end
$var wire 1 $! \CPU1|DEC1|saida[0]~1_combout\ $end
$var wire 1 %! \ROM1|memROM~16_combout\ $end
$var wire 1 &! \RAM1|ram~535_combout\ $end
$var wire 1 '! \RAM1|ram~536_combout\ $end
$var wire 1 (! \RAM1|ram~59_q\ $end
$var wire 1 )! \ROM1|memROM~15_combout\ $end
$var wire 1 *! \RAM1|ram~537_combout\ $end
$var wire 1 +! \RAM1|ram~51_q\ $end
$var wire 1 ,! \RAM1|ram~539_combout\ $end
$var wire 1 -! \RAM1|ram~540_combout\ $end
$var wire 1 .! \RAM1|ram~27_q\ $end
$var wire 1 /! \RAM1|ram~541_combout\ $end
$var wire 1 0! \RAM1|ram~542_combout\ $end
$var wire 1 1! \RAM1|ram~19_q\ $end
$var wire 1 2! \RAM1|ram~470_combout\ $end
$var wire 1 3! \RAM1|ram~338_combout\ $end
$var wire 1 4! \RAM1|ram~538_combout\ $end
$var wire 1 5! \RAM1|ram~543_combout\ $end
$var wire 1 6! \RAM1|ram~83_q\ $end
$var wire 1 7! \RAM1|ram~474_combout\ $end
$var wire 1 8! \RAM1|ram~342_combout\ $end
$var wire 1 9! \RAM1|ram~478_combout\ $end
$var wire 1 :! \RAM1|ram~346_combout\ $end
$var wire 1 ;! \RAM1|ram~482_combout\ $end
$var wire 1 <! \RAM1|ram~350_combout\ $end
$var wire 1 =! \ROM1|memROM~17_combout\ $end
$var wire 1 >! \RAM1|ram~354_combout\ $end
$var wire 1 ?! \CPU1|MUX1|saida_MUX[4]~3_combout\ $end
$var wire 1 @! \ROM1|memROM~10_combout\ $end
$var wire 1 A! \ROM1|memROM~12_combout\ $end
$var wire 1 B! \CPU1|ULA1|saida[0]~0_combout\ $end
$var wire 1 C! \CPU1|DEC1|saida[3]~0_combout\ $end
$var wire 1 D! \CPU1|DEC1|Equal6~0_combout\ $end
$var wire 1 E! \CPU1|BancREG|registrador~35_combout\ $end
$var wire 1 F! \CPU1|BancREG|registrador~36_combout\ $end
$var wire 1 G! \CPU1|BancREG|registrador~23_q\ $end
$var wire 1 H! \CPU1|BancREG|registrador~37_combout\ $end
$var wire 1 I! \CPU1|BancREG|registrador~15_q\ $end
$var wire 1 J! \CPU1|BancREG|registrador~31_combout\ $end
$var wire 1 K! \RAM1|ram~462_combout\ $end
$var wire 1 L! \RAM1|ram~330_combout\ $end
$var wire 1 M! \RAM1|ram~58_q\ $end
$var wire 1 N! \RAM1|ram~50_q\ $end
$var wire 1 O! \RAM1|ram~26_q\ $end
$var wire 1 P! \RAM1|ram~18_q\ $end
$var wire 1 Q! \RAM1|ram~454_combout\ $end
$var wire 1 R! \RAM1|ram~322_combout\ $end
$var wire 1 S! \RAM1|ram~466_combout\ $end
$var wire 1 T! \RAM1|ram~334_combout\ $end
$var wire 1 U! \RAM1|ram~82_q\ $end
$var wire 1 V! \RAM1|ram~458_combout\ $end
$var wire 1 W! \RAM1|ram~326_combout\ $end
$var wire 1 X! \CPU1|MUX1|saida_MUX[3]~7_combout\ $end
$var wire 1 Y! \RAM1|ram~57_q\ $end
$var wire 1 Z! \RAM1|ram~49_q\ $end
$var wire 1 [! \RAM1|ram~25_q\ $end
$var wire 1 \! \RAM1|ram~17_q\ $end
$var wire 1 ]! \RAM1|ram~438_combout\ $end
$var wire 1 ^! \RAM1|ram~305_combout\ $end
$var wire 1 _! \RAM1|ram~81_q\ $end
$var wire 1 `! \RAM1|ram~442_combout\ $end
$var wire 1 a! \RAM1|ram~309_combout\ $end
$var wire 1 b! \RAM1|ram~446_combout\ $end
$var wire 1 c! \RAM1|ram~313_combout\ $end
$var wire 1 d! \RAM1|ram~450_combout\ $end
$var wire 1 e! \RAM1|ram~317_combout\ $end
$var wire 1 f! \RAM1|ram~321_combout\ $end
$var wire 1 g! \CPU1|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 h! \RAM1|ram~56_q\ $end
$var wire 1 i! \RAM1|ram~48_q\ $end
$var wire 1 j! \RAM1|ram~24_q\ $end
$var wire 1 k! \RAM1|ram~16_q\ $end
$var wire 1 l! \RAM1|ram~422_combout\ $end
$var wire 1 m! \RAM1|ram~288_combout\ $end
$var wire 1 n! \RAM1|ram~80_q\ $end
$var wire 1 o! \RAM1|ram~426_combout\ $end
$var wire 1 p! \RAM1|ram~292_combout\ $end
$var wire 1 q! \RAM1|ram~430_combout\ $end
$var wire 1 r! \RAM1|ram~296_combout\ $end
$var wire 1 s! \RAM1|ram~434_combout\ $end
$var wire 1 t! \RAM1|ram~300_combout\ $end
$var wire 1 u! \RAM1|ram~304_combout\ $end
$var wire 1 v! \CPU1|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 w! \RAM1|ram~55_q\ $end
$var wire 1 x! \RAM1|ram~47_q\ $end
$var wire 1 y! \RAM1|ram~23_q\ $end
$var wire 1 z! \RAM1|ram~15_q\ $end
$var wire 1 {! \RAM1|ram~406_combout\ $end
$var wire 1 |! \RAM1|ram~271_combout\ $end
$var wire 1 }! \RAM1|ram~79_q\ $end
$var wire 1 ~! \RAM1|ram~410_combout\ $end
$var wire 1 !" \RAM1|ram~275_combout\ $end
$var wire 1 "" \RAM1|ram~414_combout\ $end
$var wire 1 #" \RAM1|ram~279_combout\ $end
$var wire 1 $" \RAM1|ram~418_combout\ $end
$var wire 1 %" \RAM1|ram~283_combout\ $end
$var wire 1 &" \RAM1|ram~287_combout\ $end
$var wire 1 '" \CPU1|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 (" \ROM1|memROM~20_combout\ $end
$var wire 1 )" \CPU1|ULA1|Add0~34_cout\ $end
$var wire 1 *" \CPU1|ULA1|Add0~1_sumout\ $end
$var wire 1 +" \CPU1|BancREG|registrador~19_q\ $end
$var wire 1 ," \CPU1|BancREG|registrador~11_q\ $end
$var wire 1 -" \CPU1|BancREG|registrador~27_combout\ $end
$var wire 1 ." \CPU1|ULA1|Add0~2\ $end
$var wire 1 /" \CPU1|ULA1|Add0~5_sumout\ $end
$var wire 1 0" \CPU1|BancREG|registrador~20_q\ $end
$var wire 1 1" \CPU1|BancREG|registrador~12_q\ $end
$var wire 1 2" \CPU1|BancREG|registrador~28_combout\ $end
$var wire 1 3" \CPU1|ULA1|Add0~6\ $end
$var wire 1 4" \CPU1|ULA1|Add0~9_sumout\ $end
$var wire 1 5" \CPU1|BancREG|registrador~21_q\ $end
$var wire 1 6" \CPU1|BancREG|registrador~13_q\ $end
$var wire 1 7" \CPU1|BancREG|registrador~29_combout\ $end
$var wire 1 8" \CPU1|ULA1|Add0~10\ $end
$var wire 1 9" \CPU1|ULA1|Add0~13_sumout\ $end
$var wire 1 :" \CPU1|BancREG|registrador~22_q\ $end
$var wire 1 ;" \CPU1|BancREG|registrador~14_q\ $end
$var wire 1 <" \CPU1|BancREG|registrador~30_combout\ $end
$var wire 1 =" \CPU1|ULA1|Add0~14\ $end
$var wire 1 >" \CPU1|ULA1|Add0~17_sumout\ $end
$var wire 1 ?" \CPU1|MUX1|saida_MUX[5]~4_combout\ $end
$var wire 1 @" \CPU1|BancREG|registrador~24_q\ $end
$var wire 1 A" \CPU1|BancREG|registrador~16_q\ $end
$var wire 1 B" \CPU1|BancREG|registrador~32_combout\ $end
$var wire 1 C" \RAM1|ram~60_q\ $end
$var wire 1 D" \RAM1|ram~52_q\ $end
$var wire 1 E" \RAM1|ram~28_q\ $end
$var wire 1 F" \RAM1|ram~20_q\ $end
$var wire 1 G" \RAM1|ram~486_combout\ $end
$var wire 1 H" \RAM1|ram~355_combout\ $end
$var wire 1 I" \RAM1|ram~84_q\ $end
$var wire 1 J" \RAM1|ram~490_combout\ $end
$var wire 1 K" \RAM1|ram~359_combout\ $end
$var wire 1 L" \RAM1|ram~494_combout\ $end
$var wire 1 M" \RAM1|ram~363_combout\ $end
$var wire 1 N" \RAM1|ram~498_combout\ $end
$var wire 1 O" \RAM1|ram~367_combout\ $end
$var wire 1 P" \RAM1|ram~371_combout\ $end
$var wire 1 Q" \CPU1|ULA1|Add0~18\ $end
$var wire 1 R" \CPU1|ULA1|Add0~21_sumout\ $end
$var wire 1 S" \CPU1|MUX1|saida_MUX[6]~5_combout\ $end
$var wire 1 T" \CPU1|BancREG|registrador~25_q\ $end
$var wire 1 U" \CPU1|BancREG|registrador~17_q\ $end
$var wire 1 V" \CPU1|BancREG|registrador~33_combout\ $end
$var wire 1 W" \RAM1|ram~61_q\ $end
$var wire 1 X" \RAM1|ram~53_q\ $end
$var wire 1 Y" \RAM1|ram~29_q\ $end
$var wire 1 Z" \RAM1|ram~21_q\ $end
$var wire 1 [" \RAM1|ram~502_combout\ $end
$var wire 1 \" \RAM1|ram~372_combout\ $end
$var wire 1 ]" \RAM1|ram~85_q\ $end
$var wire 1 ^" \RAM1|ram~506_combout\ $end
$var wire 1 _" \RAM1|ram~376_combout\ $end
$var wire 1 `" \RAM1|ram~510_combout\ $end
$var wire 1 a" \RAM1|ram~380_combout\ $end
$var wire 1 b" \RAM1|ram~514_combout\ $end
$var wire 1 c" \RAM1|ram~384_combout\ $end
$var wire 1 d" \RAM1|ram~388_combout\ $end
$var wire 1 e" \CPU1|ULA1|Add0~22\ $end
$var wire 1 f" \CPU1|ULA1|Add0~25_sumout\ $end
$var wire 1 g" \RAM1|ram~62_q\ $end
$var wire 1 h" \RAM1|ram~54_q\ $end
$var wire 1 i" \RAM1|ram~30_q\ $end
$var wire 1 j" \RAM1|ram~22_q\ $end
$var wire 1 k" \RAM1|ram~518_combout\ $end
$var wire 1 l" \RAM1|ram~389_combout\ $end
$var wire 1 m" \RAM1|ram~86_q\ $end
$var wire 1 n" \RAM1|ram~522_combout\ $end
$var wire 1 o" \RAM1|ram~393_combout\ $end
$var wire 1 p" \RAM1|ram~526_combout\ $end
$var wire 1 q" \RAM1|ram~397_combout\ $end
$var wire 1 r" \RAM1|ram~530_combout\ $end
$var wire 1 s" \RAM1|ram~401_combout\ $end
$var wire 1 t" \RAM1|ram~405_combout\ $end
$var wire 1 u" \CPU1|MUX1|saida_MUX[7]~6_combout\ $end
$var wire 1 v" \CPU1|BancREG|registrador~26_q\ $end
$var wire 1 w" \CPU1|BancREG|registrador~18_q\ $end
$var wire 1 x" \CPU1|BancREG|registrador~34_combout\ $end
$var wire 1 y" \CPU1|ULA1|Add0~26\ $end
$var wire 1 z" \CPU1|ULA1|Add0~29_sumout\ $end
$var wire 1 {" \CPU1|FLGZERO|DOUT~0_combout\ $end
$var wire 1 |" \CPU1|FLGZERO|DOUT~1_combout\ $end
$var wire 1 }" \CPU1|FLGZERO|DOUT~2_combout\ $end
$var wire 1 ~" \CPU1|FLGZERO|DOUT~3_combout\ $end
$var wire 1 !# \CPU1|FLGZERO|DOUT~4_combout\ $end
$var wire 1 "# \CPU1|FLGZERO|DOUT~5_combout\ $end
$var wire 1 ## \CPU1|FLGZERO|DOUT~6_combout\ $end
$var wire 1 $# \CPU1|FLGZERO|DOUT~7_combout\ $end
$var wire 1 %# \CPU1|FLGZERO|DOUT~q\ $end
$var wire 1 &# \CPU1|DEC1|logica_desvio~0_combout\ $end
$var wire 1 '# \CPU1|incrementaPC|Add0~6\ $end
$var wire 1 (# \CPU1|incrementaPC|Add0~9_sumout\ $end
$var wire 1 )# \ROM1|memROM~15_wirecell_combout\ $end
$var wire 1 *# \CPU1|incrementaPC|Add0~10\ $end
$var wire 1 +# \CPU1|incrementaPC|Add0~13_sumout\ $end
$var wire 1 ,# \CPU1|incrementaPC|Add0~14\ $end
$var wire 1 -# \CPU1|incrementaPC|Add0~17_sumout\ $end
$var wire 1 .# \CPU1|incrementaPC|Add0~18\ $end
$var wire 1 /# \CPU1|incrementaPC|Add0~21_sumout\ $end
$var wire 1 0# \ROM1|memROM~1_combout\ $end
$var wire 1 1# \ROM1|memROM~3_combout\ $end
$var wire 1 2# \CPU1|PC|DOUT\ [8] $end
$var wire 1 3# \CPU1|PC|DOUT\ [7] $end
$var wire 1 4# \CPU1|PC|DOUT\ [6] $end
$var wire 1 5# \CPU1|PC|DOUT\ [5] $end
$var wire 1 6# \CPU1|PC|DOUT\ [4] $end
$var wire 1 7# \CPU1|PC|DOUT\ [3] $end
$var wire 1 8# \CPU1|PC|DOUT\ [2] $end
$var wire 1 9# \CPU1|PC|DOUT\ [1] $end
$var wire 1 :# \CPU1|PC|DOUT\ [0] $end
$var wire 1 ;# \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~80_q\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~79_q\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 X# \CPU1|DEC1|ALT_INV_saida[0]~1_combout\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 Z# \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 `# \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 b# \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 d# \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 e# \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 g# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 h# \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 i# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 j# \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 k# \CPU1|FLGZERO|ALT_INV_DOUT~6_combout\ $end
$var wire 1 l# \CPU1|FLGZERO|ALT_INV_DOUT~5_combout\ $end
$var wire 1 m# \CPU1|FLGZERO|ALT_INV_DOUT~4_combout\ $end
$var wire 1 n# \CPU1|FLGZERO|ALT_INV_DOUT~3_combout\ $end
$var wire 1 o# \CPU1|FLGZERO|ALT_INV_DOUT~2_combout\ $end
$var wire 1 p# \CPU1|FLGZERO|ALT_INV_DOUT~1_combout\ $end
$var wire 1 q# \CPU1|FLGZERO|ALT_INV_DOUT~0_combout\ $end
$var wire 1 r# \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~405_combout\ $end
$var wire 1 t# \CPU1|MUX1|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~388_combout\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~371_combout\ $end
$var wire 1 w# \CPU1|MUX1|ALT_INV_saida_MUX[4]~3_combout\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~354_combout\ $end
$var wire 1 y# \CPU1|MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~321_combout\ $end
$var wire 1 {# \CPU1|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~304_combout\ $end
$var wire 1 }# \CPU1|BancREG|ALT_INV_registrador~35_combout\ $end
$var wire 1 ~# \CPU1|DEC1|ALT_INV_Equal6~0_combout\ $end
$var wire 1 !$ \CPU1|DEC1|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 "$ \CPU1|ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 #$ \CPU1|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~287_combout\ $end
$var wire 1 %$ \CPU1|DEC1|ALT_INV_Equal2~1_combout\ $end
$var wire 1 &$ \CPU1|DEC1|ALT_INV_Equal2~0_combout\ $end
$var wire 1 '$ \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 ($ \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 )$ \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 *$ \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 +$ \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 ,$ \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 -$ \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 .$ \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 /$ \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 0$ \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 1$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 2$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 3$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 4$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 5$ \CPU1|FLGZERO|ALT_INV_DOUT~q\ $end
$var wire 1 6$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 7$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 8$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 9$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 :$ \CPU1|BancREG|ALT_INV_registrador~34_combout\ $end
$var wire 1 ;$ \CPU1|BancREG|ALT_INV_registrador~33_combout\ $end
$var wire 1 <$ \CPU1|BancREG|ALT_INV_registrador~32_combout\ $end
$var wire 1 =$ \CPU1|BancREG|ALT_INV_registrador~31_combout\ $end
$var wire 1 >$ \CPU1|BancREG|ALT_INV_registrador~30_combout\ $end
$var wire 1 ?$ \CPU1|BancREG|ALT_INV_registrador~29_combout\ $end
$var wire 1 @$ \CPU1|BancREG|ALT_INV_registrador~28_combout\ $end
$var wire 1 A$ \CPU1|BancREG|ALT_INV_registrador~27_combout\ $end
$var wire 1 B$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 C$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 D$ \CPU1|MUX1|ALT_INV_saida_MUX[3]~7_combout\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 F$ \RAM1|ALT_INV_ram~526_combout\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~522_combout\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~518_combout\ $end
$var wire 1 I$ \RAM1|ALT_INV_ram~514_combout\ $end
$var wire 1 J$ \RAM1|ALT_INV_ram~510_combout\ $end
$var wire 1 K$ \RAM1|ALT_INV_ram~506_combout\ $end
$var wire 1 L$ \RAM1|ALT_INV_ram~502_combout\ $end
$var wire 1 M$ \RAM1|ALT_INV_ram~498_combout\ $end
$var wire 1 N$ \RAM1|ALT_INV_ram~494_combout\ $end
$var wire 1 O$ \RAM1|ALT_INV_ram~490_combout\ $end
$var wire 1 P$ \RAM1|ALT_INV_ram~486_combout\ $end
$var wire 1 Q$ \RAM1|ALT_INV_ram~482_combout\ $end
$var wire 1 R$ \RAM1|ALT_INV_ram~478_combout\ $end
$var wire 1 S$ \RAM1|ALT_INV_ram~474_combout\ $end
$var wire 1 T$ \RAM1|ALT_INV_ram~470_combout\ $end
$var wire 1 U$ \RAM1|ALT_INV_ram~466_combout\ $end
$var wire 1 V$ \RAM1|ALT_INV_ram~462_combout\ $end
$var wire 1 W$ \RAM1|ALT_INV_ram~458_combout\ $end
$var wire 1 X$ \RAM1|ALT_INV_ram~454_combout\ $end
$var wire 1 Y$ \RAM1|ALT_INV_ram~450_combout\ $end
$var wire 1 Z$ \RAM1|ALT_INV_ram~446_combout\ $end
$var wire 1 [$ \RAM1|ALT_INV_ram~442_combout\ $end
$var wire 1 \$ \RAM1|ALT_INV_ram~438_combout\ $end
$var wire 1 ]$ \RAM1|ALT_INV_ram~434_combout\ $end
$var wire 1 ^$ \RAM1|ALT_INV_ram~430_combout\ $end
$var wire 1 _$ \RAM1|ALT_INV_ram~426_combout\ $end
$var wire 1 `$ \RAM1|ALT_INV_ram~422_combout\ $end
$var wire 1 a$ \RAM1|ALT_INV_ram~418_combout\ $end
$var wire 1 b$ \RAM1|ALT_INV_ram~414_combout\ $end
$var wire 1 c$ \RAM1|ALT_INV_ram~410_combout\ $end
$var wire 1 d$ \RAM1|ALT_INV_ram~406_combout\ $end
$var wire 1 e$ \RAM1|ALT_INV_ram~401_combout\ $end
$var wire 1 f$ \RAM1|ALT_INV_ram~397_combout\ $end
$var wire 1 g$ \RAM1|ALT_INV_ram~393_combout\ $end
$var wire 1 h$ \RAM1|ALT_INV_ram~389_combout\ $end
$var wire 1 i$ \CPU1|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 j$ \RAM1|ALT_INV_ram~384_combout\ $end
$var wire 1 k$ \RAM1|ALT_INV_ram~380_combout\ $end
$var wire 1 l$ \RAM1|ALT_INV_ram~376_combout\ $end
$var wire 1 m$ \RAM1|ALT_INV_ram~372_combout\ $end
$var wire 1 n$ \CPU1|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 o$ \RAM1|ALT_INV_ram~367_combout\ $end
$var wire 1 p$ \RAM1|ALT_INV_ram~363_combout\ $end
$var wire 1 q$ \RAM1|ALT_INV_ram~359_combout\ $end
$var wire 1 r$ \RAM1|ALT_INV_ram~355_combout\ $end
$var wire 1 s$ \CPU1|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 t$ \RAM1|ALT_INV_ram~350_combout\ $end
$var wire 1 u$ \RAM1|ALT_INV_ram~346_combout\ $end
$var wire 1 v$ \RAM1|ALT_INV_ram~342_combout\ $end
$var wire 1 w$ \RAM1|ALT_INV_ram~338_combout\ $end
$var wire 1 x$ \CPU1|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 y$ \RAM1|ALT_INV_ram~334_combout\ $end
$var wire 1 z$ \RAM1|ALT_INV_ram~330_combout\ $end
$var wire 1 {$ \RAM1|ALT_INV_ram~326_combout\ $end
$var wire 1 |$ \RAM1|ALT_INV_ram~322_combout\ $end
$var wire 1 }$ \CPU1|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ~$ \RAM1|ALT_INV_ram~317_combout\ $end
$var wire 1 !% \RAM1|ALT_INV_ram~313_combout\ $end
$var wire 1 "% \RAM1|ALT_INV_ram~309_combout\ $end
$var wire 1 #% \RAM1|ALT_INV_ram~305_combout\ $end
$var wire 1 $% \CPU1|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 %% \RAM1|ALT_INV_ram~300_combout\ $end
$var wire 1 &% \RAM1|ALT_INV_ram~296_combout\ $end
$var wire 1 '% \RAM1|ALT_INV_ram~292_combout\ $end
$var wire 1 (% \RAM1|ALT_INV_ram~288_combout\ $end
$var wire 1 )% \CPU1|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 *% \RAM1|ALT_INV_ram~283_combout\ $end
$var wire 1 +% \RAM1|ALT_INV_ram~279_combout\ $end
$var wire 1 ,% \RAM1|ALT_INV_ram~275_combout\ $end
$var wire 1 -% \RAM1|ALT_INV_ram~271_combout\ $end
$var wire 1 .% \CPU1|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 /% \CPU1|BancREG|ALT_INV_registrador~18_q\ $end
$var wire 1 0% \CPU1|BancREG|ALT_INV_registrador~26_q\ $end
$var wire 1 1% \CPU1|BancREG|ALT_INV_registrador~17_q\ $end
$var wire 1 2% \CPU1|BancREG|ALT_INV_registrador~25_q\ $end
$var wire 1 3% \CPU1|BancREG|ALT_INV_registrador~16_q\ $end
$var wire 1 4% \CPU1|BancREG|ALT_INV_registrador~24_q\ $end
$var wire 1 5% \CPU1|BancREG|ALT_INV_registrador~15_q\ $end
$var wire 1 6% \CPU1|BancREG|ALT_INV_registrador~23_q\ $end
$var wire 1 7% \CPU1|BancREG|ALT_INV_registrador~14_q\ $end
$var wire 1 8% \CPU1|BancREG|ALT_INV_registrador~22_q\ $end
$var wire 1 9% \CPU1|BancREG|ALT_INV_registrador~13_q\ $end
$var wire 1 :% \CPU1|BancREG|ALT_INV_registrador~21_q\ $end
$var wire 1 ;% \CPU1|BancREG|ALT_INV_registrador~12_q\ $end
$var wire 1 <% \CPU1|BancREG|ALT_INV_registrador~20_q\ $end
$var wire 1 =% \CPU1|BancREG|ALT_INV_registrador~11_q\ $end
$var wire 1 >% \CPU1|BancREG|ALT_INV_registrador~19_q\ $end
$var wire 1 ?% \CPU1|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 @% \CPU1|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 A% \CPU1|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 B% \CPU1|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 C% \CPU1|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 D% \CPU1|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 E% \CPU1|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 F% \CPU1|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 G% \CPU1|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0;
1<
x=
1>
1?
1@
1A
1B
1C
xD
x^
x_
x`
xa
xb
0c
xd
1e
0f
1g
1h
0i
0j
0k
1l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
0y
0z
0{
1|
0}
0~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
1C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
13"
04"
05"
06"
07"
18"
09"
0:"
0;"
0<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
1##
0$#
0%#
1&#
0'#
0(#
1)#
0*#
0+#
0,#
0-#
0.#
0/#
10#
01#
1;#
0<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
0k#
0l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
0~#
0!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
0,$
1-$
0.$
0/$
10$
11$
12$
13$
04$
15$
16$
07$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
0B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
x"
x#
x$
x%
x&
0'
xE
xF
xG
xH
xI
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
02#
03#
04#
05#
06#
07#
08#
09#
0:#
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#10000
1'
1J
1c
0;#
0e
0g
#20000
0'
0J
0c
1;#
1e
1g
18#
0E%
0l
1!!
1(#
09$
17$
1Q
1m
1}
0D!
1#!
11#
18
08$
0Y#
1~#
0&$
06$
1B!
0&#
1~
12!
17!
19!
1;!
1K!
1Q!
1S!
1V!
1]!
1`!
1b!
1d!
1l!
1o!
1q!
1s!
1{!
1~!
1""
1$"
1G"
1J"
1L"
1N"
1["
1^"
1`"
1b"
1k"
1n"
1p"
1r"
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0a$
0b$
0c$
0d$
0]$
0^$
0_$
0`$
0Y$
0Z$
0[$
0\$
0W$
0U$
0X$
0V$
0Q$
0R$
0S$
0T$
0%$
0"$
1E!
1g!
1'"
0#$
0y#
0}#
1H!
14"
08"
1*"
0."
0.%
0$%
1/"
03"
19"
0="
0}$
0)%
1>"
0Q"
04"
1$%
0x$
1R"
0e"
0s$
1f"
0y"
0n$
1z"
0i$
#30000
1'
1J
1c
0;#
0e
0g
#40000
0'
0J
0c
1;#
1e
1g
1,"
16"
1:#
0G%
09%
0=%
1-"
17"
0h
1i
1y
0!!
0"!
1,$
19$
03$
0?$
0A$
1S
1j
0*"
1."
14"
1z
1$!
1D!
1("
01#
0#!
1)!
0/!
1:
1<#
0+$
1Y#
18$
0Z#
0~#
0X#
02$
0$%
1.%
1[
1]
0/"
13"
0~
0'"
02!
13!
07!
18!
09!
1:!
0;!
1<!
0K!
1L!
0Q!
1R!
0S!
1T!
0V!
1W!
0]!
1^!
0`!
1a!
0b!
1c!
0d!
1e!
0g!
0l!
1m!
0o!
1p!
0q!
1r!
0s!
1t!
0{!
1|!
0~!
1!"
0""
1#"
0$"
1%"
0G"
1H"
0J"
1K"
0L"
1M"
0N"
1O"
0["
1\"
0^"
1_"
0`"
1a"
0b"
1c"
0k"
1l"
0n"
1o"
0p"
1q"
0r"
1s"
0)#
10!
1)%
11
1/
04"
18"
0e$
1E$
0f$
1F$
0g$
1G$
0h$
1H$
0j$
1I$
0k$
1J$
0l$
1K$
0m$
1L$
0o$
1M$
0p$
1N$
0q$
1O$
0r$
1P$
0*%
1a$
0+%
1b$
0,%
1c$
0-%
1d$
0%%
1]$
0&%
1^$
0'%
1_$
0(%
1`$
1y#
0~$
1Y$
0!%
1Z$
0"%
1[$
0#%
1\$
0{$
1W$
0y$
1U$
0|$
1X$
0z$
1V$
0t$
1Q$
0u$
1R$
0v$
1S$
0w$
1T$
1#$
1%$
1$%
0E!
1*"
03!
08!
0:!
0<!
1>!
0L!
0R!
0T!
1X!
0W!
0^!
0a!
0c!
0e!
1f!
14"
0m!
0p!
0r!
0t!
1u!
0|!
0!"
0#"
0%"
1&"
0H"
0K"
0M"
0O"
1P"
0\"
0_"
0a"
0c"
1d"
0l"
0o"
0q"
0s"
1t"
09"
1="
1}$
0s#
1e$
1f$
1g$
1h$
0u#
1j$
1k$
1l$
1m$
0v#
1o$
1p$
1q$
1r$
0$$
1*%
1+%
1,%
1-%
0|#
1%%
1&%
1'%
1(%
0$%
0z#
1~$
1!%
1"%
1#%
1{$
0D$
1y$
1|$
1z$
0x#
1t$
1u$
1v$
1w$
0.%
1}#
0>"
1Q"
0H!
0>!
1?!
0X!
19"
0="
0f!
1g!
0u!
1v!
0&"
1'"
0P"
1?"
0R"
0d"
1S"
0f"
0t"
1u"
0z"
0"#
1x$
1R"
1l#
1i$
1s#
1n$
0t#
1u#
1s$
1v#
0#$
1$$
0{#
1|#
0y#
1z#
0}$
1D$
0w#
1x#
1>"
0Q"
0s$
0?!
0>"
09"
1="
0g!
04"
0v!
1/"
03"
0'"
0*"
0?"
0R"
1e"
0S"
1f"
0u"
1z"
1"#
0x$
1R"
0e"
0l#
0i$
0n$
1t#
1s$
1.%
1#$
0)%
1{#
1$%
1y#
1}$
1x$
1w#
0f"
1y"
14"
08"
1>"
0s$
0>"
1Q"
04"
18"
0/"
13"
1*"
1f"
0y"
0x$
0$%
1n$
19"
0="
0z"
0n$
0.%
1)%
1$%
1x$
1z"
14"
09"
1="
0R"
1e"
1i$
0}$
1>"
0Q"
1s$
1}$
0$%
0i$
0f"
1y"
0>"
1Q"
0x$
1R"
0e"
1x$
1n$
0R"
1e"
0z"
0s$
1f"
0y"
1i$
1s$
0f"
1y"
0n$
1z"
1n$
0z"
0i$
1i$
#50000
1'
1J
1c
0;#
0e
0g
#60000
0'
0J
0c
1;#
1e
1g
1\!
1z!
19#
0:#
1G%
0F%
0U#
0N#
1]!
1{!
0j
1'#
1h
0i
0y
1{
0|
1/$
01$
13$
0d$
0\$
0S
1R
1j
0'#
0(#
1*#
1^!
1|!
0z
0D!
0("
1@!
0}
0$!
0A!
0:
19
1+#
1(#
0*#
1.$
1X#
1&$
00$
1Z#
1~#
12$
0-%
0#%
1f!
1&"
00!
0B!
1{"
0+#
0q#
1"$
0$$
0z#
1g!
1'"
0#$
0y#
04"
0*"
1.%
1$%
1|"
0p#
1$#
#70000
1'
1J
1c
0;#
0e
0g
#80000
0'
0J
0c
1;#
1e
1g
1%#
1:#
0G%
05$
0h
1i
1l
0{
1|
1!!
09$
0/$
11$
07$
1S
0j
1'#
0m
1D!
0@!
1A!
1,!
1/!
11#
1:
0(#
1*#
08$
0<#
0=#
0.$
10$
0~#
16$
0{"
1&#
0]!
0{!
1+#
1d$
1\$
1q#
0|"
1}"
0^!
0|!
1-%
1#%
0o#
1p#
0$#
0##
0f!
0&"
1$$
1z#
1k#
1$#
0g!
0'"
1#$
1y#
14"
1*"
0.%
0$%
#90000
1'
1J
1c
0;#
0e
0g
#100000
0'
0J
0c
1;#
1e
1g
09#
08#
1E%
1F%
1j
0'#
1y
1%!
1(#
0*#
0*$
03$
0Q
0R
0+#
0(#
1z
1$!
1("
1&!
14!
1=!
09
08
0)$
0T#
0W#
0Z#
0X#
02$
#110000
1'
1J
1c
0;#
0e
0g
#120000
0'
0J
0c
1;#
1e
1g
17#
0D%
0l
0y
0!!
1"!
0%!
1+#
1*$
0,$
19$
13$
17$
1P
1m
1}
0z
0$!
0D!
0("
01#
0)!
0,!
0&!
04!
0=!
17
1)$
1T#
1W#
1=#
1+$
18$
1Z#
1~#
1X#
12$
0&$
06$
1~
1B!
0&#
1)#
0"$
0%$
1E!
1g!
0y#
0}#
1H!
04"
1$%
#130000
1'
1J
1c
0;#
0e
0g
#140000
0'
0J
0c
1;#
1e
1g
0,"
19#
0:#
1G%
0F%
1=%
0-"
0j
1'#
1h
0i
1n
0"!
1%!
0*$
1,$
0C$
1A$
0S
1R
1j
0'#
1(#
0*"
1F!
0H!
07"
1)!
0/!
1&!
14!
1=!
0:
19
0(#
0)$
0T#
0W#
1<#
0+$
1?$
1.%
0]
14"
08"
1]!
0g!
1{!
0)#
1X!
01
0D$
0d$
1y#
0\$
0$%
0[
19"
0="
1^!
04"
18"
1|!
09"
0}$
0/
1>"
0Q"
1}$
0-%
1$%
0#%
19"
0x$
1R"
0e"
0}$
0s$
1f"
0y"
0n$
1z"
0i$
#150000
1'
1J
1c
0;#
0e
0g
#160000
0'
0J
0c
1;#
1e
1g
1:"
1:#
0G%
08%
1<"
0h
1i
1y
1!!
0%!
1*$
09$
03$
0>$
1S
0j
1'#
09"
1="
1z
1$!
1D!
1("
1,!
1/!
11#
0&!
04!
0=!
1:
1(#
1)$
1T#
1W#
08$
0<#
0=#
0Z#
0~#
0X#
02$
1}$
1Z
0>"
1Q"
0~
0]!
0{!
1'"
1-!
0X!
1f!
1&"
1x$
1.
0R"
1e"
0$$
0z#
1D$
0#$
1d$
1\$
1%$
1s$
0E!
0^!
0|!
1*"
0."
19"
1g!
0f"
1y"
1n$
0y#
0}$
0.%
1-%
1#%
1}#
0z"
1/"
03"
0F!
0f!
0&"
14"
08"
0)%
1i$
04"
0$%
1$$
1z#
09"
1$%
0g!
0'"
1}$
1#$
1y#
14"
0*"
1."
1.%
0$%
0/"
13"
1)%
04"
18"
1$%
19"
0}$
#170000
1'
1J
1c
0;#
0e
0g
#180000
0'
0J
0c
1;#
1e
1g
1O!
09#
18#
0:#
1G%
0E%
1F%
0L#
1Q!
1j
0'#
0(#
1*#
1h
0i
0n
0y
1{
0|
0!!
19$
1/$
01$
13$
1C$
0X$
0S
1Q
0R
0j
0+#
1,#
1(#
0*#
1R!
17"
0<"
0z
0D!
0("
1@!
0}
0$!
0A!
0,!
0/!
01#
0:
09
18
1+#
0,#
1-#
18$
1<#
1=#
1.$
1X#
1&$
00$
1Z#
1~#
12$
1>$
0?$
0|$
1X!
14"
09"
0B!
1{"
0-!
0Q!
1]!
1{!
0-#
0d$
0\$
1X$
0q#
1"$
1}$
0$%
0D$
0Z
1[
19"
0="
0}"
0R!
1^!
1|!
1/
0.
0-%
0#%
1|$
1o#
0}$
1>"
0Q"
1##
0X!
1f!
1&"
0x$
1R"
0e"
0$$
0z#
1D$
0k#
0s$
0$#
09"
1="
1g!
1'"
1f"
0y"
0n$
0#$
0y#
1}$
1z"
0>"
1Q"
04"
1*"
0."
1x$
0i$
0R"
1e"
0.%
1$%
1/"
03"
1s$
0f"
1y"
0)%
14"
08"
1n$
0z"
0$%
19"
0="
1i$
0}$
1>"
0Q"
0x$
1R"
0e"
0s$
1f"
0y"
0n$
1z"
0i$
#190000
1'
1J
1c
0;#
0e
0g
#200000
0'
0J
0c
1;#
1e
1g
0%#
1:#
0G%
15$
0h
1i
1k
1l
1y
0{
1|
1!!
09$
0/$
11$
03$
07$
0-$
1S
1j
0]!
0{!
0m
1z
1D!
1("
0@!
1$!
1A!
1,!
1/!
11#
1:
08$
0<#
0=#
0.$
0X#
10$
0Z#
0~#
02$
16$
1d$
1\$
0^!
0|!
0{"
1q#
1-%
1#%
0f!
0&"
1$$
1z#
0g!
0'"
1#$
1y#
04"
18"
0*"
1."
1.%
1$%
0/"
13"
09"
1="
1}$
1)%
0>"
1Q"
14"
0$%
1x$
0R"
1e"
1s$
0f"
1y"
1n$
0z"
1i$
#210000
1'
1J
1c
0;#
0e
0g
#220000
0'
0J
0c
1;#
1e
1g
19#
0:#
1G%
0F%
0j
1'#
1h
0i
0k
0l
1n
0y
1{
0|
1/$
01$
13$
0C$
17$
1-$
0S
1R
1j
0'#
0(#
1*#
1Q!
1m
07"
1<"
0z
0D!
0("
1@!
0$!
0A!
0:
19
0+#
1,#
1(#
0*#
1.$
1X#
00$
1Z#
1~#
12$
0>$
1?$
06$
0X$
1R!
04"
19"
1{"
1+#
0,#
1-#
0q#
0}$
1$%
0|$
1Z
0[
0-#
1X!
0/
1.
0D$
09"
1}$
1|"
0p#
1$#
#230000
1'
1J
1c
0;#
0e
0g
#240000
0'
0J
0c
1;#
1e
1g
1%#
1:#
0G%
05$
0h
1i
1l
0n
1o
1y
0{
1|
0/$
11$
03$
0($
1C$
07$
1S
0j
1'#
0m
17"
0<"
1p
1&!
1z
1D!
1("
0@!
1$!
1A!
1:
0(#
1*#
0.$
0X#
10$
0Z#
0~#
02$
0W#
0'$
1>$
0?$
16$
14"
19"
0="
0X!
0{"
1&#
0+#
1,#
1q#
1D$
0}$
0$%
0Z
1[
1-#
1>"
0Q"
09"
1="
0|"
1}"
0x$
1/
0.
1R"
0e"
0o#
1p#
1}$
0$#
0>"
1Q"
0s$
0##
1f"
0y"
1x$
0R"
1e"
0n$
1k#
1z"
1s$
1$#
0f"
1y"
0i$
1n$
0z"
1i$
#250000
1'
1J
1c
0;#
0e
0g
#260000
0'
0J
0c
1;#
1e
1g
09#
08#
07#
16#
0C%
1D%
1E%
1F%
1j
0'#
1(#
0*#
1%!
1+#
0,#
0z
0$!
0("
0-#
1.#
1Z#
1X#
12$
0*$
1O
0P
0Q
0R
1/#
1-#
0.#
0+#
0(#
09
08
07
16
0/#
#270000
1'
1J
1c
0;#
0e
0g
#280000
0'
0J
0c
1;#
1e
1g
#290000
1'
1J
1c
0;#
0e
0g
#300000
0'
0J
0c
1;#
1e
1g
#310000
1'
1J
1c
0;#
0e
0g
#320000
0'
0J
0c
1;#
1e
1g
#330000
1'
1J
1c
0;#
0e
0g
#340000
0'
0J
0c
1;#
1e
1g
#350000
1'
1J
1c
0;#
0e
0g
#360000
0'
0J
0c
1;#
1e
1g
#370000
1'
1J
1c
0;#
0e
0g
#380000
0'
0J
0c
1;#
1e
1g
#390000
1'
1J
1c
0;#
0e
0g
#400000
0'
0J
0c
1;#
1e
1g
#410000
1'
1J
1c
0;#
0e
0g
#420000
0'
0J
0c
1;#
1e
1g
#430000
1'
1J
1c
0;#
0e
0g
#440000
0'
0J
0c
1;#
1e
1g
#450000
1'
1J
1c
0;#
0e
0g
#460000
0'
0J
0c
1;#
1e
1g
#470000
1'
1J
1c
0;#
0e
0g
#480000
0'
0J
0c
1;#
1e
1g
#490000
1'
1J
1c
0;#
0e
0g
#500000
0'
0J
0c
1;#
1e
1g
#510000
1'
1J
1c
0;#
0e
0g
#520000
0'
0J
0c
1;#
1e
1g
#530000
1'
1J
1c
0;#
0e
0g
#540000
0'
0J
0c
1;#
1e
1g
#550000
1'
1J
1c
0;#
0e
0g
#560000
0'
0J
0c
1;#
1e
1g
#570000
1'
1J
1c
0;#
0e
0g
#580000
0'
0J
0c
1;#
1e
1g
#590000
1'
1J
1c
0;#
0e
0g
#600000
0'
0J
0c
1;#
1e
1g
#610000
1'
1J
1c
0;#
0e
0g
#620000
0'
0J
0c
1;#
1e
1g
#630000
1'
1J
1c
0;#
0e
0g
#640000
0'
0J
0c
1;#
1e
1g
#650000
1'
1J
1c
0;#
0e
0g
#660000
0'
0J
0c
1;#
1e
1g
#670000
1'
1J
1c
0;#
0e
0g
#680000
0'
0J
0c
1;#
1e
1g
#690000
1'
1J
1c
0;#
0e
0g
#700000
0'
0J
0c
1;#
1e
1g
#710000
1'
1J
1c
0;#
0e
0g
#720000
0'
0J
0c
1;#
1e
1g
#730000
1'
1J
1c
0;#
0e
0g
#740000
0'
0J
0c
1;#
1e
1g
#750000
1'
1J
1c
0;#
0e
0g
#760000
0'
0J
0c
1;#
1e
1g
#770000
1'
1J
1c
0;#
0e
0g
#780000
0'
0J
0c
1;#
1e
1g
#790000
1'
1J
1c
0;#
0e
0g
#800000
0'
0J
0c
1;#
1e
1g
#810000
1'
1J
1c
0;#
0e
0g
#820000
0'
0J
0c
1;#
1e
1g
#830000
1'
1J
1c
0;#
0e
0g
#840000
0'
0J
0c
1;#
1e
1g
#850000
1'
1J
1c
0;#
0e
0g
#860000
0'
0J
0c
1;#
1e
1g
#870000
1'
1J
1c
0;#
0e
0g
#880000
0'
0J
0c
1;#
1e
1g
#890000
1'
1J
1c
0;#
0e
0g
#900000
0'
0J
0c
1;#
1e
1g
#910000
1'
1J
1c
0;#
0e
0g
#920000
0'
0J
0c
1;#
1e
1g
#930000
1'
1J
1c
0;#
0e
0g
#940000
0'
0J
0c
1;#
1e
1g
#950000
1'
1J
1c
0;#
0e
0g
#960000
0'
0J
0c
1;#
1e
1g
#970000
1'
1J
1c
0;#
0e
0g
#980000
0'
0J
0c
1;#
1e
1g
#990000
1'
1J
1c
0;#
0e
0g
#1000000
