# stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 1 --msg_len 100 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_1_2.num_trials_100.msg_len_100.noRC 
# stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 1 --msg_len 100 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_1_2.num_trials_100.msg_len_100.noRC 
# stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 1 --msg_len 100 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_1_2.num_trials_100.msg_len_100.noRC 
# stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 1 --msg_len 100 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_1_2.num_trials_100.msg_len_100.noRC 
# stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 1 --msg_len 100 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_1_2.num_trials_100.msg_len_100.RC 
# stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 1 --msg_len 100 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_1_2.num_trials_100.msg_len_100.RC 
# stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 1 --msg_len 100 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_1_2.num_trials_100.msg_len_100.RC 
# stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 1 --msg_len 100 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_1_2.num_trials_100.msg_len_100.RC 

stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 2 --msg_len 133 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_2_3.num_trials_100.msg_len_133.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 2 --msg_len 133 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_2_3.num_trials_100.msg_len_133.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 2 --msg_len 133 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_2_3.num_trials_100.msg_len_133.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 2 --msg_len 133 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_2_3.num_trials_100.msg_len_133.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 2 --msg_len 133 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_2_3.num_trials_100.msg_len_133.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 2 --msg_len 133 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_2_3.num_trials_100.msg_len_133.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 2 --msg_len 133 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_2_3.num_trials_100.msg_len_133.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 2 --msg_len 133 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_2_3.num_trials_100.msg_len_133.RC 

stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 3 --msg_len 150 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_3_4.num_trials_100.msg_len_150.noRC
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 3 --msg_len 151 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_3_4.num_trials_100.msg_len_151.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 3 --msg_len 151 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_3_4.num_trials_100.msg_len_151.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 3 --msg_len 151 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_3_4.num_trials_100.msg_len_151.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 3 --msg_len 150 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_3_4.num_trials_100.msg_len_150.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 3 --msg_len 151 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_3_4.num_trials_100.msg_len_151.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 3 --msg_len 151 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_3_4.num_trials_100.msg_len_151.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 3 --msg_len 151 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_3_4.num_trials_100.msg_len_151.RC 

stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 4 --msg_len 160 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_4_5.num_trials_100.msg_len_160.noRC
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 4 --msg_len 160 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_4_5.num_trials_100.msg_len_160.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 4 --msg_len 160 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_4_5.num_trials_100.msg_len_160.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 4 --msg_len 160 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_4_5.num_trials_100.msg_len_160.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 4 --msg_len 160 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_4_5.num_trials_100.msg_len_160.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 4 --msg_len 160 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_4_5.num_trials_100.msg_len_160.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 4 --msg_len 160 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_4_5.num_trials_100.msg_len_160.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 4 --msg_len 160 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_4_5.num_trials_100.msg_len_160.RC 

stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 5 --msg_len 167 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_5_6.num_trials_100.msg_len_167.noRC
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 5 --msg_len 167 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_5_6.num_trials_100.msg_len_167.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 5 --msg_len 167 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_5_6.num_trials_100.msg_len_167.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 5 --msg_len 167 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_5_6.num_trials_100.msg_len_167.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 5 --msg_len 167 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_5_6.num_trials_100.msg_len_167.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 5 --msg_len 167 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_5_6.num_trials_100.msg_len_167.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 5 --msg_len 167 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_5_6.num_trials_100.msg_len_167.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 5 --msg_len 167 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_5_6.num_trials_100.msg_len_167.RC 

stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 7 --msg_len 176 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_7_8.num_trials_100.msg_len_176.noRC
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 7 --msg_len 175 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_7_8.num_trials_100.msg_len_175.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 7 --msg_len 176 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_7_8.num_trials_100.msg_len_176.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 7 --msg_len 175 --deepsimdwell False --reversecomp False |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_7_8.num_trials_100.msg_len_175.noRC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 6 --rate 7 --msg_len 176 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_6.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_7_8.num_trials_100.msg_len_176.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 8 --rate 7 --msg_len 175 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_8.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_7_8.num_trials_100.msg_len_175.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 11 --rate 7 --msg_len 176 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_11.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_7_8.num_trials_100.msg_len_176.RC 
stdbuf -oL /usr/bin/time -v python simulator_conv_LVA.py --num_trials 100 --list_size 16 --num_thr 16 --mem_conv 14 --rate 7 --msg_len 175 --deepsimdwell False --reversecomp True |& tee -a logs/5_12_19/log.m_14.l_16.0.005sub.0.005del.0.0005ins.scrappiedwell.r_7_8.num_trials_100.msg_len_175.RC 
