[jtrace] - Set to turn undefined ops into NOPs.
[jtrace] - run error limit set to 1.

AS400 mode: tags inactive

+----- Cache Configs -----
|
| -- L1 Data Cache --
| Size:      65536 bytes
| Assoc:     8 way
| Latency:   3 cycles
| Line Size: 128 bytes
|
| -- L1 Instruction Cache --
| Size:      32768 bytes
| Assoc:     8 way
| Latency:   3 cycles
| Line Size: 128 bytes
|
| -- L2 Cache --
| Size:      524288 bytes
| Assoc:     8 way
| Latency:   10.5 cycles
| Line Size: 128 bytes
|
| -- L3 Cache --
| Size:      8388608 bytes
| Assoc:     8 way
| Latency:   27.5 cycles
| Line Size: 128 bytes
|
| -- L3.1 Cache --
| Size:      disabled
| Assoc:     disabled
| Latency:   disabled
| Line Size: disabled
|
| -- Memory --
| Size:    n/a
| Assoc:   n/a
| Latency: 339.5 cycles
|
| -- IERAT --
| Size:    64 entries
| Assoc:   64 way
| Latency (tlb hit): 18 cycles
|
| -- DERAT --
| Size:    48 entries
| Assoc:   48 way
| Latency (tlb hit): 19 cycles
|
| -- TLB --
| Size:    2048 entries
| Assoc:   4 way
|
| -- Core Frequency --
| Speed:   4.0 GHz
|
+--------------------------

|---- M1 VERSION = 2626 ----|
 trace 0 ended on read_inst returns false last arch inst 5000000 at time 5406696.000000
 arch inst 4999938  time 5406696.000000 
 trace 0 lpar 0 completed arch 4999938 int 5645598 
   cumulative total lines from mem  7780 core0 7780 
   cumulative total lines to   mem  701 core0 701 
   split CPI ------------------------------------          1.08135 
 CMPL: CPI---------------------------------------          1.08135 

IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL



***********************************************************************************
*                    Timer Statistics Generated During Run                        *
***********************************************************************************


+---------------------------------------------------------------------------------+
|                          Branch Prediction Stats                                |
+---------------------------------------------------------------------------------+


BHT (Branch History Table) accuracy for completed branches 
---------------------------------------------------------- 
Probability the BHT guessed correctly for thread 0:
Non Taken Unconditional Branch Immediate =    nan
    Taken Unconditional Branch Immediate = 1.0000
Non Taken Conditional Branch Immediate   = 0.9439
    Taken Conditional Branch Immediate   = 0.8797
Non Taken Unconditional Branch to Link   =    nan
    Taken Unconditional Branch to Link   = 0.9981
Non Taken Conditional Branch to Link     = 0.6762
    Taken Conditional Branch to Link     = 0.5931
Non Taken Unconditional Branch to Count  =    nan
    Taken Unconditional Branch to Count  =    nan
Non Taken Conditional Branch to Count    =    nan
    Taken Conditional Branch to Count    =    nan


Summary of BHT accuracy for completed branches for all threads
---------------------------------------------------------------
Probability the BHT guessed taken and the branch was taken          = 0.8731 
Probability the BHT guessed NOT taken and the branch was NOT taken  = 0.9397 
Probability the Link Stack was correct                              = 0.9981 

Count Cache Stats: at prediction time for all threads 
------------------------------------------------------ 
Probability conditional branch to count hits in count cache         =    nan 
Probability conditional branch to count hits and cache is correct   =    nan 
Probability unconditional branch to count hits in count cache       =    nan
Probability unconditional branch to count hits and cache is correct =    nan 




 global/local count cache stats 
 winner 1 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 winner 2 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 both miss        0 
 global/local count cache stats w. branch_and_link
 winner 1 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 winner 2 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 both miss        0 



Number of branch mispredict flushes  =    85730


+---------------------------------------------------------------------------------+
|                                Ifetch Stats                                     |
+---------------------------------------------------------------------------------+

+--------------------------+ 
| Ifetch translation stats | 
+--------------------------+ 

Ifetches for thread 0
---------------------
Ifetch hits in the i-erat  =  1096558
Ifetch misses in the i-erat=       40
Ifetch hits in the TLB     =       20
Ifetch misses in the TLB   =        0


Ifetch translation summary for all threads
------------------------------------------
Probability ifetch request hits in i-erat                    = 0.9919
Probability ifetch request misses in i-erat but hits in TLB  = 1.0000


Upon TLB miss, location i-fetch translation data was sourced for thread 0
-------------------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 0    
L3                                 0    
L3.1                               0    
Memory                             0    



+--------------+ 
| Icache stats | 
+--------------+ 

Icache summary for all threads
-------------------------------
Probability ifetch request hits in L1                               = 0.0000
Probability ifetch request misses in L1 but hits in prefetch buffer =    nan
Probability ifetch request misses in L1 but hits in L2              = 0.7460
Average time an ifetch miss waits until data back                   = 116.5528


Upon icache miss, location i-fetch data was sourced for thread 0
----------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                10    
L3                                57    
L3.1                              46    
Memory                            35    

Upon i-prefetch generation, location i-prefetch data was sourced for thread 0
           (i-prefetches are installed in the prefetch buffer)
-----------------------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 4    
L3                                31    
L3.1                              27    
Memory                            59    

+---------------------------------------------------------------------------------+
|                                Dfetch Stats                                     |
+---------------------------------------------------------------------------------+

+-----------------------------+ 
| Data side translation stats | 
+-----------------------------+ 

Translation summary stats for thread 0
--------------------------------------
Probability a load  will hit in the erat on its first try    = 0.9970
Probability a store will hit in the erat on its first try    = 0.9993
Probability any LSU op will hit in the erat on its first try = 0.9979
Probability a load  will hit in the erat at any time         = 0.9963
Probability a store will hit in the erat at any time         = 0.9990
Probability any LSU op will hit in the erat at any time      = 0.9973
Probability of erat miss hitting in the TLB                  = 1.0000


Upon TLB miss, location translation data was sourced for thread 0
-----------------------------------------------------------------
Location                Loads              Stores            All   
--------              ---------           --------         --------
L2                         0                  0                0
L3                         0                  0                0
L3.1                       0                  0                0
Memory                     0                  0                0


+---------------------+ 
| Data prefetch stats | 
+---------------------+ 

Data prefetch stream summary stats
----------------------------------
Stream number    Average number of cycles L2 when out before L1     Average L2 distance ahead
-------------    ----------------------------------------------     -------------------------
 0                                nan                                        nan


Data prefetch behavior stats
----------------------------

STREAM ALLOCATION STATS - GOOD
------------------------------
a load miss, missed prefetch request queue (PRQ) and allocated a new load stream                      =         0
a load, hit on a load stream in the PRQ and advanced it                                               =         0
a store, missed prefetch request queue (PRQ) and allocated a new store stream                         =         0
a store, hit on a store stream in the PRQ and advanced it                                             =         0
allocated a stream going up                                                                           =         0
allocated a stream going up but ws convereted to a downward stream                                    =         0
a load miss, missed prefetch request queue (PRQ) and allocated a new stride N load steam              =         0
a load, hit on a stride N stream in the PRQ and advanced it                                           =         0
STREAM ALLOCATION STATS - BAD
-----------------------------
a load miss, matched in the PRQ, if it already has a steam why did it miss?                           =         0
a load that hit the PRQ found a duplicate load stream and cleared it                                  =         0
a store that hit the PRQ found a duplicate store stream and cleared it                                =         0
a stream that was in the process of being hit on was clear by another stream                          =         0
a stream crossed a page boundry and was cleared                                                       =         0
a stream being alocated crossed a page boundry and was halted                                         =         0

L1 PREFETCH STATS
-----------------
number of L1 touches created                                                                          =         0
number of L1 touches sent                                                                             =         0
number of L1 touches shifted in L1 touch table                                                        =         0
number of L1 touches overwritten in L1 touch table                                                    =         0
number of L1 touches killed due to crossing a page                                                    =         0
number of L1 touches rejected from LSU pipe due to congruence class conflict in LMQ                   =         0
number of L1 touches rejected from LSU pipe due to no LMQ entry                                       =         0

L2 PREFETCH STATS
-----------------
number of cycles the L2 touch scheduler was blocked from sending due to max L2 touch rate limit       =         0
number of cycles the L2 touch scheduler was blocked from sending due to translation request           =         0
number of cycles the L2 touch scheduler was blocked from sending due to hold off signal               =         0
number of cycles the L2 touch scheduler was blocked from sending due L2 touch table empty             =   2703347
number of L2 touches sent                                                                             =         0
average time in between L2 touches                                                                    =      0.00


+------------------+ 
| Data cache stats | 
+------------------+ 

L1 Data cache summary stats, Probability that:
----------------------------------------------
a load that has never been rejected will hit in L1                                  = 0.9767
any load will hit in L1 (includes rejected loads)                                   = 0.9404
a load that has never been rejected will hit on an LMQ entry                        = 0.4487
any load will hit on an LMQ entry (includes rejected loads)                         = 0.7975
a load that has never been rejected will hit on an LMQ entry and won't be rejected  = 0.0000
any load will hit on an LMQ entry and won't be rejected (includes rejected loads)   = 0.0000
a load that misses L1 will hit in L2                                                = 0.0166
Average time a load miss waits for its first sector back                            = 104.3804
Average time a load hit reload waits for its first sector to return form memory     =    nan


Upon L1 dcache miss / L1 dcache prefetch, location data was sourced for thread 0
--------------------------------------------------------------------------------
Location                 Loads             L1 Touches          L2 Touches           Stores
--------               ---------           ----------          ----------           ------
L2                        12073                    0               17456               190024 
L3                          223                    0                   0                    2 
L3.1                       1123                    0                   0                 1648 
Memory                     3183                    0                   0                 1654 


    Cast Outs  
----------------

Level                    Clean               Dirty
--------               ---------           ----------
L2                          800                 3340
L3                            0                  701
L3.1                          0                    0


+---------------------------------------------------------------------------------+
|                              Resource usage stats                               |
+---------------------------------------------------------------------------------+

+----------------------+ 
| Execution unit stats | 
+----------------------+ 

Execution unit issue summary
----------------------------


Execution_unit_issue_cycles_busy: 

                            number / fraction of cycles     number / fraction of cycles     number / fraction of cycles
    Unit                      an op was issued to unit       an op was finished in unit     an op was completed in unit
   ------                  ----------------------------    ----------------------------    ----------------------------

   fx0                         1679442 0.310623                 1117027 0.206601                  958256 0.177235 
   ------------------         -----------------                -----------------                -----------------
      simple fx                 690738 0.127756                  526713 0.097419                  425572 0.078712 
      single cycle              987487 0.182641                  589359 0.109005                  531782 0.098356 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                1217 0.000225                     955 0.000177                     902 0.000167 

   fx1                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx2                         1679765 0.310682                 1116767 0.206553                  958587 0.177296 
   ------------------         -----------------                -----------------                -----------------
      simple fx                 690787 0.127765                  525770 0.097244                  425239 0.078650 
      single cycle              987753 0.182691                  590023 0.109128                  532430 0.098476 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                1225 0.000227                     974 0.000180                     918 0.000170 

   fx3                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   ls0                          673538 0.124575                  520041 0.096185                  468542 0.086660 
   ------------------         -----------------                -----------------                -----------------
      store agen                412663 0.076324                  343631 0.063557                  315019 0.058265 
      load                      121407 0.022455                   88786 0.016421                   82820 0.015318 
      fxu op                    139468 0.025795                   87624 0.016207                   70703 0.013077 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls1                         1419054 0.262462                  890488 0.164701                  788688 0.145872 
   ------------------         -----------------                -----------------                -----------------
      store agen                    21 0.000004                      12 0.000002                      11 0.000002 
      load                      845301 0.156343                  494184 0.091402                  434553 0.080373 
      fxu op                     72264 0.013366                   54975 0.010168                   39256 0.007261 
      stdata                    501468 0.092749                  341317 0.063129                  314868 0.058237 

   ls2                          675064 0.124857                  520685 0.096304                  468780 0.086704 
   ------------------         -----------------                -----------------                -----------------
      store agen                412362 0.076269                  343260 0.063488                  314381 0.058147 
      load                      122814 0.022715                   89435 0.016542                   83404 0.015426 
      fxu op                    139888 0.025873                   87990 0.016274                   70995 0.013131 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls3                         1425634 0.263679                  890509 0.164705                  788235 0.145789 
   ------------------         -----------------                -----------------                -----------------
      store agen                    17 0.000003                      10 0.000002                       8 0.000001 
      load                      849870 0.157188                  494169 0.091399                  434765 0.080412 
      fxu op                     72610 0.013430                   55182 0.010206                   39139 0.007239 
      stdata                    503137 0.093058                  341148 0.063097                  314323 0.058136 

   ls4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   fp0                             210 0.000039                     158 0.000029                     141 0.000026 
   ------------------         -----------------                -----------------                -----------------
      store  data                  160 0.000030                       0 0.000000                       0 0.000000 
      single cycle                  50 0.000009                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                     50 0.000009                      41 0.000008                      35 0.000006 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                  160 0.000030                     117 0.000022                     106 0.000020 

   fp1                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp2                             207 0.000038                     157 0.000029                     144 0.000027 
   ------------------         -----------------                -----------------                -----------------
      store  data                  151 0.000028                       0 0.000000                       0 0.000000 
      single cycle                  56 0.000010                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                     56 0.000010                      46 0.000009                      41 0.000008 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                  151 0.000028                     111 0.000021                     103 0.000019 

   fp3                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   br0                         1610528 0.297877                 1160510 0.214643                 1021465 0.188926 
   br1                               0 0.000000                       0 0.000000                       0 0.000000 

   cr                            23347 0.004318                   21828 0.004037                   17692 0.003272 




+----------------------------+ 
| Queue resource usage stats | 
+----------------------------+ 

Information queue usage stats, Average number of:
-------------------------------------------------
EMQ (Erat Miss Queue) entries in use                                      = 0.0031
PRQ (Data Prefetch Request Queue) entries in use                          = 0.0000
CLB (Instruction Fetch Buffer) entries in use for thread 0 -              = 4.8210
GCT (Global Completion Table) entries in use for thread 0                 = 11.2960
LRQ (Load Reorder Queue) entries in use for thread 0                      = 13.0034
SRQ (Load Reorder Queue) entries in use for thread 0                      = 7.7696
Architected ops in the system (from dispatch to completion)               = 57.8339
Internal ops in the system (from dispatch to completion)                  = 63.5086


Issue queue usage stats, Average number of ops in the:
------------------------------------------------------
Branch Issue Queue                                                        = 5.9334
Unified Issue Queue                                                       = 10.2497


+-----------------------------+ 
| Rename Resource usage stats | 
+-----------------------------+ 

Rename Resource usage stats, Average number of:
-------------------------------------------------
GPR renames in use        = 61.6497
FPR/VMX renames in use    = 64.0011
CR renames in use         = 18.8333
Link/Count renames in use = 2.8452
XER renames in use        = 6.1308
FPSCR renames in use      = 0.0000

TOTAL FXU b2b (back to back): 0

header_ops
+---------------------------------------------------------------------------------+
|                             Instruction Frequency                               |
+---------------------------------------------------------------------------------+


This table counts architected instructions

+-------------------------------ARCH-OP-FREQUENCIES------------------------------+
+----MNEMONIC-----+--------ARCH-OPS---------+--------EXPANSIONS-------+---RATIO--+
+-----------------+----COUNT---+--FREQUENCY-+----COUNT---+--FREQUENCY-+----------+
|    arch op name | # of arch  | % of total |  # of iops | % of total | ratio of |
|                 |    ops     |   arch ops | created by |    iops    | iop/arch |
|                 |  executed  |  executed  |  these ops |  executed  | executed |
+-----------------+------------+------------+------------+------------+----------+

This table counts internal instructions

+---------------------------------IOP-FREQUENCIES--------------------------------------+
+----MNEMONIC-----+-----FROM-ANY-OP------+--FROM-NON-EXPANDED---+-----FROM-EXPANDED----+
+-----------------+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+
| internal op name| # created| % of any  | # created| % of non  | # created|   % of    |
|                 | from any |  op total | from non | expanded  |    from  |  expanded |
|                 |    op    |           | expanded | op total  | expanded |  op total |
+-----------------+----------+-----------+----------+-----------+----------+-----------+




IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL


+-------------------------------ARCH-OP-FREQUENCIES------------------------------+-----+
+----MNEMONIC-----+--------ARCH-OPS---------+--------EXPANSIONS-------+---RATIO--+TYPE-+
+-----------------+----COUNT---+--FREQUENCY-+----COUNT---+--FREQUENCY-+----------+-----+
|              ld |     777171 |    15.5436 |     777171 |    13.7955 |    1.000 |  A  |
|            addi |     607293 |    12.1460 |     607293 |    10.7800 |    1.000 |  A  |
|        bc.011zy |     528119 |    10.5625 |     528119 |     9.3746 |    1.000 |  A  |
|             std |     521669 |    10.4335 |    1043338 |    18.5203 |    2.000 |  C  |
|              or |     383519 |     7.6705 |     383519 |     6.8078 |    1.000 |  A  |
|           cmpdi |     261814 |     5.2364 |     261814 |     4.6475 |    1.000 |  A  |
|        bc.001zy |     246168 |     4.9234 |     246168 |     4.3697 |    1.000 |  A  |
|             lwz |     242327 |     4.8466 |     242327 |     4.3015 |    1.000 |  A  |
|             ori |     162761 |     3.2553 |     162761 |     2.8892 |    1.000 |  A  |
|            cmpl |     149796 |     2.9960 |     149796 |     2.6590 |    1.000 |  A  |
|            cmpl |     123155 |     2.4631 |     123155 |     2.1861 |    1.000 |  A  |
|               b |     113254 |     2.2651 |     113254 |     2.0104 |    1.000 |  A  |
|            cmpd |     106360 |     2.1272 |     106360 |     1.8880 |    1.000 |  A  |
|          rldicl |      82433 |     1.6487 |      82471 |     1.4639 |    1.000 |  A  |
|          rldicr |      76240 |     1.5248 |      76240 |     1.3533 |    1.000 |  A  |
|               b |      63043 |     1.2609 |      63043 |     1.1191 |    1.000 |  A  |
|             stw |      60478 |     1.2096 |     120956 |     2.1471 |    2.000 |  C  |
|             blr |      56054 |     1.1211 |      56054 |     0.9950 |    1.000 |  A  |
|          cmpldi |      52813 |     1.0563 |      52813 |     0.9375 |    1.000 |  A  |
|             add |      49783 |     0.9957 |      49783 |     0.8837 |    1.000 |  A  |
|            stdu |      45429 |     0.9086 |      90858 |     1.6128 |    2.000 |  C  |
|             or. |      45144 |     0.9029 |      45144 |     0.8014 |    1.000 |  A  |
|           cmpwi |      40668 |     0.8134 |      40668 |     0.7219 |    1.000 |  A  |
|        mfspr_LR |      26596 |     0.5319 |      26596 |     0.4721 |    1.000 |  A  |
|        mtspr_LR |      26596 |     0.5319 |      26596 |     0.4721 |    1.000 |  A  |
|           andi. |      26529 |     0.5306 |      26529 |     0.4709 |    1.000 |  A  |
|            subf |      18766 |     0.3753 |      18766 |     0.3331 |    1.000 |  A  |
|      bclr.001zy |      14673 |     0.2935 |      14673 |     0.2605 |    1.000 |  A  |
|           extsw |       9116 |     0.1823 |       9116 |     0.1618 |    1.000 |  A  |
|            lhzx |       8849 |     0.1770 |       8849 |     0.1571 |    1.000 |  A  |
|           rldic |       8830 |     0.1766 |       8830 |     0.1567 |    1.000 |  A  |
|      mtocrf_cr4 |       8793 |     0.1759 |       8793 |     0.1561 |    1.000 |  A  |
|          rlwinm |       8792 |     0.1758 |       8792 |     0.1561 |    1.000 |  A  |
|           subfc |       8774 |     0.1755 |       8774 |     0.1557 |    1.000 |  A  |
|             and |       8774 |     0.1755 |       8774 |     0.1557 |    1.000 |  A  |
|           subfe |       8774 |     0.1755 |       8774 |     0.1557 |    1.000 |  A  |
|          mfocrf |       8773 |     0.1755 |       8773 |     0.1557 |    1.000 |  A  |
|            lwzu |       3911 |     0.0782 |       7822 |     0.1388 |    2.000 |  C  |
|            lwzx |       1956 |     0.0391 |       1956 |     0.0347 |    1.000 |  A  |
|            stwx |       1520 |     0.0304 |       3040 |     0.0540 |    2.000 |  C  |
|             ldx |       1251 |     0.0250 |       1251 |     0.0222 |    1.000 |  A  |
|           mullw |       1194 |     0.0239 |       1194 |     0.0212 |    1.000 |  A  |
|           mulli |        588 |     0.0118 |        588 |     0.0104 |    1.000 |  A  |
|           sradi |        304 |     0.0061 |        304 |     0.0054 |    1.000 |  A  |
|         stxvd2x |        171 |     0.0034 |        342 |     0.0061 |    2.000 |  C  |
|        bc.1z00y |        152 |     0.0030 |        152 |     0.0027 |    1.000 |  A  |
|             neg |         76 |     0.0015 |         76 |     0.0013 |    1.000 |  A  |
|            sthx |         76 |     0.0015 |        152 |     0.0027 |    2.000 |  C  |
|            xor. |         57 |     0.0011 |         57 |     0.0010 |    1.000 |  A  |
|             lwa |         57 |     0.0011 |        114 |     0.0020 |    2.000 |  C  |
|        vspltisw |         38 |     0.0008 |         38 |     0.0007 |    1.000 |  A  |
|            cmpw |         38 |     0.0008 |         38 |     0.0007 |    1.000 |  A  |
|           addze |         38 |     0.0008 |         38 |     0.0007 |    1.000 |  A  |
|            stvx |         38 |     0.0008 |         76 |     0.0013 |    2.000 |  C  |
|          subfic |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|          cmplwi |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|           addis |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|            oris |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|            stwu |         19 |     0.0004 |         38 |     0.0007 |    2.000 |  C  |
|       xxpermdi2 |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|         xxspltw |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|          rldimi |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|            mfcr |         19 |     0.0004 |        171 |     0.0030 |    9.000 |  M  |
|             sld |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|            and. |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|          cntlzd |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|             lvx |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|      mtocrf_cr7 |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|      mtocrf_cr3 |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|        mtvsrd.0 |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|           mulld |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
|       mtspr_CTR |         19 |     0.0004 |         19 |     0.0003 |    1.000 |  A  |
+-----------------+------------+------------+------------+------------+----------+-----+
|          *Total |    4999933 |   100.0000 |    5633491 |   100.0000 |    1.127 |
+-----------------+------------+------------+------------+------------+----------+-----+
 * The Total includes 1 unconditional branches that were inserted to fix trace
   address discontinuities.


+---------------------------------IOP-FREQUENCIES--------------------------------------+
+----MNEMONIC-----+-----FROM-ANY-OP------+--FROM-NON-EXPANDED---+-----FROM-EXPANDED----+
+-----------------+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+
|              ld |   777171 |   13.7955 |   777171 |   17.7985 |        0 |    0.0000 |
|              bc |   774439 |   13.7471 |   774439 |   17.7359 |        0 |    0.0000 |
|          STAGEN |   627595 |   11.1404 |        0 |    0.0000 |   627595 |   49.5346 |
|            addi |   611204 |   10.8495 |   607293 |   13.9080 |     3911 |    0.3087 |
|             std |   521669 |    9.2601 |        0 |    0.0000 |   521669 |   41.1741 |
|              or |   383576 |    6.8089 |   383519 |    8.7832 |       57 |    0.0045 |
|            cmpl |   272951 |    4.8451 |   272951 |    6.2510 |        0 |    0.0000 |
|           cmpdi |   261814 |    4.6475 |   261814 |    5.9960 |        0 |    0.0000 |
|             lwz |   242384 |    4.3026 |   242327 |    5.5497 |       57 |    0.0045 |
|             ori |   162761 |    2.8892 |   162761 |    3.7275 |        0 |    0.0000 |
|               b |   113254 |    2.0104 |   113254 |    2.5937 |        0 |    0.0000 |
|            cmpd |   106360 |    1.8880 |   106360 |    2.4358 |        0 |    0.0000 |
|          rldicl |    82433 |    1.4633 |    82395 |    1.8870 |       38 |    0.0030 |
|          rldicr |    76240 |    1.3533 |    76240 |    1.7460 |        0 |    0.0000 |
|            bclr |    70727 |    1.2555 |    70727 |    1.6198 |        0 |    0.0000 |
|              bl |    63043 |    1.1191 |    63043 |    1.4438 |        0 |    0.0000 |
|             stw |    60478 |    1.0735 |        0 |    0.0000 |    60478 |    4.7734 |
|          cmpldi |    52813 |    0.9375 |    52813 |    1.2095 |        0 |    0.0000 |
|             add |    49783 |    0.8837 |    49783 |    1.1401 |        0 |    0.0000 |
|            stdu |    45429 |    0.8064 |        0 |    0.0000 |    45429 |    3.5856 |
|             or. |    45144 |    0.8014 |    45144 |    1.0339 |        0 |    0.0000 |
|           cmpwi |    40668 |    0.7219 |    40668 |    0.9314 |        0 |    0.0000 |
|        mtspr_LR |    26596 |    0.4721 |    26596 |    0.6091 |        0 |    0.0000 |
|        mfspr_LR |    26596 |    0.4721 |    26596 |    0.6091 |        0 |    0.0000 |
|           andi. |    26529 |    0.4709 |    26529 |    0.6076 |        0 |    0.0000 |
|            subf |    18766 |    0.3331 |    18766 |    0.4298 |        0 |    0.0000 |
|           extsw |     9173 |    0.1628 |     9116 |    0.2088 |       57 |    0.0045 |
|            lhzx |     8849 |    0.1571 |     8849 |    0.2027 |        0 |    0.0000 |
|           rldic |     8830 |    0.1567 |     8830 |    0.2022 |        0 |    0.0000 |
|      mtocrf_cr4 |     8793 |    0.1561 |     8793 |    0.2014 |        0 |    0.0000 |
|          rlwinm |     8792 |    0.1561 |     8792 |    0.2014 |        0 |    0.0000 |
|           subfc |     8774 |    0.1557 |     8774 |    0.2009 |        0 |    0.0000 |
|           subfe |     8774 |    0.1557 |     8774 |    0.2009 |        0 |    0.0000 |
|             and |     8774 |    0.1557 |     8774 |    0.2009 |        0 |    0.0000 |
|          mfocrf |     8773 |    0.1557 |     8773 |    0.2009 |        0 |    0.0000 |
|            lwzu |     3911 |    0.0694 |        0 |    0.0000 |     3911 |    0.3087 |
|            lwzx |     1956 |    0.0347 |     1956 |    0.0448 |        0 |    0.0000 |
|       stwx_agen |     1520 |    0.0270 |        0 |    0.0000 |     1520 |    0.1200 |
|        stw_data |     1520 |    0.0270 |        0 |    0.0000 |     1520 |    0.1200 |
|             ldx |     1251 |    0.0222 |     1251 |    0.0286 |        0 |    0.0000 |
|           mullw |     1194 |    0.0212 |     1194 |    0.0273 |        0 |    0.0000 |
|           mulli |      588 |    0.0104 |      588 |    0.0135 |        0 |    0.0000 |
|           sradi |      304 |    0.0054 |      304 |    0.0070 |        0 |    0.0000 |
|    stxvd2x_agen |      171 |    0.0030 |        0 |    0.0000 |      171 |    0.0135 |
|    stxvd2x_data |      171 |    0.0030 |        0 |    0.0000 |      171 |    0.0135 |
|        sth_data |       76 |    0.0013 |        0 |    0.0000 |       76 |    0.0060 |
|       sthx_agen |       76 |    0.0013 |        0 |    0.0000 |       76 |    0.0060 |
|             neg |       76 |    0.0013 |       76 |    0.0017 |        0 |    0.0000 |
|            xor. |       57 |    0.0010 |       57 |    0.0013 |        0 |    0.0000 |
|           cmpxi |       38 |    0.0007 |        0 |    0.0000 |       38 |    0.0030 |
|        vspltisw |       38 |    0.0007 |       38 |    0.0009 |        0 |    0.0000 |
|         nop_ori |       38 |    0.0007 |        0 |    0.0000 |       38 |    0.0030 |
|           addze |       38 |    0.0007 |       38 |    0.0009 |        0 |    0.0000 |
|       stvx_agen |       38 |    0.0007 |        0 |    0.0000 |       38 |    0.0030 |
|       stvx_data |       38 |    0.0007 |        0 |    0.0000 |       38 |    0.0030 |
|            cmpw |       38 |    0.0007 |       38 |    0.0009 |        0 |    0.0000 |
|         xxspltw |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|           addis |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|          cmplwi |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|             sld |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|             lvx |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|          subfic |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|        mtvsrd.0 |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|       xxpermdi2 |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|          rldimi |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|           mulld |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|          mfcrfa |       19 |    0.0003 |        0 |    0.0000 |       19 |    0.0015 |
|      mtocrf_cr3 |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|          mfcrfb |       19 |    0.0003 |        0 |    0.0000 |       19 |    0.0015 |
|          mfcrfc |       19 |    0.0003 |        0 |    0.0000 |       19 |    0.0015 |
|            oris |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|          mfcrfd |       19 |    0.0003 |        0 |    0.0000 |       19 |    0.0015 |
|      mtocrf_cr7 |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|       mtspr_CTR |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|            and. |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|          cntlzd |       19 |    0.0003 |       19 |    0.0004 |        0 |    0.0000 |
|            stwu |       19 |    0.0003 |        0 |    0.0000 |       19 |    0.0015 |
+-----------------+----------+-----------+----------+-----------+----------+-----------+
|           Total |  5633491 |   100.0000|  4366508 |   100.0000|  1266983 |   100.0000|
+-----------------+----------+-----------+----------+-----------+----------+-----------+


+---------------------------------------------------------------------------------+
|                                  CPI Stack                                      |
+---------------------------------------------------------------------------------+

   The CPI stack which follows breaks down the final CPI of the run into 
   various CPI components.  The view is from the front end of the machine back.
   In each cycle the machine either completes a group or does not, so for
   each cycle in which no group completed the timer will try and account for why.
   There are 3 modes of counting.  The first is when there are no groups waiting
   to complete (groups begin waiting as soon as they are dispatched).  During this
   time the pipeline is empty and the cycles will be counted in a bucket under 
   "pipeline_empty".  The second mode of counting occurs when a group has been
   dispatched and is waiting to complete but has experienced no stall events in the
   pipelines so the cycles are counted under "pipeline_refill".  The final and
   most common mode of counting is when there are groups waiting to complete and they
   experienced stall conditions during their lifetime. If the group cannot complete
   on the cycle in which it became eligible the timer will look back over the life of all
   instructions in the group that have not finished from dispatch and moving towards finish and it
   will find the instruction within that group that went the deepest into the machine
   before encountering a stall condition.  The timer will then begin examining the
   stall events that happened to that instruction beginning with dispatch and
   incrementing that reasons bucket and decrement that stall condition.  If that
   instruction's stalls are exhausted before the group completes the next instruction
   yet to finish will be chosen in a similar manner.  If there is a tie the older instruction is
   chosen.  If all instrucitons have finished then the timer looks at the last instruciton to finish   and pulls stall events off starting at the end of the instuctions life.On the cycle when a group    does completes it is counted in the "Complete_current_grp" bucket.

   In the end the timer has made a count for each cycle simulated in one of the many
   reason counts.  This allows the timer to figure the fraction of the CPI for various
   stalls.  This can be used to compare against similar runs to provide insight into the
   behavior of the machine.  Please note that not all stall reasons are valid for a given
   timer configuration.

   Here is a break down of the various reason counts:

............................ pipeline_contention......... = This mode of counting occurs 
                                                            when there is a group waiting
                                                            to complete
CMPL: Wait_for_dispatch_requirements                      = groups was held at dispatch 
                                                            waiting for dispatch requirements
CMPL: Wait_for_execution_unit                             = sum of waiting for one of the 
                                                            following type of execution units 
                                                            (pipelines) to be free
CMPL:      cr_unit/vmx_unit                               = conditional register logical unit or
                                                            a VMX unit (store,simple,complex,float,
                                                            permute)
CMPL:      br_unit                                        = branch unit
CMPL:      fpu_unit                                       = floating point unit
CMPL:      fxu_unit                                       = fixed point unit
CMPL:      lsu_unit                                       = load store unit
CMPL: Wait_for_sources                                    = waiting a source register to be written
                                                            by one of the following type of op
CMPL:      written_by_br                                  = branch
CMPL:      written_by_cr                                  = conditional logical
CMPL:      written_by_fp                                  = floating point
CMPL:      written_by_fp_store                            = floating point store
CMPL:      written_by_fp_load                             = floating point load
CMPL:      written_by_fx                                  = fixed point
CMPL:      written_by_fx_store_agen                       = fixed point store address generation
CMPL:      written_by_fx_store_data                       = fixed point store data
CMPL:      written_by_fx_load                             = fixed point load
CMPL:      written_by_vmx                                 = VMX
CMPL: Wait_for_serializer_to_be_next_group                = waiting for op to be next to complete (NTC)
CMPL: Wait_for_agen                                       = sum of ops waiting in the address generation
                                                            of the LSU pipe for the following reasons
CMPL:      result_bus_busy_store                          = store rejected due to the result bus being busy
CMPL:      result_bus_busy_load                           = load  rejected due to the result bus being busy
CMPL:      erat_dir_update_store                          = store rejected due to the erat directory being 
                                                            busy with an update
CMPL:      erat_dir_update_load                           = load  rejected due to the erat directory being
                                                            busy with an update
CMPL:      L1D_dir_update_store                           = store rejected due to the L1 data cache directory
                                                            being busy with an update
CMPL:      L1D_dir_update_load                            = load  rejected due to the L1 data cache directory
                                                            being busy with an update
CMPL: Wait_for_translation                                = sum of ops waiting due to various address
                                                            translation problems
CMPL:      erat_miss_store                                = store rejected due to missing the erat
CMPL:      tlb_miss_store                                 = store rejected due to missing the erat and TLB
CMPL:      erat_miss_load                                 = load  rejected due to missing the erat
CMPL:      tlb_miss_load                                  = load  rejected due to missing the erat and TLB
CMPL:      erat_miss_store_guarded                        = guarded store waits rejected to missing the erat
CMPL:      tlb_miss_store_guarded                         = guarded store waits rejected to missing the TLB
CMPL:      erat_miss_load_guarded                         = guarded load  waits rejected to missing the erat
CMPL:      tlb_miss_load_guarded                          = guarded load  waits rejected to missing the TLB
CMPL: Wait_load_rejected                                  = sum of load waiting rejected to being rejected 
                                                            because of one of the following reasons
CMPL:      load_hit_dcbz                                  = load hits a dcbz or if dcache is interleaved then
                                                            the bank is busy
CMPL:      load_hit_stwcx                                 = load hits a stwcx
CMPL:      load_hit_lwarx                                 = load hits a lwarx
CMPL:      lwarx_hit_earlier_lwarx                        = lwarx hits earlier lwarx
CMPL:      load_hit_store_diff_grp_contained_sdq_not_read = load hits a store in a different group and the
                                                            load's address is contained by the store's
                                                            but the store's data is not ready
CMPL:      load_hit_store_diff_grp_overlap_not_contained  = load hit store in a different group but the load's
                                                            address is not contained by the store's
CMPL:      load_defers_to_prefetch                        = load  defers to a L1 touch using memory interface 
CMPL:      store_defers_to_prefetch                       = store defers to a L1 touch using memory interface 
CMPL:      load_hit_reload_lmq_full                       = a load miss hits in the LMQ (Load Miss Queue) but
                                                            there are too many misses on that LMQ entry
CMPL:      load_hit_reload_both_from_same_side            = a load miss hits in the LMQ but the load miss already
                                                            there is from the same side
CMPL:      load_hit_reload_store_invalidated              = a load miss hits in the LMQ but a store has
                                                            invalidated the entry as is had newer data
CMPL:      load_hit_reload_sector_already_came            = a load miss hits in the LMQ but it's sectors have
                                                            already begun coming back form memory
CMPL:      load_hit_reload_on_same_cycle                  = a load miss hits in the LMQ but the entry was
                                                            allocated on the same cycle
CMPL:      load_miss_congruence_class_busy                = a load misses L1 but there are too many outstanding
                                                            misses for its congruence class
CMPL:      load_miss_with_addr_compare_other_side_cyc     = a load miss' address matches EA bits 52-56 with
                                                            another op in the other LSU
CMPL:      load_miss_all_lmqs_used                        = a load miss finds all the LMQ entries used
CMPL:      load_miss_2nd_gps_request_this_cycle_side      = a load miss tries to make a memory request but another
                                                            op has already made a request
CMPL:      load_issued_with_virtual_lrq                   = a load was issued with a virtual LRQ
                                                            (Load  Reorder Queue) entry
CMPL:      store_issued_with_virtual_srq                  = a load was issued with a virtual SRQ
                                                            (Store Reorder Queue) entry
CMPL:      load_miss_while_load_ntc_rejecting             = a load saw a NTC load rejecting
CMPL: Wait_reject_fp_results_bus_busy                     = fp/vsx op rejeted due to a conflict with another op's finish
CMPL: Wait_reject_fx_results_bus_busy                     = fx op rejeted due to a conflict with another op's finish
CMPL: Wait_no_real_lrq                                    = issue hold as a load  waits for virtual LRQ to become real
CMPL: Wait_no_real_srq                                    = issue hold as a store waits for virtual SRQ to become real
CMPL: Wait_lmq_reject_issue_hold                          = issue hold as a LSU op after LMQ reject while wait for wakeup
CMPL: Wait_emq_reject_issue_hold                          = issue hold as a LSU op after erat reject while wait for wakeup
CMPL: Wait_ntc_rejecting_issue_hold                       = issue hold since next to finish op has not issued recentlly
CMPL: Wait_load_miss                                      = waiting on a load miss
CMPL: Wait_load_hit_reload                                = waiting on a load miss for which this load merged in
                                                            the LMQ with (Load Hit Reload)
CMPL: Wait_load_for_hit_store_path                        = waiting for store forward
CMPL: Wait_lwarx_gps_complete                             = waiting for lwarx to complete
CMPL: Wait_stwcx_gps_complete                             = waiting for stwcx to complete
CMPL: Wait_sync_gps_complete                              = waiting for sync to complete
CMPL: Wait_completion_serializer                          = waiting to become next to complete (NTC)

............................ pipeline_empty  ............ = this mode of counting is when no groups are in the
                                                            system (between dispatch and completion)
CMPL: Wait_for_ifetch                                     = waiting for ifetch (cache or translation miss)
CMPL: Wait_for_dispatch_requirements                      = waiting for dispatch requirements to be satisfied
CMPL: Wait_for_re_ifetch_on_branch_mis_predict            = sum of waiting for a re-ifetch after a branch 
                                                            mispredict flush for one of these branch types
                                                            (can include subsequent cache or translation miss)
CMPL:    unconditional_immediate                          = unconditional immediate
CMPL:    conditional_immediate                            = conditional immediate
CMPL:    unconditional_link                               = unconditional link
CMPL:    conditional_link                                 = conditional link
CMPL:    unconditional_count                              = unconditional count
CMPL:    conditional_count                                = conditional count
CMPL: Wait_for_re_ifetch_on_other_flushes                 = sum of waiting for a re-ifetch after one of the
                                                            following types of flushes
                                                            (can include subsequent cache or translation miss)
CMPL:    load_hit_store_same_grp_overlap_or_no_sdq        = load hit store in the same group with address not
                                                            contained or store data was not ready
CMPL:    load_value_mispredict                            = misaligned store flush
CMPL:    store_hit_load_same_grp                          = store hit load in the same group
CMPL:    store_hit_load_diff_grp                          = store hit load different group
CMPL:    lwarx_hits_later_load_same_line                  = lwarx hits later load in the same line
CMPL:    lwarx_hits_later_lwarx                           = lwarx hits older lwarx
CMPL:    isync_on_context_switch                          = isync flushed due to seeing a context switch
CMPL:    flush_misalligned_load                           = misaligned load

............................ pipeline_refill ............ = this mode of counting is when there is a group waiting
                                                            to complete but there are no stall
                                                            reasons for the group so the delay is simply due to
                                                            refilling the pipeline
CMPL: No_wait_after_dispatch_grp                          = sum of the below reasons (basically the last reason
                                                            before this group became NTC)
CMPL:    trace_start                                      = initial startup (includes icache misses or i-translation
                                                            misses suffered by the first group)
CMPL:    ifetch_miss_and..                                = refilling after ifetch miss, translation miss or spr
                                                            scorebaording
CMPL:    br_wrong_guess_flushes                           = refilling after a mispredict branch flush
CMPL:    all_non_branch_flushes                           = refilling after all other flushes (LSU,sync...)
CMPL:    logjam                                           = refilling due to the decode pipe being held due to a
                                                            dispatch hold by another group
CMPL:    spr_reader_waits_for_writer_dispatched           = refilling due to a SPR reader who had to wait at dispatch
                                                            for a writer to finish
CMPL:    isync_dispatched                                 = refilling after dispatching an isync
CMPL:    sync_dispatched                                  = refilling after dispatching a sync
CMPL:    other_waits_at_dispatch_for_req                  = refilling due to another group being held at dispatch
                                                            waiting for requirements

CMPL: Complete_current_grp                                = every cycle in which a group completed is counted here
CMPL: CPI----------------------------------- X  inst Y    = X = CPI and Y = number of architected instructions completed
CMPL: Total_internal_inst                    W  time Z    = W = internal op count and Z = total number of cycles executed





IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL

 Completion_Unit_CPI_STACK___________________________________CPI________CYC 
 _________________________________________________________________________

............................. pipeline_contention..............................
 CMPL: Wait_for_dispatch_requirements                      0.02675     133757
 CMPL: Wait_for_execution_unit                             0.18820     940964
 CMPL:      cr_unit/vmx_unit                                 0.00000          0
 CMPL:      br_unit                                          0.00438      21888
 CMPL:      fpu_unit                                         0.00000          0
 CMPL:      fxu_unit                                         0.04209     210459
 CMPL:      lsu_unit                                         0.14173     708617
 CMPL: Wait_for_sources                                    0.33049    1652425
 CMPL:      cant_use_dispatch_bypass                         0.26701    1335051
 CMPL:      written_by_br                                    0.00000          0
 CMPL:      written_by_cr                                    0.00931      46530
 CMPL:      written_by_fp                                    0.00000          0
 CMPL:      written_by_fp_load                               0.00000          0
 CMPL:      written_by_fx                                    0.03929     196435
 CMPL:      written_by_fx_store_agen                         0.00049       2446
 CMPL:      written_by_fx_store_data                         0.00000          0
 CMPL:      written_by_fx_load                               0.01439      71963
 CMPL:      written_by_vmx                                   0.00000          0
 CMPL: Wait_for_serializer_to_be_next_group                0.00000          0
 CMPL: Wait_for_next_to_finish_to_issue                    0.00000          0
 CMPL: Wait_store_data_wait_after_agen_issue               0.00000          0
 CMPL: Wait_for_agen                                       0.00072       3621
 CMPL:      result_bus_busy_store                            0.00002        122
 CMPL:      result_bus_busy_load                             0.00067       3369
 CMPL:      erat_dir_update_store                            0.00001         46
 CMPL:      erat_dir_update_load                             0.00002         84
 CMPL:      L1D_dir_update_load_store                        0.00000          0
 CMPL:      retry_issue_constraints                          0.00000          0
 CMPL: Wait_for_translation                                0.00201      10053
 CMPL:      erat_miss_store                                  0.00007        327
 CMPL:      tlb_miss_store                                   0.00000          0
 CMPL:      erat_miss_load                                   0.00195       9726
 CMPL:      tlb_miss_load                                    0.00000          0
 CMPL:      erat_miss_store_guarded                          0.00000          0
 CMPL:      tlb_miss_store_guarded                           0.00000          0
 CMPL:      erat_miss_load_guarded                           0.00000          0
 CMPL:      tlb_miss_load_guarded                            0.00000          0
 CMPL: Wait_load_rejected                                  0.02171     108568
 CMPL:      load_hit_dcbz                                    0.00676      33791
 CMPL:      load_hit_stwcx                                   0.00000          0
 CMPL:      load_hit_lwarx                                   0.00000          0
 CMPL:      lwarx_hit_earlier_lwarx                          0.00000          0
 CMPL:      load_hit_store_diff_grp_contained_sdq_not_ready  0.00072       3601
 CMPL:      load_hit_store_diff_grp_overlap_not_contained    0.00292      14606
 CMPL:      load_defers_to_prefetch                          0.00000          0
 CMPL:      store_defers_to_prefetch                         0.00000          0
 CMPL:      load_hit_reload_lmq_full                         0.01003      50131
 CMPL:      load_hit_reload_both_from_same_side              0.00000          0
 CMPL:      load_hit_reload_store_invalidated                0.00000          0
 CMPL:      load_hit_reload_sector_already_came              0.00019        956
 CMPL:      load_hit_reload_on_same_cycle                    0.00000          0
 CMPL:      load_miss_congruence_class_busy                  0.00000          0
 CMPL:      load_miss_with_addr_compare_other_side_cyc       0.00000          0
 CMPL:      load_miss_all_lmqs_used                          0.00110       5483
 CMPL:      load_miss_2nd_gps_request_this_cycle_side        0.00000          0
 CMPL:      load_issued_with_virtual_lrq                     0.00000          0
 CMPL:      store_issued_with_virtual_srq                    0.00000          0
 CMPL:      load_miss_while_load_ntc_rejecting               0.00000          0
 CMPL: Wait_reject_fp_results_bus_busy                     0.00000          0
 CMPL: Wait_reject_fx_results_bus_busy                     0.00010        511
 CMPL: Wait_no_real_lrq                                    0.00000          3
 CMPL: Wait_no_real_srq                                    0.00000          0
 CMPL: Wait_lmq_reject_issue_hold                          0.01769      88435
 CMPL: Wait_emq_reject_issue_hold                          0.00000          5
 CMPL: Wait_ntc_rejecting_issue_hold                       0.00000          0
 CMPL: Wait_load_miss                                      0.23183    1159147
 CMPL: Wait_load_hit_reload                                0.00000          0
 CMPL: Wait_load_for_hit_store_path                        0.00099       4948
 CMPL: Wait_lwarx_gps_complete                             0.00000          0
 CMPL: Wait_stwcx_gps_complete                             0.00000          0
 CMPL: Wait_sync_gps_complete                              0.00000          0
 CMPL: Wait_completion_serializer                          0.00000          0

............................. pipeline_empty  ..............................
 CMPL: Wait_for_ifetch_in_pipe                             0.00737      36870
 CMPL: Wait_for_ifetch_in_pipe_stall                       0.00496      24818
 CMPL: Wait_for_ifetch_translate                           0.00000          2
 CMPL: Wait_for_ifetch_miss                                0.00118       5897
 CMPL: Wait_for_ifetch_other                               0.00002        124
 CMPL: Wait_for_re_ifetch_on_branch_mis_predict            0.02004     100175
 CMPL:    unconditional_immediate                             0.00000          0
 CMPL:    conditional_immediate                               0.01775      88760
 CMPL:    unconditional_link                                  0.00044       2211
 CMPL:    conditional_link                                    0.00184       9204
 CMPL:    unconditional_count                                 0.00000          0
 CMPL:    conditional_count                                   0.00000          0
 CMPL: Wait_for_re_ifetch_on_other_flushes                 0.00000         16
 CMPL:    load_hit_store_same_grp_overlap_or_no_sdq           0.00000         16
 CMPL:    mis_store+scv_etc                                   0.00000          0
 CMPL:    store_hit_load_same_grp                             0.00000          0
 CMPL:    store_hit_load_diff_grp                             0.00000          0
 CMPL:    lwarx_hits_later_load_same_line                     0.00000          0
 CMPL:    lwarx_hits_later_lwarx                              0.00000          0
 CMPL:    isync_on_context_switch                             0.00000          0
 CMPL:    flush_misalligned_load                              0.00000          0

............................. pipeline_refill ..............................
 CMPL: No_wait_after_dispatch_grp                          0.22727    1136356
 CMPL:    trace_start                                         0.00009        430
 CMPL:    ifetch_miss_and..                                   0.18620     930998
 CMPL:    br_wrong_guess_flushes                              0.02644     132213
 CMPL:    all_non_branch_flushes                              0.00000          1
 CMPL:    logjam                                              0.01252      62602
 CMPL:    spr_reader_waits_for_writer_dispatched              0.00000          0
 CMPL:    isync_dispatched                                    0.00000          0
 CMPL:    sync_dispatched                                     0.00000          0
 CMPL:    other_waits_at_dispatch_for_req                     0.00000          0

 CMPL: Complete_current_grp                                0.00000          0
 CMPL: CPI---------------------------------------          1.08135 inst  4999938

 CMPL: Total_internal_inst                                 5645598 time  5406696


 CMPL: Old Complete_current_grp                                0.21153    1057624

IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL

 arch inst 5000001  time 5406768.000000 
 trace 0 lpar 0 completed arch 5000001 int 5645669 
   cumulative total lines from mem  7780 core0 7780 
   cumulative total lines to   mem  701 core0 701 
   split CPI ------------------------------------          1.14286 
 CMPL: CPI---------------------------------------          1.08135 
 trace ended on max inst 5000000 at time 5406769.000000
