.chipsets:
clock cl
output out1

.links:
cl:1 out1:1
# output out2
# false in2
# in2:1 out2:1
