Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Oct 18 11:32:15 2022


Cell Usage:
GTP_DFF_C                    30 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                      6 uses
GTP_LUT3                      4 uses
GTP_LUT4                      4 uses
GTP_LUT5                      4 uses
GTP_LUT5CARRY                17 uses
GTP_PLL_E1                    1 use

I/O ports: 33
GTP_INBUF                   2 uses
GTP_OUTBUF                 31 uses

Mapping Summary:
Total LUTs: 37 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 37
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 33 of 240 (13.75%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                30
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file ip_2port_ram_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_2port_ram                    | 37      | 30     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 33     | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + ram_2port_inst                | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_sdpram_ram_2port     | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                     | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_rd                      | 13      | 11     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_wr                      | 23      | 19     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                              
*********************************************************************************************************************************************
                                                                                             Clock   Non-clock                               
 Clock                                      Period       Waveform       Type                 Loads       Loads  Sources                      
---------------------------------------------------------------------------------------------------------------------------------------------
 clk                                        20.000       {0 10}         Declared                 0           2  {sys_clk}                    
   clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred  20.000       {0 10}         Generated (clk)         20           1  {u_pll_clk/u_pll_e1/CLKOUT0} 
   clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred  40.000       {0 20}         Generated (clk)         12           1  {u_pll_clk/u_pll_e1/CLKOUT1} 
=============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                             50.000 MHz     336.700 MHz         20.000          2.970         17.030
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                             25.000 MHz     518.135 MHz         40.000          1.930         38.070
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                    17.030       0.000              0             33
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                    38.070       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     1.071       0.000              0             33
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                     0.972       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred             9.102       0.000              0             20
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred            19.102       0.000              0             12
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/wr_cnt[5]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477       5.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.491 r       u_ram_wr/wr_cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.485       5.976         u_ram_wr/wr_cnt [3]
                                                                                   u_ram_wr/N50_3/I0 (GTP_LUT2)
                                   td                    0.206       6.182 f       u_ram_wr/N50_3/Z (GTP_LUT2)
                                   net (fanout=2)        0.485       6.667         u_ram_wr/_N81    
                                                                                   u_ram_wr/N50_6/I4 (GTP_LUT5)
                                   td                    0.174       6.841 f       u_ram_wr/N50_6/Z (GTP_LUT5)
                                   net (fanout=5)        0.588       7.429         u_ram_wr/N50     
                                                                                   u_ram_wr/N15_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.657 f       u_ram_wr/N15_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         u_ram_wr/_N71    
                                                                                   u_ram_wr/N15_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       u_ram_wr/N15_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         u_ram_wr/_N72    
                                                                                   u_ram_wr/N15_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       u_ram_wr/N15_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         u_ram_wr/_N73    
                                                                                   u_ram_wr/N15_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.753 r       u_ram_wr/N15_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.753         u_ram_wr/_N74    
                                                                                   u_ram_wr/N15_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.969 f       u_ram_wr/N15_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.969         u_ram_wr/N52 [5] 
                                                                           f       u_ram_wr/wr_cnt[5]/D (GTP_DFF_C)

 Data arrival time                                                   7.969         Logic Levels: 7  
                                                                                   Logic: 1.245ns(44.417%), Route: 1.558ns(55.583%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      22.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477      25.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.166                          
 clock uncertainty                                      -0.150      25.016                          

 Setup time                                             -0.017      24.999                          

 Data required time                                                 24.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.999                          
 Data arrival time                                                   7.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/wr_cnt[4]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477       5.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.491 r       u_ram_wr/wr_cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.485       5.976         u_ram_wr/wr_cnt [3]
                                                                                   u_ram_wr/N50_3/I0 (GTP_LUT2)
                                   td                    0.206       6.182 f       u_ram_wr/N50_3/Z (GTP_LUT2)
                                   net (fanout=2)        0.485       6.667         u_ram_wr/_N81    
                                                                                   u_ram_wr/N50_6/I4 (GTP_LUT5)
                                   td                    0.174       6.841 f       u_ram_wr/N50_6/Z (GTP_LUT5)
                                   net (fanout=5)        0.588       7.429         u_ram_wr/N50     
                                                                                   u_ram_wr/N15_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.657 f       u_ram_wr/N15_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         u_ram_wr/_N71    
                                                                                   u_ram_wr/N15_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       u_ram_wr/N15_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         u_ram_wr/_N72    
                                                                                   u_ram_wr/N15_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.721 r       u_ram_wr/N15_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.721         u_ram_wr/_N73    
                                                                                   u_ram_wr/N15_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.937 f       u_ram_wr/N15_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.937         u_ram_wr/N52 [4] 
                                                                           f       u_ram_wr/wr_cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   7.937         Logic Levels: 6  
                                                                                   Logic: 1.213ns(43.775%), Route: 1.558ns(56.225%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      22.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477      25.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.166                          
 clock uncertainty                                      -0.150      25.016                          

 Setup time                                             -0.017      24.999                          

 Data required time                                                 24.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.999                          
 Data arrival time                                                   7.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.062                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/wr_cnt[3]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477       5.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.491 r       u_ram_wr/wr_cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.485       5.976         u_ram_wr/wr_cnt [3]
                                                                                   u_ram_wr/N50_3/I0 (GTP_LUT2)
                                   td                    0.206       6.182 f       u_ram_wr/N50_3/Z (GTP_LUT2)
                                   net (fanout=2)        0.485       6.667         u_ram_wr/_N81    
                                                                                   u_ram_wr/N50_6/I4 (GTP_LUT5)
                                   td                    0.174       6.841 f       u_ram_wr/N50_6/Z (GTP_LUT5)
                                   net (fanout=5)        0.588       7.429         u_ram_wr/N50     
                                                                                   u_ram_wr/N15_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.657 f       u_ram_wr/N15_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.657         u_ram_wr/_N71    
                                                                                   u_ram_wr/N15_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.689 r       u_ram_wr/N15_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.689         u_ram_wr/_N72    
                                                                                   u_ram_wr/N15_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.905 f       u_ram_wr/N15_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.905         u_ram_wr/N52 [3] 
                                                                           f       u_ram_wr/wr_cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   7.905         Logic Levels: 5  
                                                                                   Logic: 1.181ns(43.118%), Route: 1.558ns(56.882%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      22.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477      25.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.166                          
 clock uncertainty                                      -0.150      25.016                          

 Setup time                                             -0.017      24.999                          

 Data required time                                                 24.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.999                          
 Data arrival time                                                   7.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/wr_cnt[1]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477       5.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.483 f       u_ram_wr/wr_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       6.046         u_ram_wr/wr_cnt [0]
                                                                                   u_ram_wr/N15_1_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       6.260 r       u_ram_wr/N15_1_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.260         u_ram_wr/N52 [1] 
                                                                           r       u_ram_wr/wr_cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.260         Logic Levels: 1  
                                                                                   Logic: 0.531ns(48.537%), Route: 0.563ns(51.463%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477       5.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Hold time                                               0.023       5.189                          

 Data required time                                                  5.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.189                          
 Data arrival time                                                   6.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/wr_cnt[2]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477       5.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.483 f       u_ram_wr/wr_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       6.046         u_ram_wr/wr_cnt [0]
                                                                                   u_ram_wr/N15_1_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       6.260 r       u_ram_wr/N15_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.260         u_ram_wr/N52 [2] 
                                                                           r       u_ram_wr/wr_cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   6.260         Logic Levels: 1  
                                                                                   Logic: 0.531ns(48.537%), Route: 0.563ns(51.463%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477       5.166         nt_clk_50m       
                                                                           r       u_ram_wr/wr_cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Hold time                                               0.023       5.189                          

 Data required time                                                  5.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.189                          
 Data arrival time                                                   6.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_wr/ram_wr_data[0]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477       5.166         nt_clk_50m       
                                                                           r       u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.483 f       u_ram_wr/ram_wr_data[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.588       6.071         nt_ram_wr_data[0]
                                                                                   u_ram_wr/N53[0]_1/I0 (GTP_LUT2)
                                   td                    0.206       6.277 r       u_ram_wr/N53[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.277         u_ram_wr/N53 [0] 
                                                                           r       u_ram_wr/ram_wr_data[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.277         Logic Levels: 1  
                                                                                   Logic: 0.523ns(47.075%), Route: 0.588ns(52.925%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=21)       2.477       5.166         nt_clk_50m       
                                                                           r       u_ram_wr/ram_wr_data[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Hold time                                               0.023       5.189                          

 Data required time                                                  5.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.189                          
 Data arrival time                                                   6.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rd/ram_rd_addr[4]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       u_ram_rd/ram_rd_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.493 r       u_ram_rd/ram_rd_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.625       6.118         nt_ram_rd_addr[0]
                                                                                   u_ram_rd/N30_ac2/I2 (GTP_LUT3)
                                   td                    0.227       6.345 f       u_ram_rd/N30_ac2/Z (GTP_LUT3)
                                   net (fanout=1)        0.407       6.752         u_ram_rd/_N22    
                                                                                   u_ram_rd/N37[4]_1/I3 (GTP_LUT4)
                                   td                    0.164       6.916 r       u_ram_rd/N37[4]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       6.916         u_ram_rd/N37 [4] 
                                                                           r       u_ram_rd/ram_rd_addr[4]/D (GTP_DFF_C)

 Data arrival time                                                   6.916         Logic Levels: 2  
                                                                                   Logic: 0.716ns(40.961%), Route: 1.032ns(59.039%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      42.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      42.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477      45.168         nt_clk_25m       
                                                                           r       u_ram_rd/ram_rd_addr[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      45.168                          
 clock uncertainty                                      -0.150      45.018                          

 Setup time                                             -0.032      44.986                          

 Data required time                                                 44.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.986                          
 Data arrival time                                                   6.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[0]/CLK (GTP_DFF_C)
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5] (GTP_DRM9K)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       u_ram_rd/ram_rd_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.485 f       u_ram_rd/ram_rd_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        1.076       6.561         nt_ram_rd_addr[0]
                                                                           f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5] (GTP_DRM9K)

 Data arrival time                                                   6.561         Logic Levels: 0  
                                                                                   Logic: 0.317ns(22.757%), Route: 1.076ns(77.243%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      42.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      42.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477      45.168         nt_clk_25m       
                                                                           r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      45.168                          
 clock uncertainty                                      -0.150      45.018                          

 Setup time                                             -0.032      44.986                          

 Data required time                                                 44.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.986                          
 Data arrival time                                                   6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[1]/CLK (GTP_DFF_C)
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[6] (GTP_DRM9K)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       u_ram_rd/ram_rd_addr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.485 f       u_ram_rd/ram_rd_addr[1]/Q (GTP_DFF_C)
                                   net (fanout=6)        1.059       6.544         nt_ram_rd_addr[1]
                                                                           f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[6] (GTP_DRM9K)

 Data arrival time                                                   6.544         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.038%), Route: 1.059ns(76.962%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      42.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      42.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477      45.168         nt_clk_25m       
                                                                           r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      45.168                          
 clock uncertainty                                      -0.150      45.018                          

 Setup time                                             -0.032      44.986                          

 Data required time                                                 44.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.986                          
 Data arrival time                                                   6.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rd/rd_cnt[3]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       u_ram_rd/rd_cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.485 f       u_ram_rd/rd_cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       5.892         u_ram_rd/rd_cnt [3]
                                                                                   u_ram_rd/N15_1_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       6.173 f       u_ram_rd/N15_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.173         u_ram_rd/N15 [3] 
                                                                           f       u_ram_rd/rd_cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   6.173         Logic Levels: 1  
                                                                                   Logic: 0.598ns(59.502%), Route: 0.407ns(40.498%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       u_ram_rd/rd_cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.168                          
 clock uncertainty                                       0.000       5.168                          

 Hold time                                               0.033       5.201                          

 Data required time                                                  5.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.201                          
 Data arrival time                                                   6.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[4]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rd/rd_cnt[4]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       u_ram_rd/rd_cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.485 f       u_ram_rd/rd_cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       5.892         u_ram_rd/rd_cnt [4]
                                                                                   u_ram_rd/N15_1_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       6.173 f       u_ram_rd/N15_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.173         u_ram_rd/N15 [4] 
                                                                           f       u_ram_rd/rd_cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   6.173         Logic Levels: 1  
                                                                                   Logic: 0.598ns(59.502%), Route: 0.407ns(40.498%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       u_ram_rd/rd_cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.168                          
 clock uncertainty                                       0.000       5.168                          

 Hold time                                               0.033       5.201                          

 Data required time                                                  5.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.201                          
 Data arrival time                                                   6.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rd/rd_cnt[0]/D (GTP_DFF_C)
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       u_ram_rd/rd_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.485 f       u_ram_rd/rd_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.530       6.015         u_ram_rd/rd_cnt [0]
                                                                                   u_ram_rd/rd_cnt[5:0]_inv/I0 (GTP_LUT1)
                                   td                    0.164       6.179 r       u_ram_rd/rd_cnt[5:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       6.179         u_ram_rd/rd_cnt[0]_inv
                                                                           r       u_ram_rd/rd_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.179         Logic Levels: 1  
                                                                                   Logic: 0.481ns(47.577%), Route: 0.530ns(52.423%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       u_ram_rd/rd_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.168                          
 clock uncertainty                                       0.000       5.168                          

 Hold time                                               0.023       5.191                          

 Data required time                                                  5.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.191                          
 Data arrival time                                                   6.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.988                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       7.231 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[0] (GTP_DRM9K)
                                   net (fanout=1)        0.792       8.023         nt_ram_rd_data[0]
                                                                                   ram_rd_data_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409      10.432 f       ram_rd_data_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.432         ram_rd_data[0]   
 ram_rd_data[0]                                                            f       ram_rd_data[0] (port)

 Data arrival time                                                  10.432         Logic Levels: 1  
                                                                                   Logic: 4.472ns(84.954%), Route: 0.792ns(15.046%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : ram_rd_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       7.231 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.792       8.023         nt_ram_rd_data[1]
                                                                                   ram_rd_data_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409      10.432 f       ram_rd_data_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.432         ram_rd_data[1]   
 ram_rd_data[1]                                                            f       ram_rd_data[1] (port)

 Data arrival time                                                  10.432         Logic Levels: 1  
                                                                                   Logic: 4.472ns(84.954%), Route: 0.792ns(15.046%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : ram_rd_data[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=13)       2.477       5.168         nt_clk_25m       
                                                                           r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       7.231 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[2] (GTP_DRM9K)
                                   net (fanout=1)        0.792       8.023         nt_ram_rd_data[2]
                                                                                   ram_rd_data_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.409      10.432 f       ram_rd_data_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.432         ram_rd_data[2]   
 ram_rd_data[2]                                                            f       ram_rd_data[2] (port)

 Data arrival time                                                  10.432         Logic Levels: 1  
                                                                                   Logic: 4.472ns(84.954%), Route: 0.792ns(15.046%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=32)       1.146       2.357         N0_0             
                                                                           f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   2.357         Logic Levels: 2  
                                                                                   Logic: 1.211ns(51.379%), Route: 1.146ns(48.621%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=32)       1.146       2.357         N0_0             
                                                                           f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                   2.357         Logic Levels: 2  
                                                                                   Logic: 1.211ns(51.379%), Route: 1.146ns(48.621%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=32)       1.245       2.456         N0_0             
                                                                           f       u_ram_rd/ram_rd_addr[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.456         Logic Levels: 2  
                                                                                   Logic: 1.211ns(49.308%), Route: 1.245ns(50.692%)
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.380       10.000          0.620           High Pulse Width                          u_ram_wr/ram_wr_addr[0]/CLK
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width                          ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
 19.102      20.000          0.898           Low Pulse Width                           ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
 19.380      20.000          0.620           High Pulse Width                          u_ram_rd/ram_rd_addr[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/compile/ip_2port_ram_comp.adf               
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ip_2port_ram.fdc                            
| Output     | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/synthesize/ip_2port_ram_syn.adf             
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/synthesize/ip_2port_ram_syn.vm              
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/synthesize/ip_2port_ram_controlsets.txt     
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/synthesize/snr.db                           
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/synthesize/ip_2port_ram.snr                 
+-------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 228 MB
Total CPU  time to synthesize completion : 0h:0m:2s
Process Total CPU  time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:3s
