<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"deterministic graph specification" | Genetic Logic Lab</title><link>/tag/deterministic-graph-specification/</link><atom:link href="/tag/deterministic-graph-specification/index.xml" rel="self" type="application/rss+xml"/><description>"deterministic graph specification"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Nov 1999 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"deterministic graph specification"</title><link>/tag/deterministic-graph-specification/</link></image><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999-1/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999-1/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999/</guid><description/></item></channel></rss>