<stg><name>split_ip_Filter2D</name>


<trans_list>

<trans id="508" from="1" to="2">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="2" to="2">
<condition id="368">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="2" to="3">
<condition id="370">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="3" to="4">
<condition id="372">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="4" to="5">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="5" to="6">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="6" to="10">
<condition id="429">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="6" to="7">
<condition id="433">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="7" to="8">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="8" to="9">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="9" to="4">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="10" to="3">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1.i.preheader:6  %p_kernel_val_2_V_1_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_2_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_1_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i.preheader:7  %p_kernel_val_2_V_0_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_2_V_0_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop1.i.preheader:8  %p_kernel_val_1_V_2_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_2_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i.preheader:9  %p_kernel_val_1_V_0_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_1_V_0_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_1_V_0_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i.preheader:10  %p_kernel_val_0_V_2_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_2_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop1.i.preheader:11  %p_kernel_val_0_V_1_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_1_read)

]]></node>
<StgValue><ssdm name="p_kernel_val_0_V_1_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:12  %k_buf_0_val_3 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:13  %k_buf_0_val_4 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:14  %k_buf_0_val_5 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:15  %k_buf_1_val_3 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:16  %k_buf_1_val_4 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:17  %k_buf_1_val_5 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:18  %k_buf_2_val_3 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:19  %k_buf_2_val_4 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:20  %k_buf_2_val_5 = alloca [1920 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:21  br label %arrayctor.loop1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:0  %tmp_5 = phi i2 [ %tmp_6, %arrayctor.loop1.i ], [ 0, %arrayctor.loop1.i.preheader ]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:1  %tmp_6 = add i2 %tmp_5, 1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:4  %tmp_7 = icmp eq i2 %tmp_5, -2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i:6  br i1 %tmp_7, label %._crit_edge.i, label %arrayctor.loop1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:0  %src_kernel_win_0_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:1  %src_kernel_win_0_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:2  %src_kernel_win_0_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:3  %src_kernel_win_0_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:4  %src_kernel_win_0_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:5  %src_kernel_win_0_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:6  %src_kernel_win_1_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:7  %src_kernel_win_1_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:8  %src_kernel_win_1_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:9  %src_kernel_win_1_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:10  %src_kernel_win_1_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:11  %src_kernel_win_1_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:12  %src_kernel_win_2_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:13  %src_kernel_win_2_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:14  %src_kernel_win_2_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:15  %src_kernel_win_2_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:16  %src_kernel_win_2_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:17  %src_kernel_win_2_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:18  %right_border_buf_0_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:19  %right_border_buf_0_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:20  %right_border_buf_2_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_2_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:21  %right_border_buf_0_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:22  %right_border_buf_0_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:23  %right_border_buf_2_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_2_1_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:24  %right_border_buf_0_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:25  %right_border_buf_0_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:26  %right_border_buf_2_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:27  %right_border_buf_1_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:28  %right_border_buf_1_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:29  %right_border_buf_2_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_1_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:30  %right_border_buf_1_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:31  %right_border_buf_1_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_1_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:32  %right_border_buf_2_val_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:33  %right_border_buf_1_val_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_2_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:34  %right_border_buf_1_val_2_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_2_1_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i:35  %right_border_buf_2_val_0_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="11" op_0_bw="3">
<![CDATA[
._crit_edge.i:36  %OP2_V_0_0_1_cast = sext i3 %p_kernel_val_0_V_1_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_0_0_1_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="10" op_0_bw="2">
<![CDATA[
._crit_edge.i:37  %OP2_V_0_0_2_cast = sext i2 %p_kernel_val_0_V_2_read_1 to i10

]]></node>
<StgValue><ssdm name="OP2_V_0_0_2_cast"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="10" op_0_bw="2">
<![CDATA[
._crit_edge.i:38  %OP2_V_0_1_cast = sext i2 %p_kernel_val_1_V_0_read_1 to i10

]]></node>
<StgValue><ssdm name="OP2_V_0_1_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="11" op_0_bw="3">
<![CDATA[
._crit_edge.i:39  %OP2_V_0_1_2_cast = zext i3 %p_kernel_val_1_V_2_read_1 to i11

]]></node>
<StgValue><ssdm name="OP2_V_0_1_2_cast"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="10" op_0_bw="2">
<![CDATA[
._crit_edge.i:40  %OP2_V_0_2_cast = sext i2 %p_kernel_val_2_V_0_read_1 to i10

]]></node>
<StgValue><ssdm name="OP2_V_0_2_cast"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge.i:41  %tmp_s = zext i4 %p_kernel_val_2_V_1_read_1 to i10

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:42  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i = phi i11 [ 0, %._crit_edge.i ], [ %i_V, %9 ]

]]></node>
<StgValue><ssdm name="p_014_0_i"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="12" op_0_bw="11">
<![CDATA[
:1  %p_014_0_i_cast = zext i11 %p_014_0_i to i12

]]></node>
<StgValue><ssdm name="p_014_0_i_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %exitcond1 = icmp eq i11 %p_014_0_i, -966

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %i_V = add i11 %p_014_0_i, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %"filter<4096, 4096, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_8 = icmp ult i11 %p_014_0_i, -968

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_82_not = icmp ugt i11 %p_014_0_i, -969

]]></node>
<StgValue><ssdm name="tmp_82_not"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_15 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_014_0_i, i32 1, i32 10)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %icmp = icmp ne i10 %tmp_15, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_2 = icmp eq i11 %p_014_0_i, 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_128_0_1 = icmp eq i11 %p_014_0_i, 0

]]></node>
<StgValue><ssdm name="tmp_128_0_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_3 = icmp ugt i11 %p_014_0_i, -968

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_4 = add i12 %p_014_0_i_cast, -1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:10  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_4, i32 11)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %rev = xor i1 %tmp_17, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %tmp_9 = icmp slt i12 %tmp_4, 1080

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_cond_i423_i = and i1 %tmp_9, %rev

]]></node>
<StgValue><ssdm name="or_cond_i423_i"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:14  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_4, i32 11)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %p_assign_7 = sub i12 1, %p_014_0_i_cast

]]></node>
<StgValue><ssdm name="p_assign_7"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:16  %p_p2_i424_i = select i1 %tmp_19, i12 %p_assign_7, i12 %tmp_4

]]></node>
<StgValue><ssdm name="p_p2_i424_i"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17  %tmp_10 = icmp slt i12 %p_p2_i424_i, 1080

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18  %p_assign_8 = sub i12 -1938, %p_p2_i424_i

]]></node>
<StgValue><ssdm name="p_assign_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  %p_assign_6_0_1 = add i12 %p_014_0_i_cast, -2

]]></node>
<StgValue><ssdm name="p_assign_6_0_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:20  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:21  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="2" op_0_bw="11">
<![CDATA[
:22  %tmp_24 = trunc i11 %p_014_0_i to i2

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23  %p_assign_6_0_2 = add i12 %p_014_0_i_cast, -3

]]></node>
<StgValue><ssdm name="p_assign_6_0_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:24  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:25  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="2" op_0_bw="11">
<![CDATA[
:26  %tmp_37 = trunc i11 %p_014_0_i to i2

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="2" op_0_bw="12">
<![CDATA[
:27  %tmp_41 = trunc i12 %p_p2_i424_i to i2

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="2" op_0_bw="12">
<![CDATA[
:28  %tmp_48 = trunc i12 %tmp_4 to i2

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="2" op_0_bw="12">
<![CDATA[
:29  %tmp_50 = trunc i12 %p_p2_i424_i to i2

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="2" op_0_bw="12">
<![CDATA[
:30  %tmp_60 = trunc i12 %p_assign_8 to i2

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:31  %tmp_61 = select i1 %tmp_10, i2 %tmp_50, i2 %tmp_60

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:32  %tmp_62 = select i1 %or_cond_i423_i, i2 %tmp_48, i2 %tmp_61

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:33  %row_assign_s = xor i2 %tmp_62, -1

]]></node>
<StgValue><ssdm name="row_assign_s"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="2" op_0_bw="12">
<![CDATA[
:34  %tmp_63 = trunc i12 %p_assign_6_0_1 to i2

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:35  %tmp_64 = sub i2 -2, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:36  %tmp_65 = select i1 %tmp_22, i2 %tmp_64, i2 %tmp_63

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:37  %tmp_11 = select i1 %tmp_20, i2 %tmp_65, i2 %tmp_63

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:38  %row_assign_10_0_1_t = xor i2 %tmp_11, -1

]]></node>
<StgValue><ssdm name="row_assign_10_0_1_t"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="2" op_0_bw="12">
<![CDATA[
:39  %tmp_66 = trunc i12 %p_assign_6_0_2 to i2

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:40  %tmp_67 = xor i2 %tmp_37, -1

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:41  %tmp_68 = select i1 %tmp_35, i2 %tmp_67, i2 %tmp_66

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:42  %tmp_12 = select i1 %tmp_30, i2 %tmp_68, i2 %tmp_66

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:43  %row_assign_10_0_2_t = xor i2 %tmp_12, -1

]]></node>
<StgValue><ssdm name="row_assign_10_0_2_t"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="2" op_0_bw="12">
<![CDATA[
:44  %tmp_69 = trunc i12 %tmp_4 to i2

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="2" op_0_bw="12">
<![CDATA[
:45  %tmp_70 = trunc i12 %p_p2_i424_i to i2

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:46  %tmp_71 = sub i2 -2, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:47  %tmp_13 = select i1 %tmp_10, i2 %tmp_70, i2 %tmp_71

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:48  %tmp_14 = select i1 %or_cond_i423_i, i2 %tmp_69, i2 %tmp_13

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:49  %row_assign_10_1_0_t = xor i2 %tmp_14, -1

]]></node>
<StgValue><ssdm name="row_assign_10_1_0_t"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="0">
<![CDATA[
filter<4096, 4096, ap_int<8>, int, 1080, 1920, 3, 3>.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_027_0_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge412.i.2 ]

]]></node>
<StgValue><ssdm name="p_027_0_i"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="12" op_0_bw="11">
<![CDATA[
:4  %p_027_0_i_cast = zext i11 %p_027_0_i to i12

]]></node>
<StgValue><ssdm name="p_027_0_i_cast"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %exitcond = icmp eq i11 %p_027_0_i, -126

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %j_V = add i11 %p_027_0_i, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond, label %9, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_72 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_027_0_i, i32 1, i32 10)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:10  %icmp1 = icmp ne i10 %tmp_72, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:11  %ImagLoc_x = add i12 -1, %p_027_0_i_cast

]]></node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="14" op_0_bw="12">
<![CDATA[
_ifconv:12  %ImagLoc_x_cast = sext i12 %ImagLoc_x to i14

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:13  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %rev1 = xor i1 %tmp_73, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:15  %tmp_18 = icmp slt i12 %ImagLoc_x, 1920

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %or_cond_i_i = and i1 %tmp_18, %rev1

]]></node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:17  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18  %p_assign_1 = sub i12 1, %p_027_0_i_cast

]]></node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:19  %p_p2_i_i = select i1 %tmp_74, i12 %p_assign_1, i12 %ImagLoc_x

]]></node>
<StgValue><ssdm name="p_p2_i_i"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="14" op_0_bw="12">
<![CDATA[
_ifconv:20  %p_p2_i_i_cast = sext i12 %p_p2_i_i to i14

]]></node>
<StgValue><ssdm name="p_p2_i_i_cast"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="13" op_0_bw="12">
<![CDATA[
_ifconv:21  %p_p2_i_i_cast_cast = sext i12 %p_p2_i_i to i13

]]></node>
<StgValue><ssdm name="p_p2_i_i_cast_cast"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:22  %tmp_21 = icmp slt i12 %p_p2_i_i, 1920

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:23  %p_assign_2 = sub i13 3838, %p_p2_i_i_cast_cast

]]></node>
<StgValue><ssdm name="p_assign_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="14" op_0_bw="13">
<![CDATA[
_ifconv:24  %p_assign_2_cast = zext i13 %p_assign_2 to i14

]]></node>
<StgValue><ssdm name="p_assign_2_cast"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:25  %sel_tmp = select i1 %or_cond_i_i, i14 %ImagLoc_x_cast, i14 %p_assign_2_cast

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %tmp_21_not = xor i1 %tmp_18, true

]]></node>
<StgValue><ssdm name="tmp_21_not"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %sel_tmp1 = or i1 %tmp_73, %tmp_21_not

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %sel_tmp2 = and i1 %tmp_21, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:29  %x = select i1 %sel_tmp2, i14 %p_p2_i_i_cast, i14 %sel_tmp

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="2" op_0_bw="14">
<![CDATA[
_ifconv:31  %tmp_75 = trunc i14 %x to i2

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %brmerge = or i1 %tmp_82_not, %tmp_18

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:47  br i1 %or_cond_i_i, label %4, label %._crit_edge405.i.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %3, label %borderInterpolate.exit422.i.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit422.i.0.0:1  br i1 %tmp_2, label %"operator().exit465.i.0.0", label %._crit_edge407.i.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.0.0:0  br i1 %tmp_128_0_1, label %"operator().exit465.i.0.1", label %._crit_edge407.i.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.0.1:0  br i1 %tmp_2, label %"operator().exit465.i.0.2", label %._crit_edge407.i.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge407.i.0.2:0  br label %._crit_edge405.i.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_8, label %.preheader390.i.preheader.0, label %._crit_edge405.i.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge405.i.0_ifconv:6  %or_cond_i = and i1 %icmp, %icmp1

]]></node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge405.i.0_ifconv:7  br i1 %or_cond_i, label %.preheader.0, label %._crit_edge412.i.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge412.i.0_ifconv:18  br i1 %or_cond_i_i, label %6, label %._crit_edge405.i.1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %5, label %borderInterpolate.exit422.i.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit422.i.1.0:1  br i1 %tmp_2, label %"operator().exit465.i.1.0", label %._crit_edge407.i.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.1.0:0  br i1 %tmp_128_0_1, label %"operator().exit465.i.1.1", label %._crit_edge407.i.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.1.1:0  br i1 %tmp_2, label %"operator().exit465.i.1.2", label %._crit_edge407.i.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge407.i.1.2:0  br label %._crit_edge405.i.1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_8, label %.preheader390.i.preheader.1, label %._crit_edge405.i.1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge405.i.1_ifconv:6  br i1 %or_cond_i, label %.preheader.1, label %._crit_edge412.i.1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge412.i.1_ifconv:15  br i1 %or_cond_i_i, label %8, label %._crit_edge405.i.2_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %7, label %borderInterpolate.exit422.i.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit422.i.2.0:1  br i1 %tmp_2, label %"operator().exit465.i.2.0", label %._crit_edge407.i.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.2.0:0  br i1 %tmp_128_0_1, label %"operator().exit465.i.2.1", label %._crit_edge407.i.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.2.1:0  br i1 %tmp_2, label %"operator().exit465.i.2.2", label %._crit_edge407.i.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge407.i.2.2:0  br label %._crit_edge405.i.2_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_8, label %.preheader390.i.preheader.2, label %._crit_edge405.i.2_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge405.i.2_ifconv:6  br i1 %or_cond_i, label %.preheader.2, label %._crit_edge412.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:30  %x_cast = sext i14 %x to i32

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:33  %tmp_23 = zext i32 %x_cast to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:35  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:39  %k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:40  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:43  %k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:44  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge412.i.0_ifconv:6  %k_buf_1_val_3_addr = getelementptr [1920 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="k_buf_1_val_3_addr"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.0_ifconv:7  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge412.i.0_ifconv:10  %k_buf_1_val_4_addr = getelementptr [1920 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="k_buf_1_val_4_addr"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.0_ifconv:11  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge412.i.0_ifconv:14  %k_buf_1_val_5_addr = getelementptr [1920 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="k_buf_1_val_5_addr"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.0_ifconv:15  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge412.i.1_ifconv:3  %k_buf_2_val_3_addr = getelementptr [1920 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="k_buf_2_val_3_addr"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge412.i.1_ifconv:7  %k_buf_2_val_4_addr = getelementptr [1920 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="k_buf_2_val_4_addr"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge412.i.1_ifconv:11  %k_buf_2_val_5_addr = getelementptr [1920 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="k_buf_2_val_5_addr"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="8">
<![CDATA[
:1  %right_border_buf_2_val_2_1_2 = load i8* %right_border_buf_2_val_2_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_2_1_2"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="8">
<![CDATA[
:2  %right_border_buf_2_val_1_1_2 = load i8* %right_border_buf_2_val_1_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_1_2"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="8">
<![CDATA[
:3  %right_border_buf_2_val_0_1_2 = load i8* %right_border_buf_2_val_0_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1_2"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:0  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_s"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:1  %right_border_buf_0_val_0_1_1_46 = load i8* %right_border_buf_0_val_0_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_1_46"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:2  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_s"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:3  %right_border_buf_0_val_1_1_1_47 = load i8* %right_border_buf_0_val_1_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_1_47"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_s"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:5  %right_border_buf_0_val_2_1_1_48 = load i8* %right_border_buf_0_val_2_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_1_48"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:7  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1809) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:35  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:36  %col_assign_3_0_t = xor i2 %tmp_75, -1

]]></node>
<StgValue><ssdm name="col_assign_3_0_t"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:37  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_1_46, i8 undef, i2 %col_assign_3_0_t)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:38  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_25

]]></node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:40  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:41  %tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_1_47, i8 undef, i2 %col_assign_3_0_t)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:42  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_26

]]></node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:44  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:45  %tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_2_1_s, i8 %right_border_buf_0_val_2_1_1_48, i8 undef, i2 %col_assign_3_0_t)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:46  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_27

]]></node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit422.i.0.0:0  %tmp_76 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit465.i.0.0:0  store i8 %tmp_76, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="0">
<![CDATA[
operator().exit465.i.0.0:1  br label %._crit_edge407.i.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_128_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit465.i.0.1:0  store i8 %tmp_76, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_128_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0">
<![CDATA[
operator().exit465.i.0.1:1  br label %._crit_edge407.i.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit465.i.0.2:0  store i8 %tmp_76, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="0">
<![CDATA[
operator().exit465.i.0.2:1  br label %._crit_edge407.i.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="8" op_0_bw="8">
<![CDATA[
.preheader390.i.preheader.0:0  %right_border_buf_0_val_0_1_2 = load i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_2"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="8" op_0_bw="8">
<![CDATA[
.preheader390.i.preheader.0:1  %right_border_buf_0_val_1_1_2 = load i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_1_1_2"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="8">
<![CDATA[
.preheader390.i.preheader.0:2  %right_border_buf_0_val_2_1_2 = load i8* %right_border_buf_0_val_2_1

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_2_1_2"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader390.i.preheader.0:3  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader390.i.preheader.0:4  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.0:5  %tmp_77 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader390.i.preheader.0:6  store i8 %tmp_77, i8* %k_buf_0_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.0:7  store i8 %right_border_buf_0_val_2_1_2, i8* %right_border_buf_0_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.0:8  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.0:9  store i8 %right_border_buf_0_val_1_1_2, i8* %right_border_buf_0_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.0:10  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.0:11  store i8 %right_border_buf_0_val_0_1_2, i8* %right_border_buf_0_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.0:12  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0">
<![CDATA[
.preheader390.i.preheader.0:13  br label %._crit_edge405.i.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge405.i.0_ifconv:0  %tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_s)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge405.i.0_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %tmp_3, i8 %tmp_28, i8 %col_buf_0_val_0_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge405.i.0_ifconv:2  %tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_1_t)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge405.i.0_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %tmp_3, i8 %tmp_29, i8 %col_buf_0_val_1_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge405.i.0_ifconv:4  %tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_2_t)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge405.i.0_ifconv:5  %src_kernel_win_0_val_2_0 = select i1 %tmp_3, i8 %tmp_31, i8 %col_buf_0_val_2_0

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.0_ifconv:0  %right_border_buf_1_val_0_1_s = load i8* %right_border_buf_1_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1_s"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.0_ifconv:1  %right_border_buf_1_val_0_1_1_49 = load i8* %right_border_buf_1_val_0_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1_1_49"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.0_ifconv:2  %right_border_buf_1_val_1_1_s = load i8* %right_border_buf_1_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_1_s"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.0_ifconv:3  %right_border_buf_1_val_1_1_1_50 = load i8* %right_border_buf_1_val_1_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_1_1_50"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.0_ifconv:4  %right_border_buf_1_val_2_1_s = load i8* %right_border_buf_1_val_2_1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_2_1_s"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.0_ifconv:5  %right_border_buf_1_val_2_1_1_51 = load i8* %right_border_buf_1_val_2_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_2_1_1_51"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.0_ifconv:7  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge412.i.0_ifconv:8  %tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_val_0_1_s, i8 %right_border_buf_1_val_0_1_1_49, i8 undef, i2 %col_assign_3_0_t)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge412.i.0_ifconv:9  %col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_34

]]></node>
<StgValue><ssdm name="col_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.0_ifconv:11  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge412.i.0_ifconv:12  %tmp_36 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_val_1_1_s, i8 %right_border_buf_1_val_1_1_1_50, i8 undef, i2 %col_assign_3_0_t)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge412.i.0_ifconv:13  %col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_36

]]></node>
<StgValue><ssdm name="col_buf_1_val_1_0"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.0_ifconv:15  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge412.i.0_ifconv:16  %tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_val_2_1_s, i8 %right_border_buf_1_val_2_1_1_51, i8 undef, i2 %col_assign_3_0_t)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge412.i.0_ifconv:17  %col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_38

]]></node>
<StgValue><ssdm name="col_buf_1_val_2_0"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit422.i.1.0:0  %tmp_81 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit465.i.1.0:0  store i8 %tmp_81, i8* %k_buf_1_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="0">
<![CDATA[
operator().exit465.i.1.0:1  br label %._crit_edge407.i.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_128_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit465.i.1.1:0  store i8 %tmp_81, i8* %k_buf_1_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_128_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="0">
<![CDATA[
operator().exit465.i.1.1:1  br label %._crit_edge407.i.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit465.i.1.2:0  store i8 %tmp_81, i8* %k_buf_1_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="0">
<![CDATA[
operator().exit465.i.1.2:1  br label %._crit_edge407.i.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="8" op_0_bw="8">
<![CDATA[
.preheader390.i.preheader.1:0  %right_border_buf_1_val_0_1_2 = load i8* %right_border_buf_1_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1_2"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="8" op_0_bw="8">
<![CDATA[
.preheader390.i.preheader.1:1  %right_border_buf_1_val_1_1_2 = load i8* %right_border_buf_1_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_1_1_2"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="8" op_0_bw="8">
<![CDATA[
.preheader390.i.preheader.1:2  %right_border_buf_1_val_2_1_2 = load i8* %right_border_buf_1_val_2_1

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_2_1_2"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader390.i.preheader.1:3  store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader390.i.preheader.1:4  store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.1:5  %tmp_82 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader390.i.preheader.1:6  store i8 %tmp_82, i8* %k_buf_1_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.1:7  store i8 %right_border_buf_1_val_2_1_2, i8* %right_border_buf_1_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.1:8  store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.1:9  store i8 %right_border_buf_1_val_1_1_2, i8* %right_border_buf_1_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.1:10  store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.1:11  store i8 %right_border_buf_1_val_0_1_2, i8* %right_border_buf_1_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.1:12  store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="0">
<![CDATA[
.preheader390.i.preheader.1:13  br label %._crit_edge405.i.1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge405.i.1_ifconv:0  %tmp_39 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_10_1_0_t)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge405.i.1_ifconv:1  %src_kernel_win_1_val_0_0 = select i1 %tmp_3, i8 %tmp_39, i8 %col_buf_1_val_0_0

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge405.i.1_ifconv:2  %tmp_40 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_10_0_1_t)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge405.i.1_ifconv:3  %src_kernel_win_1_val_1_0 = select i1 %tmp_3, i8 %tmp_40, i8 %col_buf_1_val_1_0

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge405.i.1_ifconv:4  %tmp_42 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_10_0_2_t)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge405.i.1_ifconv:5  %src_kernel_win_1_val_2_0 = select i1 %tmp_3, i8 %tmp_42, i8 %col_buf_1_val_2_0

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.1_ifconv:0  %right_border_buf_2_val_2_1_s = load i8* %right_border_buf_2_val_2_1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_2_1_s"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.1_ifconv:1  %right_border_buf_2_val_1_1_s = load i8* %right_border_buf_2_val_1_1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_1_1_s"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.1_ifconv:2  %right_border_buf_2_val_0_1_s = load i8* %right_border_buf_2_val_0_1

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1_s"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge412.i.1_ifconv:5  %tmp_45 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_val_0_1_2, i8 %right_border_buf_2_val_0_1_s, i8 undef, i2 %col_assign_3_0_t)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge412.i.1_ifconv:6  %col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_45

]]></node>
<StgValue><ssdm name="col_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge412.i.1_ifconv:9  %tmp_46 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_val_1_1_2, i8 %right_border_buf_2_val_1_1_s, i8 undef, i2 %col_assign_3_0_t)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge412.i.1_ifconv:10  %col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_46

]]></node>
<StgValue><ssdm name="col_buf_2_val_1_0"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge412.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge412.i.1_ifconv:13  %tmp_47 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_val_2_1_2, i8 %right_border_buf_2_val_2_1_s, i8 undef, i2 %col_assign_3_0_t)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge412.i.1_ifconv:14  %col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_47

]]></node>
<StgValue><ssdm name="col_buf_2_val_2_0"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit422.i.2.0:0  %tmp_86 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit465.i.2.0:0  store i8 %tmp_86, i8* %k_buf_2_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="0" op_0_bw="0">
<![CDATA[
operator().exit465.i.2.0:1  br label %._crit_edge407.i.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_128_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit465.i.2.1:0  store i8 %tmp_86, i8* %k_buf_2_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_128_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="0" op_0_bw="0">
<![CDATA[
operator().exit465.i.2.1:1  br label %._crit_edge407.i.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit465.i.2.2:0  store i8 %tmp_86, i8* %k_buf_2_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="0" op_0_bw="0">
<![CDATA[
operator().exit465.i.2.2:1  br label %._crit_edge407.i.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader390.i.preheader.2:0  store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader390.i.preheader.2:1  store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.2:2  %tmp_87 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader390.i.preheader.2:3  store i8 %tmp_87, i8* %k_buf_2_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.2:4  store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.2:5  store i8 %right_border_buf_2_val_0_1_2, i8* %right_border_buf_2_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.2:6  store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.2:7  store i8 %right_border_buf_2_val_1_1_2, i8* %right_border_buf_2_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.2:8  store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.preheader.2:9  store i8 %right_border_buf_2_val_2_1_2, i8* %right_border_buf_2_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="0">
<![CDATA[
.preheader390.i.preheader.2:10  br label %._crit_edge405.i.2_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge405.i.2_ifconv:0  %tmp_49 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_10_1_0_t)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge405.i.2_ifconv:1  %src_kernel_win_2_val_0_0 = select i1 %tmp_3, i8 %tmp_49, i8 %col_buf_2_val_0_0

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge405.i.2_ifconv:2  %tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_10_0_1_t)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge405.i.2_ifconv:3  %src_kernel_win_2_val_1_0 = select i1 %tmp_3, i8 %tmp_51, i8 %col_buf_2_val_1_0

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge405.i.2_ifconv:4  %tmp_52 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_10_0_2_t)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge405.i.2_ifconv:5  %src_kernel_win_2_val_2_0 = select i1 %tmp_3, i8 %tmp_52, i8 %col_buf_2_val_2_0

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:1  %src_kernel_win_0_val_0_1_1_s = load i8* %src_kernel_win_0_val_0_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_1_s"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:3  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:4  %src_kernel_win_0_val_2_1_1_s = load i8* %src_kernel_win_0_val_2_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_1_s"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0:5  %OP1_V_0_0_cast = zext i8 %src_kernel_win_0_val_2_1_1_s to i9

]]></node>
<StgValue><ssdm name="OP1_V_0_0_cast"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0:6  %p_Val2_1 = sub i9 0, %OP1_V_0_0_cast

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0:7  %tmp_172_0_0_cast_cast = sext i9 %p_Val2_1 to i10

]]></node>
<StgValue><ssdm name="tmp_172_0_0_cast_cast"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0:8  %OP1_V_0_0_1_cast = zext i8 %src_kernel_win_0_val_2_1_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_0_0_1_cast"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:9  %p_Val2_0_0_1 = mul i11 %OP2_V_0_0_1_cast, %OP1_V_0_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_0_1"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0:10  %OP1_V_0_0_2_cast = zext i8 %src_kernel_win_0_val_2_0 to i10

]]></node>
<StgValue><ssdm name="OP1_V_0_0_2_cast"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0:11  %p_Val2_0_0_2 = mul i10 %OP2_V_0_0_2_cast, %OP1_V_0_0_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_0_2"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0:12  %tmp = add i10 %tmp_172_0_0_cast_cast, %p_Val2_0_0_2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0:13  %tmp_cast = sext i10 %tmp to i11

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:14  %p_Val2_5_0_0_2 = add i11 %p_Val2_0_0_1, %tmp_cast

]]></node>
<StgValue><ssdm name="p_Val2_5_0_0_2"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0:20  %OP1_V_0_2_cast = zext i8 %src_kernel_win_0_val_0_1_1_s to i10

]]></node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0:21  %p_Val2_0_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_0_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_2"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0:28  %tmp_32 = zext i8 %src_kernel_win_0_val_0_1_lo to i10

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0:29  %tmp_172_0_2_1_cast_cast_cast = mul i10 %tmp_s, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_172_0_2_1_cast_cast_cast"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0:30  %tmp_172_0_2_2_cast_cast_cast = zext i8 %src_kernel_win_0_val_0_0 to i10

]]></node>
<StgValue><ssdm name="tmp_172_0_2_2_cast_cast_cast"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0:31  %tmp3 = add i10 %tmp_172_0_2_2_cast_cast_cast, %tmp_172_0_2_1_cast_cast_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:0  %src_kernel_win_1_val_0_1_lo = load i8* %src_kernel_win_1_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_lo"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:1  %src_kernel_win_1_val_0_1_1_s = load i8* %src_kernel_win_1_val_0_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_1_s"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:3  %src_kernel_win_1_val_2_1_lo = load i8* %src_kernel_win_1_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_lo"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:4  %src_kernel_win_1_val_2_1_1_s = load i8* %src_kernel_win_1_val_2_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_1_s"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="9" op_0_bw="8">
<![CDATA[
.preheader.1:5  %OP1_V_1_0_cast = zext i8 %src_kernel_win_1_val_2_1_1_s to i9

]]></node>
<StgValue><ssdm name="OP1_V_1_0_cast"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.1:6  %p_Val2_s = sub i9 0, %OP1_V_1_0_cast

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="10" op_0_bw="9">
<![CDATA[
.preheader.1:7  %tmp_172_1_0_cast_cast = sext i9 %p_Val2_s to i10

]]></node>
<StgValue><ssdm name="tmp_172_1_0_cast_cast"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="11" op_0_bw="8">
<![CDATA[
.preheader.1:8  %OP1_V_1_0_1_cast = zext i8 %src_kernel_win_1_val_2_1_lo to i11

]]></node>
<StgValue><ssdm name="OP1_V_1_0_1_cast"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:9  %p_Val2_1_0_1 = mul i11 %OP2_V_0_0_1_cast, %OP1_V_1_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_1_0_1"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="10" op_0_bw="8">
<![CDATA[
.preheader.1:10  %OP1_V_1_0_2_cast = zext i8 %src_kernel_win_1_val_2_0 to i10

]]></node>
<StgValue><ssdm name="OP1_V_1_0_2_cast"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:11  %p_Val2_1_0_2 = mul i10 %OP2_V_0_0_2_cast, %OP1_V_1_0_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_1_0_2"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:12  %tmp4 = add i10 %tmp_172_1_0_cast_cast, %p_Val2_1_0_2

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="11" op_0_bw="10">
<![CDATA[
.preheader.1:13  %tmp4_cast = sext i10 %tmp4 to i11

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:14  %p_Val2_5_1_0_2 = add i11 %p_Val2_1_0_1, %tmp4_cast

]]></node>
<StgValue><ssdm name="p_Val2_5_1_0_2"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="10" op_0_bw="8">
<![CDATA[
.preheader.1:20  %OP1_V_1_2_cast = zext i8 %src_kernel_win_1_val_0_1_1_s to i10

]]></node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:21  %p_Val2_1_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_1_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_1_2"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="10" op_0_bw="8">
<![CDATA[
.preheader.1:28  %tmp_43 = zext i8 %src_kernel_win_1_val_0_1_lo to i10

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:29  %tmp_172_1_2_1_cast_cast_cast = mul i10 %tmp_s, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_172_1_2_1_cast_cast_cast"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="10" op_0_bw="8">
<![CDATA[
.preheader.1:30  %tmp_172_1_2_2_cast_cast_cast = zext i8 %src_kernel_win_1_val_0_0 to i10

]]></node>
<StgValue><ssdm name="tmp_172_1_2_2_cast_cast_cast"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:31  %tmp7 = add i10 %tmp_172_1_2_2_cast_cast_cast, %tmp_172_1_2_1_cast_cast_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:0  %src_kernel_win_2_val_0_1_lo_1 = load i8* %src_kernel_win_2_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_lo_1"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:1  %src_kernel_win_2_val_0_1_1_s = load i8* %src_kernel_win_2_val_0_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_1_s"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:3  %src_kernel_win_2_val_2_1_lo_1 = load i8* %src_kernel_win_2_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_lo_1"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:4  %src_kernel_win_2_val_2_1_1_s = load i8* %src_kernel_win_2_val_2_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_1_s"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="9" op_0_bw="8">
<![CDATA[
.preheader.2:5  %OP1_V_2_0_cast = zext i8 %src_kernel_win_2_val_2_1_1_s to i9

]]></node>
<StgValue><ssdm name="OP1_V_2_0_cast"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.2:6  %p_Val2_2 = sub i9 0, %OP1_V_2_0_cast

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="10" op_0_bw="9">
<![CDATA[
.preheader.2:7  %tmp_172_2_0_cast_cast = sext i9 %p_Val2_2 to i10

]]></node>
<StgValue><ssdm name="tmp_172_2_0_cast_cast"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="11" op_0_bw="8">
<![CDATA[
.preheader.2:8  %OP1_V_2_0_1_cast = zext i8 %src_kernel_win_2_val_2_1_lo_1 to i11

]]></node>
<StgValue><ssdm name="OP1_V_2_0_1_cast"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.2:9  %p_Val2_2_0_1 = mul i11 %OP2_V_0_0_1_cast, %OP1_V_2_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_2_0_1"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="10" op_0_bw="8">
<![CDATA[
.preheader.2:10  %OP1_V_2_0_2_cast = zext i8 %src_kernel_win_2_val_2_0 to i10

]]></node>
<StgValue><ssdm name="OP1_V_2_0_2_cast"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.2:11  %p_Val2_2_0_2 = mul i10 %OP2_V_0_0_2_cast, %OP1_V_2_0_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_2_0_2"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.2:12  %tmp8 = add i10 %tmp_172_2_0_cast_cast, %p_Val2_2_0_2

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="11" op_0_bw="10">
<![CDATA[
.preheader.2:13  %tmp8_cast = sext i10 %tmp8 to i11

]]></node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.2:14  %p_Val2_5_2_0_2 = add i11 %p_Val2_2_0_1, %tmp8_cast

]]></node>
<StgValue><ssdm name="p_Val2_5_2_0_2"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="10" op_0_bw="8">
<![CDATA[
.preheader.2:20  %OP1_V_2_2_cast = zext i8 %src_kernel_win_2_val_0_1_1_s to i10

]]></node>
<StgValue><ssdm name="OP1_V_2_2_cast"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.2:21  %p_Val2_2_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_2_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_2_2"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="10" op_0_bw="8">
<![CDATA[
.preheader.2:28  %tmp_53 = zext i8 %src_kernel_win_2_val_0_1_lo_1 to i10

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.2:29  %tmp_172_2_2_1_cast_cast_cast = mul i10 %tmp_s, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_172_2_2_1_cast_cast_cast"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="10" op_0_bw="8">
<![CDATA[
.preheader.2:30  %tmp_172_2_2_2_cast_cast_cast = zext i8 %src_kernel_win_2_val_0_0 to i10

]]></node>
<StgValue><ssdm name="tmp_172_2_2_2_cast_cast_cast"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.2:31  %tmp11 = add i10 %tmp_172_2_2_2_cast_cast_cast, %tmp_172_2_2_1_cast_cast_cast

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.2:0  %src_kernel_win_0_val_0_1_lo_1 = load i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_lo_1"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.2:2  %src_kernel_win_0_val_2_1_lo_1 = load i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_lo_1"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.2:3  %src_kernel_win_1_val_0_1_lo_1 = load i8* %src_kernel_win_1_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_lo_1"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.2:5  %src_kernel_win_1_val_2_1_lo_1 = load i8* %src_kernel_win_1_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_lo_1"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.2:6  %src_kernel_win_2_val_0_1_lo = load i8* %src_kernel_win_2_val_0_1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_lo"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.2:8  %src_kernel_win_2_val_2_1_lo = load i8* %src_kernel_win_2_val_2_1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_lo"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:10  store i8 %src_kernel_win_2_val_2_1_lo, i8* %src_kernel_win_2_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:11  store i8 %src_kernel_win_2_val_2_0, i8* %src_kernel_win_2_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:14  store i8 %src_kernel_win_2_val_0_1_lo, i8* %src_kernel_win_2_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:15  store i8 %src_kernel_win_2_val_0_0, i8* %src_kernel_win_2_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:16  store i8 %src_kernel_win_1_val_2_1_lo_1, i8* %src_kernel_win_1_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:17  store i8 %src_kernel_win_1_val_2_0, i8* %src_kernel_win_1_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:20  store i8 %src_kernel_win_1_val_0_1_lo_1, i8* %src_kernel_win_1_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:21  store i8 %src_kernel_win_1_val_0_0, i8* %src_kernel_win_1_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:22  store i8 %src_kernel_win_0_val_2_1_lo_1, i8* %src_kernel_win_0_val_2_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:23  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:26  store i8 %src_kernel_win_0_val_0_1_lo_1, i8* %src_kernel_win_0_val_0_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:27  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:2  %src_kernel_win_0_val_1_1_1_s = load i8* %src_kernel_win_0_val_1_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_1_s"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0:15  %OP1_V_0_1_cast = zext i8 %src_kernel_win_0_val_1_1_1_s to i10

]]></node>
<StgValue><ssdm name="OP1_V_0_1_cast"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0:16  %p_Val2_0_1 = mul i10 %OP2_V_0_1_cast, %OP1_V_0_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_1"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0:17  %tmp_172_0_1_cast_cast_cast = sext i10 %p_Val2_0_1 to i11

]]></node>
<StgValue><ssdm name="tmp_172_0_1_cast_cast_cast"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0:18  %OP1_V_0_1_2_cast = zext i8 %src_kernel_win_0_val_1_0 to i11

]]></node>
<StgValue><ssdm name="OP1_V_0_1_2_cast"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:19  %p_Val2_0_1_2 = mul i11 %OP2_V_0_1_2_cast, %OP1_V_0_1_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_0_1_2"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0:22  %tmp_172_0_2_cast_cast_cast = sext i10 %p_Val2_0_2 to i11

]]></node>
<StgValue><ssdm name="tmp_172_0_2_cast_cast_cast"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:23  %tmp1 = add i11 %p_Val2_0_1_2, %p_Val2_5_0_0_2

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="12" op_0_bw="11">
<![CDATA[
.preheader.0:24  %tmp1_cast = sext i11 %tmp1 to i12

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:25  %tmp2 = add i11 %tmp_172_0_2_cast_cast_cast, %tmp_172_0_1_cast_cast_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="12" op_0_bw="11">
<![CDATA[
.preheader.0:26  %tmp2_cast = sext i11 %tmp2 to i12

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:27  %p_Val2_5_0_2 = add i12 %tmp1_cast, %tmp2_cast

]]></node>
<StgValue><ssdm name="p_Val2_5_0_2"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="12" op_0_bw="10">
<![CDATA[
.preheader.0:32  %tmp3_cast = zext i10 %tmp3 to i12

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:33  %p_Val2_3 = add i12 %p_Val2_5_0_2, %tmp3_cast

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader.0:34  %isneg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_3, i32 11)

]]></node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:36  %tmp_33 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_3, i32 8, i32 11)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.0:38  %not_i_i_i = icmp ne i4 %tmp_33, 0

]]></node>
<StgValue><ssdm name="not_i_i_i"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="8" op_0_bw="8">
<![CDATA[
.preheader.1:2  %src_kernel_win_1_val_1_1_1_s = load i8* %src_kernel_win_1_val_1_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_1_s"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="10" op_0_bw="8">
<![CDATA[
.preheader.1:15  %OP1_V_1_1_cast = zext i8 %src_kernel_win_1_val_1_1_1_s to i10

]]></node>
<StgValue><ssdm name="OP1_V_1_1_cast"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:16  %p_Val2_1_1 = mul i10 %OP2_V_0_1_cast, %OP1_V_1_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_1_1"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="11" op_0_bw="10">
<![CDATA[
.preheader.1:17  %tmp_172_1_1_cast_cast_cast = sext i10 %p_Val2_1_1 to i11

]]></node>
<StgValue><ssdm name="tmp_172_1_1_cast_cast_cast"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="11" op_0_bw="8">
<![CDATA[
.preheader.1:18  %OP1_V_1_1_2_cast = zext i8 %src_kernel_win_1_val_1_0 to i11

]]></node>
<StgValue><ssdm name="OP1_V_1_1_2_cast"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:19  %p_Val2_1_1_2 = mul i11 %OP2_V_0_1_2_cast, %OP1_V_1_1_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_1_1_2"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="11" op_0_bw="10">
<![CDATA[
.preheader.1:22  %tmp_172_1_2_cast_cast_cast = sext i10 %p_Val2_1_2 to i11

]]></node>
<StgValue><ssdm name="tmp_172_1_2_cast_cast_cast"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:23  %tmp5 = add i11 %p_Val2_1_1_2, %p_Val2_5_1_0_2

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="12" op_0_bw="11">
<![CDATA[
.preheader.1:24  %tmp5_cast = sext i11 %tmp5 to i12

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:25  %tmp6 = add i11 %tmp_172_1_2_cast_cast_cast, %tmp_172_1_1_cast_cast_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="12" op_0_bw="11">
<![CDATA[
.preheader.1:26  %tmp6_cast = sext i11 %tmp6 to i12

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.1:27  %p_Val2_5_1_2 = add i12 %tmp5_cast, %tmp6_cast

]]></node>
<StgValue><ssdm name="p_Val2_5_1_2"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="12" op_0_bw="10">
<![CDATA[
.preheader.1:32  %tmp7_cast = zext i10 %tmp7 to i12

]]></node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.1:33  %p_Val2_6 = add i12 %p_Val2_5_1_2, %tmp7_cast

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader.1:34  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_6, i32 11)

]]></node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:36  %tmp_44 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_6, i32 8, i32 11)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.1:38  %not_i_i_i5 = icmp ne i4 %tmp_44, 0

]]></node>
<StgValue><ssdm name="not_i_i_i5"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="8" op_0_bw="8">
<![CDATA[
.preheader.2:2  %src_kernel_win_2_val_1_1_1_s = load i8* %src_kernel_win_2_val_1_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_1_s"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="10" op_0_bw="8">
<![CDATA[
.preheader.2:15  %OP1_V_2_1_cast = zext i8 %src_kernel_win_2_val_1_1_1_s to i10

]]></node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.2:16  %p_Val2_2_1 = mul i10 %OP2_V_0_1_cast, %OP1_V_2_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_2_1"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="11" op_0_bw="10">
<![CDATA[
.preheader.2:17  %tmp_172_2_1_cast_cast_cast = sext i10 %p_Val2_2_1 to i11

]]></node>
<StgValue><ssdm name="tmp_172_2_1_cast_cast_cast"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="11" op_0_bw="8">
<![CDATA[
.preheader.2:18  %OP1_V_2_1_2_cast = zext i8 %src_kernel_win_2_val_1_0 to i11

]]></node>
<StgValue><ssdm name="OP1_V_2_1_2_cast"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.2:19  %p_Val2_2_1_2 = mul i11 %OP2_V_0_1_2_cast, %OP1_V_2_1_2_cast

]]></node>
<StgValue><ssdm name="p_Val2_2_1_2"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="11" op_0_bw="10">
<![CDATA[
.preheader.2:22  %tmp_172_2_2_cast_cast_cast = sext i10 %p_Val2_2_2 to i11

]]></node>
<StgValue><ssdm name="tmp_172_2_2_cast_cast_cast"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.2:23  %tmp9 = add i11 %p_Val2_2_1_2, %p_Val2_5_2_0_2

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="12" op_0_bw="11">
<![CDATA[
.preheader.2:24  %tmp9_cast = sext i11 %tmp9 to i12

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.2:25  %tmp10 = add i11 %tmp_172_2_2_cast_cast_cast, %tmp_172_2_1_cast_cast_cast

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="12" op_0_bw="11">
<![CDATA[
.preheader.2:26  %tmp10_cast = sext i11 %tmp10 to i12

]]></node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.2:27  %p_Val2_5_2_2 = add i12 %tmp9_cast, %tmp10_cast

]]></node>
<StgValue><ssdm name="p_Val2_5_2_2"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="12" op_0_bw="10">
<![CDATA[
.preheader.2:32  %tmp11_cast = zext i10 %tmp11 to i12

]]></node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.2:33  %p_Val2_s_52 = add i12 %p_Val2_5_2_2, %tmp11_cast

]]></node>
<StgValue><ssdm name="p_Val2_s_52"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader.2:34  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s_52, i32 11)

]]></node>
<StgValue><ssdm name="isneg_2"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:36  %tmp_54 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_s_52, i32 8, i32 11)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.2:38  %not_i_i_i1 = icmp ne i4 %tmp_54, 0

]]></node>
<StgValue><ssdm name="not_i_i_i1"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.2:1  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_lo"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.2:4  %src_kernel_win_1_val_1_1_lo = load i8* %src_kernel_win_1_val_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_lo"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge412.i.2:7  %src_kernel_win_2_val_1_1_lo = load i8* %src_kernel_win_2_val_1_1

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_lo"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge412.i.2:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_16)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:12  store i8 %src_kernel_win_2_val_1_1_lo, i8* %src_kernel_win_2_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:13  store i8 %src_kernel_win_2_val_1_0, i8* %src_kernel_win_2_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:18  store i8 %src_kernel_win_1_val_1_1_lo, i8* %src_kernel_win_1_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:19  store i8 %src_kernel_win_1_val_1_0, i8* %src_kernel_win_1_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:24  store i8 %src_kernel_win_0_val_1_1_lo, i8* %src_kernel_win_0_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge412.i.2:25  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge412.i.2:28  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="8" op_0_bw="12">
<![CDATA[
.preheader.0:35  %p_Val2_4 = trunc i12 %p_Val2_3 to i8

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0:37  %tmp_3_i_i = xor i1 %isneg, true

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0:39  %overflow = and i1 %not_i_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:40  %p_mux_i_i_cast = select i1 %tmp_3_i_i, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_mux_i_i_cast"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0:41  %tmp_i_i = or i1 %isneg, %overflow

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:42  %p_Val2_9 = select i1 %tmp_i_i, i8 %p_mux_i_i_cast, i8 %p_Val2_4

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:43  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:44  br label %._crit_edge412.i.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="12">
<![CDATA[
.preheader.1:35  %p_Val2_7 = trunc i12 %p_Val2_6 to i8

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.1:37  %tmp_3_i_i4 = xor i1 %isneg_1, true

]]></node>
<StgValue><ssdm name="tmp_3_i_i4"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.1:39  %overflow_1 = and i1 %not_i_i_i5, %tmp_3_i_i4

]]></node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:40  %p_mux_i_i7_cast = select i1 %tmp_3_i_i4, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_mux_i_i7_cast"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.1:41  %tmp_i_i8 = or i1 %isneg_1, %overflow_1

]]></node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:42  %p_Val2_10 = select i1 %tmp_i_i8, i8 %p_mux_i_i7_cast, i8 %p_Val2_7

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.1:43  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1:44  br label %._crit_edge412.i.1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="8" op_0_bw="12">
<![CDATA[
.preheader.2:35  %p_Val2_8 = trunc i12 %p_Val2_s_52 to i8

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.2:37  %tmp_3_i_i1 = xor i1 %isneg_2, true

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.2:39  %overflow_2 = and i1 %not_i_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:40  %p_mux_i_i16_cast = select i1 %tmp_3_i_i1, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_mux_i_i16_cast"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.2:41  %tmp_i_i1 = or i1 %isneg_2, %overflow_2

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:42  %p_Val2_11 = select i1 %tmp_i_i1, i8 %p_mux_i_i16_cast, i8 %p_Val2_8

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.2:43  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_11)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="0" op_0_bw="0">
<![CDATA[
.preheader.2:44  br label %._crit_edge412.i.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="506" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
