set_property PACKAGE_PIN C12 [get_ports resetn]
set_property IOSTANDARD LVCMOS33 [get_ports resetn]
set_property PACKAGE_PIN E3 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports RMII_PHY_M_0_clk]
set_property PACKAGE_PIN D5 [get_ports RMII_PHY_M_0_clk]
set_property IOSTANDARD LVCMOS33 [get_ports MDIO_0_mdc]
set_property IOSTANDARD LVCMOS33 [get_ports MDIO_0_mdio_io]
set_property PACKAGE_PIN C9 [get_ports MDIO_0_mdc]
set_property PACKAGE_PIN A9 [get_ports MDIO_0_mdio_io]
set_property IOSTANDARD LVCMOS33 [get_ports {RMII_PHY_M_0_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RMII_PHY_M_0_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RMII_PHY_M_0_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RMII_PHY_M_0_txd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports RMII_PHY_M_0_crs_dv]
set_property IOSTANDARD LVCMOS33 [get_ports RMII_PHY_M_0_rx_er]
set_property IOSTANDARD LVCMOS33 [get_ports RMII_PHY_M_0_tx_en]
set_property PACKAGE_PIN C11 [get_ports {RMII_PHY_M_0_rxd[0]}]
set_property PACKAGE_PIN D10 [get_ports {RMII_PHY_M_0_rxd[1]}]
set_property PACKAGE_PIN A10 [get_ports {RMII_PHY_M_0_txd[0]}]
set_property PACKAGE_PIN A8 [get_ports {RMII_PHY_M_0_txd[1]}]
set_property PACKAGE_PIN D9 [get_ports RMII_PHY_M_0_crs_dv]
set_property PACKAGE_PIN C10 [get_ports RMII_PHY_M_0_rx_er]
set_property PACKAGE_PIN B9 [get_ports RMII_PHY_M_0_tx_en]
set_property IOSTANDARD LVCMOS33 [get_ports RMII_PHY_M_0_phy_rst_n]
set_property PACKAGE_PIN B3 [get_ports RMII_PHY_M_0_phy_rst_n]
set_property PACKAGE_PIN D4 [get_ports UART_TX]
set_property PACKAGE_PIN C4 [get_ports UART_RX]
set_property PACKAGE_PIN N16 [get_ports mmcm_locked_0]
set_property PACKAGE_PIN R11 [get_ports init_calib_complete_0]
set_property IOSTANDARD LVCMOS33 [get_ports UART_TX]
set_property IOSTANDARD LVCMOS33 [get_ports UART_RX]
set_property IOSTANDARD LVCMOS33 [get_ports mmcm_locked_0]
set_property IOSTANDARD LVCMOS33 [get_ports init_calib_complete_0]
