name       : verilator
version    : '5.022'
release    : 42
source     :
    - https://github.com/verilator/verilator/archive/refs/tags/v5.022.tar.gz : 3c2f5338f4b6ce7e2f47a142401acdd18cbf4c5da06092618d6d036c0afef12d
license    :
    - LGPL-3.0-only
    - Artistic-2.0
homepage   : https://www.veripool.org/wiki/verilator
component  : programming.tools
summary    : Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code.
description: |
    Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code. It is not a complete simulator, just a translator.
builddeps  :
    - help2man
rundeps    :
    - ccache
setup      : |
    autoconf
    %configure
build      : |
    %make
install    : |
    %make_install
check      : |
    make test
