// Seed: 3570593983
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  type_9(
      1, 1
  );
  logic id_7;
  type_10(
      id_4, 1'b0, 1
  );
  type_11 id_8 (
      .id_0 (id_1 === id_3),
      .id_1 (),
      .id_2 (1),
      .id_3 (id_2),
      .id_4 (id_5),
      .id_5 (1),
      .id_6 (),
      .id_7 (id_1 ? id_4 : 1'b0),
      .id_8 (1),
      .id_9 (1 != id_7),
      .id_10(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  assign id_1 = 1'd0;
  logic id_7;
endmodule
