// Seed: 3931164498
module module_0 #(
    parameter id_0 = 32'd60,
    parameter id_2 = 32'd14,
    parameter id_5 = 32'd21
) (
    output tri0  _id_0,
    input  uwire id_1,
    input  tri   _id_2
);
  integer [  id_0 : id_2] id_4;
  logic   [-1 'b0 : id_2] _id_5;
  assign module_1.id_5 = 0;
  wire id_6;
  assign id_6 = -1;
  id_7 :
  assert property (@(posedge 1, posedge id_4) id_4)
  else;
  logic [id_5 : -1] id_8;
  ;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  uwire id_6
);
  assign #id_8 id_2 = -1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8
  );
endmodule
