{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 17:21:09 2015 " "Info: Processing started: Tue Nov 24 17:21:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register dp3:DP3\|register:regA\|Output\[7\] 139.08 MHz 7.19 ns Internal " "Info: Clock \"clock\" has Internal fmax of 139.08 MHz between source memory \"ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"dp3:DP3\|register:regA\|Output\[7\]\" (period= 7.19 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.875 ns + Longest memory register " "Info: + Longest memory to register delay is 6.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y7; Fanout = 8; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4 2 MEM M4K_X41_Y7 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y7; Fanout = 4; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.178 ns) 4.337 ns dp3:DP3\|addSub:addSubtractor\|Add0~15 3 COMB LCCOMB_X39_Y7_N24 2 " "Info: 3: + IC(0.785 ns) + CELL(0.178 ns) = 4.337 ns; Loc. = LCCOMB_X39_Y7_N24; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 dp3:DP3|addSub:addSubtractor|Add0~15 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.495 ns) 5.360 ns dp3:DP3\|addSub:addSubtractor\|Add0~17 4 COMB LCCOMB_X40_Y7_N10 2 " "Info: 4: + IC(0.528 ns) + CELL(0.495 ns) = 5.360 ns; Loc. = LCCOMB_X40_Y7_N10; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.440 ns dp3:DP3\|addSub:addSubtractor\|Add0~20 5 COMB LCCOMB_X40_Y7_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.440 ns; Loc. = LCCOMB_X40_Y7_N12; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~20 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.614 ns dp3:DP3\|addSub:addSubtractor\|Add0~23 6 COMB LCCOMB_X40_Y7_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 5.614 ns; Loc. = LCCOMB_X40_Y7_N14; Fanout = 1; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|addSub:addSubtractor|Add0~23 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.072 ns dp3:DP3\|addSub:addSubtractor\|Add0~25 7 COMB LCCOMB_X40_Y7_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.072 ns; Loc. = LCCOMB_X40_Y7_N16; Fanout = 1; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { dp3:DP3|addSub:addSubtractor|Add0~23 dp3:DP3|addSub:addSubtractor|Add0~25 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.178 ns) 6.779 ns dp3:DP3\|register:regA\|Output\[7\]~7 8 COMB LCCOMB_X40_Y7_N30 1 " "Info: 8: + IC(0.529 ns) + CELL(0.178 ns) = 6.779 ns; Loc. = LCCOMB_X40_Y7_N30; Fanout = 1; COMB Node = 'dp3:DP3\|register:regA\|Output\[7\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { dp3:DP3|addSub:addSubtractor|Add0~25 dp3:DP3|register:regA|Output[7]~7 } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.875 ns dp3:DP3\|register:regA\|Output\[7\] 9 REG LCFF_X40_Y7_N31 5 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.875 ns; Loc. = LCFF_X40_Y7_N31; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dp3:DP3|register:regA|Output[7]~7 dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.033 ns ( 73.21 % ) " "Info: Total cell delay = 5.033 ns ( 73.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.842 ns ( 26.79 % ) " "Info: Total interconnect delay = 1.842 ns ( 26.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|addSub:addSubtractor|Add0~23 dp3:DP3|addSub:addSubtractor|Add0~25 dp3:DP3|register:regA|Output[7]~7 dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} dp3:DP3|addSub:addSubtractor|Add0~15 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~20 {} dp3:DP3|addSub:addSubtractor|Add0~23 {} dp3:DP3|addSub:addSubtractor|Add0~25 {} dp3:DP3|register:regA|Output[7]~7 {} dp3:DP3|register:regA|Output[7] {} } { 0.000ns 0.000ns 0.785ns 0.528ns 0.000ns 0.000ns 0.000ns 0.529ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.119 ns - Smallest " "Info: - Smallest clock skew is -0.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.836 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns dp3:DP3\|register:regA\|Output\[7\] 3 REG LCFF_X40_Y7_N31 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X40_Y7_N31; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.955 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.783 ns) 2.955 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y7 8 " "Info: 3: + IC(0.908 ns) + CELL(0.783 ns) = 2.955 ns; Loc. = M4K_X41_Y7; Fanout = 8; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.22 % ) " "Info: Total cell delay = 1.809 ns ( 61.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 38.78 % ) " "Info: Total interconnect delay = 1.146 ns ( 38.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|addSub:addSubtractor|Add0~23 dp3:DP3|addSub:addSubtractor|Add0~25 dp3:DP3|register:regA|Output[7]~7 dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} dp3:DP3|addSub:addSubtractor|Add0~15 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~20 {} dp3:DP3|addSub:addSubtractor|Add0~23 {} dp3:DP3|addSub:addSubtractor|Add0~25 {} dp3:DP3|register:regA|Output[7]~7 {} dp3:DP3|register:regA|Output[7] {} } { 0.000ns 0.000ns 0.785ns 0.528ns 0.000ns 0.000ns 0.000ns 0.529ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dp3:DP3\|register:regA\|Output\[7\] Sub clock 6.965 ns register " "Info: tsu for register \"dp3:DP3\|register:regA\|Output\[7\]\" (data pin = \"Sub\", clock pin = \"clock\") is 6.965 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.839 ns + Longest pin register " "Info: + Longest pin to register delay is 9.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Sub 1 PIN PIN_U19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U19; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.916 ns) + CELL(0.521 ns) 7.301 ns dp3:DP3\|addSub:addSubtractor\|Add0~15 2 COMB LCCOMB_X39_Y7_N24 2 " "Info: 2: + IC(5.916 ns) + CELL(0.521 ns) = 7.301 ns; Loc. = LCCOMB_X39_Y7_N24; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { Sub dp3:DP3|addSub:addSubtractor|Add0~15 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.495 ns) 8.324 ns dp3:DP3\|addSub:addSubtractor\|Add0~17 3 COMB LCCOMB_X40_Y7_N10 2 " "Info: 3: + IC(0.528 ns) + CELL(0.495 ns) = 8.324 ns; Loc. = LCCOMB_X40_Y7_N10; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.404 ns dp3:DP3\|addSub:addSubtractor\|Add0~20 4 COMB LCCOMB_X40_Y7_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.404 ns; Loc. = LCCOMB_X40_Y7_N12; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~20 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.578 ns dp3:DP3\|addSub:addSubtractor\|Add0~23 5 COMB LCCOMB_X40_Y7_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 8.578 ns; Loc. = LCCOMB_X40_Y7_N14; Fanout = 1; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|addSub:addSubtractor|Add0~23 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.036 ns dp3:DP3\|addSub:addSubtractor\|Add0~25 6 COMB LCCOMB_X40_Y7_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 9.036 ns; Loc. = LCCOMB_X40_Y7_N16; Fanout = 1; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { dp3:DP3|addSub:addSubtractor|Add0~23 dp3:DP3|addSub:addSubtractor|Add0~25 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.178 ns) 9.743 ns dp3:DP3\|register:regA\|Output\[7\]~7 7 COMB LCCOMB_X40_Y7_N30 1 " "Info: 7: + IC(0.529 ns) + CELL(0.178 ns) = 9.743 ns; Loc. = LCCOMB_X40_Y7_N30; Fanout = 1; COMB Node = 'dp3:DP3\|register:regA\|Output\[7\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { dp3:DP3|addSub:addSubtractor|Add0~25 dp3:DP3|register:regA|Output[7]~7 } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.839 ns dp3:DP3\|register:regA\|Output\[7\] 8 REG LCFF_X40_Y7_N31 5 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 9.839 ns; Loc. = LCFF_X40_Y7_N31; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dp3:DP3|register:regA|Output[7]~7 dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.866 ns ( 29.13 % ) " "Info: Total cell delay = 2.866 ns ( 29.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.973 ns ( 70.87 % ) " "Info: Total interconnect delay = 6.973 ns ( 70.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.839 ns" { Sub dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|addSub:addSubtractor|Add0~23 dp3:DP3|addSub:addSubtractor|Add0~25 dp3:DP3|register:regA|Output[7]~7 dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.839 ns" { Sub {} Sub~combout {} dp3:DP3|addSub:addSubtractor|Add0~15 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~20 {} dp3:DP3|addSub:addSubtractor|Add0~23 {} dp3:DP3|addSub:addSubtractor|Add0~25 {} dp3:DP3|register:regA|Output[7]~7 {} dp3:DP3|register:regA|Output[7] {} } { 0.000ns 0.000ns 5.916ns 0.528ns 0.000ns 0.000ns 0.000ns 0.529ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.495ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.836 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns dp3:DP3\|register:regA\|Output\[7\] 3 REG LCFF_X40_Y7_N31 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X40_Y7_N31; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.839 ns" { Sub dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|addSub:addSubtractor|Add0~23 dp3:DP3|addSub:addSubtractor|Add0~25 dp3:DP3|register:regA|Output[7]~7 dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.839 ns" { Sub {} Sub~combout {} dp3:DP3|addSub:addSubtractor|Add0~15 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~20 {} dp3:DP3|addSub:addSubtractor|Add0~23 {} dp3:DP3|addSub:addSubtractor|Add0~25 {} dp3:DP3|register:regA|Output[7]~7 {} dp3:DP3|register:regA|Output[7] {} } { 0.000ns 0.000ns 5.916ns 0.528ns 0.000ns 0.000ns 0.000ns 0.529ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.495ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RamToIR\[5\] ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 13.576 ns memory " "Info: tco from clock \"clock\" to destination pin \"RamToIR\[5\]\" through memory \"ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 13.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.955 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.783 ns) 2.955 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y7 8 " "Info: 3: + IC(0.908 ns) + CELL(0.783 ns) = 2.955 ns; Loc. = M4K_X41_Y7; Fanout = 8; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.22 % ) " "Info: Total cell delay = 1.809 ns ( 61.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 38.78 % ) " "Info: Total interconnect delay = 1.146 ns ( 38.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.387 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y7; Fanout = 8; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a5 2 MEM M4K_X41_Y7 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y7; Fanout = 4; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.173 ns) + CELL(2.840 ns) 10.387 ns RamToIR\[5\] 3 PIN PIN_T2 0 " "Info: 3: + IC(4.173 ns) + CELL(2.840 ns) = 10.387 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'RamToIR\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.013 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 RamToIR[5] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.214 ns ( 59.82 % ) " "Info: Total cell delay = 6.214 ns ( 59.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.173 ns ( 40.18 % ) " "Info: Total interconnect delay = 4.173 ns ( 40.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 RamToIR[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 {} RamToIR[5] {} } { 0.000ns 0.000ns 4.173ns } { 0.000ns 3.374ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 RamToIR[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 {} RamToIR[5] {} } { 0.000ns 0.000ns 4.173ns } { 0.000ns 3.374ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg MemWr clock -3.822 ns memory " "Info: th for memory \"ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"MemWr\", clock pin = \"clock\") is -3.822 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.919 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.747 ns) 2.919 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X41_Y7 0 " "Info: 3: + IC(0.908 ns) + CELL(0.747 ns) = 2.919 ns; Loc. = M4K_X41_Y7; Fanout = 0; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.74 % ) " "Info: Total cell delay = 1.773 ns ( 60.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 39.26 % ) " "Info: Total interconnect delay = 1.146 ns ( 39.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.919 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.991 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns MemWr 1 PIN PIN_W21 20 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W21; Fanout = 20; PIN Node = 'MemWr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWr } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.761 ns) + CELL(0.346 ns) 6.991 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M4K_X41_Y7 0 " "Info: 2: + IC(5.761 ns) + CELL(0.346 ns) = 6.991 ns; Loc. = M4K_X41_Y7; Fanout = 0; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { MemWr ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.230 ns ( 17.59 % ) " "Info: Total cell delay = 1.230 ns ( 17.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.761 ns ( 82.41 % ) " "Info: Total interconnect delay = 5.761 ns ( 82.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { MemWr ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { MemWr {} MemWr~combout {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.761ns } { 0.000ns 0.884ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.919 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { MemWr ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { MemWr {} MemWr~combout {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.761ns } { 0.000ns 0.884ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 17:21:10 2015 " "Info: Processing ended: Tue Nov 24 17:21:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
