<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="single-layer-perceptron.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="perceptron_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="perceptron_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="perceptron_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="perceptron_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="perceptron_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="perceptron_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="perceptron_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="perceptron_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="perceptron_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="perceptron_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="perceptron_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="perceptron_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="perceptron_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="perceptron_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="perceptron_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="perceptron_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="perceptron_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="perceptron_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="perceptron_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="perceptron_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="perceptron_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="perceptron_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="perceptron_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="perceptron_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="perceptron_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="perceptron_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="perceptron_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="perceptron_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="perceptron_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="perceptron_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="perceptron_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="perceptron_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="perceptron_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="perceptron_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="perceptron_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="perceptron_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="perceptron_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="perceptron_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="send_binary_as_ascii_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="send_binary_as_ascii_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="send_binary_as_ascii_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="weighted_sum_top_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1398200727" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1398200727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398810666" xil_pn:in_ck="1874302155672810407" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1398810666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1398809723" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4173829615137679499" xil_pn:start_ts="1398809723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398809723" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4147570175147574989" xil_pn:start_ts="1398809723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398809723" xil_pn:in_ck="-7167022312510122820" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-642367692445411911" xil_pn:start_ts="1398809723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ipcore_dir/dcm32to96mhz.v"/>
      <outfile xil_pn:name="ipcore_dir/dcm32to96mhz/example_design/dcm32to96mhz_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_slice.ngc"/>
      <outfile xil_pn:name="ipcore_dir/weighted_sum_slice.v"/>
    </transform>
    <transform xil_pn:end_ts="1398810666" xil_pn:in_ck="-6628033404785258218" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1398810666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1398810670" xil_pn:in_ck="4221739901884139357" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4065851836591956887" xil_pn:start_ts="1398810666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1398810670" xil_pn:in_ck="-7806535776833049944" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="544085565053992268" xil_pn:start_ts="1398810670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1398746569" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1398746569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398813842" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5973403865220974793" xil_pn:start_ts="1398813842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399776951" xil_pn:in_ck="-7167022312510122820" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-642367692445411911" xil_pn:start_ts="1399776951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm32to96mhz.v"/>
      <outfile xil_pn:name="ipcore_dir/dcm32to96mhz/example_design/dcm32to96mhz_exdes.v"/>
    </transform>
    <transform xil_pn:end_ts="1398813842" xil_pn:in_ck="8381831743836209402" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1398813842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398813842" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1314185913171960907" xil_pn:start_ts="1398813842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398813842" xil_pn:in_ck="8381831743836209402" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1398813842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398813842" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1517375834280323331" xil_pn:start_ts="1398813842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399776965" xil_pn:in_ck="7657057519821103693" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1400022378478537816" xil_pn:start_ts="1399776951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="perceptron_top.lso"/>
      <outfile xil_pn:name="perceptron_top.ngc"/>
      <outfile xil_pn:name="perceptron_top.ngr"/>
      <outfile xil_pn:name="perceptron_top.prj"/>
      <outfile xil_pn:name="perceptron_top.stx"/>
      <outfile xil_pn:name="perceptron_top.syr"/>
      <outfile xil_pn:name="perceptron_top.xst"/>
      <outfile xil_pn:name="perceptron_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1399776965" xil_pn:in_ck="5360999731454683224" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6085811788217481610" xil_pn:start_ts="1399776965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399776972" xil_pn:in_ck="2172458196392886001" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8276375944251174374" xil_pn:start_ts="1399776965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="perceptron_top.bld"/>
      <outfile xil_pn:name="perceptron_top.ngd"/>
      <outfile xil_pn:name="perceptron_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1399776986" xil_pn:in_ck="-2048707257243962743" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1399776972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="perceptron_top.pcf"/>
      <outfile xil_pn:name="perceptron_top_map.map"/>
      <outfile xil_pn:name="perceptron_top_map.mrp"/>
      <outfile xil_pn:name="perceptron_top_map.ncd"/>
      <outfile xil_pn:name="perceptron_top_map.ngm"/>
      <outfile xil_pn:name="perceptron_top_map.xrpt"/>
      <outfile xil_pn:name="perceptron_top_summary.xml"/>
      <outfile xil_pn:name="perceptron_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1399776999" xil_pn:in_ck="-2744011719412916702" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1399776986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="perceptron_top.ncd"/>
      <outfile xil_pn:name="perceptron_top.pad"/>
      <outfile xil_pn:name="perceptron_top.par"/>
      <outfile xil_pn:name="perceptron_top.ptwx"/>
      <outfile xil_pn:name="perceptron_top.unroutes"/>
      <outfile xil_pn:name="perceptron_top.xpi"/>
      <outfile xil_pn:name="perceptron_top_pad.csv"/>
      <outfile xil_pn:name="perceptron_top_pad.txt"/>
      <outfile xil_pn:name="perceptron_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1399777008" xil_pn:in_ck="2620131758334199799" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1399776999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="perceptron_top.bgn"/>
      <outfile xil_pn:name="perceptron_top.bit"/>
      <outfile xil_pn:name="perceptron_top.drc"/>
      <outfile xil_pn:name="perceptron_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1399776999" xil_pn:in_ck="-2048707257243962875" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1399776994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="perceptron_top.twr"/>
      <outfile xil_pn:name="perceptron_top.twx"/>
    </transform>
  </transforms>

</generated_project>
