<stg><name>xFResizeAreaUpScale_</name>


<trans_list>

<trans id="481" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="21" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:2  %lbuf_in0_V = alloca [320 x i24], align 4

]]></Node>
<StgValue><ssdm name="lbuf_in0_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:3  %lbuf_in1_V = alloca [320 x i24], align 4

]]></Node>
<StgValue><ssdm name="lbuf_in1_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="24" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:4  %lbuf_in2_V = alloca [320 x i24], align 4

]]></Node>
<StgValue><ssdm name="lbuf_in2_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:5  %Hoffset_V = alloca [1280 x i13], align 2

]]></Node>
<StgValue><ssdm name="Hoffset_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:6  %Voffset_V = alloca [720 x i13], align 2

]]></Node>
<StgValue><ssdm name="Voffset_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:7  %Hweight = alloca [1280 x i32], align 16

]]></Node>
<StgValue><ssdm name="Hweight"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %Vweight = alloca [721 x i32], align 16

]]></Node>
<StgValue><ssdm name="Vweight"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="38" op_0_bw="38" op_1_bw="45" op_2_bw="12">
<![CDATA[
arrayctor.loop1.preheader:10  %tmp = call fastcc i38 @xFUDivAreaUp_2(i45 1374389534720, i12 zeroext 1280)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="38" op_0_bw="38" op_1_bw="45" op_2_bw="12">
<![CDATA[
arrayctor.loop1.preheader:10  %tmp = call fastcc i38 @xFUDivAreaUp_2(i45 1374389534720, i12 zeroext 1280)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="38" op_0_bw="38" op_1_bw="45" op_2_bw="12">
<![CDATA[
arrayctor.loop1.preheader:11  %tmp_s = call fastcc i38 @xFUDivAreaUp_2(i45 773094113280, i12 zeroext 720)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="38">
<![CDATA[
arrayctor.loop1.preheader:14  %trunc_ln669 = trunc i38 %tmp to i32

]]></Node>
<StgValue><ssdm name="trunc_ln669"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="38" op_0_bw="38" op_1_bw="45" op_2_bw="12">
<![CDATA[
arrayctor.loop1.preheader:11  %tmp_s = call fastcc i38 @xFUDivAreaUp_2(i45 773094113280, i12 zeroext 720)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="38" op_0_bw="38" op_1_bw="45" op_2_bw="12">
<![CDATA[
arrayctor.loop1.preheader:12  %inv_Xscale = call fastcc i38 @xFUDivAreaUp_2(i45 5497558138880, i12 zeroext 320)

]]></Node>
<StgValue><ssdm name="inv_Xscale"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="38" op_0_bw="38" op_1_bw="45" op_2_bw="12">
<![CDATA[
arrayctor.loop1.preheader:12  %inv_Xscale = call fastcc i38 @xFUDivAreaUp_2(i45 5497558138880, i12 zeroext 320)

]]></Node>
<StgValue><ssdm name="inv_Xscale"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="38" op_0_bw="38" op_1_bw="45" op_2_bw="12">
<![CDATA[
arrayctor.loop1.preheader:13  %inv_Yscale = call fastcc i38 @xFUDivAreaUp_2(i45 3092376453120, i12 zeroext 180)

]]></Node>
<StgValue><ssdm name="inv_Yscale"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i24* %resize_out_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [15 x i8]* @p_str63, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln661"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="38" op_0_bw="38" op_1_bw="45" op_2_bw="12">
<![CDATA[
arrayctor.loop1.preheader:13  %inv_Yscale = call fastcc i38 @xFUDivAreaUp_2(i45 3092376453120, i12 zeroext 180)

]]></Node>
<StgValue><ssdm name="inv_Yscale"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="43" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %zext_ln669 = zext i32 %trunc_ln669 to i43

]]></Node>
<StgValue><ssdm name="zext_ln669"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="58" op_0_bw="38">
<![CDATA[
arrayctor.loop1.preheader:16  %zext_ln669_1 = zext i38 %inv_Xscale to i58

]]></Node>
<StgValue><ssdm name="zext_ln669_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:17  br label %0

]]></Node>
<StgValue><ssdm name="br_ln669"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %t_V = phi i11 [ 0, %arrayctor.loop1.preheader ], [ %x_V, %Hoffset_loop_end ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="43" op_0_bw="43" op_1_bw="0" op_2_bw="43" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i43 [ 0, %arrayctor.loop1.preheader ], [ %add_ln673_1, %Hoffset_loop_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln887 = icmp ult i11 %t_V, -768

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %x_V = add i11 %t_V, 1

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln887, label %Hoffset_loop_begin, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln669"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Hoffset_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str64) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln670"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Hoffset_loop_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str64)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Hoffset_loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln671"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="11">
<![CDATA[
Hoffset_loop_begin:3  %zext_ln544 = zext i11 %t_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
Hoffset_loop_begin:4  %add_ln673_1 = add i43 %phi_mul, %zext_ln669

]]></Node>
<StgValue><ssdm name="add_ln673_1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
Hoffset_loop_begin:5  %add_ln673 = add i43 %phi_mul, 429496

]]></Node>
<StgValue><ssdm name="add_ln673"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
Hoffset_loop_begin:6  %tmp_10 = call i11 @_ssdm_op_PartSelect.i11.i43.i32.i32(i43 %add_ln673, i32 32, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="11">
<![CDATA[
Hoffset_loop_begin:7  %offset_temp_V_3 = zext i11 %tmp_10 to i13

]]></Node>
<StgValue><ssdm name="offset_temp_V_3"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="43" op_0_bw="43" op_1_bw="11" op_2_bw="32">
<![CDATA[
Hoffset_loop_begin:8  %tmp_11 = call i43 @_ssdm_op_BitConcatenate.i43.i11.i32(i11 %x_V, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="59" op_0_bw="43">
<![CDATA[
Hoffset_loop_begin:9  %zext_ln215 = zext i43 %tmp_11 to i59

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="11">
<![CDATA[
Hoffset_loop_begin:10  %zext_ln215_8 = zext i11 %tmp_10 to i14

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Hoffset_loop_begin:11  %ret_V = add i14 %zext_ln215_8, 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="58" op_0_bw="14">
<![CDATA[
Hoffset_loop_begin:12  %zext_ln544_4 = zext i14 %ret_V to i58

]]></Node>
<StgValue><ssdm name="zext_ln544_4"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
Hoffset_loop_begin:13  %mul_ln544 = mul i58 %zext_ln544_4, %zext_ln669_1

]]></Node>
<StgValue><ssdm name="mul_ln544"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="59" op_0_bw="58">
<![CDATA[
Hoffset_loop_begin:14  %zext_ln1472 = zext i58 %mul_ln544 to i59

]]></Node>
<StgValue><ssdm name="zext_ln1472"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
Hoffset_loop_begin:15  %Xtemp = sub i59 %zext_ln215, %zext_ln1472

]]></Node>
<StgValue><ssdm name="Xtemp"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="59" op_2_bw="32">
<![CDATA[
Hoffset_loop_begin:16  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i59.i32(i59 %Xtemp, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Hoffset_loop_begin:17  br i1 %tmp_12, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln675"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="59">
<![CDATA[
:0  %trunc_ln678 = trunc i59 %Xtemp to i32

]]></Node>
<StgValue><ssdm name="trunc_ln678"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %Hweight_addr_1 = getelementptr inbounds [1280 x i32]* %Hweight, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="Hweight_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 %trunc_ln678, i32* %Hweight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln678"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %Hoffset_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %Hweight_addr = getelementptr inbounds [1280 x i32]* %Hweight, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="Hweight_addr"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:1  store i32 0, i32* %Hweight_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln676"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %Hoffset_loop_end

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
Hoffset_loop_end:0  %Hoffset_V_addr = getelementptr [1280 x i13]* %Hoffset_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="Hoffset_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="13" op_1_bw="11">
<![CDATA[
Hoffset_loop_end:1  store i13 %offset_temp_V_3, i13* %Hoffset_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln699"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Hoffset_loop_end:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str64, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
Hoffset_loop_end:3  br label %0

]]></Node>
<StgValue><ssdm name="br_ln669"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="38">
<![CDATA[
.preheader.preheader:0  %trunc_ln1597 = trunc i38 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="trunc_ln1597"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="42" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %zext_ln1597 = zext i32 %trunc_ln1597 to i42

]]></Node>
<StgValue><ssdm name="zext_ln1597"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="58" op_0_bw="38">
<![CDATA[
.preheader.preheader:2  %zext_ln1597_1 = zext i38 %inv_Yscale to i58

]]></Node>
<StgValue><ssdm name="zext_ln1597_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln704"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:0  %t_V_4 = phi i10 [ %x_V_1, %Voffset_loop_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="42" op_0_bw="42" op_1_bw="0" op_2_bw="42" op_3_bw="0">
<![CDATA[
.preheader:1  %phi_mul474 = phi i42 [ %add_ln709_1, %Voffset_loop_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul474"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %icmp_ln887_7 = icmp ult i10 %t_V_4, -304

]]></Node>
<StgValue><ssdm name="icmp_ln887_7"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %x_V_1 = add i10 %t_V_4, 1

]]></Node>
<StgValue><ssdm name="x_V_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln887_7, label %Voffset_loop_begin, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln704"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Voffset_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str65) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln705"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Voffset_loop_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str65)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Voffset_loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln706"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
Voffset_loop_begin:3  %zext_ln544_5 = zext i10 %t_V_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
Voffset_loop_begin:4  %add_ln709_1 = add i42 %phi_mul474, %zext_ln1597

]]></Node>
<StgValue><ssdm name="add_ln709_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
Voffset_loop_begin:5  %add_ln709 = add i42 %phi_mul474, 429496

]]></Node>
<StgValue><ssdm name="add_ln709"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
Voffset_loop_begin:6  %tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i42.i32.i32(i42 %add_ln709, i32 32, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="10">
<![CDATA[
Voffset_loop_begin:7  %offset_temp_V = zext i10 %tmp_13 to i13

]]></Node>
<StgValue><ssdm name="offset_temp_V"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="42" op_0_bw="42" op_1_bw="10" op_2_bw="32">
<![CDATA[
Voffset_loop_begin:8  %tmp_14 = call i42 @_ssdm_op_BitConcatenate.i42.i10.i32(i10 %x_V_1, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="59" op_0_bw="42">
<![CDATA[
Voffset_loop_begin:9  %zext_ln215_9 = zext i42 %tmp_14 to i59

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="10">
<![CDATA[
Voffset_loop_begin:10  %zext_ln215_10 = zext i10 %tmp_13 to i14

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Voffset_loop_begin:11  %ret_V_3 = add i14 %zext_ln215_10, 1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="58" op_0_bw="14">
<![CDATA[
Voffset_loop_begin:12  %zext_ln544_6 = zext i14 %ret_V_3 to i58

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
Voffset_loop_begin:13  %mul_ln544_1 = mul i58 %zext_ln544_6, %zext_ln1597_1

]]></Node>
<StgValue><ssdm name="mul_ln544_1"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="59" op_0_bw="58">
<![CDATA[
Voffset_loop_begin:14  %zext_ln1472_1 = zext i58 %mul_ln544_1 to i59

]]></Node>
<StgValue><ssdm name="zext_ln1472_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
Voffset_loop_begin:15  %Ytemp = sub i59 %zext_ln215_9, %zext_ln1472_1

]]></Node>
<StgValue><ssdm name="Ytemp"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="59" op_2_bw="32">
<![CDATA[
Voffset_loop_begin:16  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i59.i32(i59 %Ytemp, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Voffset_loop_begin:17  br i1 %tmp_15, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln711"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %icmp_ln887_8 = icmp ult i10 %tmp_13, 179

]]></Node>
<StgValue><ssdm name="icmp_ln887_8"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="59">
<![CDATA[
:1  %trunc_ln714 = trunc i59 %Ytemp to i32

]]></Node>
<StgValue><ssdm name="trunc_ln714"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %select_ln714 = select i1 %icmp_ln887_8, i32 %trunc_ln714, i32 0

]]></Node>
<StgValue><ssdm name="select_ln714"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Vweight_addr_1 = getelementptr inbounds [721 x i32]* %Vweight, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="Vweight_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store i32 %select_ln714, i32* %Vweight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln714"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %Voffset_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %Vweight_addr = getelementptr inbounds [721 x i32]* %Vweight, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="Vweight_addr"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:1  store i32 0, i32* %Vweight_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %Voffset_loop_end

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
Voffset_loop_end:0  %Voffset_V_addr = getelementptr [720 x i13]* %Voffset_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="Voffset_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
Voffset_loop_end:1  %icmp_ln887_9 = icmp ugt i13 %offset_temp_V, 179

]]></Node>
<StgValue><ssdm name="icmp_ln887_9"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Voffset_loop_end:2  %offset_temp_V_2 = select i1 %icmp_ln887_9, i13 179, i13 %offset_temp_V

]]></Node>
<StgValue><ssdm name="offset_temp_V_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="13" op_1_bw="10">
<![CDATA[
Voffset_loop_end:3  store i13 %offset_temp_V_2, i13* %Voffset_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln720"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Voffset_loop_end:4  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str65, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
Voffset_loop_end:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln704"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader2:0  %t_V_5 = phi i9 [ %x_V_2, %hls_label_74 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader2:1  %index_assign = phi i9 [ %add_ln736, %hls_label_74 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="index_assign"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader2:2  %icmp_ln733 = icmp eq i9 %index_assign, -192

]]></Node>
<StgValue><ssdm name="icmp_ln733"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader2:3  %x_V_2 = add i9 %t_V_5, 1

]]></Node>
<StgValue><ssdm name="x_V_2"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln733, label %.preheader6.preheader, label %hls_label_74

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_74:2  %add_ln736 = add i9 %index_assign, 1

]]></Node>
<StgValue><ssdm name="add_ln736"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_74:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str66)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_74:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln734"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_74:3  %tmp_in_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %stream_in_data_V)

]]></Node>
<StgValue><ssdm name="tmp_in_V"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
hls_label_74:4  %zext_ln544_7 = zext i9 %t_V_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_7"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_74:5  %lbuf_in0_V_addr = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
hls_label_74:6  store i24 %tmp_in_V, i24* %lbuf_in0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln737"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_74:7  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str66, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
hls_label_74:8  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader6:0  %t_V_6 = phi i13 [ %x_V_3, %hls_label_75 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="t_V_6"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader6:1  %index_assign_2 = phi i17 [ %read_index, %hls_label_75 ], [ 320, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="index_assign_2"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader6:2  %icmp_ln740 = icmp eq i17 %index_assign_2, 640

]]></Node>
<StgValue><ssdm name="icmp_ln740"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader6:3  %x_V_3 = add i13 %t_V_6, 1

]]></Node>
<StgValue><ssdm name="x_V_3"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln740, label %.preheader1, label %hls_label_75

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_75:2  %read_index = add i17 %index_assign_2, 1

]]></Node>
<StgValue><ssdm name="read_index"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_75:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str67)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_75:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln741"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_75:3  %tmp_in_V_1 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %stream_in_data_V)

]]></Node>
<StgValue><ssdm name="tmp_in_V_1"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="13">
<![CDATA[
hls_label_75:4  %zext_ln544_8 = zext i13 %t_V_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_8"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_75:5  %lbuf_in1_V_addr = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_8

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
hls_label_75:6  store i24 %tmp_in_V_1, i24* %lbuf_in1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln744"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_75:7  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str67, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
hls_label_75:8  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="32">
<![CDATA[
.preheader1:0  %line0_0_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="line0_0_V_2"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="32">
<![CDATA[
.preheader1:1  %line0_1_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="line0_1_V_2"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="32">
<![CDATA[
.preheader1:2  %line0_2_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="line0_2_V_2"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="32">
<![CDATA[
.preheader1:3  %line0_3_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="line0_3_V_2"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="32">
<![CDATA[
.preheader1:4  %line1_0_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="line1_0_V_2"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="32">
<![CDATA[
.preheader1:5  %line1_1_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="line1_1_V_2"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="32">
<![CDATA[
.preheader1:6  %line1_2_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="line1_2_V_2"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="32">
<![CDATA[
.preheader1:7  %line1_3_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="line1_3_V_2"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:8  br label %5

]]></Node>
<StgValue><ssdm name="br_ln759"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:0  %indvars_iv = phi i20 [ %add_ln748, %outerloop_end ], [ 1280, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %t_V_10 = phi i10 [ %ret_V_6, %outerloop_end ], [ 0, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="t_V_10"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %p_0887_0 = phi i2 [ %p_0887_3, %outerloop_end ], [ 0, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="p_0887_0"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3  %p_01010_0 = phi i2 [ %p_01010_3, %outerloop_end ], [ 1, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="p_01010_0"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4  %p_0893_0 = phi i2 [ %p_0893_3, %outerloop_end ], [ -2, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="p_0893_0"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:5  %p_0821_0 = phi i16 [ %lind1_V_5, %outerloop_end ], [ 0, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="p_0821_0"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:6  %p_0823_0 = phi i16 [ %lind1_V_6, %outerloop_end ], [ 1, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="p_0823_0"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:7  %p_0831_0 = phi i16 [ %t_V_9, %outerloop_end ], [ -1, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="p_0831_0"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:8  %lind1_V_7 = phi i16 [ %out_j_V_1, %outerloop_end ], [ 2, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="lind1_V_7"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:9  %write_index_0 = phi i20 [ %write_index, %outerloop_end ], [ 0, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="write_index_0"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:10  %read_flag_0 = phi i1 [ %and_ln887, %outerloop_end ], [ false, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="read_flag_0"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %icmp_ln887_10 = icmp ult i10 %t_V_10, -304

]]></Node>
<StgValue><ssdm name="icmp_ln887_10"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %ret_V_6 = add i10 %t_V_10, 1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln887_10, label %outerloop_begin, label %24

]]></Node>
<StgValue><ssdm name="br_ln748"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
outerloop_begin:2  %icmp_ln879 = icmp eq i2 %p_0893_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
outerloop_begin:3  %icmp_ln879_1 = icmp eq i2 %p_0893_0, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
outerloop_begin:4  %lind1_V = select i1 %icmp_ln879_1, i16 %p_0821_0, i16 %lind1_V_7

]]></Node>
<StgValue><ssdm name="lind1_V"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
outerloop_begin:5  %lind1_V_2 = select i1 %icmp_ln879_1, i16 %lind1_V_7, i16 %p_0823_0

]]></Node>
<StgValue><ssdm name="lind1_V_2"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
outerloop_begin:6  %lind1_V_3 = select i1 %icmp_ln879, i16 %p_0821_0, i16 %lind1_V

]]></Node>
<StgValue><ssdm name="lind1_V_3"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
outerloop_begin:7  %lind1_V_4 = select i1 %icmp_ln879, i16 %p_0823_0, i16 %lind1_V_2

]]></Node>
<StgValue><ssdm name="lind1_V_4"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
outerloop_begin:8  %t_V_7 = select i1 %icmp_ln879, i16 %lind1_V_7, i16 %p_0831_0

]]></Node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
outerloop_begin:9  %out_j_V = add i16 %lind1_V_7, 1

]]></Node>
<StgValue><ssdm name="out_j_V"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
outerloop_begin:10  %lind1_V_5 = select i1 %read_flag_0, i16 %lind1_V_3, i16 %p_0821_0

]]></Node>
<StgValue><ssdm name="lind1_V_5"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
outerloop_begin:11  %lind1_V_6 = select i1 %read_flag_0, i16 %lind1_V_4, i16 %p_0823_0

]]></Node>
<StgValue><ssdm name="lind1_V_6"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
outerloop_begin:12  %t_V_9 = select i1 %read_flag_0, i16 %t_V_7, i16 %p_0831_0

]]></Node>
<StgValue><ssdm name="t_V_9"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
outerloop_begin:13  %out_j_V_1 = select i1 %read_flag_0, i16 %out_j_V, i16 %lind1_V_7

]]></Node>
<StgValue><ssdm name="out_j_V_1"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="10">
<![CDATA[
outerloop_begin:14  %zext_ln544_9 = zext i10 %t_V_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_9"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
outerloop_begin:15  %Voffset_V_addr_1 = getelementptr [720 x i13]* %Voffset_V, i64 0, i64 %zext_ln544_9

]]></Node>
<StgValue><ssdm name="Voffset_V_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="10">
<![CDATA[
outerloop_begin:16  %Yoffset_V = load i13* %Voffset_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="Yoffset_V"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
outerloop_begin:17  %Vweight_addr_2 = getelementptr inbounds [721 x i32]* %Vweight, i64 0, i64 %zext_ln544_9

]]></Node>
<StgValue><ssdm name="Vweight_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
outerloop_begin:18  %Yweight = load i32* %Vweight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Yweight"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
outerloop_begin:51  %icmp_ln887_11 = icmp ult i10 %t_V_10, -305

]]></Node>
<StgValue><ssdm name="icmp_ln887_11"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="10">
<![CDATA[
outerloop_begin:52  %zext_ln544_10 = zext i10 %ret_V_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_10"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
outerloop_begin:53  %Voffset_V_addr_2 = getelementptr [720 x i13]* %Voffset_V, i64 0, i64 %zext_ln544_10

]]></Node>
<StgValue><ssdm name="Voffset_V_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="10">
<![CDATA[
outerloop_begin:54  %Voffset_V_load = load i13* %Voffset_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="Voffset_V_load"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
outerloop_begin:58  %icmp_ln887_12 = icmp ult i16 %out_j_V_1, 180

]]></Node>
<StgValue><ssdm name="icmp_ln887_12"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln913"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
outerloop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str68) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln749"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
outerloop_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str68)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="10">
<![CDATA[
outerloop_begin:16  %Yoffset_V = load i13* %Voffset_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="Yoffset_V"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
outerloop_begin:18  %Yweight = load i32* %Vweight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Yweight"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="13">
<![CDATA[
outerloop_begin:19  %zext_ln879 = zext i13 %Yoffset_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln879"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
outerloop_begin:20  %icmp_ln879_2 = icmp eq i16 %zext_ln879, %lind1_V_5

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="13">
<![CDATA[
outerloop_begin:21  %zext_ln215_11 = zext i13 %Yoffset_V to i14

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
outerloop_begin:22  %ret_V_4 = add i14 %zext_ln215_11, 1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="14">
<![CDATA[
outerloop_begin:23  %zext_ln1353 = zext i14 %ret_V_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1353"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
outerloop_begin:24  %icmp_ln879_3 = icmp eq i16 %zext_ln1353, %lind1_V_6

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
outerloop_begin:25  %icmp_ln879_4 = icmp eq i16 %zext_ln879, %lind1_V_6

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
outerloop_begin:26  %icmp_ln879_5 = icmp eq i16 %zext_ln1353, %t_V_9

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
outerloop_begin:27  %icmp_ln879_6 = icmp eq i16 %zext_ln879, %t_V_9

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
outerloop_begin:28  %icmp_ln879_7 = icmp eq i16 %zext_ln1353, %lind1_V_5

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:29  %select_ln782 = select i1 %icmp_ln879_7, i2 -2, i2 %p_0887_0

]]></Node>
<StgValue><ssdm name="select_ln782"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:30  %select_ln782_1 = select i1 %icmp_ln879_7, i2 0, i2 %p_01010_0

]]></Node>
<StgValue><ssdm name="select_ln782_1"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:31  %select_ln782_2 = select i1 %icmp_ln879_7, i2 1, i2 %p_0893_0

]]></Node>
<StgValue><ssdm name="select_ln782_2"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:32  %and_ln879 = and i1 %icmp_ln879_2, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln879"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:33  %and_ln879_1 = and i1 %icmp_ln879_5, %icmp_ln879_4

]]></Node>
<StgValue><ssdm name="and_ln879_1"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:34  %or_ln879 = or i1 %and_ln879, %and_ln879_1

]]></Node>
<StgValue><ssdm name="or_ln879"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:35  %xor_ln879 = xor i1 %or_ln879, true

]]></Node>
<StgValue><ssdm name="xor_ln879"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:36  %sel_tmp80 = and i1 %icmp_ln879_6, %xor_ln879

]]></Node>
<StgValue><ssdm name="sel_tmp80"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:37  %sel_tmp81 = select i1 %sel_tmp80, i2 %select_ln782, i2 %p_0887_0

]]></Node>
<StgValue><ssdm name="sel_tmp81"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:38  %and_ln879_2 = and i1 %icmp_ln879_2, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln879_2"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:39  %xor_ln879_1 = xor i1 %and_ln879_2, true

]]></Node>
<StgValue><ssdm name="xor_ln879_1"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:40  %tmp145 = and i1 %icmp_ln879_5, %xor_ln879_1

]]></Node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:41  %sel_tmp88 = and i1 %tmp145, %icmp_ln879_4

]]></Node>
<StgValue><ssdm name="sel_tmp88"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="1">
<![CDATA[
outerloop_begin:42  %sel_tmp83 = zext i1 %sel_tmp88 to i2

]]></Node>
<StgValue><ssdm name="sel_tmp83"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:43  %empty_93 = or i1 %sel_tmp88, %and_ln879

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:44  %p_0887_3 = select i1 %empty_93, i2 %sel_tmp83, i2 %sel_tmp81

]]></Node>
<StgValue><ssdm name="p_0887_3"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:45  %sel_tmp106 = select i1 %sel_tmp80, i2 %select_ln782_1, i2 %p_01010_0

]]></Node>
<StgValue><ssdm name="sel_tmp106"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:46  %sel_tmp108 = select i1 %sel_tmp88, i2 -2, i2 1

]]></Node>
<StgValue><ssdm name="sel_tmp108"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:47  %p_01010_3 = select i1 %empty_93, i2 %sel_tmp108, i2 %sel_tmp106

]]></Node>
<StgValue><ssdm name="p_01010_3"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:48  %sel_tmp131 = select i1 %sel_tmp80, i2 %select_ln782_2, i2 %p_0893_0

]]></Node>
<StgValue><ssdm name="sel_tmp131"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:49  %sel_tmp133 = select i1 %sel_tmp88, i2 0, i2 -2

]]></Node>
<StgValue><ssdm name="sel_tmp133"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
outerloop_begin:50  %p_0893_3 = select i1 %empty_93, i2 %sel_tmp133, i2 %sel_tmp131

]]></Node>
<StgValue><ssdm name="p_0893_3"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="10">
<![CDATA[
outerloop_begin:54  %Voffset_V_load = load i13* %Voffset_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="Voffset_V_load"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
outerloop_begin:55  %icmp_ln791 = icmp ne i13 %Voffset_V_load, %Yoffset_V

]]></Node>
<StgValue><ssdm name="icmp_ln791"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:56  %and_ln887 = and i1 %icmp_ln887_11, %icmp_ln791

]]></Node>
<StgValue><ssdm name="and_ln887"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
outerloop_begin:57  %write_index = add i20 %write_index_0, 1280

]]></Node>
<StgValue><ssdm name="write_index"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
outerloop_begin:59  %icmp_ln879_8 = icmp eq i2 %p_0893_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
outerloop_begin:60  %icmp_ln879_9 = icmp eq i2 %p_0893_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
outerloop_begin:61  %icmp_ln879_10 = icmp eq i2 %p_0887_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_10"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
outerloop_begin:62  %icmp_ln879_11 = icmp eq i2 %p_01010_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_11"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
outerloop_begin:63  %icmp_ln879_12 = icmp eq i2 %p_0887_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_12"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
outerloop_begin:64  %icmp_ln879_13 = icmp eq i2 %p_01010_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_13"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:65  %xor_ln879_2 = xor i1 %icmp_ln879_11, true

]]></Node>
<StgValue><ssdm name="xor_ln879_2"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:66  %xor_ln879_3 = xor i1 %icmp_ln879_10, true

]]></Node>
<StgValue><ssdm name="xor_ln879_3"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:67  %xor_ln879_4 = xor i1 %icmp_ln879_13, true

]]></Node>
<StgValue><ssdm name="xor_ln879_4"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:68  %xor_ln879_5 = xor i1 %icmp_ln879_12, true

]]></Node>
<StgValue><ssdm name="xor_ln879_5"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
outerloop_begin:69  %and_ln879_10 = and i1 %icmp_ln879_13, %xor_ln879_5

]]></Node>
<StgValue><ssdm name="and_ln879_10"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
outerloop_begin:70  br label %6

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %r_V = phi i11 [ 0, %outerloop_begin ], [ %i_V, %innerloop_end ]

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:1  %index_assign_3 = phi i20 [ %write_index_0, %outerloop_begin ], [ %add_ln910, %innerloop_end ]

]]></Node>
<StgValue><ssdm name="index_assign_3"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:2  %icmp_ln805 = icmp eq i20 %index_assign_3, %indvars_iv

]]></Node>
<StgValue><ssdm name="icmp_ln805"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %i_V = add i11 %r_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln805, label %outerloop_end, label %innerloop_begin

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="11">
<![CDATA[
innerloop_begin:3  %zext_ln544_11 = zext i11 %r_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_11"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
innerloop_begin:4  %Hoffset_V_addr_1 = getelementptr [1280 x i13]* %Hoffset_V, i64 0, i64 %zext_ln544_11

]]></Node>
<StgValue><ssdm name="Hoffset_V_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="11">
<![CDATA[
innerloop_begin:5  %block_start_V = load i13* %Hoffset_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="block_start_V"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
innerloop_begin:7  br i1 %and_ln887, label %7, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln813"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %icmp_ln887_14 = icmp ult i11 %r_V, 320

]]></Node>
<StgValue><ssdm name="icmp_ln887_14"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln813 = and i1 %icmp_ln887_14, %icmp_ln887_12

]]></Node>
<StgValue><ssdm name="and_ln813"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln813, label %8, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln813"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_8, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv, label %9

]]></Node>
<StgValue><ssdm name="br_ln815"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879_9, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln833"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
innerloop_end:50  %add_ln910 = add i20 1, %index_assign_3

]]></Node>
<StgValue><ssdm name="add_ln910"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
innerloop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str69) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln806"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
innerloop_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str69)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
innerloop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln807"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="11">
<![CDATA[
innerloop_begin:5  %block_start_V = load i13* %Hoffset_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="block_start_V"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
innerloop_begin:6  %icmp_ln887_13 = icmp ult i13 %block_start_V, 320

]]></Node>
<StgValue><ssdm name="icmp_ln887_13"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:0  %rhs_V_4 = zext i13 %block_start_V to i14

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:1  %zext_ln544_12 = zext i13 %block_start_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_12"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:2  %lbuf_in0_V_addr_2 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_12

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:3  %D0_0_V = load i24* %lbuf_in0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:4  %lbuf_in1_V_addr_3 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_12

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr_3"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:5  %D0_0_V_1 = load i24* %lbuf_in1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_1"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:6  %lbuf_in2_V_addr_2 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_12

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_addr_2"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:7  %D0_0_V_2 = load i24* %lbuf_in2_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_2"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:27  %add_ln1353_5 = add i14 %rhs_V_4, 1

]]></Node>
<StgValue><ssdm name="add_ln1353_5"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:28  %icmp_ln887_15 = icmp ult i14 %add_ln1353_5, 320

]]></Node>
<StgValue><ssdm name="icmp_ln887_15"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="14">
<![CDATA[
:0  %zext_ln544_13 = zext i14 %add_ln1353_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_13"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_10, label %14, label %19

]]></Node>
<StgValue><ssdm name="br_ln877"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
</and_exp><and_exp><literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879_12, label %18, label %22

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lbuf_in2_V_addr_6 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_addr_6"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="9">
<![CDATA[
:1  %D0_1_V_3 = load i24* %lbuf_in2_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_3"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lbuf_in1_V_addr_9 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr_9"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in1_V_load_4 = load i24* %lbuf_in1_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_load_4"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lbuf_in0_V_addr_9 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr_9"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in0_V_load_7 = load i24* %lbuf_in0_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_load_7"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lbuf_in1_V_addr_7 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr_7"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="9">
<![CDATA[
:1  %D0_1_V_2 = load i24* %lbuf_in1_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_2"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lbuf_in2_V_addr_8 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_addr_8"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in2_V_load_7 = load i24* %lbuf_in2_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_load_7"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lbuf_in0_V_addr_8 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr_8"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in0_V_load_6 = load i24* %lbuf_in0_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_load_6"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lbuf_in0_V_addr_5 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr_5"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="9">
<![CDATA[
:1  %D0_1_V_1 = load i24* %lbuf_in0_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_1"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lbuf_in2_V_addr_5 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_addr_5"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in2_V_load_4 = load i24* %lbuf_in2_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_load_4"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lbuf_in1_V_addr_6 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr_6"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in1_V_load_1 = load i24* %lbuf_in1_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_load_1"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  %stream_in_data_V_rea = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %stream_in_data_V)

]]></Node>
<StgValue><ssdm name="stream_in_data_V_rea"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:0  %lbuf_in2_V_addr = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_11

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_addr"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:1  store i24 %stream_in_data_V_rea, i24* %lbuf_in2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln853"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:2  %rhs_V_3 = zext i13 %block_start_V to i14

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:3  %zext_ln544_17 = zext i13 %block_start_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_17"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:4  %lbuf_in0_V_addr_4 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_17

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr_4"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:5  %D0_0_V_11 = load i24* %lbuf_in0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_11"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:6  %lbuf_in1_V_addr_5 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_17

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr_5"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:7  %lbuf_in1_V_load = load i24* %lbuf_in1_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_load"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:10  %add_ln1353_4 = add i14 %rhs_V_3, 1

]]></Node>
<StgValue><ssdm name="add_ln1353_4"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:11  %icmp_ln887_18 = icmp ult i14 %add_ln1353_4, 320

]]></Node>
<StgValue><ssdm name="icmp_ln887_18"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
<literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="14">
<![CDATA[
:0  %zext_ln544_19 = zext i14 %add_ln1353_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_19"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
<literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lbuf_in0_V_addr_7 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_19

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr_7"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
<literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="9">
<![CDATA[
:2  %D0_1_V_5 = load i24* %lbuf_in0_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_5"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
<literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %lbuf_in1_V_addr_8 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_19

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr_8"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
<literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="9">
<![CDATA[
:4  %lbuf_in1_V_load_3 = load i24* %lbuf_in1_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_load_3"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:0  %lbuf_in1_V_addr_1 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_11

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:1  store i24 %stream_in_data_V_rea, i24* %lbuf_in1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln835"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:2  %rhs_V_2 = zext i13 %block_start_V to i14

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:3  %zext_ln544_16 = zext i13 %block_start_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_16"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:4  %lbuf_in2_V_addr_4 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_16

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_addr_4"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:5  %D0_0_V_10 = load i24* %lbuf_in2_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_10"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:6  %lbuf_in0_V_addr_3 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_16

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr_3"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:7  %lbuf_in0_V_load = load i24* %lbuf_in0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_load"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:10  %add_ln1353_3 = add i14 %rhs_V_2, 1

]]></Node>
<StgValue><ssdm name="add_ln1353_3"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:11  %icmp_ln887_17 = icmp ult i14 %add_ln1353_3, 320

]]></Node>
<StgValue><ssdm name="icmp_ln887_17"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="14">
<![CDATA[
:0  %zext_ln544_18 = zext i14 %add_ln1353_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_18"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lbuf_in2_V_addr_7 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_18

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_addr_7"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="9">
<![CDATA[
:2  %D0_1_V_4 = load i24* %lbuf_in2_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_4"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %lbuf_in0_V_addr_6 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_18

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr_6"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="9">
<![CDATA[
:4  %lbuf_in0_V_load_4 = load i24* %lbuf_in0_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_load_4"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:0  %lbuf_in0_V_addr_1 = getelementptr [320 x i24]* %lbuf_in0_V, i64 0, i64 %zext_ln544_11

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_addr_1"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:1  store i24 %stream_in_data_V_rea, i24* %lbuf_in0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln817"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:2  %rhs_V = zext i13 %block_start_V to i14

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:3  %zext_ln544_14 = zext i13 %block_start_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_14"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:4  %lbuf_in1_V_addr_2 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_14

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:5  %D0_0_V_9 = load i24* %lbuf_in1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_9"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:6  %lbuf_in2_V_addr_1 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_14

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_addr_1"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:7  %lbuf_in2_V_load = load i24* %lbuf_in2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_load"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:10  %add_ln1353 = add i14 %rhs_V, 1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:11  %icmp_ln887_16 = icmp ult i14 %add_ln1353, 320

]]></Node>
<StgValue><ssdm name="icmp_ln887_16"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
<literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="14">
<![CDATA[
:0  %zext_ln544_15 = zext i14 %add_ln1353 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_15"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
<literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lbuf_in1_V_addr_4 = getelementptr [320 x i24]* %lbuf_in1_V, i64 0, i64 %zext_ln544_15

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_addr_4"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
<literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="9">
<![CDATA[
:2  %D0_1_V = load i24* %lbuf_in1_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
<literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %lbuf_in2_V_addr_3 = getelementptr [320 x i24]* %lbuf_in2_V, i64 0, i64 %zext_ln544_15

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_addr_3"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
<literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="9">
<![CDATA[
:4  %lbuf_in2_V_load_2 = load i24* %lbuf_in2_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_load_2"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
innerloop_end:32  %Hweight_addr_2 = getelementptr inbounds [1280 x i32]* %Hweight, i64 0, i64 %zext_ln544_11

]]></Node>
<StgValue><ssdm name="Hweight_addr_2"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="11">
<![CDATA[
innerloop_end:37  %Hweight_load = load i32* %Hweight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Hweight_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="353" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:3  %D0_0_V = load i24* %lbuf_in0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:5  %D0_0_V_1 = load i24* %lbuf_in1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_1"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:7  %D0_0_V_2 = load i24* %lbuf_in2_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_2"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:8  %and_ln879_3 = and i1 %icmp_ln887_13, %icmp_ln879_10

]]></Node>
<StgValue><ssdm name="and_ln879_3"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:9  %and_ln879_4 = and i1 %and_ln879_3, %icmp_ln879_11

]]></Node>
<StgValue><ssdm name="and_ln879_4"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:10  %D0_0_V_3 = select i1 %and_ln879_4, i24 %D0_0_V, i24 %D0_0_V_2

]]></Node>
<StgValue><ssdm name="D0_0_V_3"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:11  %and_ln879_5 = and i1 %and_ln879_3, %xor_ln879_2

]]></Node>
<StgValue><ssdm name="and_ln879_5"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:12  %D0_0_V_4 = select i1 %and_ln879_5, i24 %D0_0_V, i24 %D0_0_V_3

]]></Node>
<StgValue><ssdm name="D0_0_V_4"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:13  %and_ln879_6 = and i1 %icmp_ln887_13, %xor_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln879_6"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:14  %and_ln879_7 = and i1 %and_ln879_6, %icmp_ln879_12

]]></Node>
<StgValue><ssdm name="and_ln879_7"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:15  %and_ln879_8 = and i1 %and_ln879_7, %icmp_ln879_13

]]></Node>
<StgValue><ssdm name="and_ln879_8"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:16  %D0_0_V_5 = select i1 %and_ln879_8, i24 %D0_0_V_1, i24 %D0_0_V_4

]]></Node>
<StgValue><ssdm name="D0_0_V_5"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:17  %and_ln879_9 = and i1 %and_ln879_7, %xor_ln879_4

]]></Node>
<StgValue><ssdm name="and_ln879_9"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:18  %D0_0_V_6 = select i1 %and_ln879_9, i24 %D0_0_V_1, i24 %D0_0_V_5

]]></Node>
<StgValue><ssdm name="D0_0_V_6"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:19  %and_ln879_11 = and i1 %and_ln879_10, %and_ln879_6

]]></Node>
<StgValue><ssdm name="and_ln879_11"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:20  %D0_0_V_7 = select i1 %and_ln879_11, i24 %D0_0_V_2, i24 %D0_0_V_6

]]></Node>
<StgValue><ssdm name="D0_0_V_7"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:21  %D0_0_V_8 = select i1 %icmp_ln887_13, i24 %D0_0_V_7, i24 0

]]></Node>
<StgValue><ssdm name="D0_0_V_8"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:22  %select_ln879 = select i1 %and_ln879_5, i24 %D0_0_V_2, i24 %D0_0_V_1

]]></Node>
<StgValue><ssdm name="select_ln879"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:23  %select_ln879_1 = select i1 %and_ln879_8, i24 %D0_0_V, i24 %select_ln879

]]></Node>
<StgValue><ssdm name="select_ln879_1"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:24  %select_ln879_2 = select i1 %and_ln879_9, i24 %D0_0_V_2, i24 %select_ln879_1

]]></Node>
<StgValue><ssdm name="select_ln879_2"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:25  %select_ln879_3 = select i1 %and_ln879_11, i24 %D0_0_V, i24 %select_ln879_2

]]></Node>
<StgValue><ssdm name="select_ln879_3"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:26  %D1_0_V_1 = select i1 %icmp_ln887_13, i24 %select_ln879_3, i24 0

]]></Node>
<StgValue><ssdm name="D1_0_V_1"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv:29  br i1 %icmp_ln887_15, label %15, label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="9">
<![CDATA[
:1  %D0_1_V_3 = load i24* %lbuf_in2_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_3"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln879_13, label %21, label %23

]]></Node>
<StgValue><ssdm name="br_ln896"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in1_V_load_4 = load i24* %lbuf_in1_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_load_4"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in0_V_load_7 = load i24* %lbuf_in0_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_load_7"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln897"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="9">
<![CDATA[
:1  %D0_1_V_2 = load i24* %lbuf_in1_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_2"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln879_13, label %17, label %20

]]></Node>
<StgValue><ssdm name="br_ln888"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in2_V_load_7 = load i24* %lbuf_in2_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_load_7"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in0_V_load_6 = load i24* %lbuf_in0_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_load_6"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="9">
<![CDATA[
:1  %D0_1_V_1 = load i24* %lbuf_in0_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_1"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln879_11, label %13, label %16

]]></Node>
<StgValue><ssdm name="br_ln880"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in2_V_load_4 = load i24* %lbuf_in2_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_load_4"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="9">
<![CDATA[
:1  %lbuf_in1_V_load_1 = load i24* %lbuf_in1_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_load_1"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln813" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="0"/>
<literal name="icmp_ln887_15" val="1"/>
<literal name="icmp_ln879_10" val="1"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:5  %D0_0_V_11 = load i24* %lbuf_in0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_11"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:7  %lbuf_in1_V_load = load i24* %lbuf_in1_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_load"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:8  %select_ln887_8 = select i1 %icmp_ln887_13, i24 %D0_0_V_11, i24 0

]]></Node>
<StgValue><ssdm name="select_ln887_8"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:9  %D1_0_V_3 = select i1 %icmp_ln887_13, i24 %lbuf_in1_V_load, i24 0

]]></Node>
<StgValue><ssdm name="D1_0_V_3"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv:12  br i1 %icmp_ln887_18, label %10, label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln857"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
<literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="9">
<![CDATA[
:2  %D0_1_V_5 = load i24* %lbuf_in0_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_5"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
<literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="9">
<![CDATA[
:4  %lbuf_in1_V_load_3 = load i24* %lbuf_in1_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in1_V_load_3"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="0"/>
<literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln861"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:5  %D0_0_V_10 = load i24* %lbuf_in2_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_10"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:7  %lbuf_in0_V_load = load i24* %lbuf_in0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_load"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:8  %select_ln887_6 = select i1 %icmp_ln887_13, i24 %D0_0_V_10, i24 0

]]></Node>
<StgValue><ssdm name="select_ln887_6"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:9  %D1_0_V_2 = select i1 %icmp_ln887_13, i24 %lbuf_in0_V_load, i24 0

]]></Node>
<StgValue><ssdm name="D1_0_V_2"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv:12  br i1 %icmp_ln887_17, label %11, label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln839"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="9">
<![CDATA[
:2  %D0_1_V_4 = load i24* %lbuf_in2_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V_4"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="9">
<![CDATA[
:4  %lbuf_in0_V_load_4 = load i24* %lbuf_in0_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in0_V_load_4"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln843"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:5  %D0_0_V_9 = load i24* %lbuf_in1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="D0_0_V_9"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="9">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:7  %lbuf_in2_V_load = load i24* %lbuf_in2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_load"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:8  %select_ln887 = select i1 %icmp_ln887_13, i24 %D0_0_V_9, i24 0

]]></Node>
<StgValue><ssdm name="select_ln887"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:9  %D1_0_V = select i1 %icmp_ln887_13, i24 %lbuf_in2_V_load, i24 0

]]></Node>
<StgValue><ssdm name="D1_0_V"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv:12  br i1 %icmp_ln887_16, label %12, label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln821"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
<literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="9">
<![CDATA[
:2  %D0_1_V = load i24* %lbuf_in1_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="D0_1_V"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
<literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="9">
<![CDATA[
:4  %lbuf_in2_V_load_2 = load i24* %lbuf_in2_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="lbuf_in2_V_load_2"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="and_ln887" val="1"/>
<literal name="and_ln813" val="1"/>
<literal name="icmp_ln879_8" val="1"/>
<literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %innerloop_end

]]></Node>
<StgValue><ssdm name="br_ln825"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0" op_12_bw="24" op_13_bw="0" op_14_bw="24" op_15_bw="0" op_16_bw="24" op_17_bw="0" op_18_bw="24" op_19_bw="0" op_20_bw="24" op_21_bw="0" op_22_bw="24" op_23_bw="0" op_24_bw="24" op_25_bw="0">
<![CDATA[
innerloop_end:0  %D1_V_1_0 = phi i24 [ %lbuf_in1_V_load_1, %13 ], [ %lbuf_in2_V_load_4, %16 ], [ %lbuf_in0_V_load_6, %17 ], [ %lbuf_in2_V_load_7, %20 ], [ %lbuf_in0_V_load_7, %21 ], [ %lbuf_in1_V_load_4, %23 ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv ], [ %lbuf_in2_V_load_2, %12 ], [ %lbuf_in0_V_load_4, %11 ], [ %lbuf_in1_V_load_3, %10 ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv ]

]]></Node>
<StgValue><ssdm name="D1_V_1_0"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0" op_12_bw="24" op_13_bw="0" op_14_bw="24" op_15_bw="0" op_16_bw="24" op_17_bw="0" op_18_bw="24" op_19_bw="0" op_20_bw="24" op_21_bw="0" op_22_bw="24" op_23_bw="0" op_24_bw="24" op_25_bw="0">
<![CDATA[
innerloop_end:1  %D1_V_0_1 = phi i24 [ %D1_0_V_1, %13 ], [ %D1_0_V_1, %16 ], [ %D1_0_V_1, %17 ], [ %D1_0_V_1, %20 ], [ %D1_0_V_1, %21 ], [ %D1_0_V_1, %23 ], [ %D1_0_V_1, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv ], [ %D1_0_V, %12 ], [ %D1_0_V_2, %11 ], [ %D1_0_V_3, %10 ], [ %D1_0_V_3, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv ], [ %D1_0_V_2, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv ], [ %D1_0_V, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv ]

]]></Node>
<StgValue><ssdm name="D1_V_0_1"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0" op_12_bw="24" op_13_bw="0" op_14_bw="24" op_15_bw="0" op_16_bw="24" op_17_bw="0" op_18_bw="24" op_19_bw="0" op_20_bw="24" op_21_bw="0" op_22_bw="24" op_23_bw="0" op_24_bw="24" op_25_bw="0">
<![CDATA[
innerloop_end:2  %D0_V_1_2 = phi i24 [ %D0_1_V_1, %13 ], [ %D0_1_V_1, %16 ], [ %D0_1_V_2, %17 ], [ %D0_1_V_2, %20 ], [ %D0_1_V_3, %21 ], [ %D0_1_V_3, %23 ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv ], [ %D0_1_V, %12 ], [ %D0_1_V_4, %11 ], [ %D0_1_V_5, %10 ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv ], [ 0, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv ]

]]></Node>
<StgValue><ssdm name="D0_V_1_2"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0" op_12_bw="24" op_13_bw="0" op_14_bw="24" op_15_bw="0" op_16_bw="24" op_17_bw="0" op_18_bw="24" op_19_bw="0" op_20_bw="24" op_21_bw="0" op_22_bw="24" op_23_bw="0" op_24_bw="24" op_25_bw="0">
<![CDATA[
innerloop_end:3  %D0_V_0_5 = phi i24 [ %D0_0_V_8, %13 ], [ %D0_0_V_8, %16 ], [ %D0_0_V_8, %17 ], [ %D0_0_V_8, %20 ], [ %D0_0_V_8, %21 ], [ %D0_0_V_8, %23 ], [ %D0_0_V_8, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit66._crit_edge_ifconv ], [ %select_ln887, %12 ], [ %select_ln887_6, %11 ], [ %select_ln887_8, %10 ], [ %select_ln887_8, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv ], [ %select_ln887_6, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit50_ifconv ], [ %select_ln887, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit62_ifconv ]

]]></Node>
<StgValue><ssdm name="D0_V_0_5"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24">
<![CDATA[
innerloop_end:4  %line0_0_V_2_load = load i24* %line0_0_V_2

]]></Node>
<StgValue><ssdm name="line0_0_V_2_load"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="24">
<![CDATA[
innerloop_end:5  %line0_1_V_2_load = load i24* %line0_1_V_2

]]></Node>
<StgValue><ssdm name="line0_1_V_2_load"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24">
<![CDATA[
innerloop_end:6  %line0_2_V_2_load = load i24* %line0_2_V_2

]]></Node>
<StgValue><ssdm name="line0_2_V_2_load"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="24">
<![CDATA[
innerloop_end:7  %line0_3_V_2_load = load i24* %line0_3_V_2

]]></Node>
<StgValue><ssdm name="line0_3_V_2_load"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="24">
<![CDATA[
innerloop_end:8  %line1_0_V_2_load = load i24* %line1_0_V_2

]]></Node>
<StgValue><ssdm name="line1_0_V_2_load"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24">
<![CDATA[
innerloop_end:9  %line1_1_V_2_load = load i24* %line1_1_V_2

]]></Node>
<StgValue><ssdm name="line1_1_V_2_load"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24">
<![CDATA[
innerloop_end:10  %line1_2_V_2_load = load i24* %line1_2_V_2

]]></Node>
<StgValue><ssdm name="line1_2_V_2_load"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24">
<![CDATA[
innerloop_end:11  %line1_3_V_2_load = load i24* %line1_3_V_2

]]></Node>
<StgValue><ssdm name="line1_3_V_2_load"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="96" op_0_bw="96" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="1">
<![CDATA[
innerloop_end:12  %call_ret1 = call fastcc { i24, i24, i24, i24 } @xfExtractPixels(i24 %line0_0_V_2_load, i24 %line0_1_V_2_load, i24 %line0_2_V_2_load, i24 %line0_3_V_2_load, i24 %D0_V_0_5, i1 false)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:13  %line0_0_V = extractvalue { i24, i24, i24, i24 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="line0_0_V"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:14  %line0_1_V = extractvalue { i24, i24, i24, i24 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="line0_1_V"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:15  %line0_2_V = extractvalue { i24, i24, i24, i24 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="line0_2_V"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:16  %line0_3_V = extractvalue { i24, i24, i24, i24 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="line0_3_V"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="96" op_0_bw="96" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="1">
<![CDATA[
innerloop_end:17  %call_ret = call fastcc { i24, i24, i24, i24 } @xfExtractPixels(i24 %line1_0_V_2_load, i24 %line1_1_V_2_load, i24 %line1_2_V_2_load, i24 %line1_3_V_2_load, i24 %D1_V_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:18  %line1_0_V = extractvalue { i24, i24, i24, i24 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="line1_0_V"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:19  %line1_1_V = extractvalue { i24, i24, i24, i24 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="line1_1_V"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:20  %line1_2_V = extractvalue { i24, i24, i24, i24 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="line1_2_V"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:21  %line1_3_V = extractvalue { i24, i24, i24, i24 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="line1_3_V"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="96" op_0_bw="96" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="1">
<![CDATA[
innerloop_end:22  %call_ret2 = call fastcc { i24, i24, i24, i24 } @xfExtractPixels(i24 %line0_0_V, i24 %line0_1_V, i24 %line0_2_V, i24 %line0_3_V, i24 %D0_V_1_2, i1 true)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:23  %line0_0_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="line0_0_V_1"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:24  %line0_1_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="line0_1_V_1"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:25  %line0_2_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="line0_2_V_1"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:26  %line0_3_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="line0_3_V_1"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="96" op_0_bw="96" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="1">
<![CDATA[
innerloop_end:27  %call_ret3 = call fastcc { i24, i24, i24, i24 } @xfExtractPixels(i24 %line1_0_V, i24 %line1_1_V, i24 %line1_2_V, i24 %line1_3_V, i24 %D1_V_1_0, i1 true)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:28  %line1_0_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="line1_0_V_1"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:29  %line1_1_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="line1_1_V_1"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:30  %line1_2_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="line1_2_V_1"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="96">
<![CDATA[
innerloop_end:31  %line1_3_V_1 = extractvalue { i24, i24, i24, i24 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="line1_3_V_1"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="24">
<![CDATA[
innerloop_end:33  %trunc_ln681 = trunc i24 %line0_0_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="24">
<![CDATA[
innerloop_end:34  %trunc_ln681_1 = trunc i24 %line0_1_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_1"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="24">
<![CDATA[
innerloop_end:35  %trunc_ln681_2 = trunc i24 %line1_0_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_2"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="24">
<![CDATA[
innerloop_end:36  %trunc_ln681_3 = trunc i24 %line1_1_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_3"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="11">
<![CDATA[
innerloop_end:37  %Hweight_load = load i32* %Hweight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Hweight_load"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32">
<![CDATA[
innerloop_end:38  %Pixels = call fastcc i8 @CoreProcessUpArea_2(i8 %trunc_ln681, i8 %trunc_ln681_1, i8 %trunc_ln681_2, i8 %trunc_ln681_3, i32 %Hweight_load, i32 %Yweight)

]]></Node>
<StgValue><ssdm name="Pixels"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
innerloop_end:39  %p_Result_i_i23_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line0_0_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_i_i23_0_0_1"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
innerloop_end:40  %p_Result_i_i16_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line0_1_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_i_i16_0_0_1"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
innerloop_end:41  %p_Result_i_i9_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line1_0_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_i_i9_0_0_1"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
innerloop_end:42  %p_Result_i_i_0_0_i_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line1_1_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_i_i_0_0_i_1"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32">
<![CDATA[
innerloop_end:43  %Pixels_0_1 = call fastcc i8 @CoreProcessUpArea_2(i8 %p_Result_i_i23_0_0_1, i8 %p_Result_i_i16_0_0_1, i8 %p_Result_i_i9_0_0_1, i8 %p_Result_i_i_0_0_i_1, i32 %Hweight_load, i32 %Yweight)

]]></Node>
<StgValue><ssdm name="Pixels_0_1"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
innerloop_end:44  %p_Result_i_i23_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line0_0_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_i_i23_0_0_2"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
innerloop_end:45  %p_Result_i_i16_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line0_1_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_i_i16_0_0_2"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
innerloop_end:46  %p_Result_i_i9_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line1_0_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_i_i9_0_0_2"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
innerloop_end:47  %p_Result_i_i_0_0_i_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line1_1_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_i_i_0_0_i_2"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32">
<![CDATA[
innerloop_end:48  %Pixels_0_2 = call fastcc i8 @CoreProcessUpArea_2(i8 %p_Result_i_i23_0_0_2, i8 %p_Result_i_i16_0_0_2, i8 %p_Result_i_i9_0_0_2, i8 %p_Result_i_i_0_0_i_2, i32 %Hweight_load, i32 %Yweight)

]]></Node>
<StgValue><ssdm name="Pixels_0_2"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
innerloop_end:49  %op2_V_read_assign = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %Pixels_0_2, i8 %Pixels_0_1, i8 %Pixels)

]]></Node>
<StgValue><ssdm name="op2_V_read_assign"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
innerloop_end:51  call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %resize_out_data_V, i24 %op2_V_read_assign)

]]></Node>
<StgValue><ssdm name="write_ln651"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
innerloop_end:52  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str69, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
innerloop_end:53  store i24 %line1_3_V_1, i24* %line1_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
innerloop_end:54  store i24 %line1_2_V_1, i24* %line1_2_V_2

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
innerloop_end:55  store i24 %line1_1_V_1, i24* %line1_1_V_2

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
innerloop_end:56  store i24 %line1_0_V_1, i24* %line1_0_V_2

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
innerloop_end:57  store i24 %line0_3_V_1, i24* %line0_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
innerloop_end:58  store i24 %line0_2_V_1, i24* %line0_2_V_2

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
innerloop_end:59  store i24 %line0_1_V_1, i24* %line0_1_V_2

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
innerloop_end:60  store i24 %line0_0_V_1, i24* %line0_0_V_2

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
innerloop_end:61  br label %6

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="478" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
outerloop_end:0  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str68, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
outerloop_end:1  %add_ln748 = add i20 %indvars_iv, 1280

]]></Node>
<StgValue><ssdm name="add_ln748"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
outerloop_end:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln748"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
