{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572977492594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572977492604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 15:11:32 2019 " "Processing started: Tue Nov 05 15:11:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572977492604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977492604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstrucoesI -c InstrucoesI " "Command: quartus_map --read_settings_files=on --write_settings_files=off InstrucoesI -c InstrucoesI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977492604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572977493594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572977493594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPC-Arc " "Found design unit 1: muxPC-Arc" {  } { { "muxPC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/muxPC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506297 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "muxPC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/muxPC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Arch " "Found design unit 1: ula-Arch" {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506302 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-Arch " "Found design unit 1: UC-Arch" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UC.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506311 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrucoesI-estrutural " "Found design unit 1: InstrucoesI-estrutural" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506328 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrucoesI " "Found entity 1: InstrucoesI" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Arc " "Found design unit 1: somador-Arc" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506346 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-assincrona " "Found design unit 1: ROM-assincrona" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506363 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506378 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-Arch " "Found design unit 1: Processador-Arch" {  } { { "Processador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Arch " "Found design unit 1: pc-Arch" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506408 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-comportamento " "Found design unit 1: extensor-comportamento" {  } { { "extensor.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/extensor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506417 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/extensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco-comportamento " "Found design unit 1: banco-comportamento" {  } { { "banco.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/banco.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506426 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/banco.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador2-Arc " "Found design unit 1: somador2-Arc" {  } { { "somador2.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506436 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador2 " "Found entity 1: somador2" {  } { { "somador2.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/somador2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32-Arc " "Found design unit 1: mux32-Arc" {  } { { "mux32.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/mux32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506444 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/mux32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-Arc " "Found design unit 1: mux5-Arc" {  } { { "mux5.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/mux5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506457 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/mux5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCULA-Arch " "Found design unit 1: UCULA-Arch" {  } { { "UCULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UCULA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506465 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCULA " "Found entity 1: UCULA" {  } { { "UCULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UCULA.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572977506465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstrucoesI " "Elaborating entity \"InstrucoesI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572977506643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "top.vhd" "ROM" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506692 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM rom.vhd(19) " "VHDL Signal Declaration warning at rom.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/rom.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572977506696 "|InstrucoesI|ROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:PR " "Elaborating entity \"Processador\" for hierarchy \"Processador:PR\"" {  } { { "top.vhd" "PR" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador Processador:PR\|somador:SomadorPC " "Elaborating entity \"somador\" for hierarchy \"Processador:PR\|somador:SomadorPC\"" {  } { { "Processador.vhd" "SomadorPC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador2 Processador:PR\|somador2:SomadorIM " "Elaborating entity \"somador2\" for hierarchy \"Processador:PR\|somador2:SomadorIM\"" {  } { { "Processador.vhd" "SomadorIM" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC Processador:PR\|muxPC:Mux2_Jump " "Elaborating entity \"muxPC\" for hierarchy \"Processador:PR\|muxPC:Mux2_Jump\"" {  } { { "Processador.vhd" "Mux2_Jump" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 Processador:PR\|mux32:Mux_EULA " "Elaborating entity \"mux32\" for hierarchy \"Processador:PR\|mux32:Mux_EULA\"" {  } { { "Processador.vhd" "Mux_EULA" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 Processador:PR\|mux5:Mux_EBC " "Elaborating entity \"mux5\" for hierarchy \"Processador:PR\|mux5:Mux_EBC\"" {  } { { "Processador.vhd" "Mux_EBC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor Processador:PR\|extensor:Ext " "Elaborating entity \"extensor\" for hierarchy \"Processador:PR\|extensor:Ext\"" {  } { { "Processador.vhd" "Ext" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Processador:PR\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"Processador:PR\|pc:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC Processador:PR\|UC:UC " "Elaborating entity \"UC\" for hierarchy \"Processador:PR\|UC:UC\"" {  } { { "Processador.vhd" "UC" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco Processador:PR\|banco:BR " "Elaborating entity \"banco\" for hierarchy \"Processador:PR\|banco:BR\"" {  } { { "Processador.vhd" "BR" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula Processador:PR\|ula:ULA " "Elaborating entity \"ula\" for hierarchy \"Processador:PR\|ula:ULA\"" {  } { { "Processador.vhd" "ULA" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506831 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C ULA.vhd(25) " "VHDL Signal Declaration warning at ULA.vhd(25): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572977506831 "|InstrucoesI|Processador:PR|ula:ULA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Overflow ULA.vhd(27) " "VHDL Signal Declaration warning at ULA.vhd(27): used implicit default value for signal \"Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572977506834 "|InstrucoesI|Processador:PR|ula:ULA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Negative ULA.vhd(27) " "VHDL Signal Declaration warning at ULA.vhd(27): used implicit default value for signal \"Negative\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572977506834 "|InstrucoesI|Processador:PR|ula:ULA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Zero ULA.vhd(27) " "VHDL Signal Declaration warning at ULA.vhd(27): used implicit default value for signal \"Zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572977506834 "|InstrucoesI|Processador:PR|ula:ULA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CarryOut ULA.vhd(27) " "VHDL Signal Declaration warning at ULA.vhd(27): used implicit default value for signal \"CarryOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572977506834 "|InstrucoesI|Processador:PR|ula:ULA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ULA.vhd(41) " "Verilog HDL or VHDL warning at ULA.vhd(41): object \"temp\" assigned a value but never read" {  } { { "ULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ULA.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572977506834 "|InstrucoesI|Processador:PR|ula:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCULA Processador:PR\|UCULA:UC_ula " "Elaborating entity \"UCULA\" for hierarchy \"Processador:PR\|UCULA:UC_ula\"" {  } { { "Processador.vhd" "UC_ula" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506861 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ULA_func UCULA.vhd(20) " "VHDL Signal Declaration warning at UCULA.vhd(20): used implicit default value for signal \"ULA_func\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UCULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UCULA.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572977506863 "|InstrucoesI|Processador:PR|UCULA:UC_ula"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op UCULA.vhd(25) " "Verilog HDL or VHDL warning at UCULA.vhd(25): object \"op\" assigned a value but never read" {  } { { "UCULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/UCULA.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572977506865 "|InstrucoesI|Processador:PR|UCULA:UC_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram Processador:PR\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"Processador:PR\|ram:RAM\"" {  } { { "Processador.vhd" "RAM" { Text "C:/Users/victo/Documents/GitHub/Inst_I/Processador.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977506891 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "ram.vhd(25) " "VHDL warning at ram.vhd(25): constant value overflow" {  } { { "ram.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ram.vhd" 25 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1572977506894 "|InstrucoesI|Processador:PR|ram:RAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "ram.vhd(25) " "VHDL Subtype or Type Declaration warning at ram.vhd(25): subtype or type has null range" {  } { { "ram.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ram.vhd" 25 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1572977506894 "|InstrucoesI|Processador:PR|ram:RAM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dado_out ram.vhd(18) " "Using initial value X (don't care) for net \"dado_out\" at ram.vhd(18)" {  } { { "ram.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/ram.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977506894 "|InstrucoesI|Processador:PR|ram:RAM"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572977513020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572977513020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "top.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Inst_I/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572977515850 "|InstrucoesI|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572977515850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572977515852 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572977515852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572977515852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572977515883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 15:11:55 2019 " "Processing ended: Tue Nov 05 15:11:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572977515883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572977515883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572977515883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572977515883 ""}
