{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162.v@100:110@HdlIdDef", "    wire    [255:0]   dac_data_s;\n    wire              up_wreq_s;\n    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    \n    // signal name changes\n"], "Clone Blocks": [["hdl/library/axi_ad9250/axi_ad9250.v@111:121", "  wire    [ 1:0]  up_status_pn_oos_s;\n  wire    [ 1:0]  up_status_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@131:141", "  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@116:126", "  wire    [ 13:0]                       up_waddr_s;\n  wire    [ 31:0]                       up_wdata_s;\n  wire                                  up_rreq_s;\n  wire    [ 13:0]                       up_raddr_s;\n  wire    [ 31:0]                       up_rdata_s[8:0];\n  wire                                  up_rack_s[8:0];\n  wire                                  up_wack_s[8:0];\n  wire    [ 31:0]                       adc_start_code;\n  wire                                  adc_sync;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@115:125", "  wire    [ 15:0]   dac_data_15_s;\n  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@76:86", "  input       [ 2:0]      s_axi_awprot,\n  input       [ 2:0]      s_axi_arprot);\n\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@232:242", "  wire              rx_sync_control_t_s;\n  wire    [  4:0]   up_delay_rdata_s;\n  wire              up_delay_locked_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@118:128", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@118:128", "  wire    [ 15:0]                         dac_data_3_2_s;\n  wire    [ 15:0]                         dac_data_3_3_s;\n  wire                                    up_wreq_s;\n  wire    [ 13:0]                         up_waddr_s;\n  wire    [ 31:0]                         up_wdata_s;\n  wire                                    up_wack_s;\n  wire                                    up_rreq_s;\n  wire    [ 13:0]                         up_raddr_s;\n  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@114:124", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@153:163", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9379/axi_ad9379.v@148:158", "  wire              adc_os_valid_s;\n  wire    [ 63:0]   adc_os_data_s;\n  wire              dac_rst;\n  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@112:122", "  wire    [ 1:0]  up_status_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@113:123", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@79:89", "  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n  wire                    hdmi_edge_sel_s;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@76:86", "wire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n"], ["hdl/library/axi_ad9379/axi_ad9379.v@150:160", "  wire              dac_rst;\n  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@257:267", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n  wire    [31:0]  up_rdata_tx_s;\n  wire            up_rack_tx_s;\n  wire            up_wack_tdd_s;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@233:243", "  wire    [  4:0]   up_delay_rdata_s;\n  wire              up_delay_locked_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n  // signal name changes\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@88:98", "  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n  // parameters\n\n  localparam  [31:0]  VERSION = 32'h00100161;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@112:122", "  wire            delay_locked_s;\n  wire            up_status_pn_err_s;\n  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@107:117", "wire            up_rstn;\nwire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_control_rdata_s;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@100:110", "wire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire            up_adc_common_ack_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@102:112", "  wire    [ 15:0]   dac_data_1_2_s;\n  wire    [ 15:0]   dac_data_1_3_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@111:121", "  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n  wire                              up_wack_if_s;\n  wire                              up_rack_if_s;\n  wire    [31:0]                    up_rdata_if_s;\n  wire                              up_wack_cntrl_s;\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@80:90", "\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n  wire                    hdmi_edge_sel_s;\n  wire                    hdmi_bgr_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@111:121", "\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\nwire            run_s;\nwire            star_delta_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@120:130", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@97:107", "  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n  wire    [ 1:0]  up_status_pn_oos_s;\n  wire    [ 1:0]  up_status_or_s;\n  wire            adc_status_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@90:100", "  wire            up_rstn;\n  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@114:124", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@92:102", "  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9379/axi_ad9379.v@149:159", "  wire    [ 63:0]   adc_os_data_s;\n  wire              dac_rst;\n  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963.v@150:160", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n  wire    [31:0]  up_rdata_tx_s;\n  wire            up_rack_tx_s;\n  wire            up_adc_ce;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@116:126", "  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@139:149", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@118:128", "\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            hdmi_csc_bypass_s;\n  wire            hdmi_ss_bypass_s;\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@113:123", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@111:121", "  wire    [ 1:0]  up_adc_pn_oos_s;\n  wire    [ 1:0]  up_adc_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@110:120", "  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n  wire                              up_wack_if_s;\n  wire                              up_rack_if_s;\n  wire    [31:0]                    up_rdata_if_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@105:115", "  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@113:123", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@83:93", "  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@78:88", "\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@75:85", "wire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@79:89", "\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@103:113", "  wire    [ 15:0]   dac_data_1_3_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@136:146", "  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_mc_speed/axi_mc_speed.v@86:96", "wire            up_rstn;\nwire            up_clk;\n\n// internal signals\nwire    [31:0]  speed_data_s;\nwire            adc_enable_s;\nwire            adc_status_s;\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@117:127", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@148:158", "  wire              adc_os_valid_s;\n  wire    [ 63:0]   adc_os_data_s;\n  wire              dac_rst;\n  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@117:127", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@108:118", "\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n  wire                              up_wack_if_s;\n"], ["hdl/library/axi_ad9379/axi_ad9379.v@153:163", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@117:127", "  wire    [ 31:0]                       up_wdata_s;\n  wire                                  up_rreq_s;\n  wire    [ 13:0]                       up_raddr_s;\n  wire    [ 31:0]                       up_rdata_s[8:0];\n  wire                                  up_rack_s[8:0];\n  wire                                  up_wack_s[8:0];\n  wire    [ 31:0]                       adc_start_code;\n  wire                                  adc_sync;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@99:109", "    \n    wire    [255:0]   dac_data_s;\n    wire              up_wreq_s;\n    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    \n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@81:91", "  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n  wire                    hdmi_edge_sel_s;\n  wire                    hdmi_bgr_s;\n  wire                    hdmi_packed_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@86:96", "\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n  // parameters\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@135:145", "  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@137:147", "  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@121:131", "  wire    [ 13:0]                         up_waddr_s;\n  wire    [ 31:0]                         up_wdata_s;\n  wire                                    up_wack_s;\n  wire                                    up_rreq_s;\n  wire    [ 13:0]                         up_raddr_s;\n  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_mc_speed/axi_mc_speed.v@87:97", "wire            up_clk;\n\n// internal signals\nwire    [31:0]  speed_data_s;\nwire            adc_enable_s;\nwire            adc_status_s;\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@110:120", "// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\nwire            run_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@106:116", "  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@104:114", "  wire                    up_adc_or_s;\n  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@77:87", "  input       [ 2:0]      s_axi_arprot);\n\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@152:162", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@115:125", "  wire            vdma_rst;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@119:129", "  wire    [ 15:0]                         dac_data_3_3_s;\n  wire                                    up_wreq_s;\n  wire    [ 13:0]                         up_waddr_s;\n  wire    [ 31:0]                         up_wdata_s;\n  wire                                    up_wack_s;\n  wire                                    up_rreq_s;\n  wire    [ 13:0]                         up_raddr_s;\n  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@104:114", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@101:111", "\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire            up_adc_common_ack_s;\nwire    [31:0]  up_rdata_0_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@117:127", "  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            hdmi_csc_bypass_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@109:119", "  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n  wire                              up_wack_if_s;\n  wire                              up_rack_if_s;\n"], ["hdl/library/axi_ad9680/axi_ad9680.v@112:122", "  wire    [ 1:0]  up_adc_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9379/axi_ad9379.v@152:162", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@84:94", "\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@109:119", "\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@116:126", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@97:107", "    \n    // internal signals\n    \n    wire    [255:0]   dac_data_s;\n    wire              up_wreq_s;\n    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n    wire    [ 31:0]   up_rdata_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@98:108", "    // internal signals\n    \n    wire    [255:0]   dac_data_s;\n    wire              up_wreq_s;\n    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@108:118", "wire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire            up_control_wack_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@112:122", "wire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\nwire            run_s;\nwire            star_delta_s;\nwire            dir_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@94:104", "  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@101:111", "    wire              up_wreq_s;\n    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    \n    // signal name changes\n    \n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@113:123", "  wire    [ 15:0]   dac_data_13_s;\n  wire    [ 15:0]   dac_data_14_s;\n  wire    [ 15:0]   dac_data_15_s;\n  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@254:264", "  wire    [79:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@101:111", "  wire    [ 15:0]   dac_data_1_1_s;\n  wire    [ 15:0]   dac_data_1_2_s;\n  wire    [ 15:0]   dac_data_1_3_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@150:160", "  wire              dac_rst;\n  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@157:167", "\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@149:159", "  wire    [ 63:0]   adc_os_data_s;\n  wire              dac_rst;\n  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@105:115", "  output                                ctrl_enabled,\n  input                                 ctrl_mem_reset);\n\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@95:105", "    wire              up_clk;\n    wire              up_rstn;\n    \n    // internal signals\n    \n    wire    [255:0]   dac_data_s;\n    wire              up_wreq_s;\n    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@93:103", "\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_ad9963/axi_ad9963.v@149:159", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n  wire    [31:0]  up_rdata_tx_s;\n  wire            up_rack_tx_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@97:107", "  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@120:130", "  wire                                    up_wreq_s;\n  wire    [ 13:0]                         up_waddr_s;\n  wire    [ 31:0]                         up_wdata_s;\n  wire                                    up_wack_s;\n  wire                                    up_rreq_s;\n  wire    [ 13:0]                         up_raddr_s;\n  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@119:129", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            hdmi_csc_bypass_s;\n  wire            hdmi_ss_bypass_s;\n  wire    [ 1:0]  hdmi_srcsel_s;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@133:143", "  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n  wire              up_wreq_s;\n  wire              up_rreq_s;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@109:119", "\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n  wire                                  trigger_s;\n  wire        [31:0]                    pulse_period_s;\n"], ["hdl/library/axi_ad9379/axi_ad9379.v@151:161", "  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@119:129", "  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@102:112", "// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\nwire            up_adc_common_ack_s;\nwire    [31:0]  up_rdata_0_s;\nwire    [31:0]  up_rdata_1_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@95:105", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n  wire    [ 1:0]  up_status_pn_oos_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@255:265", "  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n  wire    [31:0]  up_rdata_tx_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@256:266", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n  wire    [31:0]  up_rdata_tx_s;\n  wire            up_rack_tx_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@117:127", "  wire    [ 15:0]                         dac_data_3_1_s;\n  wire    [ 15:0]                         dac_data_3_2_s;\n  wire    [ 15:0]                         dac_data_3_3_s;\n  wire                                    up_wreq_s;\n  wire    [ 13:0]                         up_waddr_s;\n  wire    [ 31:0]                         up_wdata_s;\n  wire                                    up_wack_s;\n  wire                                    up_rreq_s;\n  wire    [ 13:0]                         up_raddr_s;\n  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@85:95", "  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@91:101", "  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@99:109", "wire            up_rstn;\nwire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@138:148", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@108:118", "  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n  wire                                  trigger_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963.v@148:158", "  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n  wire    [31:0]  up_rdata_tx_s;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@115:125", "\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_rreq_s;\n\n  wire    [ 7:0]  fifo0_header_size;\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@111:121", "  wire    [ 1:0]  up_status_pn_oos_s;\n  wire    [ 1:0]  up_status_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@113:123", "  wire            up_status_pn_err_s;\n  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@114:124", "  wire            hdmi_rst;\n  wire            vdma_rst;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963.v@147:157", "  wire    [64:0]  up_adc_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n  wire            up_rack_rx_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@98:108", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@103:113", "  wire                    up_adc_pn_oos_s;\n  wire                    up_adc_or_s;\n  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@87:97", "  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n  // parameters\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@114:124", "  wire    [ 15:0]   dac_data_14_s;\n  wire    [ 15:0]   dac_data_15_s;\n  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@253:263", "  wire    [79:0]  up_dac_dwdata_s;\n  wire    [79:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_rx_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@151:161", "  wire    [127:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_mc_speed/axi_mc_speed.v@88:98", "\n// internal signals\nwire    [31:0]  speed_data_s;\nwire            adc_enable_s;\nwire            adc_status_s;\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@118:128", "  wire    [44:0]  up_drdata_s;\n  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n"], ["hdl/library/axi_ad9250/axi_ad9250.v@114:124", "  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@96:106", "    wire              up_rstn;\n    \n    // internal signals\n    \n    wire    [255:0]   dac_data_s;\n    wire              up_wreq_s;\n    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@114:124", "  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_rreq_s;\n\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@114:124", "  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@115:125", "  wire                                  up_wreq_s;\n  wire    [ 13:0]                       up_waddr_s;\n  wire    [ 31:0]                       up_wdata_s;\n  wire                                  up_rreq_s;\n  wire    [ 13:0]                       up_raddr_s;\n  wire    [ 31:0]                       up_rdata_s[8:0];\n  wire                                  up_rack_s[8:0];\n  wire                                  up_wack_s[8:0];\n  wire    [ 31:0]                       adc_start_code;\n  wire                                  adc_sync;\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@96:106", "  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n  wire    [ 1:0]  up_status_pn_oos_s;\n  wire    [ 1:0]  up_status_or_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@105:115", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@116:126", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@96:106", "  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@115:125", "  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@113:123", "\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_rreq_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@121:131", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@107:117", "\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@102:112", "    wire    [ 13:0]   up_waddr_s;\n    wire    [ 31:0]   up_wdata_s;\n    wire              up_wack_s;\n    wire              up_rreq_s;\n    wire    [ 13:0]   up_raddr_s;\n    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    \n    // signal name changes\n    \n    assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@234:244", "  wire              up_delay_locked_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n  // signal name changes\n\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@95:105", "  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@99:109", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad6676/axi_ad6676.v@112:122", "  wire    [ 1:0]  up_status_or_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@106:116", "  input                                 ctrl_mem_reset);\n\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n"]], "Diff Content": {"Delete": [[105, "    wire              up_rreq_s;\n"]], "Add": []}}