{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591530304027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591530304028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:45:03 2020 " "Processing started: Sun Jun 07 14:45:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591530304028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591530304028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW_Test -c HW_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW_Test -c HW_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591530304028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591530304774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counterenvelope.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counterenvelope.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterEnvelope-rtl " "Found design unit 1: CounterEnvelope-rtl" {  } { { "vhdl/CounterEnvelope.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/CounterEnvelope.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305247 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterEnvelope " "Found entity 1: CounterEnvelope" {  } { { "vhdl/CounterEnvelope.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/CounterEnvelope.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530305247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "vhdl/counter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305252 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "vhdl/counter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530305252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-dfl " "Found design unit 1: Adder-dfl" {  } { { "vhdl/Adder.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305254 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "vhdl/Adder.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530305254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "vhdl/aux_package.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/aux_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-dataflow " "Found design unit 1: FA-dataflow" {  } { { "vhdl/FA.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/FA.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305262 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "vhdl/FA.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530305262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputSelector-ops " "Found design unit 1: outputSelector-ops" {  } { { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305265 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputSelector " "Found entity 1: outputSelector" {  } { { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530305265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-struct " "Found design unit 1: Shifter-struct" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305269 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530305269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arc_sys " "Found design unit 1: top-arc_sys" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305272 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530305272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/topalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/topalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topALU-ops " "Found design unit 1: topALU-ops" {  } { { "vhdl/topALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305275 ""} { "Info" "ISGN_ENTITY_NAME" "1 topALU " "Found entity 1: topALU" {  } { { "vhdl/topALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530305275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591530305278 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530305278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530305278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1591530305896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STA_Sig top.vhd(73) " "VHDL Process Statement warning at top.vhd(73): signal \"STA_Sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305896 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alast top.vhd(78) " "VHDL Process Statement warning at top.vhd(78): signal \"Alast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305896 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPClast top.vhd(84) " "VHDL Process Statement warning at top.vhd(84): signal \"OPClast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305899 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Blast top.vhd(90) " "VHDL Process Statement warning at top.vhd(90): signal \"Blast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305899 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topALU topALU:ALUBuild1 " "Elaborating entity \"topALU\" for hierarchy \"topALU:ALUBuild1\"" {  } { { "vhdl/top.vhd" "ALUBuild1" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530305900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU topALU:ALUBuild1\|ALU:ALUBuild " "Elaborating entity \"ALU\" for hierarchy \"topALU:ALUBuild1\|ALU:ALUBuild\"" {  } { { "vhdl/topALU.vhd" "ALUBuild" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530305902 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderCout ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"adderCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305904 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderRes ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"adderRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305904 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderCout ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"adderCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305904 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderRes ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"adderRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305904 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderCout ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"adderCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305904 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderCout ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"adderCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305904 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adderRes ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"adderRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305904 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1591530305904 "|top|topALU:ALUBuild1|ALU:ALUBuild"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder topALU:ALUBuild1\|ALU:ALUBuild\|Adder:AddSub " "Elaborating entity \"Adder\" for hierarchy \"topALU:ALUBuild1\|ALU:ALUBuild\|Adder:AddSub\"" {  } { { "vhdl/ALU.vhd" "AddSub" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530305905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA topALU:ALUBuild1\|ALU:ALUBuild\|Adder:AddSub\|FA:first " "Elaborating entity \"FA\" for hierarchy \"topALU:ALUBuild1\|ALU:ALUBuild\|Adder:AddSub\|FA:first\"" {  } { { "vhdl/Adder.vhd" "first" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530305906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter topALU:ALUBuild1\|Shifter:ShifterBuild " "Elaborating entity \"Shifter\" for hierarchy \"topALU:ALUBuild1\|Shifter:ShifterBuild\"" {  } { { "vhdl/topALU.vhd" "ShifterBuild" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530305912 ""}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Shifter.vhd(59) " "VHDL warning at Shifter.vhd(59): right bound of range must be a constant" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 59 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1591530305913 "|top|topALU:ALUBuild1|Shifter:ShifterBuild"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Shifter.vhd(75) " "VHDL warning at Shifter.vhd(75): right bound of range must be a constant" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 75 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1591530305913 "|top|topALU:ALUBuild1|Shifter:ShifterBuild"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AandCin Shifter.vhd(34) " "VHDL Process Statement warning at Shifter.vhd(34): inferring latch(es) for signal or variable \"AandCin\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1591530305914 "|top|topALU:ALUBuild1|Shifter:ShifterBuild"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputSelector topALU:ALUBuild1\|outputSelector:tester " "Elaborating entity \"outputSelector\" for hierarchy \"topALU:ALUBuild1\|outputSelector:tester\"" {  } { { "vhdl/topALU.vhd" "tester" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/topALU.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591530305915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gs14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gs14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gs14 " "Found entity 1: altsyncram_gs14" {  } { { "db/altsyncram_gs14.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/altsyncram_gs14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530306818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530306818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogq1 " "Found entity 1: altsyncram_ogq1" {  } { { "db/altsyncram_ogq1.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/altsyncram_ogq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530306910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530306910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530307091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530307091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530307175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530307175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cntr_tbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530307311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530307311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530307373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530307373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_45j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_45j " "Found entity 1: cntr_45j" {  } { { "db/cntr_45j.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cntr_45j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530307456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530307456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530307540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530307540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530307600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530307600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530307664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530307664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530307721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530307721 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1591530307799 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "topALU:ALUBuild1\|ALU:ALUBuild\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"topALU:ALUBuild1\|ALU:ALUBuild\|Mult0\"" {  } { { "vhdl/ALU.vhd" "Mult0" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1591530308366 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1591530308366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "topALU:ALUBuild1\|ALU:ALUBuild\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"topALU:ALUBuild1\|ALU:ALUBuild\|lpm_mult:Mult0\"" {  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1591530308414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "topALU:ALUBuild1\|ALU:ALUBuild\|lpm_mult:Mult0 " "Instantiated megafunction \"topALU:ALUBuild1\|ALU:ALUBuild\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530308416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530308416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530308416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530308416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530308416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530308416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530308416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530308416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591530308416 ""}  } { { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1591530308416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591530308477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591530308477 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1591530310063 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1591530310063 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1591530310676 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1591530310676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1591530310759 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1591530310759 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 83 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 83 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1591530311544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1591530311573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1591530311573 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "No output dependent on input pin \"cin\"" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591530311787 "|top|cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1591530311787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1588 " "Implemented 1588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1591530311787 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1591530311787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1472 " "Implemented 1472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1591530311787 ""} { "Info" "ICUT_CUT_TM_RAMS" "41 " "Implemented 41 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1591530311787 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1591530311787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1591530311787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591530311831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:45:11 2020 " "Processing ended: Sun Jun 07 14:45:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591530311831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591530311831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591530311831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591530311831 ""}
