ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.PayloadTask,"ax",%progbits
  18              		.align	1
  19              		.global	PayloadTask
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	PayloadTask:
  27              	.LFB307:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "stdio.h"
  23:Core/Src/main.c **** #include "string.h"
  24:Core/Src/main.c **** #include "FreeRTOSConfig.h"
  25:Core/Src/main.c **** #include "FreeRTOS.h"
  26:Core/Src/main.c **** #include "task.h"
  27:Core/Src/main.c **** #include "queue.h"
  28:Core/Src/main.c **** #include "event_groups.h"
  29:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 2


  31:Core/Src/main.c **** #include "stm32f407xx.h"
  32:Core/Src/main.c **** #include "arm_math.h"
  33:Core/Src/main.c **** #include "stm32f4_discovery_accelerometer.h"
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END Includes */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PD */
  44:Core/Src/main.c **** #define IWDG_BIT_rtcTask		(1 << 0)			/*RTC flag			(0000 0001)*/
  45:Core/Src/main.c **** #define IWDG_BIT_acceleroTask           (1 << 1)			/*Accelero flag 		(0000 0010)*/
  46:Core/Src/main.c **** #define IWDG_BIT_transmitTask		(1 << 2)			/*Transmit flag			(0000 0100)*/
  47:Core/Src/main.c **** #define IWDG_BIT_payloadTask		(1 << 3)			/*payload flag			(0000 1000)*/
  48:Core/Src/main.c **** /* Group bit define */
  49:Core/Src/main.c **** #define	IWDG_BIT_Beacon	 (IWDG_BIT_rtcTask | IWDG_BIT_acceleroTask | IWDG_BIT_transmitTask)	/* Beac
  50:Core/Src/main.c **** #define	IWDG_BIT_Payload (IWDG_BIT_rtcTask | IWDG_BIT_payloadTask | IWDG_BIT_transmitTask)	/* paylo
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PD */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN PM */
  56:Core/Src/main.c **** uint8_t RX1_Char = 0x00;/* MODE Change variable Global variable*/
  57:Core/Src/main.c **** data_store acceler_store;/* store Accelero */
  58:Core/Src/main.c **** /* USER CODE END PM */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  61:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  62:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** I2S_HandleTypeDef hi2s3;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** IWDG_HandleTypeDef hiwdg;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** UART_HandleTypeDef huart2;
  77:Core/Src/main.c **** UART_HandleTypeDef huart3;
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* Definitions for defaultTask */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE BEGIN PV */
  82:Core/Src/main.c **** TaskHandle_t LaunchTest = NULL;
  83:Core/Src/main.c **** TaskHandle_t Referance = NULL;
  84:Core/Src/main.c **** TaskHandle_t Iwdg = NULL;
  85:Core/Src/main.c **** TaskHandle_t RealTimeClock = NULL;
  86:Core/Src/main.c **** TaskHandle_t Accelero = NULL;
  87:Core/Src/main.c **** TaskHandle_t Payload = NULL;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 3


  88:Core/Src/main.c **** TaskHandle_t Transmit = NULL;
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** xQueueHandle rtcQueue, acceleroQueue;
  91:Core/Src/main.c **** EventGroupHandle_t iwdgEventGroup;
  92:Core/Src/main.c **** EventBits_t uxBits;
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /* USER CODE END PV */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  97:Core/Src/main.c **** void SystemClock_Config(void);
  98:Core/Src/main.c **** static void MX_GPIO_Init(void);
  99:Core/Src/main.c **** static void MX_ADC1_Init(void);
 100:Core/Src/main.c **** static void MX_ADC2_Init(void);
 101:Core/Src/main.c **** static void MX_I2C1_Init(void);
 102:Core/Src/main.c **** static void MX_I2S3_Init(void);
 103:Core/Src/main.c **** static void MX_IWDG_Init(void);
 104:Core/Src/main.c **** static void MX_RTC_Init(void);
 105:Core/Src/main.c **** static void MX_SPI1_Init(void);
 106:Core/Src/main.c **** static void MX_TIM1_Init(void);
 107:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 108:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
 109:Core/Src/main.c **** /* User function call */
 110:Core/Src/main.c **** uint8_t Mode_take(void);
 111:Core/Src/main.c **** void UARTRx_IT(void);
 112:Core/Src/main.c **** void LoRa_Set(void);
 113:Core/Src/main.c **** void Uplink_Ground(void);
 114:Core/Src/main.c **** RTC_TimeTypeDef RTC_Recive(RTC_TimeTypeDef *time, RTC_DateTypeDef *date);
 115:Core/Src/main.c **** void Accelero_funct(data_store *ptr);
 116:Core/Src/main.c **** accelero_datastruct Accelero_RMS(data_store *ptr);
 117:Core/Src/main.c **** void beacon_data(RTC_TimeTypeDef *time,accelero_datastruct *packet);
 118:Core/Src/main.c **** void Flash_Write(uint32_t Flash_Address, uint32_t Flash_Data);
 119:Core/Src/main.c **** uint32_t Flash_Read(uint32_t Flash_Address);		      
 120:Core/Src/main.c **** void StartCreateTask(void);
 121:Core/Src/main.c **** void IWDGReset_Init(void);
 122:Core/Src/main.c **** void LaunchTestTask(void *argument);
 123:Core/Src/main.c **** void ReferanceTask(void *argument);
 124:Core/Src/main.c **** void IwdgTask(void *argument);
 125:Core/Src/main.c **** void RealTimeClockTask(void *argument);
 126:Core/Src/main.c **** void AcceleroTask(void *argument);
 127:Core/Src/main.c **** void PayloadTask(void *argument);
 128:Core/Src/main.c **** void TransmitTask(void *argument);
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /**
 131:Core/Src/main.c **** * @brief  The application entry point.
 132:Core/Src/main.c **** * @retval int
 133:Core/Src/main.c **** */
 134:Core/Src/main.c **** int main(void)
 135:Core/Src/main.c **** {
 136:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 139:Core/Src/main.c ****   HAL_Init();
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* Configure the system clock */
 142:Core/Src/main.c ****   SystemClock_Config();
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 4


 145:Core/Src/main.c ****   MX_GPIO_Init();
 146:Core/Src/main.c ****   MX_ADC1_Init();
 147:Core/Src/main.c ****   MX_ADC2_Init();
 148:Core/Src/main.c ****   MX_I2C1_Init();
 149:Core/Src/main.c ****   MX_I2S3_Init();
 150:Core/Src/main.c ****   //MX_IWDG_Init();//program enable when debug 2 sec need to reset
 151:Core/Src/main.c ****   MX_RTC_Init();
 152:Core/Src/main.c ****   MX_SPI1_Init();
 153:Core/Src/main.c ****   MX_TIM1_Init();
 154:Core/Src/main.c ****   MX_USART2_UART_Init();
 155:Core/Src/main.c ****   MX_USART3_UART_Init();
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   BSP_ACCELERO_Init();
 158:Core/Src/main.c ****   UARTRx_IT();
 159:Core/Src/main.c ****   LoRa_Set();
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 162:Core/Src/main.c ****   rtcQueue = xQueueCreate(1,sizeof(RTC_TimeTypeDef));
 163:Core/Src/main.c ****   acceleroQueue = xQueueCreate(1,sizeof(accelero_datastruct));
 164:Core/Src/main.c **** 	
 165:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 166:Core/Src/main.c **** 	
 167:Core/Src/main.c ****   RX1_Char = Mode_take();/* Retake Mode if reseet from watchdag */
 168:Core/Src/main.c ****   IWDGReset_Init();//PA power on
 169:Core/Src/main.c ****   	
 170:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */	
 171:Core/Src/main.c ****   StartCreateTask();
 172:Core/Src/main.c **** 	
 173:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 176:Core/Src/main.c ****   iwdgEventGroup = xEventGroupCreate();
 177:Core/Src/main.c **** 	
 178:Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 179:Core/Src/main.c **** 	
 180:Core/Src/main.c ****   
 181:Core/Src/main.c **** 	
 182:Core/Src/main.c **** 	
 183:Core/Src/main.c ****   /* Start scheduler */
 184:Core/Src/main.c ****   vTaskStartScheduler();
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 187:Core/Src/main.c ****   /* Infinite loop */
 188:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 189:Core/Src/main.c ****   while (1)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     /* USER CODE END WHILE */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c ****   /* USER CODE END 3 */
 196:Core/Src/main.c **** }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /**
 199:Core/Src/main.c ****   * @brief System Clock Configuration
 200:Core/Src/main.c ****   * @retval None
 201:Core/Src/main.c ****   */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 5


 202:Core/Src/main.c **** void SystemClock_Config(void)
 203:Core/Src/main.c **** {
 204:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 205:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 206:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 209:Core/Src/main.c ****   */
 210:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 211:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 212:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 213:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 214:Core/Src/main.c ****   */
 215:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 216:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 217:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 224:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 225:Core/Src/main.c ****   {
 226:Core/Src/main.c ****     Error_Handler();
 227:Core/Src/main.c ****   }
 228:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 231:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 232:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 233:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 234:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 235:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S|RCC_PERIPHCLK_RTC;
 242:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 243:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 244:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 245:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 246:Core/Src/main.c ****   {
 247:Core/Src/main.c ****     Error_Handler();
 248:Core/Src/main.c ****   }
 249:Core/Src/main.c **** }
 250:Core/Src/main.c **** 
 251:Core/Src/main.c **** /**
 252:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 253:Core/Src/main.c ****   * @param None
 254:Core/Src/main.c ****   * @retval None
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c **** static void MX_ADC1_Init(void)
 257:Core/Src/main.c **** {
 258:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 6


 259:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 268:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 269:Core/Src/main.c ****   */
 270:Core/Src/main.c ****   hadc1.Instance = ADC1;
 271:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 272:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 273:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 274:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 275:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 276:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 277:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 278:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 279:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 280:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 281:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 282:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     Error_Handler();
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 287:Core/Src/main.c ****   */
 288:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_11;
 289:Core/Src/main.c ****   sConfig.Rank = 1;
 290:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 291:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 292:Core/Src/main.c ****   {
 293:Core/Src/main.c ****     Error_Handler();
 294:Core/Src/main.c ****   }
 295:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c **** }
 300:Core/Src/main.c **** 
 301:Core/Src/main.c **** /**
 302:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 303:Core/Src/main.c ****   * @param None
 304:Core/Src/main.c ****   * @retval None
 305:Core/Src/main.c ****   */
 306:Core/Src/main.c **** static void MX_ADC2_Init(void)
 307:Core/Src/main.c **** {
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 7


 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 318:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 319:Core/Src/main.c ****   */
 320:Core/Src/main.c ****   hadc2.Instance = ADC2;
 321:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 322:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 323:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 324:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 325:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 326:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 327:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 328:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 329:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 330:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 331:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 332:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 333:Core/Src/main.c ****   {
 334:Core/Src/main.c ****     Error_Handler();
 335:Core/Src/main.c ****   }
 336:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 337:Core/Src/main.c ****   */
 338:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_9;
 339:Core/Src/main.c ****   sConfig.Rank = 1;
 340:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 341:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 342:Core/Src/main.c ****   {
 343:Core/Src/main.c ****     Error_Handler();
 344:Core/Src/main.c ****   }
 345:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** }
 350:Core/Src/main.c **** 
 351:Core/Src/main.c **** /**
 352:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 353:Core/Src/main.c ****   * @param None
 354:Core/Src/main.c ****   * @retval None
 355:Core/Src/main.c ****   */
 356:Core/Src/main.c **** static void MX_I2C1_Init(void)
 357:Core/Src/main.c **** {
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 366:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 367:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 368:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 369:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 370:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 371:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 372:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 8


 373:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 374:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 375:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 376:Core/Src/main.c ****   {
 377:Core/Src/main.c ****     Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c **** }
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** /**
 386:Core/Src/main.c ****   * @brief I2S3 Initialization Function
 387:Core/Src/main.c ****   * @param None
 388:Core/Src/main.c ****   * @retval None
 389:Core/Src/main.c ****   */
 390:Core/Src/main.c **** static void MX_I2S3_Init(void)
 391:Core/Src/main.c **** {
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 0 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END I2S3_Init 0 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 1 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /* USER CODE END I2S3_Init 1 */
 400:Core/Src/main.c ****   hi2s3.Instance = SPI3;
 401:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 402:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 403:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 404:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 405:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 406:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 407:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 408:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 409:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 410:Core/Src/main.c ****   {
 411:Core/Src/main.c ****     Error_Handler();
 412:Core/Src/main.c ****   }
 413:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 2 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /* USER CODE END I2S3_Init 2 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c **** }
 418:Core/Src/main.c **** 
 419:Core/Src/main.c **** /**
 420:Core/Src/main.c ****   * @brief IWDG Initialization Function
 421:Core/Src/main.c ****   * @param None
 422:Core/Src/main.c ****   * @retval None
 423:Core/Src/main.c ****   */
 424:Core/Src/main.c **** static void MX_IWDG_Init(void)
 425:Core/Src/main.c **** {
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****   /* USER CODE BEGIN IWDG_Init 0 */
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****   /* USER CODE END IWDG_Init 0 */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 9


 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   /* USER CODE BEGIN IWDG_Init 1 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE END IWDG_Init 1 */
 434:Core/Src/main.c ****   hiwdg.Instance = IWDG;
 435:Core/Src/main.c ****   hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 436:Core/Src/main.c ****   hiwdg.Init.Reload = 4095;
 437:Core/Src/main.c ****   if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 438:Core/Src/main.c ****   {
 439:Core/Src/main.c ****     Error_Handler();
 440:Core/Src/main.c ****   }
 441:Core/Src/main.c ****   /* USER CODE BEGIN IWDG_Init 2 */
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* USER CODE END IWDG_Init 2 */
 444:Core/Src/main.c **** 
 445:Core/Src/main.c **** }
 446:Core/Src/main.c **** 
 447:Core/Src/main.c **** /**
 448:Core/Src/main.c ****   * @brief RTC Initialization Function
 449:Core/Src/main.c ****   * @param None
 450:Core/Src/main.c ****   * @retval None
 451:Core/Src/main.c ****   */
 452:Core/Src/main.c **** static void MX_RTC_Init(void)
 453:Core/Src/main.c **** {
 454:Core/Src/main.c **** 
 455:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 460:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 465:Core/Src/main.c ****   /** Initialize RTC Only
 466:Core/Src/main.c ****   */
 467:Core/Src/main.c ****   hrtc.Instance = RTC;
 468:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 469:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 470:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 471:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 472:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 473:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 474:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 475:Core/Src/main.c ****   {
 476:Core/Src/main.c ****     Error_Handler();
 477:Core/Src/main.c ****   }
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 484:Core/Src/main.c ****   */
 485:Core/Src/main.c ****   sTime.Hours = 0x0;
 486:Core/Src/main.c ****   sTime.Minutes = 0x0;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 10


 487:Core/Src/main.c ****   sTime.Seconds = 0x0;
 488:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 489:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 490:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 491:Core/Src/main.c ****   {
 492:Core/Src/main.c ****     Error_Handler();
 493:Core/Src/main.c ****   }
 494:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 495:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 496:Core/Src/main.c ****   sDate.Date = 0x1;
 497:Core/Src/main.c ****   sDate.Year = 0x0;
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 500:Core/Src/main.c ****   {
 501:Core/Src/main.c ****     Error_Handler();
 502:Core/Src/main.c ****   }
 503:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c **** }
 508:Core/Src/main.c **** 
 509:Core/Src/main.c **** /**
 510:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 511:Core/Src/main.c ****   * @param None
 512:Core/Src/main.c ****   * @retval None
 513:Core/Src/main.c ****   */
 514:Core/Src/main.c **** static void MX_SPI1_Init(void)
 515:Core/Src/main.c **** {
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 524:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 525:Core/Src/main.c ****   hspi1.Instance = SPI1;
 526:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 527:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 528:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 529:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 530:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 531:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 532:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 533:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 534:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 535:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 536:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 537:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 538:Core/Src/main.c ****   {
 539:Core/Src/main.c ****     Error_Handler();
 540:Core/Src/main.c ****   }
 541:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 542:Core/Src/main.c **** 
 543:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 11


 544:Core/Src/main.c **** 
 545:Core/Src/main.c **** }
 546:Core/Src/main.c **** 
 547:Core/Src/main.c **** /**
 548:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 549:Core/Src/main.c ****   * @param None
 550:Core/Src/main.c ****   * @retval None
 551:Core/Src/main.c ****   */
 552:Core/Src/main.c **** static void MX_TIM1_Init(void)
 553:Core/Src/main.c **** {
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 560:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 565:Core/Src/main.c ****   htim1.Instance = TIM1;
 566:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 567:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 568:Core/Src/main.c ****   htim1.Init.Period = 65535;
 569:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 570:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 571:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 572:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 573:Core/Src/main.c ****   {
 574:Core/Src/main.c ****     Error_Handler();
 575:Core/Src/main.c ****   }
 576:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 577:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 578:Core/Src/main.c ****   {
 579:Core/Src/main.c ****     Error_Handler();
 580:Core/Src/main.c ****   }
 581:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 582:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 583:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 584:Core/Src/main.c ****   {
 585:Core/Src/main.c ****     Error_Handler();
 586:Core/Src/main.c ****   }
 587:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 588:Core/Src/main.c **** 
 589:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 590:Core/Src/main.c **** 
 591:Core/Src/main.c **** }
 592:Core/Src/main.c **** 
 593:Core/Src/main.c **** /**
 594:Core/Src/main.c ****   * @brief USART2 Initialization Function
 595:Core/Src/main.c ****   * @param None
 596:Core/Src/main.c ****   * @retval None
 597:Core/Src/main.c ****   */
 598:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 599:Core/Src/main.c **** {
 600:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 12


 601:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 608:Core/Src/main.c ****   huart2.Instance = USART2;
 609:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 610:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 611:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 612:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 613:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 614:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 615:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 616:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 617:Core/Src/main.c ****   {
 618:Core/Src/main.c ****     Error_Handler();
 619:Core/Src/main.c ****   }
 620:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 623:Core/Src/main.c **** 
 624:Core/Src/main.c **** }
 625:Core/Src/main.c **** 
 626:Core/Src/main.c **** /**
 627:Core/Src/main.c ****   * @brief USART3 Initialization Function
 628:Core/Src/main.c ****   * @param None
 629:Core/Src/main.c ****   * @retval None
 630:Core/Src/main.c ****   */
 631:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 632:Core/Src/main.c **** {
 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 641:Core/Src/main.c ****   huart3.Instance = USART3;
 642:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 643:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 644:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 645:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 646:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 647:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 648:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 649:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 650:Core/Src/main.c ****   {
 651:Core/Src/main.c ****     Error_Handler();
 652:Core/Src/main.c ****   }
 653:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 654:Core/Src/main.c **** 
 655:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 656:Core/Src/main.c **** 
 657:Core/Src/main.c **** }
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 13


 658:Core/Src/main.c **** 
 659:Core/Src/main.c **** /**
 660:Core/Src/main.c ****   * @brief GPIO Initialization Function
 661:Core/Src/main.c ****   * @param None
 662:Core/Src/main.c ****   * @retval None
 663:Core/Src/main.c ****   */
 664:Core/Src/main.c **** static void MX_GPIO_Init(void)
 665:Core/Src/main.c **** {
 666:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 667:Core/Src/main.c **** 
 668:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 669:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 670:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 671:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 672:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 673:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 674:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 675:Core/Src/main.c **** 
 676:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 677:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 678:Core/Src/main.c **** 
 679:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 680:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 681:Core/Src/main.c **** 
 682:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 683:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, LD6_Pin|Payload_EPS_DOUT_Pin|PWR_SW_DOUT_Pin|PA_SW_DOUT_Pin
 684:Core/Src/main.c ****                           |Audio_RST_Pin, GPIO_PIN_RESET);
 685:Core/Src/main.c **** 
 686:Core/Src/main.c ****   /*Configure GPIO pin : CS_I2C_SPI_Pin */
 687:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 688:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 689:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 690:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 691:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 694:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 695:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 696:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 697:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 698:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 699:Core/Src/main.c **** 
 700:Core/Src/main.c ****   /*Configure GPIO pin : PDM_OUT_Pin */
 701:Core/Src/main.c ****   GPIO_InitStruct.Pin = PDM_OUT_Pin;
 702:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 703:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 704:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 705:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 706:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 707:Core/Src/main.c **** 
 708:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 709:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 710:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 711:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 712:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 713:Core/Src/main.c **** 
 714:Core/Src/main.c ****   /*Configure GPIO pin : BOOT1_Pin */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 14


 715:Core/Src/main.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 716:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 717:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 718:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****   /*Configure GPIO pins : FC_LO_DIN_Pin FC_ABT_DIN_Pin */
 721:Core/Src/main.c ****   GPIO_InitStruct.Pin = FC_LO_DIN_Pin|FC_ABT_DIN_Pin;
 722:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 723:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 724:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 725:Core/Src/main.c **** 
 726:Core/Src/main.c ****   /*Configure GPIO pin : CLK_IN_Pin */
 727:Core/Src/main.c ****   GPIO_InitStruct.Pin = CLK_IN_Pin;
 728:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 729:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 730:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 731:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 732:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 733:Core/Src/main.c **** 
 734:Core/Src/main.c ****   /*Configure GPIO pins : LD6_Pin Payload_EPS_DOUT_Pin PWR_SW_DOUT_Pin PA_SW_DOUT_Pin
 735:Core/Src/main.c ****                            Audio_RST_Pin */
 736:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD6_Pin|Payload_EPS_DOUT_Pin|PWR_SW_DOUT_Pin|PA_SW_DOUT_Pin
 737:Core/Src/main.c ****                           |Audio_RST_Pin;
 738:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 739:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 740:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 741:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 742:Core/Src/main.c **** 
 743:Core/Src/main.c ****   /*Configure GPIO pin : VBUS_FS_Pin */
 744:Core/Src/main.c ****   GPIO_InitStruct.Pin = VBUS_FS_Pin;
 745:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 746:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 747:Core/Src/main.c ****   HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 748:Core/Src/main.c **** 
 749:Core/Src/main.c ****   /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
 750:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 751:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 752:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 753:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 754:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 755:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 756:Core/Src/main.c **** 
 757:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 758:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 759:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 760:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 761:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 762:Core/Src/main.c **** 
 763:Core/Src/main.c ****   /* EXTI interrupt init*/
 764:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 765:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 766:Core/Src/main.c **** 
 767:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 768:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 769:Core/Src/main.c **** 
 770:Core/Src/main.c **** }
 771:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 15


 772:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 773:Core/Src/main.c **** 
 774:Core/Src/main.c **** /* USER CODE END 4 */
 775:Core/Src/main.c **** 
 776:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 777:Core/Src/main.c **** void StartCreateTask(void)// Stack size need to test
 778:Core/Src/main.c **** {
 779:Core/Src/main.c ****   if(RX1_Char == 0x00) xTaskCreate( LaunchTestTask, "launctest", 256, NULL, tskIDLE_PRIORITY + 6, &
 780:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
 781:Core/Src/main.c ****   xTaskCreate( IwdgTask, "iwdg", 256, NULL, tskIDLE_PRIORITY + 4, &Iwdg);
 782:Core/Src/main.c ****   xTaskCreate( RealTimeClockTask, "rtc", 256, NULL, tskIDLE_PRIORITY + 3, &RealTimeClock);
 783:Core/Src/main.c ****   if(RX1_Char != '8') xTaskCreate( AcceleroTask,  "accelero", 512, NULL, tskIDLE_PRIORITY + 2, &Acc
 784:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 785:Core/Src/main.c ****   xTaskCreate( TransmitTask,  "transmit", 512, NULL, tskIDLE_PRIORITY + 1, &Transmit);
 786:Core/Src/main.c **** }
 787:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 788:Core/Src/main.c **** 
 789:Core/Src/main.c **** /* Interrupt Handle */
 790:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 791:Core/Src/main.c **** {
 792:Core/Src/main.c ****   uint8_t default_t[] = "\r\nError input!\r\n";
 793:Core/Src/main.c ****   uint8_t uplink[] = "\r\nGround station uplink succeed\r\n";
 794:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 795:Core/Src/main.c ****   switch(RX1_Char)
 796:Core/Src/main.c ****   {
 797:Core/Src/main.c ****       case '1':
 798:Core/Src/main.c ****       case '2':
 799:Core/Src/main.c ****       case '3':
 800:Core/Src/main.c ****       case '4':
 801:Core/Src/main.c ****       case '5':
 802:Core/Src/main.c ****       case 'A':
 803:Core/Src/main.c ****       case 'B':
 804:Core/Src/main.c ****       case 'C':
 805:Core/Src/main.c ****         HAL_UART_Transmit( &huart3, uplink, sizeof(uplink)-1,50);
 806:Core/Src/main.c ****        break;
 807:Core/Src/main.c ****       case '6':
 808:Core/Src/main.c ****         xTaskResumeFromISR(LaunchTest);
 809:Core/Src/main.c ****         break;
 810:Core/Src/main.c ****       /*case '7':
 811:Core/Src/main.c ****         xTaskResumeFromISR(Referance);
 812:Core/Src/main.c ****         break;//Debug test use*/
 813:Core/Src/main.c ****       default:
 814:Core/Src/main.c ****         HAL_UART_Transmit( &huart3, default_t, sizeof(default_t)-1,100);//Error output
 815:Core/Src/main.c ****         RX1_Char = 0x00; 
 816:Core/Src/main.c ****   }
 817:Core/Src/main.c **** }
 818:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//Need Hardware check
 819:Core/Src/main.c **** {
 820:Core/Src/main.c ****   if(GPIO_Pin == GPIO_PIN_9){
 821:Core/Src/main.c ****       RX1_Char = '7';
 822:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 823:Core/Src/main.c ****   }
 824:Core/Src/main.c ****   if(GPIO_Pin == GPIO_PIN_11){
 825:Core/Src/main.c ****       RX1_Char = '8';
 826:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 827:Core/Src/main.c ****   }
 828:Core/Src/main.c **** }
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 16


 829:Core/Src/main.c **** 
 830:Core/Src/main.c **** /* User CODE BEGIN My function */
 831:Core/Src/main.c **** void UARTRx_IT(void)
 832:Core/Src/main.c **** {
 833:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 834:Core/Src/main.c **** }
 835:Core/Src/main.c **** 
 836:Core/Src/main.c **** void LoRa_Set(void)
 837:Core/Src/main.c **** {
 838:Core/Src/main.c ****   /* LoRa Parameter Setting*/
 839:Core/Src/main.c ****   uint8_t PARAMETER[] = "AT+PARAMETER=10,7,1,7\r\n";//LoRa parameter setting
 840:Core/Src/main.c ****   uint8_t BAND[] = "AT+BAND=434000000\r\n";//434 MHz
 841:Core/Src/main.c ****   uint8_t CRFOP[] = "AT+CRFOP=00\r\n";// Power output  0 dbm		
 842:Core/Src/main.c ****   /* HAL function to set LoRa */
 843:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, PARAMETER, sizeof(PARAMETER)-1, 10000);
 844:Core/Src/main.c ****   HAL_Delay(500);
 845:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, BAND, sizeof(BAND)-1, 10000);
 846:Core/Src/main.c ****   HAL_Delay(500);
 847:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, CRFOP, sizeof(CRFOP)-1, 10000);
 848:Core/Src/main.c ****   HAL_Delay(500);
 849:Core/Src/main.c ****   /* LoRa Setting END */
 850:Core/Src/main.c **** }
 851:Core/Src/main.c **** void Uplink_Ground(void)
 852:Core/Src/main.c **** {
 853:Core/Src/main.c ****   uint8_t emergency[] ="Emergency return!\r\n";
 854:Core/Src/main.c ****   uint8_t response[] = "Response OK!\r\n";
 855:Core/Src/main.c ****   uint8_t mode1_1[] = "AT+SEND=3,24,LoRa communication Link!\r\n";
 856:Core/Src/main.c ****   switch(RX1_Char)
 857:Core/Src/main.c ****   {
 858:Core/Src/main.c ****     case '1'://LoRa Link check
 859:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 860:Core/Src/main.c ****       HAL_UART_Transmit( &huart2, mode1_1, sizeof(mode1_1)-1,100);
 861:Core/Src/main.c ****       RX1_Char = 0x00;//Mode Reset
 862:Core/Src/main.c ****       break;
 863:Core/Src/main.c ****     case '2':
 864:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);//RTC Init response check
 865:Core/Src/main.c ****       if (HAL_RTC_Init(&hrtc) == HAL_OK) HAL_UART_Transmit( &huart3, response, sizeof(response)-1,1
 866:Core/Src/main.c ****       RX1_Char =0x00;
 867:Core/Src/main.c ****       break;
 868:Core/Src/main.c ****     case '3'://Accelero response check
 869:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 870:Core/Src/main.c ****       if(BSP_ACCELERO_Init() != ACCELERO_OK) HAL_UART_Transmit( &huart3, response, sizeof(response)
 871:Core/Src/main.c ****       RX1_Char = 0x00;
 872:Core/Src/main.c ****       break;
 873:Core/Src/main.c ****     case '4'://Payload test
 874:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 875:Core/Src/main.c ****       RX1_Char = 0x00;
 876:Core/Src/main.c ****       break;
 877:Core/Src/main.c ****     case '5'://Enter Beacon Mode
 878:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 879:Core/Src/main.c ****       vTaskSuspend(NULL);
 880:Core/Src/main.c ****       break;
 881:Core/Src/main.c ****     case '6'://Emergency Mode 
 882:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, emergency, sizeof(emergency)-1,100);
 883:Core/Src/main.c ****       RX1_Char = 0x00;
 884:Core/Src/main.c ****       break;
 885:Core/Src/main.c ****     case 'A'://Power Ampifilier on
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 17


 886:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 887:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 888:Core/Src/main.c ****       RX1_Char = 0x00;
 889:Core/Src/main.c ****       break;
 890:Core/Src/main.c ****     case 'B'://Power Ampifilier off 
 891:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 892:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_RESET);
 893:Core/Src/main.c ****       RX1_Char = 0x00;
 894:Core/Src/main.c ****       break;
 895:Core/Src/main.c ****     case 'C'://Battery voltage ADC 
 896:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 897:Core/Src/main.c ****       /* Add convert */
 898:Core/Src/main.c ****       RX1_Char = 0x00;
 899:Core/Src/main.c ****       break;
 900:Core/Src/main.c ****   }
 901:Core/Src/main.c **** }
 902:Core/Src/main.c **** 
 903:Core/Src/main.c **** RTC_TimeTypeDef RTC_Recive(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
 904:Core/Src/main.c **** {
 905:Core/Src/main.c ****     HAL_RTC_GetTime( &hrtc, time, RTC_FORMAT_BIN);
 906:Core/Src/main.c ****     HAL_RTC_GetDate( &hrtc, date, RTC_FORMAT_BIN);
 907:Core/Src/main.c ****     return *time;
 908:Core/Src/main.c **** }
 909:Core/Src/main.c **** 
 910:Core/Src/main.c **** void Accelero_funct(data_store *ptr)
 911:Core/Src/main.c **** {
 912:Core/Src/main.c ****   /*USER CODE BEGIN Accelero Init */
 913:Core/Src/main.c ****   int16_t xyz[3]={0};
 914:Core/Src/main.c ****   TickType_t xLastWakeTime;
 915:Core/Src/main.c ****   const portTickType xFrequency = 40;//Sampling rate 40Hz
 916:Core/Src/main.c ****   xLastWakeTime = xTaskGetTickCount();
 917:Core/Src/main.c ****   /*USER CODE END Accelero Init */
 918:Core/Src/main.c ****   for(int i = 0; i < 25; i++)
 919:Core/Src/main.c ****   {
 920:Core/Src/main.c ****     BSP_ACCELERO_GetXYZ(xyz);
 921:Core/Src/main.c ****     ptr->data_x[i]=xyz[0];
 922:Core/Src/main.c ****     ptr->data_y[i]=xyz[1];
 923:Core/Src/main.c ****     ptr->data_z[i]=xyz[2];
 924:Core/Src/main.c ****     vTaskDelayUntil( &xLastWakeTime, xFrequency );
 925:Core/Src/main.c ****   }
 926:Core/Src/main.c **** }
 927:Core/Src/main.c **** 
 928:Core/Src/main.c **** accelero_datastruct Accelero_RMS(data_store *ptr)
 929:Core/Src/main.c **** {
 930:Core/Src/main.c ****   /*USER CODE BEGIN Accelero RMS Init */
 931:Core/Src/main.c ****   accelero_datastruct accelero_data = {.RMS_accelero_x = 0,
 932:Core/Src/main.c ****                                        .RMS_accelero_y = 0,
 933:Core/Src/main.c ****                                        .RMS_accelero_z = 0};
 934:Core/Src/main.c ****   /*USER CODE END Accelero RMS Init */
 935:Core/Src/main.c ****   arm_rms_q15(ptr->data_x,25, &accelero_data.RMS_accelero_x);
 936:Core/Src/main.c ****   arm_rms_q15(ptr->data_y,25, &accelero_data.RMS_accelero_y);
 937:Core/Src/main.c ****   arm_rms_q15(ptr->data_z,25, &accelero_data.RMS_accelero_z);
 938:Core/Src/main.c ****   memset(&acceler_store, 0, sizeof(data_store));
 939:Core/Src/main.c ****   return accelero_data;
 940:Core/Src/main.c ****   /*USER CODE END Accelero RMS */
 941:Core/Src/main.c **** }
 942:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 18


 943:Core/Src/main.c **** void Flash_Write(uint32_t Flash_Address, uint32_t Flash_Data)
 944:Core/Src/main.c **** {
 945:Core/Src/main.c ****   HAL_FLASH_Unlock();
 946:Core/Src/main.c **** 
 947:Core/Src/main.c ****   FLASH_Erase_Sector(FLASH_SECTOR_11,VOLTAGE_RANGE_3);
 948:Core/Src/main.c ****   for(int i = 0; i < 3; i++)//need test 
 949:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 950:Core/Src/main.c ****      
 951:Core/Src/main.c ****   HAL_FLASH_Lock();
 952:Core/Src/main.c **** }
 953:Core/Src/main.c **** 
 954:Core/Src/main.c **** uint32_t Flash_Read(uint32_t Flash_Address)
 955:Core/Src/main.c **** {
 956:Core/Src/main.c ****   uint32_t Flash_Data;
 957:Core/Src/main.c **** 
 958:Core/Src/main.c ****   Flash_Data = *(uint32_t*) Flash_Address;
 959:Core/Src/main.c ****   return Flash_Data;
 960:Core/Src/main.c **** }
 961:Core/Src/main.c **** 
 962:Core/Src/main.c **** uint8_t Mode_take(void)
 963:Core/Src/main.c **** {
 964:Core/Src/main.c ****   uint32_t data;
 965:Core/Src/main.c ****   data = Flash_Read(0x080E0000);
 966:Core/Src/main.c ****   if(data == 7)
 967:Core/Src/main.c ****       return '7';
 968:Core/Src/main.c ****   if(data == 8)
 969:Core/Src/main.c ****       return '8';
 970:Core/Src/main.c ****   return 0x00;
 971:Core/Src/main.c **** }
 972:Core/Src/main.c **** 
 973:Core/Src/main.c **** void IWDGReset_Init(void)
 974:Core/Src/main.c **** {
 975:Core/Src/main.c ****   if(RX1_Char == '7' || RX1_Char == '8'){
 976:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 977:Core/Src/main.c ****   }
 978:Core/Src/main.c **** }
 979:Core/Src/main.c **** 
 980:Core/Src/main.c **** 
 981:Core/Src/main.c **** void beacon_data(RTC_TimeTypeDef *time,accelero_datastruct *packet)
 982:Core/Src/main.c **** {
 983:Core/Src/main.c ****   /* USER CODE BEGIN Beacon_Init */
 984:Core/Src/main.c ****   char *str;
 985:Core/Src/main.c ****   /* USER CODE END Beacon_Init  */ 
 986:Core/Src/main.c **** 
 987:Core/Src/main.c ****   //taskENTER_CRITICAL();	
 988:Core/Src/main.c ****   str = pvPortMalloc(20 * sizeof(char));
 989:Core/Src/main.c ****   sprintf(str,"AT+SEND=3,22,%c,%02d,%02d,%04d,%04d,%04d\r\n",RX1_Char,time->Minutes,time->Seconds,p
 990:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);
 991:Core/Src/main.c ****   vPortFree(str);
 992:Core/Src/main.c ****   //taskEXIT_CRITICAL();		
 993:Core/Src/main.c **** }
 994:Core/Src/main.c **** /* User CODE END My function */
 995:Core/Src/main.c **** 
 996:Core/Src/main.c **** /**
 997:Core/Src/main.c ****  *****FreeRTOS task *********
 998:Core/Src/main.c ****  **/
 999:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 19


1000:Core/Src/main.c **** void LaunchTestTask(void *argument)
1001:Core/Src/main.c **** {
1002:Core/Src/main.c ****   /* USER CODE BEGIN  */
1003:Core/Src/main.c ****   uint8_t response[] = "Launch Test Task\r\n";
1004:Core/Src/main.c ****   HAL_UART_Transmit( &huart3, response, sizeof(response)-1, 100);   
1005:Core/Src/main.c ****   /* Infinite loop */
1006:Core/Src/main.c ****   for(;;)
1007:Core/Src/main.c ****   {
1008:Core/Src/main.c ****     if(RX1_Char != 0x00){
1009:Core/Src/main.c ****       Uplink_Ground();
1010:Core/Src/main.c ****     }
1011:Core/Src/main.c ****   }
1012:Core/Src/main.c ****   /* USER CODE END  */
1013:Core/Src/main.c **** }
1014:Core/Src/main.c **** void ReferanceTask(void *argument)
1015:Core/Src/main.c **** {
1016:Core/Src/main.c ****   /* USER CODE BEGIN  */
1017:Core/Src/main.c ****   uint8_t response[] = "Enter Referance Task\r\n";
1018:Core/Src/main.c ****   uint8_t mode5[] = "Ready to Launch\r\n";
1019:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, response, sizeof(response)-1,100);
1020:Core/Src/main.c ****   if(RX1_Char != 8) vTaskSuspend(Payload);
1021:Core/Src/main.c ****   /* Infinite loop */
1022:Core/Src/main.c ****   for(;;)
1023:Core/Src/main.c ****   {
1024:Core/Src/main.c ****     switch(RX1_Char)
1025:Core/Src/main.c ****     {
1026:Core/Src/main.c ****       case '5':
1027:Core/Src/main.c ****         HAL_UART_Transmit( &huart2, mode5, sizeof(mode5)-1,100); /* Mode 5 response */
1028:Core/Src/main.c ****         vTaskSuspend(NULL);
1029:Core/Src/main.c ****         break;
1030:Core/Src/main.c ****       case '7':/* Launch IWDG Init */
1031:Core/Src/main.c ****         Flash_Write(0x080E0000,0x07);
1032:Core/Src/main.c ****         vTaskDelete(LaunchTest);
1033:Core/Src/main.c ****         vTaskSuspend(NULL);
1034:Core/Src/main.c ****         break;
1035:Core/Src/main.c ****       case '8':/* Seperate Task ready */
1036:Core/Src/main.c ****         /*Write flash store 8 */
1037:Core/Src/main.c ****         vTaskResume(Payload);
1038:Core/Src/main.c ****         vTaskDelete(Accelero);
1039:Core/Src/main.c ****         /*Queue Event Reset */
1040:Core/Src/main.c ****         vQueueDelete(acceleroQueue);// untest
1041:Core/Src/main.c ****         /* Payload EPS ON */
1042:Core/Src/main.c ****         vTaskDelete(NULL);
1043:Core/Src/main.c ****         break;
1044:Core/Src/main.c ****     }
1045:Core/Src/main.c ****   }
1046:Core/Src/main.c ****   /* USER CODE END  */
1047:Core/Src/main.c **** }
1048:Core/Src/main.c **** void IwdgTask(void *argument)
1049:Core/Src/main.c **** {
1050:Core/Src/main.c ****   /* USER CODE BEGIN  */
1051:Core/Src/main.c ****   const TickType_t xTicksToWait = 100 / portTICK_PERIOD_MS*10;	/* MAX 1 sec */
1052:Core/Src/main.c ****   /* Infinite loop */
1053:Core/Src/main.c ****   for(;;)
1054:Core/Src/main.c ****   {
1055:Core/Src/main.c ****     switch(RX1_Char)
1056:Core/Src/main.c ****     {
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 20


1057:Core/Src/main.c ****       case '5':
1058:Core/Src/main.c ****         uxBits = xEventGroupWaitBits(iwdgEventGroup,IWDG_BIT_Beacon,pdTRUE,pdTRUE,xTicksToWait);
1059:Core/Src/main.c ****       case '7':
1060:Core/Src/main.c ****         uxBits = xEventGroupWaitBits(iwdgEventGroup,IWDG_BIT_Beacon,pdTRUE,pdTRUE,xTicksToWait);
1061:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Beacon) == IWDG_BIT_Beacon) HAL_IWDG_Refresh(&hiwdg);
1062:Core/Src/main.c ****         break;
1063:Core/Src/main.c ****       case '8':
1064:Core/Src/main.c ****         uxBits = xEventGroupWaitBits(iwdgEventGroup,IWDG_BIT_Payload,pdTRUE,pdTRUE,xTicksToWait);
1065:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Payload) == IWDG_BIT_Payload) HAL_IWDG_Refresh(&hiwdg);
1066:Core/Src/main.c ****         break;
1067:Core/Src/main.c ****     }		
1068:Core/Src/main.c ****   }
1069:Core/Src/main.c ****   /* USER CODE END  */
1070:Core/Src/main.c **** }
1071:Core/Src/main.c **** 
1072:Core/Src/main.c **** void RealTimeClockTask(void *argument)
1073:Core/Src/main.c **** {
1074:Core/Src/main.c ****   /* USER CODE BEGIN  */
1075:Core/Src/main.c ****   RTC_TimeTypeDef sTime={0};
1076:Core/Src/main.c ****   RTC_DateTypeDef sDate={0};
1077:Core/Src/main.c ****   TickType_t xLastWakeTime;
1078:Core/Src/main.c ****   const portTickType xFrequency = 1;//Sampling rate 1Hz
1079:Core/Src/main.c ****   xLastWakeTime = xTaskGetTickCount();
1080:Core/Src/main.c ****   /* Infinite loop */
1081:Core/Src/main.c ****   for(;;)
1082:Core/Src/main.c ****   {
1083:Core/Src/main.c ****     sTime = RTC_Recive(&sTime,&sDate);
1084:Core/Src/main.c ****     xQueueSend(rtcQueue, &sTime, 1000);
1085:Core/Src/main.c ****     memset(&sTime, 0, sizeof(RTC_TimeTypeDef));
1086:Core/Src/main.c ****     uxBits = xEventGroupSetBits(iwdgEventGroup, IWDG_BIT_rtcTask);
1087:Core/Src/main.c ****     vTaskDelayUntil(&xLastWakeTime, xFrequency);
1088:Core/Src/main.c ****   }
1089:Core/Src/main.c ****   /* USER CODE END  */
1090:Core/Src/main.c **** }
1091:Core/Src/main.c **** 
1092:Core/Src/main.c **** void AcceleroTask(void *argument)
1093:Core/Src/main.c **** {
1094:Core/Src/main.c ****   /* USER CODE BEGIN  */
1095:Core/Src/main.c ****   accelero_datastruct accelero_rms;
1096:Core/Src/main.c ****   /* Infinite loop */
1097:Core/Src/main.c ****   for(;;)
1098:Core/Src/main.c ****   {
1099:Core/Src/main.c ****     Accelero_funct(&acceler_store);
1100:Core/Src/main.c ****     accelero_rms = Accelero_RMS(&acceler_store);
1101:Core/Src/main.c ****     xQueueSend(acceleroQueue,&accelero_rms,1000);
1102:Core/Src/main.c ****     memset(&accelero_rms, 0, sizeof(accelero_datastruct));
1103:Core/Src/main.c ****     uxBits = xEventGroupSetBits(iwdgEventGroup, IWDG_BIT_acceleroTask);
1104:Core/Src/main.c ****   }
1105:Core/Src/main.c ****   /* USER CODE END  */
1106:Core/Src/main.c **** }
1107:Core/Src/main.c **** 
1108:Core/Src/main.c **** void PayloadTask(void *argument)//By Geroge
1109:Core/Src/main.c **** {
  29              		.loc 1 1109 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 21


  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.LVL0:
  36              	.L2:
1110:Core/Src/main.c ****   /* USER CODE BEGIN  */
1111:Core/Src/main.c **** 	
1112:Core/Src/main.c ****   /* Infinite loop */
1113:Core/Src/main.c ****   for(;;)
  37              		.loc 1 1113 3 discriminator 1 view .LVU1
1114:Core/Src/main.c ****   {
1115:Core/Src/main.c ****    /* Payload Data receive */ 
1116:Core/Src/main.c ****   }
  38              		.loc 1 1116 3 discriminator 1 view .LVU2
1113:Core/Src/main.c ****   {
  39              		.loc 1 1113 8 discriminator 1 view .LVU3
  40 0000 FEE7     		b	.L2
  41              		.cfi_endproc
  42              	.LFE307:
  44              		.section	.text.MX_GPIO_Init,"ax",%progbits
  45              		.align	1
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv4-sp-d16
  51              	MX_GPIO_Init:
  52              	.LFB287:
 665:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  53              		.loc 1 665 1 view -0
  54              		.cfi_startproc
  55              		@ args = 0, pretend = 0, frame = 48
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  58              	.LCFI0:
  59              		.cfi_def_cfa_offset 36
  60              		.cfi_offset 4, -36
  61              		.cfi_offset 5, -32
  62              		.cfi_offset 6, -28
  63              		.cfi_offset 7, -24
  64              		.cfi_offset 8, -20
  65              		.cfi_offset 9, -16
  66              		.cfi_offset 10, -12
  67              		.cfi_offset 11, -8
  68              		.cfi_offset 14, -4
  69 0004 8DB0     		sub	sp, sp, #52
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 88
 666:Core/Src/main.c **** 
  72              		.loc 1 666 3 view .LVU5
 666:Core/Src/main.c **** 
  73              		.loc 1 666 20 is_stmt 0 view .LVU6
  74 0006 0024     		movs	r4, #0
  75 0008 0794     		str	r4, [sp, #28]
  76 000a 0894     		str	r4, [sp, #32]
  77 000c 0994     		str	r4, [sp, #36]
  78 000e 0A94     		str	r4, [sp, #40]
  79 0010 0B94     		str	r4, [sp, #44]
 669:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 22


  80              		.loc 1 669 3 is_stmt 1 view .LVU7
  81              	.LBB4:
 669:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  82              		.loc 1 669 3 view .LVU8
  83 0012 0194     		str	r4, [sp, #4]
 669:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  84              		.loc 1 669 3 view .LVU9
  85 0014 6C4B     		ldr	r3, .L5
  86 0016 1A6B     		ldr	r2, [r3, #48]
  87 0018 42F01002 		orr	r2, r2, #16
  88 001c 1A63     		str	r2, [r3, #48]
 669:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  89              		.loc 1 669 3 view .LVU10
  90 001e 1A6B     		ldr	r2, [r3, #48]
  91 0020 02F01002 		and	r2, r2, #16
  92 0024 0192     		str	r2, [sp, #4]
 669:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  93              		.loc 1 669 3 view .LVU11
  94 0026 019A     		ldr	r2, [sp, #4]
  95              	.LBE4:
 669:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  96              		.loc 1 669 3 view .LVU12
 670:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  97              		.loc 1 670 3 view .LVU13
  98              	.LBB5:
 670:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  99              		.loc 1 670 3 view .LVU14
 100 0028 0294     		str	r4, [sp, #8]
 670:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 101              		.loc 1 670 3 view .LVU15
 102 002a 1A6B     		ldr	r2, [r3, #48]
 103 002c 42F00402 		orr	r2, r2, #4
 104 0030 1A63     		str	r2, [r3, #48]
 670:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 105              		.loc 1 670 3 view .LVU16
 106 0032 1A6B     		ldr	r2, [r3, #48]
 107 0034 02F00402 		and	r2, r2, #4
 108 0038 0292     		str	r2, [sp, #8]
 670:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 109              		.loc 1 670 3 view .LVU17
 110 003a 029A     		ldr	r2, [sp, #8]
 111              	.LBE5:
 670:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 112              		.loc 1 670 3 view .LVU18
 671:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 113              		.loc 1 671 3 view .LVU19
 114              	.LBB6:
 671:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 115              		.loc 1 671 3 view .LVU20
 116 003c 0394     		str	r4, [sp, #12]
 671:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 117              		.loc 1 671 3 view .LVU21
 118 003e 1A6B     		ldr	r2, [r3, #48]
 119 0040 42F08002 		orr	r2, r2, #128
 120 0044 1A63     		str	r2, [r3, #48]
 671:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 121              		.loc 1 671 3 view .LVU22
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 23


 122 0046 1A6B     		ldr	r2, [r3, #48]
 123 0048 02F08002 		and	r2, r2, #128
 124 004c 0392     		str	r2, [sp, #12]
 671:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 125              		.loc 1 671 3 view .LVU23
 126 004e 039A     		ldr	r2, [sp, #12]
 127              	.LBE6:
 671:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 128              		.loc 1 671 3 view .LVU24
 672:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 129              		.loc 1 672 3 view .LVU25
 130              	.LBB7:
 672:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 131              		.loc 1 672 3 view .LVU26
 132 0050 0494     		str	r4, [sp, #16]
 672:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 133              		.loc 1 672 3 view .LVU27
 134 0052 1A6B     		ldr	r2, [r3, #48]
 135 0054 42F00102 		orr	r2, r2, #1
 136 0058 1A63     		str	r2, [r3, #48]
 672:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 137              		.loc 1 672 3 view .LVU28
 138 005a 1A6B     		ldr	r2, [r3, #48]
 139 005c 02F00102 		and	r2, r2, #1
 140 0060 0492     		str	r2, [sp, #16]
 672:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 141              		.loc 1 672 3 view .LVU29
 142 0062 049A     		ldr	r2, [sp, #16]
 143              	.LBE7:
 672:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 144              		.loc 1 672 3 view .LVU30
 673:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 145              		.loc 1 673 3 view .LVU31
 146              	.LBB8:
 673:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 147              		.loc 1 673 3 view .LVU32
 148 0064 0594     		str	r4, [sp, #20]
 673:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 149              		.loc 1 673 3 view .LVU33
 150 0066 1A6B     		ldr	r2, [r3, #48]
 151 0068 42F00202 		orr	r2, r2, #2
 152 006c 1A63     		str	r2, [r3, #48]
 673:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 153              		.loc 1 673 3 view .LVU34
 154 006e 1A6B     		ldr	r2, [r3, #48]
 155 0070 02F00202 		and	r2, r2, #2
 156 0074 0592     		str	r2, [sp, #20]
 673:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 157              		.loc 1 673 3 view .LVU35
 158 0076 059A     		ldr	r2, [sp, #20]
 159              	.LBE8:
 673:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 160              		.loc 1 673 3 view .LVU36
 674:Core/Src/main.c **** 
 161              		.loc 1 674 3 view .LVU37
 162              	.LBB9:
 674:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 24


 163              		.loc 1 674 3 view .LVU38
 164 0078 0694     		str	r4, [sp, #24]
 674:Core/Src/main.c **** 
 165              		.loc 1 674 3 view .LVU39
 166 007a 1A6B     		ldr	r2, [r3, #48]
 167 007c 42F00802 		orr	r2, r2, #8
 168 0080 1A63     		str	r2, [r3, #48]
 674:Core/Src/main.c **** 
 169              		.loc 1 674 3 view .LVU40
 170 0082 1B6B     		ldr	r3, [r3, #48]
 171 0084 03F00803 		and	r3, r3, #8
 172 0088 0693     		str	r3, [sp, #24]
 674:Core/Src/main.c **** 
 173              		.loc 1 674 3 view .LVU41
 174 008a 069B     		ldr	r3, [sp, #24]
 175              	.LBE9:
 674:Core/Src/main.c **** 
 176              		.loc 1 674 3 view .LVU42
 677:Core/Src/main.c **** 
 177              		.loc 1 677 3 view .LVU43
 178 008c DFF84C91 		ldr	r9, .L5+20
 179 0090 2246     		mov	r2, r4
 180 0092 0821     		movs	r1, #8
 181 0094 4846     		mov	r0, r9
 182 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 183              	.LVL1:
 680:Core/Src/main.c **** 
 184              		.loc 1 680 3 view .LVU44
 185 009a 4C4F     		ldr	r7, .L5+4
 186 009c 0122     		movs	r2, #1
 187 009e 1146     		mov	r1, r2
 188 00a0 3846     		mov	r0, r7
 189 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 190              	.LVL2:
 683:Core/Src/main.c ****                           |Audio_RST_Pin, GPIO_PIN_RESET);
 191              		.loc 1 683 3 view .LVU45
 192 00a6 4A4E     		ldr	r6, .L5+8
 193 00a8 2246     		mov	r2, r4
 194 00aa 48F21701 		movw	r1, #32791
 195 00ae 3046     		mov	r0, r6
 196 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 197              	.LVL3:
 687:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 198              		.loc 1 687 3 view .LVU46
 687:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 199              		.loc 1 687 23 is_stmt 0 view .LVU47
 200 00b4 4FF00808 		mov	r8, #8
 201 00b8 CDF81C80 		str	r8, [sp, #28]
 688:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 688 3 is_stmt 1 view .LVU48
 688:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 203              		.loc 1 688 24 is_stmt 0 view .LVU49
 204 00bc 0125     		movs	r5, #1
 205 00be 0895     		str	r5, [sp, #32]
 689:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 206              		.loc 1 689 3 is_stmt 1 view .LVU50
 689:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 25


 207              		.loc 1 689 24 is_stmt 0 view .LVU51
 208 00c0 0994     		str	r4, [sp, #36]
 690:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 209              		.loc 1 690 3 is_stmt 1 view .LVU52
 690:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 210              		.loc 1 690 25 is_stmt 0 view .LVU53
 211 00c2 0A94     		str	r4, [sp, #40]
 691:Core/Src/main.c **** 
 212              		.loc 1 691 3 is_stmt 1 view .LVU54
 213 00c4 07A9     		add	r1, sp, #28
 214 00c6 4846     		mov	r0, r9
 215 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL4:
 694:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 217              		.loc 1 694 3 view .LVU55
 694:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 694 23 is_stmt 0 view .LVU56
 219 00cc 0795     		str	r5, [sp, #28]
 695:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 695 3 is_stmt 1 view .LVU57
 695:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 695 24 is_stmt 0 view .LVU58
 222 00ce 0895     		str	r5, [sp, #32]
 696:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 223              		.loc 1 696 3 is_stmt 1 view .LVU59
 696:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 696 24 is_stmt 0 view .LVU60
 225 00d0 0994     		str	r4, [sp, #36]
 697:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 226              		.loc 1 697 3 is_stmt 1 view .LVU61
 697:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 227              		.loc 1 697 25 is_stmt 0 view .LVU62
 228 00d2 0A94     		str	r4, [sp, #40]
 698:Core/Src/main.c **** 
 229              		.loc 1 698 3 is_stmt 1 view .LVU63
 230 00d4 07A9     		add	r1, sp, #28
 231 00d6 3846     		mov	r0, r7
 232 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 233              	.LVL5:
 701:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 234              		.loc 1 701 3 view .LVU64
 701:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235              		.loc 1 701 23 is_stmt 0 view .LVU65
 236 00dc CDF81C80 		str	r8, [sp, #28]
 702:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 702 3 is_stmt 1 view .LVU66
 702:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 702 24 is_stmt 0 view .LVU67
 239 00e0 4FF00208 		mov	r8, #2
 240 00e4 CDF82080 		str	r8, [sp, #32]
 703:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 241              		.loc 1 703 3 is_stmt 1 view .LVU68
 703:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 242              		.loc 1 703 24 is_stmt 0 view .LVU69
 243 00e8 0994     		str	r4, [sp, #36]
 704:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 244              		.loc 1 704 3 is_stmt 1 view .LVU70
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 26


 704:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 245              		.loc 1 704 25 is_stmt 0 view .LVU71
 246 00ea 0A94     		str	r4, [sp, #40]
 705:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 247              		.loc 1 705 3 is_stmt 1 view .LVU72
 705:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 248              		.loc 1 705 29 is_stmt 0 view .LVU73
 249 00ec 4FF0050A 		mov	r10, #5
 250 00f0 CDF82CA0 		str	r10, [sp, #44]
 706:Core/Src/main.c **** 
 251              		.loc 1 706 3 is_stmt 1 view .LVU74
 252 00f4 07A9     		add	r1, sp, #28
 253 00f6 3846     		mov	r0, r7
 254 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 255              	.LVL6:
 709:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 256              		.loc 1 709 3 view .LVU75
 709:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 257              		.loc 1 709 23 is_stmt 0 view .LVU76
 258 00fc 0795     		str	r5, [sp, #28]
 710:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 710 3 is_stmt 1 view .LVU77
 710:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 710 24 is_stmt 0 view .LVU78
 261 00fe 354B     		ldr	r3, .L5+12
 262 0100 0893     		str	r3, [sp, #32]
 711:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 263              		.loc 1 711 3 is_stmt 1 view .LVU79
 711:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 264              		.loc 1 711 24 is_stmt 0 view .LVU80
 265 0102 0994     		str	r4, [sp, #36]
 712:Core/Src/main.c **** 
 266              		.loc 1 712 3 is_stmt 1 view .LVU81
 267 0104 A7F50067 		sub	r7, r7, #2048
 268 0108 07A9     		add	r1, sp, #28
 269 010a 3846     		mov	r0, r7
 270 010c FFF7FEFF 		bl	HAL_GPIO_Init
 271              	.LVL7:
 715:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 272              		.loc 1 715 3 view .LVU82
 715:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 273              		.loc 1 715 23 is_stmt 0 view .LVU83
 274 0110 0423     		movs	r3, #4
 275 0112 0793     		str	r3, [sp, #28]
 716:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 276              		.loc 1 716 3 is_stmt 1 view .LVU84
 716:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 716 24 is_stmt 0 view .LVU85
 278 0114 0894     		str	r4, [sp, #32]
 717:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 279              		.loc 1 717 3 is_stmt 1 view .LVU86
 717:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 280              		.loc 1 717 24 is_stmt 0 view .LVU87
 281 0116 0994     		str	r4, [sp, #36]
 718:Core/Src/main.c **** 
 282              		.loc 1 718 3 is_stmt 1 view .LVU88
 283 0118 DFF8C4B0 		ldr	fp, .L5+24
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 27


 284 011c 07A9     		add	r1, sp, #28
 285 011e 5846     		mov	r0, fp
 286 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 287              	.LVL8:
 721:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 288              		.loc 1 721 3 view .LVU89
 721:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 289              		.loc 1 721 23 is_stmt 0 view .LVU90
 290 0124 4FF42063 		mov	r3, #2560
 291 0128 0793     		str	r3, [sp, #28]
 722:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 292              		.loc 1 722 3 is_stmt 1 view .LVU91
 722:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 722 24 is_stmt 0 view .LVU92
 294 012a 2B4B     		ldr	r3, .L5+16
 295 012c 0893     		str	r3, [sp, #32]
 723:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 296              		.loc 1 723 3 is_stmt 1 view .LVU93
 723:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 297              		.loc 1 723 24 is_stmt 0 view .LVU94
 298 012e 0994     		str	r4, [sp, #36]
 724:Core/Src/main.c **** 
 299              		.loc 1 724 3 is_stmt 1 view .LVU95
 300 0130 07A9     		add	r1, sp, #28
 301 0132 4846     		mov	r0, r9
 302 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 303              	.LVL9:
 727:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 727 3 view .LVU96
 727:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305              		.loc 1 727 23 is_stmt 0 view .LVU97
 306 0138 4FF48063 		mov	r3, #1024
 307 013c 0793     		str	r3, [sp, #28]
 728:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 728 3 is_stmt 1 view .LVU98
 728:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 309              		.loc 1 728 24 is_stmt 0 view .LVU99
 310 013e CDF82080 		str	r8, [sp, #32]
 729:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 311              		.loc 1 729 3 is_stmt 1 view .LVU100
 729:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 312              		.loc 1 729 24 is_stmt 0 view .LVU101
 313 0142 0994     		str	r4, [sp, #36]
 730:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 314              		.loc 1 730 3 is_stmt 1 view .LVU102
 730:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 315              		.loc 1 730 25 is_stmt 0 view .LVU103
 316 0144 0A94     		str	r4, [sp, #40]
 731:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 317              		.loc 1 731 3 is_stmt 1 view .LVU104
 731:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 318              		.loc 1 731 29 is_stmt 0 view .LVU105
 319 0146 CDF82CA0 		str	r10, [sp, #44]
 732:Core/Src/main.c **** 
 320              		.loc 1 732 3 is_stmt 1 view .LVU106
 321 014a 07A9     		add	r1, sp, #28
 322 014c 5846     		mov	r0, fp
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 28


 323 014e FFF7FEFF 		bl	HAL_GPIO_Init
 324              	.LVL10:
 736:Core/Src/main.c ****                           |Audio_RST_Pin;
 325              		.loc 1 736 3 view .LVU107
 736:Core/Src/main.c ****                           |Audio_RST_Pin;
 326              		.loc 1 736 23 is_stmt 0 view .LVU108
 327 0152 48F21703 		movw	r3, #32791
 328 0156 0793     		str	r3, [sp, #28]
 738:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 329              		.loc 1 738 3 is_stmt 1 view .LVU109
 738:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 330              		.loc 1 738 24 is_stmt 0 view .LVU110
 331 0158 0895     		str	r5, [sp, #32]
 739:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 332              		.loc 1 739 3 is_stmt 1 view .LVU111
 739:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 333              		.loc 1 739 24 is_stmt 0 view .LVU112
 334 015a 0994     		str	r4, [sp, #36]
 740:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 335              		.loc 1 740 3 is_stmt 1 view .LVU113
 740:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 336              		.loc 1 740 25 is_stmt 0 view .LVU114
 337 015c 0A94     		str	r4, [sp, #40]
 741:Core/Src/main.c **** 
 338              		.loc 1 741 3 is_stmt 1 view .LVU115
 339 015e 07A9     		add	r1, sp, #28
 340 0160 3046     		mov	r0, r6
 341 0162 FFF7FEFF 		bl	HAL_GPIO_Init
 342              	.LVL11:
 744:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 343              		.loc 1 744 3 view .LVU116
 744:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 344              		.loc 1 744 23 is_stmt 0 view .LVU117
 345 0166 4FF40073 		mov	r3, #512
 346 016a 0793     		str	r3, [sp, #28]
 745:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 347              		.loc 1 745 3 is_stmt 1 view .LVU118
 745:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 745 24 is_stmt 0 view .LVU119
 349 016c 0894     		str	r4, [sp, #32]
 746:Core/Src/main.c ****   HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 350              		.loc 1 746 3 is_stmt 1 view .LVU120
 746:Core/Src/main.c ****   HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 351              		.loc 1 746 24 is_stmt 0 view .LVU121
 352 016e 0994     		str	r4, [sp, #36]
 747:Core/Src/main.c **** 
 353              		.loc 1 747 3 is_stmt 1 view .LVU122
 354 0170 07A9     		add	r1, sp, #28
 355 0172 3846     		mov	r0, r7
 356 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 357              	.LVL12:
 750:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 358              		.loc 1 750 3 view .LVU123
 750:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 359              		.loc 1 750 23 is_stmt 0 view .LVU124
 360 0178 4FF4E053 		mov	r3, #7168
 361 017c 0793     		str	r3, [sp, #28]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 29


 751:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 362              		.loc 1 751 3 is_stmt 1 view .LVU125
 751:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 363              		.loc 1 751 24 is_stmt 0 view .LVU126
 364 017e CDF82080 		str	r8, [sp, #32]
 752:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 365              		.loc 1 752 3 is_stmt 1 view .LVU127
 752:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 366              		.loc 1 752 24 is_stmt 0 view .LVU128
 367 0182 0994     		str	r4, [sp, #36]
 753:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 368              		.loc 1 753 3 is_stmt 1 view .LVU129
 753:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 369              		.loc 1 753 25 is_stmt 0 view .LVU130
 370 0184 0A94     		str	r4, [sp, #40]
 754:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 371              		.loc 1 754 3 is_stmt 1 view .LVU131
 754:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 372              		.loc 1 754 29 is_stmt 0 view .LVU132
 373 0186 0A23     		movs	r3, #10
 374 0188 0B93     		str	r3, [sp, #44]
 755:Core/Src/main.c **** 
 375              		.loc 1 755 3 is_stmt 1 view .LVU133
 376 018a 07A9     		add	r1, sp, #28
 377 018c 3846     		mov	r0, r7
 378 018e FFF7FEFF 		bl	HAL_GPIO_Init
 379              	.LVL13:
 758:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 380              		.loc 1 758 3 view .LVU134
 758:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 381              		.loc 1 758 23 is_stmt 0 view .LVU135
 382 0192 2023     		movs	r3, #32
 383 0194 0793     		str	r3, [sp, #28]
 759:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 759 3 is_stmt 1 view .LVU136
 759:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 385              		.loc 1 759 24 is_stmt 0 view .LVU137
 386 0196 0894     		str	r4, [sp, #32]
 760:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 387              		.loc 1 760 3 is_stmt 1 view .LVU138
 760:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 388              		.loc 1 760 24 is_stmt 0 view .LVU139
 389 0198 0994     		str	r4, [sp, #36]
 761:Core/Src/main.c **** 
 390              		.loc 1 761 3 is_stmt 1 view .LVU140
 391 019a 07A9     		add	r1, sp, #28
 392 019c 3046     		mov	r0, r6
 393 019e FFF7FEFF 		bl	HAL_GPIO_Init
 394              	.LVL14:
 764:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 395              		.loc 1 764 3 view .LVU141
 396 01a2 2246     		mov	r2, r4
 397 01a4 2146     		mov	r1, r4
 398 01a6 1720     		movs	r0, #23
 399 01a8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 400              	.LVL15:
 765:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 30


 401              		.loc 1 765 3 view .LVU142
 402 01ac 1720     		movs	r0, #23
 403 01ae FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 404              	.LVL16:
 767:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 405              		.loc 1 767 3 view .LVU143
 406 01b2 2246     		mov	r2, r4
 407 01b4 2146     		mov	r1, r4
 408 01b6 2820     		movs	r0, #40
 409 01b8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 410              	.LVL17:
 768:Core/Src/main.c **** 
 411              		.loc 1 768 3 view .LVU144
 412 01bc 2820     		movs	r0, #40
 413 01be FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 414              	.LVL18:
 770:Core/Src/main.c **** 
 415              		.loc 1 770 1 is_stmt 0 view .LVU145
 416 01c2 0DB0     		add	sp, sp, #52
 417              	.LCFI2:
 418              		.cfi_def_cfa_offset 36
 419              		@ sp needed
 420 01c4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 421              	.L6:
 422              		.align	2
 423              	.L5:
 424 01c8 00380240 		.word	1073887232
 425 01cc 00080240 		.word	1073874944
 426 01d0 000C0240 		.word	1073875968
 427 01d4 00001210 		.word	269615104
 428 01d8 00001110 		.word	269549568
 429 01dc 00100240 		.word	1073876992
 430 01e0 00040240 		.word	1073873920
 431              		.cfi_endproc
 432              	.LFE287:
 434              		.section	.text.IwdgTask,"ax",%progbits
 435              		.align	1
 436              		.global	IwdgTask
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 440              		.fpu fpv4-sp-d16
 442              	IwdgTask:
 443              	.LFB304:
1049:Core/Src/main.c ****   /* USER CODE BEGIN  */
 444              		.loc 1 1049 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              	.LVL19:
1049:Core/Src/main.c ****   /* USER CODE BEGIN  */
 449              		.loc 1 1049 1 is_stmt 0 view .LVU147
 450 0000 00B5     		push	{lr}
 451              	.LCFI3:
 452              		.cfi_def_cfa_offset 4
 453              		.cfi_offset 14, -4
 454 0002 83B0     		sub	sp, sp, #12
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 31


 455              	.LCFI4:
 456              		.cfi_def_cfa_offset 16
 457 0004 0FE0     		b	.L11
 458              	.LVL20:
 459              	.L9:
1060:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Beacon) == IWDG_BIT_Beacon) HAL_IWDG_Refresh(&hiwdg);
 460              		.loc 1 1060 9 is_stmt 1 view .LVU148
1060:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Beacon) == IWDG_BIT_Beacon) HAL_IWDG_Refresh(&hiwdg);
 461              		.loc 1 1060 18 is_stmt 0 view .LVU149
 462 0006 4FF47A73 		mov	r3, #1000
 463 000a 0093     		str	r3, [sp]
 464 000c 0123     		movs	r3, #1
 465 000e 1A46     		mov	r2, r3
 466 0010 0721     		movs	r1, #7
 467 0012 1B48     		ldr	r0, .L15
 468 0014 0068     		ldr	r0, [r0]
 469 0016 FFF7FEFF 		bl	xEventGroupWaitBits
 470              	.LVL21:
1060:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Beacon) == IWDG_BIT_Beacon) HAL_IWDG_Refresh(&hiwdg);
 471              		.loc 1 1060 16 view .LVU150
 472 001a 1A4B     		ldr	r3, .L15+4
 473 001c 1860     		str	r0, [r3]
1061:Core/Src/main.c ****         break;
 474              		.loc 1 1061 9 is_stmt 1 view .LVU151
1061:Core/Src/main.c ****         break;
 475              		.loc 1 1061 20 is_stmt 0 view .LVU152
 476 001e 00F00700 		and	r0, r0, #7
1061:Core/Src/main.c ****         break;
 477              		.loc 1 1061 11 view .LVU153
 478 0022 0728     		cmp	r0, #7
 479 0024 14D0     		beq	.L14
 480              	.L11:
1053:Core/Src/main.c ****   {
 481              		.loc 1 1053 3 is_stmt 1 view .LVU154
1055:Core/Src/main.c ****     {
 482              		.loc 1 1055 5 view .LVU155
 483 0026 184B     		ldr	r3, .L15+8
 484 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 485 002a 372B     		cmp	r3, #55
 486 002c EBD0     		beq	.L9
 487 002e 382B     		cmp	r3, #56
 488 0030 12D0     		beq	.L10
 489 0032 352B     		cmp	r3, #53
 490 0034 F7D1     		bne	.L11
1058:Core/Src/main.c ****       case '7':
 491              		.loc 1 1058 9 view .LVU156
1058:Core/Src/main.c ****       case '7':
 492              		.loc 1 1058 18 is_stmt 0 view .LVU157
 493 0036 4FF47A73 		mov	r3, #1000
 494 003a 0093     		str	r3, [sp]
 495 003c 0123     		movs	r3, #1
 496 003e 1A46     		mov	r2, r3
 497 0040 0721     		movs	r1, #7
 498 0042 0F48     		ldr	r0, .L15
 499 0044 0068     		ldr	r0, [r0]
 500 0046 FFF7FEFF 		bl	xEventGroupWaitBits
 501              	.LVL22:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 32


1058:Core/Src/main.c ****       case '7':
 502              		.loc 1 1058 16 view .LVU158
 503 004a 0E4B     		ldr	r3, .L15+4
 504 004c 1860     		str	r0, [r3]
 505 004e DAE7     		b	.L9
 506              	.L14:
1061:Core/Src/main.c ****         break;
 507              		.loc 1 1061 59 is_stmt 1 discriminator 1 view .LVU159
 508 0050 0E48     		ldr	r0, .L15+12
 509 0052 FFF7FEFF 		bl	HAL_IWDG_Refresh
 510              	.LVL23:
 511 0056 E6E7     		b	.L11
 512              	.L10:
1064:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Payload) == IWDG_BIT_Payload) HAL_IWDG_Refresh(&hiwdg);
 513              		.loc 1 1064 9 view .LVU160
1064:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Payload) == IWDG_BIT_Payload) HAL_IWDG_Refresh(&hiwdg);
 514              		.loc 1 1064 18 is_stmt 0 view .LVU161
 515 0058 4FF47A73 		mov	r3, #1000
 516 005c 0093     		str	r3, [sp]
 517 005e 0123     		movs	r3, #1
 518 0060 1A46     		mov	r2, r3
 519 0062 0D21     		movs	r1, #13
 520 0064 0648     		ldr	r0, .L15
 521 0066 0068     		ldr	r0, [r0]
 522 0068 FFF7FEFF 		bl	xEventGroupWaitBits
 523              	.LVL24:
1064:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Payload) == IWDG_BIT_Payload) HAL_IWDG_Refresh(&hiwdg);
 524              		.loc 1 1064 16 view .LVU162
 525 006c 054B     		ldr	r3, .L15+4
 526 006e 1860     		str	r0, [r3]
1065:Core/Src/main.c ****         break;
 527              		.loc 1 1065 9 is_stmt 1 view .LVU163
1065:Core/Src/main.c ****         break;
 528              		.loc 1 1065 20 is_stmt 0 view .LVU164
 529 0070 00F00D00 		and	r0, r0, #13
1065:Core/Src/main.c ****         break;
 530              		.loc 1 1065 11 view .LVU165
 531 0074 0D28     		cmp	r0, #13
 532 0076 D6D1     		bne	.L11
1065:Core/Src/main.c ****         break;
 533              		.loc 1 1065 61 is_stmt 1 discriminator 1 view .LVU166
 534 0078 0448     		ldr	r0, .L15+12
 535 007a FFF7FEFF 		bl	HAL_IWDG_Refresh
 536              	.LVL25:
 537 007e D2E7     		b	.L11
 538              	.L16:
 539              		.align	2
 540              	.L15:
 541 0080 00000000 		.word	iwdgEventGroup
 542 0084 00000000 		.word	uxBits
 543 0088 00000000 		.word	.LANCHOR0
 544 008c 00000000 		.word	hiwdg
 545              		.cfi_endproc
 546              	.LFE304:
 548              		.section	.rodata.StartCreateTask.str1.4,"aMS",%progbits,1
 549              		.align	2
 550              	.LC0:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 33


 551 0000 6C61756E 		.ascii	"launctest\000"
 551      63746573 
 551      7400
 552 000a 0000     		.align	2
 553              	.LC1:
 554 000c 72656665 		.ascii	"referance\000"
 554      72616E63 
 554      6500
 555 0016 0000     		.align	2
 556              	.LC2:
 557 0018 69776467 		.ascii	"iwdg\000"
 557      00
 558 001d 000000   		.align	2
 559              	.LC3:
 560 0020 72746300 		.ascii	"rtc\000"
 561              		.align	2
 562              	.LC4:
 563 0024 61636365 		.ascii	"accelero\000"
 563      6C65726F 
 563      00
 564 002d 000000   		.align	2
 565              	.LC5:
 566 0030 7061796C 		.ascii	"payload\000"
 566      6F616400 
 567              		.align	2
 568              	.LC6:
 569 0038 7472616E 		.ascii	"transmit\000"
 569      736D6974 
 569      00
 570              		.section	.text.StartCreateTask,"ax",%progbits
 571              		.align	1
 572              		.global	StartCreateTask
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu fpv4-sp-d16
 578              	StartCreateTask:
 579              	.LFB288:
 778:Core/Src/main.c ****   if(RX1_Char == 0x00) xTaskCreate( LaunchTestTask, "launctest", 256, NULL, tskIDLE_PRIORITY + 6, &
 580              		.loc 1 778 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584 0000 00B5     		push	{lr}
 585              	.LCFI5:
 586              		.cfi_def_cfa_offset 4
 587              		.cfi_offset 14, -4
 588 0002 83B0     		sub	sp, sp, #12
 589              	.LCFI6:
 590              		.cfi_def_cfa_offset 16
 779:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
 591              		.loc 1 779 3 view .LVU168
 779:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
 592              		.loc 1 779 15 is_stmt 0 view .LVU169
 593 0004 2C4B     		ldr	r3, .L23
 594 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 779:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 34


 595              		.loc 1 779 5 view .LVU170
 596 0008 002B     		cmp	r3, #0
 597 000a 3DD0     		beq	.L21
 598              	.L18:
 780:Core/Src/main.c ****   xTaskCreate( IwdgTask, "iwdg", 256, NULL, tskIDLE_PRIORITY + 4, &Iwdg);
 599              		.loc 1 780 3 is_stmt 1 view .LVU171
 600 000c 2B4B     		ldr	r3, .L23+4
 601 000e 0193     		str	r3, [sp, #4]
 602 0010 0523     		movs	r3, #5
 603 0012 0093     		str	r3, [sp]
 604 0014 0023     		movs	r3, #0
 605 0016 4FF40072 		mov	r2, #512
 606 001a 2949     		ldr	r1, .L23+8
 607 001c 2948     		ldr	r0, .L23+12
 608 001e FFF7FEFF 		bl	xTaskCreate
 609              	.LVL26:
 781:Core/Src/main.c ****   xTaskCreate( RealTimeClockTask, "rtc", 256, NULL, tskIDLE_PRIORITY + 3, &RealTimeClock);
 610              		.loc 1 781 3 view .LVU172
 611 0022 294B     		ldr	r3, .L23+16
 612 0024 0193     		str	r3, [sp, #4]
 613 0026 0423     		movs	r3, #4
 614 0028 0093     		str	r3, [sp]
 615 002a 0023     		movs	r3, #0
 616 002c 4FF48072 		mov	r2, #256
 617 0030 2649     		ldr	r1, .L23+20
 618 0032 2748     		ldr	r0, .L23+24
 619 0034 FFF7FEFF 		bl	xTaskCreate
 620              	.LVL27:
 782:Core/Src/main.c ****   if(RX1_Char != '8') xTaskCreate( AcceleroTask,  "accelero", 512, NULL, tskIDLE_PRIORITY + 2, &Acc
 621              		.loc 1 782 3 view .LVU173
 622 0038 264B     		ldr	r3, .L23+28
 623 003a 0193     		str	r3, [sp, #4]
 624 003c 0323     		movs	r3, #3
 625 003e 0093     		str	r3, [sp]
 626 0040 0023     		movs	r3, #0
 627 0042 4FF48072 		mov	r2, #256
 628 0046 2449     		ldr	r1, .L23+32
 629 0048 2448     		ldr	r0, .L23+36
 630 004a FFF7FEFF 		bl	xTaskCreate
 631              	.LVL28:
 783:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 632              		.loc 1 783 3 view .LVU174
 783:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 633              		.loc 1 783 15 is_stmt 0 view .LVU175
 634 004e 1A4B     		ldr	r3, .L23
 635 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 783:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 636              		.loc 1 783 5 view .LVU176
 637 0052 382B     		cmp	r3, #56
 638 0054 24D1     		bne	.L22
 639              	.L19:
 784:Core/Src/main.c ****   xTaskCreate( TransmitTask,  "transmit", 512, NULL, tskIDLE_PRIORITY + 1, &Transmit);
 640              		.loc 1 784 3 is_stmt 1 view .LVU177
 641 0056 224B     		ldr	r3, .L23+40
 642 0058 0193     		str	r3, [sp, #4]
 643 005a 0223     		movs	r3, #2
 644 005c 0093     		str	r3, [sp]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 35


 645 005e 0023     		movs	r3, #0
 646 0060 4FF48072 		mov	r2, #256
 647 0064 1F49     		ldr	r1, .L23+44
 648 0066 2048     		ldr	r0, .L23+48
 649 0068 FFF7FEFF 		bl	xTaskCreate
 650              	.LVL29:
 785:Core/Src/main.c **** }
 651              		.loc 1 785 3 view .LVU178
 652 006c 1F4B     		ldr	r3, .L23+52
 653 006e 0193     		str	r3, [sp, #4]
 654 0070 0123     		movs	r3, #1
 655 0072 0093     		str	r3, [sp]
 656 0074 0023     		movs	r3, #0
 657 0076 4FF40072 		mov	r2, #512
 658 007a 1D49     		ldr	r1, .L23+56
 659 007c 1D48     		ldr	r0, .L23+60
 660 007e FFF7FEFF 		bl	xTaskCreate
 661              	.LVL30:
 786:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 662              		.loc 1 786 1 is_stmt 0 view .LVU179
 663 0082 03B0     		add	sp, sp, #12
 664              	.LCFI7:
 665              		.cfi_remember_state
 666              		.cfi_def_cfa_offset 4
 667              		@ sp needed
 668 0084 5DF804FB 		ldr	pc, [sp], #4
 669              	.L21:
 670              	.LCFI8:
 671              		.cfi_restore_state
 779:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
 672              		.loc 1 779 24 is_stmt 1 discriminator 1 view .LVU180
 673 0088 1B4B     		ldr	r3, .L23+64
 674 008a 0193     		str	r3, [sp, #4]
 675 008c 0623     		movs	r3, #6
 676 008e 0093     		str	r3, [sp]
 677 0090 0023     		movs	r3, #0
 678 0092 4FF48072 		mov	r2, #256
 679 0096 1949     		ldr	r1, .L23+68
 680 0098 1948     		ldr	r0, .L23+72
 681 009a FFF7FEFF 		bl	xTaskCreate
 682              	.LVL31:
 683 009e B5E7     		b	.L18
 684              	.L22:
 783:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 685              		.loc 1 783 23 discriminator 1 view .LVU181
 686 00a0 184B     		ldr	r3, .L23+76
 687 00a2 0193     		str	r3, [sp, #4]
 688 00a4 0223     		movs	r3, #2
 689 00a6 0093     		str	r3, [sp]
 690 00a8 0023     		movs	r3, #0
 691 00aa 4FF40072 		mov	r2, #512
 692 00ae 1649     		ldr	r1, .L23+80
 693 00b0 1648     		ldr	r0, .L23+84
 694 00b2 FFF7FEFF 		bl	xTaskCreate
 695              	.LVL32:
 696 00b6 CEE7     		b	.L19
 697              	.L24:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 36


 698              		.align	2
 699              	.L23:
 700 00b8 00000000 		.word	.LANCHOR0
 701 00bc 00000000 		.word	.LANCHOR2
 702 00c0 0C000000 		.word	.LC1
 703 00c4 00000000 		.word	ReferanceTask
 704 00c8 00000000 		.word	.LANCHOR3
 705 00cc 18000000 		.word	.LC2
 706 00d0 00000000 		.word	IwdgTask
 707 00d4 00000000 		.word	.LANCHOR4
 708 00d8 20000000 		.word	.LC3
 709 00dc 00000000 		.word	RealTimeClockTask
 710 00e0 00000000 		.word	.LANCHOR6
 711 00e4 30000000 		.word	.LC5
 712 00e8 00000000 		.word	PayloadTask
 713 00ec 00000000 		.word	.LANCHOR7
 714 00f0 38000000 		.word	.LC6
 715 00f4 00000000 		.word	TransmitTask
 716 00f8 00000000 		.word	.LANCHOR1
 717 00fc 00000000 		.word	.LC0
 718 0100 00000000 		.word	LaunchTestTask
 719 0104 00000000 		.word	.LANCHOR5
 720 0108 24000000 		.word	.LC4
 721 010c 00000000 		.word	AcceleroTask
 722              		.cfi_endproc
 723              	.LFE288:
 725              		.section	.rodata.HAL_UART_RxCpltCallback.str1.4,"aMS",%progbits,1
 726              		.align	2
 727              	.LC7:
 728 0000 0D0A4572 		.ascii	"\015\012Error input!\015\012\000"
 728      726F7220 
 728      696E7075 
 728      74210D0A 
 728      00
 729 0011 000000   		.align	2
 730              	.LC8:
 731 0014 0D0A4772 		.ascii	"\015\012Ground station uplink succeed\015\012\000"
 731      6F756E64 
 731      20737461 
 731      74696F6E 
 731      2075706C 
 732              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 733              		.align	1
 734              		.global	HAL_UART_RxCpltCallback
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 738              		.fpu fpv4-sp-d16
 740              	HAL_UART_RxCpltCallback:
 741              	.LVL33:
 742              	.LFB289:
 791:Core/Src/main.c ****   uint8_t default_t[] = "\r\nError input!\r\n";
 743              		.loc 1 791 1 view -0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 56
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 791:Core/Src/main.c ****   uint8_t default_t[] = "\r\nError input!\r\n";
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 37


 747              		.loc 1 791 1 is_stmt 0 view .LVU183
 748 0000 30B5     		push	{r4, r5, lr}
 749              	.LCFI9:
 750              		.cfi_def_cfa_offset 12
 751              		.cfi_offset 4, -12
 752              		.cfi_offset 5, -8
 753              		.cfi_offset 14, -4
 754 0002 8FB0     		sub	sp, sp, #60
 755              	.LCFI10:
 756              		.cfi_def_cfa_offset 72
 792:Core/Src/main.c ****   uint8_t uplink[] = "\r\nGround station uplink succeed\r\n";
 757              		.loc 1 792 3 is_stmt 1 view .LVU184
 792:Core/Src/main.c ****   uint8_t uplink[] = "\r\nGround station uplink succeed\r\n";
 758              		.loc 1 792 11 is_stmt 0 view .LVU185
 759 0004 09AC     		add	r4, sp, #36
 760 0006 1B4D     		ldr	r5, .L33
 761 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 762              	.LVL34:
 792:Core/Src/main.c ****   uint8_t uplink[] = "\r\nGround station uplink succeed\r\n";
 763              		.loc 1 792 11 view .LVU186
 764 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 765 000c 2B68     		ldr	r3, [r5]
 766 000e 2370     		strb	r3, [r4]
 793:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 767              		.loc 1 793 3 is_stmt 1 view .LVU187
 793:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 768              		.loc 1 793 11 is_stmt 0 view .LVU188
 769 0010 6C46     		mov	r4, sp
 770 0012 194D     		ldr	r5, .L33+4
 771 0014 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 772 0016 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 773 0018 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 774 001a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 775 001c 2B68     		ldr	r3, [r5]
 776 001e 2380     		strh	r3, [r4]	@ movhi
 794:Core/Src/main.c ****   switch(RX1_Char)
 777              		.loc 1 794 3 is_stmt 1 view .LVU189
 778 0020 164C     		ldr	r4, .L33+8
 779 0022 0122     		movs	r2, #1
 780 0024 2146     		mov	r1, r4
 781 0026 1648     		ldr	r0, .L33+12
 782 0028 FFF7FEFF 		bl	HAL_UART_Receive_IT
 783              	.LVL35:
 795:Core/Src/main.c ****   {
 784              		.loc 1 795 3 view .LVU190
 785 002c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 786 002e 362B     		cmp	r3, #54
 787 0030 1AD0     		beq	.L26
 788 0032 0DD9     		bls	.L32
 789 0034 413B     		subs	r3, r3, #65
 790 0036 DBB2     		uxtb	r3, r3
 791 0038 022B     		cmp	r3, #2
 792 003a 0DD9     		bls	.L29
 793              	.L28:
 814:Core/Src/main.c ****         RX1_Char = 0x00; 
 794              		.loc 1 814 9 view .LVU191
 795 003c 6423     		movs	r3, #100
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 38


 796 003e 1022     		movs	r2, #16
 797 0040 09A9     		add	r1, sp, #36
 798 0042 0F48     		ldr	r0, .L33+12
 799 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 800              	.LVL36:
 815:Core/Src/main.c ****   }
 801              		.loc 1 815 9 view .LVU192
 815:Core/Src/main.c ****   }
 802              		.loc 1 815 18 is_stmt 0 view .LVU193
 803 0048 0C4B     		ldr	r3, .L33+8
 804 004a 0022     		movs	r2, #0
 805 004c 1A70     		strb	r2, [r3]
 817:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//Need Hardware check
 806              		.loc 1 817 1 view .LVU194
 807 004e 09E0     		b	.L25
 808              	.L32:
 795:Core/Src/main.c ****   {
 809              		.loc 1 795 3 view .LVU195
 810 0050 313B     		subs	r3, r3, #49
 811 0052 DBB2     		uxtb	r3, r3
 812 0054 042B     		cmp	r3, #4
 813 0056 F1D8     		bhi	.L28
 814              	.L29:
 805:Core/Src/main.c ****        break;
 815              		.loc 1 805 9 is_stmt 1 view .LVU196
 816 0058 3223     		movs	r3, #50
 817 005a 2122     		movs	r2, #33
 818 005c 6946     		mov	r1, sp
 819 005e 0848     		ldr	r0, .L33+12
 820 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 821              	.LVL37:
 806:Core/Src/main.c ****       case '6':
 822              		.loc 1 806 8 view .LVU197
 823              	.L25:
 817:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//Need Hardware check
 824              		.loc 1 817 1 is_stmt 0 view .LVU198
 825 0064 0FB0     		add	sp, sp, #60
 826              	.LCFI11:
 827              		.cfi_remember_state
 828              		.cfi_def_cfa_offset 12
 829              		@ sp needed
 830 0066 30BD     		pop	{r4, r5, pc}
 831              	.L26:
 832              	.LCFI12:
 833              		.cfi_restore_state
 808:Core/Src/main.c ****         break;
 834              		.loc 1 808 9 is_stmt 1 view .LVU199
 835 0068 064B     		ldr	r3, .L33+16
 836 006a 1868     		ldr	r0, [r3]
 837 006c FFF7FEFF 		bl	xTaskResumeFromISR
 838              	.LVL38:
 809:Core/Src/main.c ****       /*case '7':
 839              		.loc 1 809 9 view .LVU200
 840 0070 F8E7     		b	.L25
 841              	.L34:
 842 0072 00BF     		.align	2
 843              	.L33:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 39


 844 0074 00000000 		.word	.LC7
 845 0078 14000000 		.word	.LC8
 846 007c 00000000 		.word	.LANCHOR0
 847 0080 00000000 		.word	huart3
 848 0084 00000000 		.word	.LANCHOR1
 849              		.cfi_endproc
 850              	.LFE289:
 852              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 853              		.align	1
 854              		.global	HAL_GPIO_EXTI_Callback
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
 858              		.fpu fpv4-sp-d16
 860              	HAL_GPIO_EXTI_Callback:
 861              	.LVL39:
 862              	.LFB290:
 819:Core/Src/main.c ****   if(GPIO_Pin == GPIO_PIN_9){
 863              		.loc 1 819 1 view -0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 819:Core/Src/main.c ****   if(GPIO_Pin == GPIO_PIN_9){
 867              		.loc 1 819 1 is_stmt 0 view .LVU202
 868 0000 10B5     		push	{r4, lr}
 869              	.LCFI13:
 870              		.cfi_def_cfa_offset 8
 871              		.cfi_offset 4, -8
 872              		.cfi_offset 14, -4
 873 0002 0446     		mov	r4, r0
 820:Core/Src/main.c ****       RX1_Char = '7';
 874              		.loc 1 820 3 is_stmt 1 view .LVU203
 820:Core/Src/main.c ****       RX1_Char = '7';
 875              		.loc 1 820 5 is_stmt 0 view .LVU204
 876 0004 B0F5007F 		cmp	r0, #512
 877 0008 03D0     		beq	.L39
 878              	.LVL40:
 879              	.L36:
 824:Core/Src/main.c ****       RX1_Char = '8';
 880              		.loc 1 824 3 is_stmt 1 view .LVU205
 824:Core/Src/main.c ****       RX1_Char = '8';
 881              		.loc 1 824 5 is_stmt 0 view .LVU206
 882 000a B4F5006F 		cmp	r4, #2048
 883 000e 08D0     		beq	.L40
 884              	.L35:
 828:Core/Src/main.c **** 
 885              		.loc 1 828 1 view .LVU207
 886 0010 10BD     		pop	{r4, pc}
 887              	.LVL41:
 888              	.L39:
 821:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 889              		.loc 1 821 7 is_stmt 1 view .LVU208
 821:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 890              		.loc 1 821 16 is_stmt 0 view .LVU209
 891 0012 084B     		ldr	r3, .L41
 892 0014 3722     		movs	r2, #55
 893 0016 1A70     		strb	r2, [r3]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 40


 822:Core/Src/main.c ****   }
 894              		.loc 1 822 7 is_stmt 1 view .LVU210
 895 0018 074B     		ldr	r3, .L41+4
 896 001a 1868     		ldr	r0, [r3]
 897              	.LVL42:
 822:Core/Src/main.c ****   }
 898              		.loc 1 822 7 is_stmt 0 view .LVU211
 899 001c FFF7FEFF 		bl	xTaskResumeFromISR
 900              	.LVL43:
 901 0020 F3E7     		b	.L36
 902              	.L40:
 825:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 903              		.loc 1 825 7 is_stmt 1 view .LVU212
 825:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 904              		.loc 1 825 16 is_stmt 0 view .LVU213
 905 0022 044B     		ldr	r3, .L41
 906 0024 3822     		movs	r2, #56
 907 0026 1A70     		strb	r2, [r3]
 826:Core/Src/main.c ****   }
 908              		.loc 1 826 7 is_stmt 1 view .LVU214
 909 0028 034B     		ldr	r3, .L41+4
 910 002a 1868     		ldr	r0, [r3]
 911 002c FFF7FEFF 		bl	xTaskResumeFromISR
 912              	.LVL44:
 828:Core/Src/main.c **** 
 913              		.loc 1 828 1 is_stmt 0 view .LVU215
 914 0030 EEE7     		b	.L35
 915              	.L42:
 916 0032 00BF     		.align	2
 917              	.L41:
 918 0034 00000000 		.word	.LANCHOR0
 919 0038 00000000 		.word	.LANCHOR2
 920              		.cfi_endproc
 921              	.LFE290:
 923              		.section	.text.UARTRx_IT,"ax",%progbits
 924              		.align	1
 925              		.global	UARTRx_IT
 926              		.syntax unified
 927              		.thumb
 928              		.thumb_func
 929              		.fpu fpv4-sp-d16
 931              	UARTRx_IT:
 932              	.LFB291:
 832:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 933              		.loc 1 832 1 is_stmt 1 view -0
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 0
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 937 0000 08B5     		push	{r3, lr}
 938              	.LCFI14:
 939              		.cfi_def_cfa_offset 8
 940              		.cfi_offset 3, -8
 941              		.cfi_offset 14, -4
 833:Core/Src/main.c **** }
 942              		.loc 1 833 3 view .LVU217
 943 0002 0122     		movs	r2, #1
 944 0004 0249     		ldr	r1, .L45
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 41


 945 0006 0348     		ldr	r0, .L45+4
 946 0008 FFF7FEFF 		bl	HAL_UART_Receive_IT
 947              	.LVL45:
 834:Core/Src/main.c **** 
 948              		.loc 1 834 1 is_stmt 0 view .LVU218
 949 000c 08BD     		pop	{r3, pc}
 950              	.L46:
 951 000e 00BF     		.align	2
 952              	.L45:
 953 0010 00000000 		.word	.LANCHOR0
 954 0014 00000000 		.word	huart3
 955              		.cfi_endproc
 956              	.LFE291:
 958              		.section	.rodata.LoRa_Set.str1.4,"aMS",%progbits,1
 959              		.align	2
 960              	.LC9:
 961 0000 41542B50 		.ascii	"AT+PARAMETER=10,7,1,7\015\012\000"
 961      4152414D 
 961      45544552 
 961      3D31302C 
 961      372C312C 
 962              		.align	2
 963              	.LC10:
 964 0018 41542B42 		.ascii	"AT+BAND=434000000\015\012\000"
 964      414E443D 
 964      34333430 
 964      30303030 
 964      300D0A00 
 965              		.align	2
 966              	.LC11:
 967 002c 41542B43 		.ascii	"AT+CRFOP=00\015\012\000"
 967      52464F50 
 967      3D30300D 
 967      0A00
 968              		.section	.text.LoRa_Set,"ax",%progbits
 969              		.align	1
 970              		.global	LoRa_Set
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 974              		.fpu fpv4-sp-d16
 976              	LoRa_Set:
 977              	.LFB292:
 837:Core/Src/main.c ****   /* LoRa Parameter Setting*/
 978              		.loc 1 837 1 is_stmt 1 view -0
 979              		.cfi_startproc
 980              		@ args = 0, pretend = 0, frame = 64
 981              		@ frame_needed = 0, uses_anonymous_args = 0
 982 0000 30B5     		push	{r4, r5, lr}
 983              	.LCFI15:
 984              		.cfi_def_cfa_offset 12
 985              		.cfi_offset 4, -12
 986              		.cfi_offset 5, -8
 987              		.cfi_offset 14, -4
 988 0002 91B0     		sub	sp, sp, #68
 989              	.LCFI16:
 990              		.cfi_def_cfa_offset 80
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 42


 839:Core/Src/main.c ****   uint8_t BAND[] = "AT+BAND=434000000\r\n";//434 MHz
 991              		.loc 1 839 3 view .LVU220
 839:Core/Src/main.c ****   uint8_t BAND[] = "AT+BAND=434000000\r\n";//434 MHz
 992              		.loc 1 839 11 is_stmt 0 view .LVU221
 993 0004 0AAC     		add	r4, sp, #40
 994 0006 1B4D     		ldr	r5, .L49
 995 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 996 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 997 000c 95E80300 		ldm	r5, {r0, r1}
 998 0010 84E80300 		stm	r4, {r0, r1}
 840:Core/Src/main.c ****   uint8_t CRFOP[] = "AT+CRFOP=00\r\n";// Power output  0 dbm		
 999              		.loc 1 840 3 is_stmt 1 view .LVU222
 840:Core/Src/main.c ****   uint8_t CRFOP[] = "AT+CRFOP=00\r\n";// Power output  0 dbm		
 1000              		.loc 1 840 11 is_stmt 0 view .LVU223
 1001 0014 05AC     		add	r4, sp, #20
 1002 0016 184D     		ldr	r5, .L49+4
 1003 0018 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1004 001a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1005 001c 2B68     		ldr	r3, [r5]
 1006 001e 2360     		str	r3, [r4]
 841:Core/Src/main.c ****   /* HAL function to set LoRa */
 1007              		.loc 1 841 3 is_stmt 1 view .LVU224
 841:Core/Src/main.c ****   /* HAL function to set LoRa */
 1008              		.loc 1 841 11 is_stmt 0 view .LVU225
 1009 0020 164B     		ldr	r3, .L49+8
 1010 0022 01AC     		add	r4, sp, #4
 1011 0024 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1012 0026 07C4     		stmia	r4!, {r0, r1, r2}
 1013 0028 2380     		strh	r3, [r4]	@ movhi
 843:Core/Src/main.c ****   HAL_Delay(500);
 1014              		.loc 1 843 3 is_stmt 1 view .LVU226
 1015 002a 154C     		ldr	r4, .L49+12
 1016 002c 42F21073 		movw	r3, #10000
 1017 0030 1722     		movs	r2, #23
 1018 0032 0AA9     		add	r1, sp, #40
 1019 0034 2046     		mov	r0, r4
 1020 0036 FFF7FEFF 		bl	HAL_UART_Transmit
 1021              	.LVL46:
 844:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, BAND, sizeof(BAND)-1, 10000);
 1022              		.loc 1 844 3 view .LVU227
 1023 003a 4FF4FA70 		mov	r0, #500
 1024 003e FFF7FEFF 		bl	HAL_Delay
 1025              	.LVL47:
 845:Core/Src/main.c ****   HAL_Delay(500);
 1026              		.loc 1 845 3 view .LVU228
 1027 0042 42F21073 		movw	r3, #10000
 1028 0046 1322     		movs	r2, #19
 1029 0048 05A9     		add	r1, sp, #20
 1030 004a 2046     		mov	r0, r4
 1031 004c FFF7FEFF 		bl	HAL_UART_Transmit
 1032              	.LVL48:
 846:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, CRFOP, sizeof(CRFOP)-1, 10000);
 1033              		.loc 1 846 3 view .LVU229
 1034 0050 4FF4FA70 		mov	r0, #500
 1035 0054 FFF7FEFF 		bl	HAL_Delay
 1036              	.LVL49:
 847:Core/Src/main.c ****   HAL_Delay(500);
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 43


 1037              		.loc 1 847 3 view .LVU230
 1038 0058 42F21073 		movw	r3, #10000
 1039 005c 0D22     		movs	r2, #13
 1040 005e 01A9     		add	r1, sp, #4
 1041 0060 2046     		mov	r0, r4
 1042 0062 FFF7FEFF 		bl	HAL_UART_Transmit
 1043              	.LVL50:
 848:Core/Src/main.c ****   /* LoRa Setting END */
 1044              		.loc 1 848 3 view .LVU231
 1045 0066 4FF4FA70 		mov	r0, #500
 1046 006a FFF7FEFF 		bl	HAL_Delay
 1047              	.LVL51:
 850:Core/Src/main.c **** void Uplink_Ground(void)
 1048              		.loc 1 850 1 is_stmt 0 view .LVU232
 1049 006e 11B0     		add	sp, sp, #68
 1050              	.LCFI17:
 1051              		.cfi_def_cfa_offset 12
 1052              		@ sp needed
 1053 0070 30BD     		pop	{r4, r5, pc}
 1054              	.L50:
 1055 0072 00BF     		.align	2
 1056              	.L49:
 1057 0074 00000000 		.word	.LC9
 1058 0078 18000000 		.word	.LC10
 1059 007c 2C000000 		.word	.LC11
 1060 0080 00000000 		.word	huart2
 1061              		.cfi_endproc
 1062              	.LFE292:
 1064              		.section	.rodata.Uplink_Ground.str1.4,"aMS",%progbits,1
 1065              		.align	2
 1066              	.LC12:
 1067 0000 456D6572 		.ascii	"Emergency return!\015\012\000"
 1067      67656E63 
 1067      79207265 
 1067      7475726E 
 1067      210D0A00 
 1068              		.align	2
 1069              	.LC13:
 1070 0014 52657370 		.ascii	"Response OK!\015\012\000"
 1070      6F6E7365 
 1070      204F4B21 
 1070      0D0A00
 1071 0023 00       		.align	2
 1072              	.LC14:
 1073 0024 41542B53 		.ascii	"AT+SEND=3,24,LoRa communication Link!\015\012\000"
 1073      454E443D 
 1073      332C3234 
 1073      2C4C6F52 
 1073      6120636F 
 1074              		.section	.text.Uplink_Ground,"ax",%progbits
 1075              		.align	1
 1076              		.global	Uplink_Ground
 1077              		.syntax unified
 1078              		.thumb
 1079              		.thumb_func
 1080              		.fpu fpv4-sp-d16
 1082              	Uplink_Ground:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 44


 1083              	.LFB293:
 852:Core/Src/main.c ****   uint8_t emergency[] ="Emergency return!\r\n";
 1084              		.loc 1 852 1 is_stmt 1 view -0
 1085              		.cfi_startproc
 1086              		@ args = 0, pretend = 0, frame = 80
 1087              		@ frame_needed = 0, uses_anonymous_args = 0
 1088 0000 30B5     		push	{r4, r5, lr}
 1089              	.LCFI18:
 1090              		.cfi_def_cfa_offset 12
 1091              		.cfi_offset 4, -12
 1092              		.cfi_offset 5, -8
 1093              		.cfi_offset 14, -4
 1094 0002 95B0     		sub	sp, sp, #84
 1095              	.LCFI19:
 1096              		.cfi_def_cfa_offset 96
 853:Core/Src/main.c ****   uint8_t response[] = "Response OK!\r\n";
 1097              		.loc 1 853 3 view .LVU234
 853:Core/Src/main.c ****   uint8_t response[] = "Response OK!\r\n";
 1098              		.loc 1 853 11 is_stmt 0 view .LVU235
 1099 0004 0FAC     		add	r4, sp, #60
 1100 0006 544D     		ldr	r5, .L68
 1101 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1102 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1103 000c 2B68     		ldr	r3, [r5]
 1104 000e 2360     		str	r3, [r4]
 854:Core/Src/main.c ****   uint8_t mode1_1[] = "AT+SEND=3,24,LoRa communication Link!\r\n";
 1105              		.loc 1 854 3 is_stmt 1 view .LVU236
 854:Core/Src/main.c ****   uint8_t mode1_1[] = "AT+SEND=3,24,LoRa communication Link!\r\n";
 1106              		.loc 1 854 11 is_stmt 0 view .LVU237
 1107 0010 524B     		ldr	r3, .L68+4
 1108 0012 0BAC     		add	r4, sp, #44
 1109 0014 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1110 0016 07C4     		stmia	r4!, {r0, r1, r2}
 1111 0018 24F8023B 		strh	r3, [r4], #2	@ movhi
 1112 001c 1B0C     		lsrs	r3, r3, #16
 1113 001e 2370     		strb	r3, [r4]
 855:Core/Src/main.c ****   switch(RX1_Char)
 1114              		.loc 1 855 3 is_stmt 1 view .LVU238
 855:Core/Src/main.c ****   switch(RX1_Char)
 1115              		.loc 1 855 11 is_stmt 0 view .LVU239
 1116 0020 01AC     		add	r4, sp, #4
 1117 0022 4F4D     		ldr	r5, .L68+8
 1118 0024 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1119 0026 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1120 0028 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1121 002a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1122 002c 95E80300 		ldm	r5, {r0, r1}
 1123 0030 84E80300 		stm	r4, {r0, r1}
 856:Core/Src/main.c ****   {
 1124              		.loc 1 856 3 is_stmt 1 view .LVU240
 1125 0034 4B4B     		ldr	r3, .L68+12
 1126 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1127 0038 313B     		subs	r3, r3, #49
 1128 003a 122B     		cmp	r3, #18
 1129 003c 28D8     		bhi	.L51
 1130 003e DFE803F0 		tbb	[pc, r3]
 1131              	.L54:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 45


 1132 0042 0A       		.byte	(.L62-.L54)/2
 1133 0043 1A       		.byte	(.L61-.L54)/2
 1134 0044 30       		.byte	(.L60-.L54)/2
 1135 0045 44       		.byte	(.L59-.L54)/2
 1136 0046 4E       		.byte	(.L58-.L54)/2
 1137 0047 58       		.byte	(.L57-.L54)/2
 1138 0048 27       		.byte	(.L51-.L54)/2
 1139 0049 27       		.byte	(.L51-.L54)/2
 1140 004a 27       		.byte	(.L51-.L54)/2
 1141 004b 27       		.byte	(.L51-.L54)/2
 1142 004c 27       		.byte	(.L51-.L54)/2
 1143 004d 27       		.byte	(.L51-.L54)/2
 1144 004e 27       		.byte	(.L51-.L54)/2
 1145 004f 27       		.byte	(.L51-.L54)/2
 1146 0050 27       		.byte	(.L51-.L54)/2
 1147 0051 27       		.byte	(.L51-.L54)/2
 1148 0052 62       		.byte	(.L56-.L54)/2
 1149 0053 71       		.byte	(.L55-.L54)/2
 1150 0054 80       		.byte	(.L53-.L54)/2
 1151 0055 00       		.p2align 1
 1152              	.L62:
 859:Core/Src/main.c ****       HAL_UART_Transmit( &huart2, mode1_1, sizeof(mode1_1)-1,100);
 1153              		.loc 1 859 7 view .LVU241
 1154 0056 434C     		ldr	r4, .L68+12
 1155 0058 6423     		movs	r3, #100
 1156 005a 0122     		movs	r2, #1
 1157 005c 2146     		mov	r1, r4
 1158 005e 4248     		ldr	r0, .L68+16
 1159 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 1160              	.LVL52:
 860:Core/Src/main.c ****       RX1_Char = 0x00;//Mode Reset
 1161              		.loc 1 860 7 view .LVU242
 1162 0064 6423     		movs	r3, #100
 1163 0066 2722     		movs	r2, #39
 1164 0068 01A9     		add	r1, sp, #4
 1165 006a 4048     		ldr	r0, .L68+20
 1166 006c FFF7FEFF 		bl	HAL_UART_Transmit
 1167              	.LVL53:
 861:Core/Src/main.c ****       break;
 1168              		.loc 1 861 7 view .LVU243
 861:Core/Src/main.c ****       break;
 1169              		.loc 1 861 16 is_stmt 0 view .LVU244
 1170 0070 0023     		movs	r3, #0
 1171 0072 2370     		strb	r3, [r4]
 862:Core/Src/main.c ****     case '2':
 1172              		.loc 1 862 7 is_stmt 1 view .LVU245
 1173 0074 0CE0     		b	.L51
 1174              	.L61:
 864:Core/Src/main.c ****       if (HAL_RTC_Init(&hrtc) == HAL_OK) HAL_UART_Transmit( &huart3, response, sizeof(response)-1,1
 1175              		.loc 1 864 7 view .LVU246
 1176 0076 6423     		movs	r3, #100
 1177 0078 0122     		movs	r2, #1
 1178 007a 3A49     		ldr	r1, .L68+12
 1179 007c 3A48     		ldr	r0, .L68+16
 1180 007e FFF7FEFF 		bl	HAL_UART_Transmit
 1181              	.LVL54:
 865:Core/Src/main.c ****       RX1_Char =0x00;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 46


 1182              		.loc 1 865 7 view .LVU247
 865:Core/Src/main.c ****       RX1_Char =0x00;
 1183              		.loc 1 865 11 is_stmt 0 view .LVU248
 1184 0082 3B48     		ldr	r0, .L68+24
 1185 0084 FFF7FEFF 		bl	HAL_RTC_Init
 1186              	.LVL55:
 865:Core/Src/main.c ****       RX1_Char =0x00;
 1187              		.loc 1 865 10 view .LVU249
 1188 0088 20B1     		cbz	r0, .L66
 1189              	.L63:
 866:Core/Src/main.c ****       break;
 1190              		.loc 1 866 7 is_stmt 1 view .LVU250
 866:Core/Src/main.c ****       break;
 1191              		.loc 1 866 16 is_stmt 0 view .LVU251
 1192 008a 364B     		ldr	r3, .L68+12
 1193 008c 0022     		movs	r2, #0
 1194 008e 1A70     		strb	r2, [r3]
 867:Core/Src/main.c ****     case '3'://Accelero response check
 1195              		.loc 1 867 7 is_stmt 1 view .LVU252
 1196              	.L51:
 901:Core/Src/main.c **** 
 1197              		.loc 1 901 1 is_stmt 0 view .LVU253
 1198 0090 15B0     		add	sp, sp, #84
 1199              	.LCFI20:
 1200              		.cfi_remember_state
 1201              		.cfi_def_cfa_offset 12
 1202              		@ sp needed
 1203 0092 30BD     		pop	{r4, r5, pc}
 1204              	.L66:
 1205              	.LCFI21:
 1206              		.cfi_restore_state
 865:Core/Src/main.c ****       RX1_Char =0x00;
 1207              		.loc 1 865 42 is_stmt 1 discriminator 1 view .LVU254
 1208 0094 6423     		movs	r3, #100
 1209 0096 0E22     		movs	r2, #14
 1210 0098 0BA9     		add	r1, sp, #44
 1211 009a 3348     		ldr	r0, .L68+16
 1212 009c FFF7FEFF 		bl	HAL_UART_Transmit
 1213              	.LVL56:
 1214 00a0 F3E7     		b	.L63
 1215              	.L60:
 869:Core/Src/main.c ****       if(BSP_ACCELERO_Init() != ACCELERO_OK) HAL_UART_Transmit( &huart3, response, sizeof(response)
 1216              		.loc 1 869 7 view .LVU255
 1217 00a2 6423     		movs	r3, #100
 1218 00a4 0122     		movs	r2, #1
 1219 00a6 2F49     		ldr	r1, .L68+12
 1220 00a8 2F48     		ldr	r0, .L68+16
 1221 00aa FFF7FEFF 		bl	HAL_UART_Transmit
 1222              	.LVL57:
 870:Core/Src/main.c ****       RX1_Char = 0x00;
 1223              		.loc 1 870 7 view .LVU256
 870:Core/Src/main.c ****       RX1_Char = 0x00;
 1224              		.loc 1 870 10 is_stmt 0 view .LVU257
 1225 00ae FFF7FEFF 		bl	BSP_ACCELERO_Init
 1226              	.LVL58:
 870:Core/Src/main.c ****       RX1_Char = 0x00;
 1227              		.loc 1 870 9 view .LVU258
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 47


 1228 00b2 18B9     		cbnz	r0, .L67
 1229              	.L64:
 871:Core/Src/main.c ****       break;
 1230              		.loc 1 871 7 is_stmt 1 view .LVU259
 871:Core/Src/main.c ****       break;
 1231              		.loc 1 871 16 is_stmt 0 view .LVU260
 1232 00b4 2B4B     		ldr	r3, .L68+12
 1233 00b6 0022     		movs	r2, #0
 1234 00b8 1A70     		strb	r2, [r3]
 872:Core/Src/main.c ****     case '4'://Payload test
 1235              		.loc 1 872 7 is_stmt 1 view .LVU261
 1236 00ba E9E7     		b	.L51
 1237              	.L67:
 870:Core/Src/main.c ****       RX1_Char = 0x00;
 1238              		.loc 1 870 46 discriminator 1 view .LVU262
 1239 00bc 6423     		movs	r3, #100
 1240 00be 0E22     		movs	r2, #14
 1241 00c0 0BA9     		add	r1, sp, #44
 1242 00c2 2948     		ldr	r0, .L68+16
 1243 00c4 FFF7FEFF 		bl	HAL_UART_Transmit
 1244              	.LVL59:
 1245 00c8 F4E7     		b	.L64
 1246              	.L59:
 874:Core/Src/main.c ****       RX1_Char = 0x00;
 1247              		.loc 1 874 7 view .LVU263
 1248 00ca 264C     		ldr	r4, .L68+12
 1249 00cc 6423     		movs	r3, #100
 1250 00ce 0122     		movs	r2, #1
 1251 00d0 2146     		mov	r1, r4
 1252 00d2 2548     		ldr	r0, .L68+16
 1253 00d4 FFF7FEFF 		bl	HAL_UART_Transmit
 1254              	.LVL60:
 875:Core/Src/main.c ****       break;
 1255              		.loc 1 875 7 view .LVU264
 875:Core/Src/main.c ****       break;
 1256              		.loc 1 875 16 is_stmt 0 view .LVU265
 1257 00d8 0023     		movs	r3, #0
 1258 00da 2370     		strb	r3, [r4]
 876:Core/Src/main.c ****     case '5'://Enter Beacon Mode
 1259              		.loc 1 876 7 is_stmt 1 view .LVU266
 1260 00dc D8E7     		b	.L51
 1261              	.L58:
 878:Core/Src/main.c ****       vTaskSuspend(NULL);
 1262              		.loc 1 878 7 view .LVU267
 1263 00de 6423     		movs	r3, #100
 1264 00e0 0122     		movs	r2, #1
 1265 00e2 2049     		ldr	r1, .L68+12
 1266 00e4 2048     		ldr	r0, .L68+16
 1267 00e6 FFF7FEFF 		bl	HAL_UART_Transmit
 1268              	.LVL61:
 879:Core/Src/main.c ****       break;
 1269              		.loc 1 879 7 view .LVU268
 1270 00ea 0020     		movs	r0, #0
 1271 00ec FFF7FEFF 		bl	vTaskSuspend
 1272              	.LVL62:
 880:Core/Src/main.c ****     case '6'://Emergency Mode 
 1273              		.loc 1 880 7 view .LVU269
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 48


 1274 00f0 CEE7     		b	.L51
 1275              	.L57:
 882:Core/Src/main.c ****       RX1_Char = 0x00;
 1276              		.loc 1 882 7 view .LVU270
 1277 00f2 6423     		movs	r3, #100
 1278 00f4 1322     		movs	r2, #19
 1279 00f6 0FA9     		add	r1, sp, #60
 1280 00f8 1B48     		ldr	r0, .L68+16
 1281 00fa FFF7FEFF 		bl	HAL_UART_Transmit
 1282              	.LVL63:
 883:Core/Src/main.c ****       break;
 1283              		.loc 1 883 7 view .LVU271
 883:Core/Src/main.c ****       break;
 1284              		.loc 1 883 16 is_stmt 0 view .LVU272
 1285 00fe 194B     		ldr	r3, .L68+12
 1286 0100 0022     		movs	r2, #0
 1287 0102 1A70     		strb	r2, [r3]
 884:Core/Src/main.c ****     case 'A'://Power Ampifilier on
 1288              		.loc 1 884 7 is_stmt 1 view .LVU273
 1289 0104 C4E7     		b	.L51
 1290              	.L56:
 886:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 1291              		.loc 1 886 7 view .LVU274
 1292 0106 174C     		ldr	r4, .L68+12
 1293 0108 6423     		movs	r3, #100
 1294 010a 0122     		movs	r2, #1
 1295 010c 2146     		mov	r1, r4
 1296 010e 1648     		ldr	r0, .L68+16
 1297 0110 FFF7FEFF 		bl	HAL_UART_Transmit
 1298              	.LVL64:
 887:Core/Src/main.c ****       RX1_Char = 0x00;
 1299              		.loc 1 887 7 view .LVU275
 1300 0114 0122     		movs	r2, #1
 1301 0116 0421     		movs	r1, #4
 1302 0118 1648     		ldr	r0, .L68+28
 1303 011a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1304              	.LVL65:
 888:Core/Src/main.c ****       break;
 1305              		.loc 1 888 7 view .LVU276
 888:Core/Src/main.c ****       break;
 1306              		.loc 1 888 16 is_stmt 0 view .LVU277
 1307 011e 0023     		movs	r3, #0
 1308 0120 2370     		strb	r3, [r4]
 889:Core/Src/main.c ****     case 'B'://Power Ampifilier off 
 1309              		.loc 1 889 7 is_stmt 1 view .LVU278
 1310 0122 B5E7     		b	.L51
 1311              	.L55:
 891:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_RESET);
 1312              		.loc 1 891 7 view .LVU279
 1313 0124 0F4C     		ldr	r4, .L68+12
 1314 0126 6423     		movs	r3, #100
 1315 0128 0122     		movs	r2, #1
 1316 012a 2146     		mov	r1, r4
 1317 012c 0E48     		ldr	r0, .L68+16
 1318 012e FFF7FEFF 		bl	HAL_UART_Transmit
 1319              	.LVL66:
 892:Core/Src/main.c ****       RX1_Char = 0x00;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 49


 1320              		.loc 1 892 7 view .LVU280
 1321 0132 0022     		movs	r2, #0
 1322 0134 0421     		movs	r1, #4
 1323 0136 0F48     		ldr	r0, .L68+28
 1324 0138 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1325              	.LVL67:
 893:Core/Src/main.c ****       break;
 1326              		.loc 1 893 7 view .LVU281
 893:Core/Src/main.c ****       break;
 1327              		.loc 1 893 16 is_stmt 0 view .LVU282
 1328 013c 0023     		movs	r3, #0
 1329 013e 2370     		strb	r3, [r4]
 894:Core/Src/main.c ****     case 'C'://Battery voltage ADC 
 1330              		.loc 1 894 7 is_stmt 1 view .LVU283
 1331 0140 A6E7     		b	.L51
 1332              	.L53:
 896:Core/Src/main.c ****       /* Add convert */
 1333              		.loc 1 896 7 view .LVU284
 1334 0142 084C     		ldr	r4, .L68+12
 1335 0144 6423     		movs	r3, #100
 1336 0146 0122     		movs	r2, #1
 1337 0148 2146     		mov	r1, r4
 1338 014a 0748     		ldr	r0, .L68+16
 1339 014c FFF7FEFF 		bl	HAL_UART_Transmit
 1340              	.LVL68:
 898:Core/Src/main.c ****       break;
 1341              		.loc 1 898 7 view .LVU285
 898:Core/Src/main.c ****       break;
 1342              		.loc 1 898 16 is_stmt 0 view .LVU286
 1343 0150 0023     		movs	r3, #0
 1344 0152 2370     		strb	r3, [r4]
 899:Core/Src/main.c ****   }
 1345              		.loc 1 899 7 is_stmt 1 view .LVU287
 901:Core/Src/main.c **** 
 1346              		.loc 1 901 1 is_stmt 0 view .LVU288
 1347 0154 9CE7     		b	.L51
 1348              	.L69:
 1349 0156 00BF     		.align	2
 1350              	.L68:
 1351 0158 00000000 		.word	.LC12
 1352 015c 14000000 		.word	.LC13
 1353 0160 24000000 		.word	.LC14
 1354 0164 00000000 		.word	.LANCHOR0
 1355 0168 00000000 		.word	huart3
 1356 016c 00000000 		.word	huart2
 1357 0170 00000000 		.word	hrtc
 1358 0174 000C0240 		.word	1073875968
 1359              		.cfi_endproc
 1360              	.LFE293:
 1362              		.section	.rodata.LaunchTestTask.str1.4,"aMS",%progbits,1
 1363              		.align	2
 1364              	.LC15:
 1365 0000 4C61756E 		.ascii	"Launch Test Task\015\012\000"
 1365      63682054 
 1365      65737420 
 1365      5461736B 
 1365      0D0A00
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 50


 1366              		.section	.text.LaunchTestTask,"ax",%progbits
 1367              		.align	1
 1368              		.global	LaunchTestTask
 1369              		.syntax unified
 1370              		.thumb
 1371              		.thumb_func
 1372              		.fpu fpv4-sp-d16
 1374              	LaunchTestTask:
 1375              	.LVL69:
 1376              	.LFB302:
1001:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1377              		.loc 1 1001 1 is_stmt 1 view -0
 1378              		.cfi_startproc
 1379              		@ Volatile: function does not return.
 1380              		@ args = 0, pretend = 0, frame = 24
 1381              		@ frame_needed = 0, uses_anonymous_args = 0
1001:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1382              		.loc 1 1001 1 is_stmt 0 view .LVU290
 1383 0000 00B5     		push	{lr}
 1384              	.LCFI22:
 1385              		.cfi_def_cfa_offset 4
 1386              		.cfi_offset 14, -4
 1387 0002 87B0     		sub	sp, sp, #28
 1388              	.LCFI23:
 1389              		.cfi_def_cfa_offset 32
1003:Core/Src/main.c ****   HAL_UART_Transmit( &huart3, response, sizeof(response)-1, 100);   
 1390              		.loc 1 1003 3 is_stmt 1 view .LVU291
1003:Core/Src/main.c ****   HAL_UART_Transmit( &huart3, response, sizeof(response)-1, 100);   
 1391              		.loc 1 1003 11 is_stmt 0 view .LVU292
 1392 0004 01AC     		add	r4, sp, #4
 1393 0006 0B4D     		ldr	r5, .L75
 1394 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1395              	.LVL70:
1003:Core/Src/main.c ****   HAL_UART_Transmit( &huart3, response, sizeof(response)-1, 100);   
 1396              		.loc 1 1003 11 view .LVU293
 1397 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1398 000c 2B68     		ldr	r3, [r5]
 1399 000e 24F8023B 		strh	r3, [r4], #2	@ movhi
 1400 0012 1B0C     		lsrs	r3, r3, #16
 1401 0014 2370     		strb	r3, [r4]
1004:Core/Src/main.c ****   /* Infinite loop */
 1402              		.loc 1 1004 3 is_stmt 1 view .LVU294
 1403 0016 6423     		movs	r3, #100
 1404 0018 1222     		movs	r2, #18
 1405 001a 01A9     		add	r1, sp, #4
 1406 001c 0648     		ldr	r0, .L75+4
 1407 001e FFF7FEFF 		bl	HAL_UART_Transmit
 1408              	.LVL71:
 1409 0022 01E0     		b	.L71
 1410              	.L74:
1009:Core/Src/main.c ****     }
 1411              		.loc 1 1009 7 view .LVU295
 1412 0024 FFF7FEFF 		bl	Uplink_Ground
 1413              	.LVL72:
 1414              	.L71:
1006:Core/Src/main.c ****   {
 1415              		.loc 1 1006 3 view .LVU296
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 51


1008:Core/Src/main.c ****       Uplink_Ground();
 1416              		.loc 1 1008 5 view .LVU297
1008:Core/Src/main.c ****       Uplink_Ground();
 1417              		.loc 1 1008 17 is_stmt 0 view .LVU298
 1418 0028 044B     		ldr	r3, .L75+8
 1419 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1008:Core/Src/main.c ****       Uplink_Ground();
 1420              		.loc 1 1008 7 view .LVU299
 1421 002c 002B     		cmp	r3, #0
 1422 002e FBD0     		beq	.L71
 1423 0030 F8E7     		b	.L74
 1424              	.L76:
 1425 0032 00BF     		.align	2
 1426              	.L75:
 1427 0034 00000000 		.word	.LC15
 1428 0038 00000000 		.word	huart3
 1429 003c 00000000 		.word	.LANCHOR0
 1430              		.cfi_endproc
 1431              	.LFE302:
 1433              		.section	.text.RTC_Recive,"ax",%progbits
 1434              		.align	1
 1435              		.global	RTC_Recive
 1436              		.syntax unified
 1437              		.thumb
 1438              		.thumb_func
 1439              		.fpu fpv4-sp-d16
 1441              	RTC_Recive:
 1442              	.LVL73:
 1443              	.LFB294:
 904:Core/Src/main.c ****     HAL_RTC_GetTime( &hrtc, time, RTC_FORMAT_BIN);
 1444              		.loc 1 904 1 is_stmt 1 view -0
 1445              		.cfi_startproc
 1446              		@ args = 0, pretend = 0, frame = 0
 1447              		@ frame_needed = 0, uses_anonymous_args = 0
 904:Core/Src/main.c ****     HAL_RTC_GetTime( &hrtc, time, RTC_FORMAT_BIN);
 1448              		.loc 1 904 1 is_stmt 0 view .LVU301
 1449 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1450              	.LCFI24:
 1451              		.cfi_def_cfa_offset 24
 1452              		.cfi_offset 3, -24
 1453              		.cfi_offset 4, -20
 1454              		.cfi_offset 5, -16
 1455              		.cfi_offset 6, -12
 1456              		.cfi_offset 7, -8
 1457              		.cfi_offset 14, -4
 1458 0002 0646     		mov	r6, r0
 1459 0004 0C46     		mov	r4, r1
 1460 0006 1546     		mov	r5, r2
 905:Core/Src/main.c ****     HAL_RTC_GetDate( &hrtc, date, RTC_FORMAT_BIN);
 1461              		.loc 1 905 5 is_stmt 1 view .LVU302
 1462 0008 084F     		ldr	r7, .L79
 1463 000a 0022     		movs	r2, #0
 1464              	.LVL74:
 905:Core/Src/main.c ****     HAL_RTC_GetDate( &hrtc, date, RTC_FORMAT_BIN);
 1465              		.loc 1 905 5 is_stmt 0 view .LVU303
 1466 000c 3846     		mov	r0, r7
 1467              	.LVL75:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 52


 905:Core/Src/main.c ****     HAL_RTC_GetDate( &hrtc, date, RTC_FORMAT_BIN);
 1468              		.loc 1 905 5 view .LVU304
 1469 000e FFF7FEFF 		bl	HAL_RTC_GetTime
 1470              	.LVL76:
 906:Core/Src/main.c ****     return *time;
 1471              		.loc 1 906 5 is_stmt 1 view .LVU305
 1472 0012 0022     		movs	r2, #0
 1473 0014 2946     		mov	r1, r5
 1474 0016 3846     		mov	r0, r7
 1475 0018 FFF7FEFF 		bl	HAL_RTC_GetDate
 1476              	.LVL77:
 907:Core/Src/main.c **** }
 1477              		.loc 1 907 5 view .LVU306
 907:Core/Src/main.c **** }
 1478              		.loc 1 907 12 is_stmt 0 view .LVU307
 1479 001c 3546     		mov	r5, r6
 1480              	.LVL78:
 907:Core/Src/main.c **** }
 1481              		.loc 1 907 12 view .LVU308
 1482 001e 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1483              	.LVL79:
 907:Core/Src/main.c **** }
 1484              		.loc 1 907 12 view .LVU309
 1485 0020 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1486 0022 2368     		ldr	r3, [r4]
 1487 0024 2B60     		str	r3, [r5]
 908:Core/Src/main.c **** 
 1488              		.loc 1 908 1 view .LVU310
 1489 0026 3046     		mov	r0, r6
 1490 0028 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1491              	.LVL80:
 1492              	.L80:
 908:Core/Src/main.c **** 
 1493              		.loc 1 908 1 view .LVU311
 1494 002a 00BF     		.align	2
 1495              	.L79:
 1496 002c 00000000 		.word	hrtc
 1497              		.cfi_endproc
 1498              	.LFE294:
 1500              		.section	.text.RealTimeClockTask,"ax",%progbits
 1501              		.align	1
 1502              		.global	RealTimeClockTask
 1503              		.syntax unified
 1504              		.thumb
 1505              		.thumb_func
 1506              		.fpu fpv4-sp-d16
 1508              	RealTimeClockTask:
 1509              	.LVL81:
 1510              	.LFB305:
1073:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1511              		.loc 1 1073 1 is_stmt 1 view -0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 56
 1514              		@ frame_needed = 0, uses_anonymous_args = 0
1073:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1515              		.loc 1 1073 1 is_stmt 0 view .LVU313
 1516 0000 30B5     		push	{r4, r5, lr}
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 53


 1517              	.LCFI25:
 1518              		.cfi_def_cfa_offset 12
 1519              		.cfi_offset 4, -12
 1520              		.cfi_offset 5, -8
 1521              		.cfi_offset 14, -4
 1522 0002 8FB0     		sub	sp, sp, #60
 1523              	.LCFI26:
 1524              		.cfi_def_cfa_offset 72
1075:Core/Src/main.c ****   RTC_DateTypeDef sDate={0};
 1525              		.loc 1 1075 3 is_stmt 1 view .LVU314
1075:Core/Src/main.c ****   RTC_DateTypeDef sDate={0};
 1526              		.loc 1 1075 19 is_stmt 0 view .LVU315
 1527 0004 0023     		movs	r3, #0
 1528 0006 0993     		str	r3, [sp, #36]
 1529 0008 0A93     		str	r3, [sp, #40]
 1530 000a 0B93     		str	r3, [sp, #44]
 1531 000c 0C93     		str	r3, [sp, #48]
 1532 000e 0D93     		str	r3, [sp, #52]
1076:Core/Src/main.c ****   TickType_t xLastWakeTime;
 1533              		.loc 1 1076 3 is_stmt 1 view .LVU316
1076:Core/Src/main.c ****   TickType_t xLastWakeTime;
 1534              		.loc 1 1076 19 is_stmt 0 view .LVU317
 1535 0010 0893     		str	r3, [sp, #32]
1077:Core/Src/main.c ****   const portTickType xFrequency = 1;//Sampling rate 1Hz
 1536              		.loc 1 1077 3 is_stmt 1 view .LVU318
1078:Core/Src/main.c ****   xLastWakeTime = xTaskGetTickCount();
 1537              		.loc 1 1078 3 view .LVU319
 1538              	.LVL82:
1079:Core/Src/main.c ****   /* Infinite loop */
 1539              		.loc 1 1079 3 view .LVU320
1079:Core/Src/main.c ****   /* Infinite loop */
 1540              		.loc 1 1079 19 is_stmt 0 view .LVU321
 1541 0012 FFF7FEFF 		bl	xTaskGetTickCount
 1542              	.LVL83:
1079:Core/Src/main.c ****   /* Infinite loop */
 1543              		.loc 1 1079 17 view .LVU322
 1544 0016 0790     		str	r0, [sp, #28]
 1545              	.L82:
1081:Core/Src/main.c ****   {
 1546              		.loc 1 1081 3 is_stmt 1 discriminator 1 view .LVU323
1083:Core/Src/main.c ****     xQueueSend(rtcQueue, &sTime, 1000);
 1547              		.loc 1 1083 5 discriminator 1 view .LVU324
1083:Core/Src/main.c ****     xQueueSend(rtcQueue, &sTime, 1000);
 1548              		.loc 1 1083 13 is_stmt 0 discriminator 1 view .LVU325
 1549 0018 08AA     		add	r2, sp, #32
 1550 001a 09A9     		add	r1, sp, #36
 1551 001c 6846     		mov	r0, sp
 1552 001e FFF7FEFF 		bl	RTC_Recive
 1553              	.LVL84:
 1554 0022 09AD     		add	r5, sp, #36
 1555 0024 6C46     		mov	r4, sp
 1556 0026 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1557 0028 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1558 002a 2368     		ldr	r3, [r4]
 1559 002c 2B60     		str	r3, [r5]
1084:Core/Src/main.c ****     memset(&sTime, 0, sizeof(RTC_TimeTypeDef));
 1560              		.loc 1 1084 5 is_stmt 1 discriminator 1 view .LVU326
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 54


 1561 002e 0023     		movs	r3, #0
 1562 0030 4FF47A72 		mov	r2, #1000
 1563 0034 09A9     		add	r1, sp, #36
 1564 0036 0B48     		ldr	r0, .L84
 1565 0038 0068     		ldr	r0, [r0]
 1566 003a FFF7FEFF 		bl	xQueueGenericSend
 1567              	.LVL85:
1085:Core/Src/main.c ****     uxBits = xEventGroupSetBits(iwdgEventGroup, IWDG_BIT_rtcTask);
 1568              		.loc 1 1085 5 discriminator 1 view .LVU327
 1569 003e 0023     		movs	r3, #0
 1570 0040 0993     		str	r3, [sp, #36]
 1571 0042 0A93     		str	r3, [sp, #40]
 1572 0044 0B93     		str	r3, [sp, #44]
 1573 0046 0C93     		str	r3, [sp, #48]
 1574 0048 0D93     		str	r3, [sp, #52]
1086:Core/Src/main.c ****     vTaskDelayUntil(&xLastWakeTime, xFrequency);
 1575              		.loc 1 1086 5 discriminator 1 view .LVU328
1086:Core/Src/main.c ****     vTaskDelayUntil(&xLastWakeTime, xFrequency);
 1576              		.loc 1 1086 14 is_stmt 0 discriminator 1 view .LVU329
 1577 004a 0121     		movs	r1, #1
 1578 004c 064B     		ldr	r3, .L84+4
 1579 004e 1868     		ldr	r0, [r3]
 1580 0050 FFF7FEFF 		bl	xEventGroupSetBits
 1581              	.LVL86:
1086:Core/Src/main.c ****     vTaskDelayUntil(&xLastWakeTime, xFrequency);
 1582              		.loc 1 1086 12 discriminator 1 view .LVU330
 1583 0054 054B     		ldr	r3, .L84+8
 1584 0056 1860     		str	r0, [r3]
1087:Core/Src/main.c ****   }
 1585              		.loc 1 1087 5 is_stmt 1 discriminator 1 view .LVU331
 1586 0058 0121     		movs	r1, #1
 1587 005a 07A8     		add	r0, sp, #28
 1588 005c FFF7FEFF 		bl	vTaskDelayUntil
 1589              	.LVL87:
1081:Core/Src/main.c ****   {
 1590              		.loc 1 1081 8 discriminator 1 view .LVU332
 1591 0060 DAE7     		b	.L82
 1592              	.L85:
 1593 0062 00BF     		.align	2
 1594              	.L84:
 1595 0064 00000000 		.word	rtcQueue
 1596 0068 00000000 		.word	iwdgEventGroup
 1597 006c 00000000 		.word	uxBits
 1598              		.cfi_endproc
 1599              	.LFE305:
 1601              		.section	.text.Accelero_funct,"ax",%progbits
 1602              		.align	1
 1603              		.global	Accelero_funct
 1604              		.syntax unified
 1605              		.thumb
 1606              		.thumb_func
 1607              		.fpu fpv4-sp-d16
 1609              	Accelero_funct:
 1610              	.LVL88:
 1611              	.LFB295:
 911:Core/Src/main.c ****   /*USER CODE BEGIN Accelero Init */
 1612              		.loc 1 911 1 view -0
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 55


 1613              		.cfi_startproc
 1614              		@ args = 0, pretend = 0, frame = 16
 1615              		@ frame_needed = 0, uses_anonymous_args = 0
 911:Core/Src/main.c ****   /*USER CODE BEGIN Accelero Init */
 1616              		.loc 1 911 1 is_stmt 0 view .LVU334
 1617 0000 30B5     		push	{r4, r5, lr}
 1618              	.LCFI27:
 1619              		.cfi_def_cfa_offset 12
 1620              		.cfi_offset 4, -12
 1621              		.cfi_offset 5, -8
 1622              		.cfi_offset 14, -4
 1623 0002 85B0     		sub	sp, sp, #20
 1624              	.LCFI28:
 1625              		.cfi_def_cfa_offset 32
 1626 0004 0546     		mov	r5, r0
 913:Core/Src/main.c ****   TickType_t xLastWakeTime;
 1627              		.loc 1 913 3 is_stmt 1 view .LVU335
 913:Core/Src/main.c ****   TickType_t xLastWakeTime;
 1628              		.loc 1 913 11 is_stmt 0 view .LVU336
 1629 0006 0024     		movs	r4, #0
 1630 0008 0294     		str	r4, [sp, #8]
 1631 000a ADF80C40 		strh	r4, [sp, #12]	@ movhi
 914:Core/Src/main.c ****   const portTickType xFrequency = 40;//Sampling rate 40Hz
 1632              		.loc 1 914 3 is_stmt 1 view .LVU337
 915:Core/Src/main.c ****   xLastWakeTime = xTaskGetTickCount();
 1633              		.loc 1 915 3 view .LVU338
 1634              	.LVL89:
 916:Core/Src/main.c ****   /*USER CODE END Accelero Init */
 1635              		.loc 1 916 3 view .LVU339
 916:Core/Src/main.c ****   /*USER CODE END Accelero Init */
 1636              		.loc 1 916 19 is_stmt 0 view .LVU340
 1637 000e FFF7FEFF 		bl	xTaskGetTickCount
 1638              	.LVL90:
 916:Core/Src/main.c ****   /*USER CODE END Accelero Init */
 1639              		.loc 1 916 17 view .LVU341
 1640 0012 0190     		str	r0, [sp, #4]
 918:Core/Src/main.c ****   {
 1641              		.loc 1 918 3 is_stmt 1 view .LVU342
 1642              	.LBB10:
 918:Core/Src/main.c ****   {
 1643              		.loc 1 918 7 view .LVU343
 1644              	.LVL91:
 918:Core/Src/main.c ****   {
 1645              		.loc 1 918 3 is_stmt 0 view .LVU344
 1646 0014 19E0     		b	.L87
 1647              	.LVL92:
 1648              	.L88:
 920:Core/Src/main.c ****     ptr->data_x[i]=xyz[0];
 1649              		.loc 1 920 5 is_stmt 1 discriminator 3 view .LVU345
 1650 0016 02A8     		add	r0, sp, #8
 1651 0018 FFF7FEFF 		bl	BSP_ACCELERO_GetXYZ
 1652              	.LVL93:
 921:Core/Src/main.c ****     ptr->data_y[i]=xyz[1];
 1653              		.loc 1 921 5 discriminator 3 view .LVU346
 921:Core/Src/main.c ****     ptr->data_y[i]=xyz[1];
 1654              		.loc 1 921 23 is_stmt 0 discriminator 3 view .LVU347
 1655 001c BDF90830 		ldrsh	r3, [sp, #8]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 56


 921:Core/Src/main.c ****     ptr->data_y[i]=xyz[1];
 1656              		.loc 1 921 19 discriminator 3 view .LVU348
 1657 0020 25F81430 		strh	r3, [r5, r4, lsl #1]	@ movhi
 922:Core/Src/main.c ****     ptr->data_z[i]=xyz[2];
 1658              		.loc 1 922 5 is_stmt 1 discriminator 3 view .LVU349
 922:Core/Src/main.c ****     ptr->data_z[i]=xyz[2];
 1659              		.loc 1 922 23 is_stmt 0 discriminator 3 view .LVU350
 1660 0024 BDF90A20 		ldrsh	r2, [sp, #10]
 922:Core/Src/main.c ****     ptr->data_z[i]=xyz[2];
 1661              		.loc 1 922 19 discriminator 3 view .LVU351
 1662 0028 04F11803 		add	r3, r4, #24
 1663 002c 05EB4303 		add	r3, r5, r3, lsl #1
 1664 0030 5A80     		strh	r2, [r3, #2]	@ movhi
 923:Core/Src/main.c ****     vTaskDelayUntil( &xLastWakeTime, xFrequency );
 1665              		.loc 1 923 5 is_stmt 1 discriminator 3 view .LVU352
 923:Core/Src/main.c ****     vTaskDelayUntil( &xLastWakeTime, xFrequency );
 1666              		.loc 1 923 23 is_stmt 0 discriminator 3 view .LVU353
 1667 0032 BDF90C20 		ldrsh	r2, [sp, #12]
 923:Core/Src/main.c ****     vTaskDelayUntil( &xLastWakeTime, xFrequency );
 1668              		.loc 1 923 19 discriminator 3 view .LVU354
 1669 0036 04F13003 		add	r3, r4, #48
 1670 003a 05EB4303 		add	r3, r5, r3, lsl #1
 1671 003e 9A80     		strh	r2, [r3, #4]	@ movhi
 924:Core/Src/main.c ****   }
 1672              		.loc 1 924 5 is_stmt 1 discriminator 3 view .LVU355
 1673 0040 2821     		movs	r1, #40
 1674 0042 01A8     		add	r0, sp, #4
 1675 0044 FFF7FEFF 		bl	vTaskDelayUntil
 1676              	.LVL94:
 918:Core/Src/main.c ****   {
 1677              		.loc 1 918 26 discriminator 3 view .LVU356
 918:Core/Src/main.c ****   {
 1678              		.loc 1 918 27 is_stmt 0 discriminator 3 view .LVU357
 1679 0048 0134     		adds	r4, r4, #1
 1680              	.LVL95:
 1681              	.L87:
 918:Core/Src/main.c ****   {
 1682              		.loc 1 918 18 is_stmt 1 discriminator 1 view .LVU358
 918:Core/Src/main.c ****   {
 1683              		.loc 1 918 3 is_stmt 0 discriminator 1 view .LVU359
 1684 004a 182C     		cmp	r4, #24
 1685 004c E3DD     		ble	.L88
 1686              	.LBE10:
 926:Core/Src/main.c **** 
 1687              		.loc 1 926 1 view .LVU360
 1688 004e 05B0     		add	sp, sp, #20
 1689              	.LCFI29:
 1690              		.cfi_def_cfa_offset 12
 1691              		@ sp needed
 1692 0050 30BD     		pop	{r4, r5, pc}
 926:Core/Src/main.c **** 
 1693              		.loc 1 926 1 view .LVU361
 1694              		.cfi_endproc
 1695              	.LFE295:
 1697              		.section	.text.Accelero_RMS,"ax",%progbits
 1698              		.align	1
 1699              		.global	Accelero_RMS
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 57


 1700              		.syntax unified
 1701              		.thumb
 1702              		.thumb_func
 1703              		.fpu fpv4-sp-d16
 1705              	Accelero_RMS:
 1706              	.LVL96:
 1707              	.LFB296:
 929:Core/Src/main.c ****   /*USER CODE BEGIN Accelero RMS Init */
 1708              		.loc 1 929 1 is_stmt 1 view -0
 1709              		.cfi_startproc
 1710              		@ args = 0, pretend = 0, frame = 8
 1711              		@ frame_needed = 0, uses_anonymous_args = 0
 929:Core/Src/main.c ****   /*USER CODE BEGIN Accelero RMS Init */
 1712              		.loc 1 929 1 is_stmt 0 view .LVU363
 1713 0000 70B5     		push	{r4, r5, r6, lr}
 1714              	.LCFI30:
 1715              		.cfi_def_cfa_offset 16
 1716              		.cfi_offset 4, -16
 1717              		.cfi_offset 5, -12
 1718              		.cfi_offset 6, -8
 1719              		.cfi_offset 14, -4
 1720 0002 82B0     		sub	sp, sp, #8
 1721              	.LCFI31:
 1722              		.cfi_def_cfa_offset 24
 1723 0004 0446     		mov	r4, r0
 1724 0006 0D46     		mov	r5, r1
 931:Core/Src/main.c ****                                        .RMS_accelero_y = 0,
 1725              		.loc 1 931 3 is_stmt 1 view .LVU364
 931:Core/Src/main.c ****                                        .RMS_accelero_y = 0,
 1726              		.loc 1 931 23 is_stmt 0 view .LVU365
 1727 0008 0026     		movs	r6, #0
 1728 000a ADF80060 		strh	r6, [sp]	@ movhi
 1729 000e ADF80260 		strh	r6, [sp, #2]	@ movhi
 1730 0012 ADF80460 		strh	r6, [sp, #4]	@ movhi
 935:Core/Src/main.c ****   arm_rms_q15(ptr->data_y,25, &accelero_data.RMS_accelero_y);
 1731              		.loc 1 935 3 is_stmt 1 view .LVU366
 1732 0016 6A46     		mov	r2, sp
 1733 0018 1921     		movs	r1, #25
 1734              	.LVL97:
 935:Core/Src/main.c ****   arm_rms_q15(ptr->data_y,25, &accelero_data.RMS_accelero_y);
 1735              		.loc 1 935 3 is_stmt 0 view .LVU367
 1736 001a 2846     		mov	r0, r5
 1737              	.LVL98:
 935:Core/Src/main.c ****   arm_rms_q15(ptr->data_y,25, &accelero_data.RMS_accelero_y);
 1738              		.loc 1 935 3 view .LVU368
 1739 001c FFF7FEFF 		bl	arm_rms_q15
 1740              	.LVL99:
 936:Core/Src/main.c ****   arm_rms_q15(ptr->data_z,25, &accelero_data.RMS_accelero_z);
 1741              		.loc 1 936 3 is_stmt 1 view .LVU369
 1742 0020 0DF10202 		add	r2, sp, #2
 1743 0024 1921     		movs	r1, #25
 1744 0026 05F13200 		add	r0, r5, #50
 1745 002a FFF7FEFF 		bl	arm_rms_q15
 1746              	.LVL100:
 937:Core/Src/main.c ****   memset(&acceler_store, 0, sizeof(data_store));
 1747              		.loc 1 937 3 view .LVU370
 1748 002e 01AA     		add	r2, sp, #4
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 58


 1749 0030 1921     		movs	r1, #25
 1750 0032 05F16400 		add	r0, r5, #100
 1751 0036 FFF7FEFF 		bl	arm_rms_q15
 1752              	.LVL101:
 938:Core/Src/main.c ****   return accelero_data;
 1753              		.loc 1 938 3 view .LVU371
 1754 003a 9622     		movs	r2, #150
 1755 003c 3146     		mov	r1, r6
 1756 003e 0548     		ldr	r0, .L92
 1757 0040 FFF7FEFF 		bl	memset
 1758              	.LVL102:
 939:Core/Src/main.c ****   /*USER CODE END Accelero RMS */
 1759              		.loc 1 939 3 view .LVU372
 939:Core/Src/main.c ****   /*USER CODE END Accelero RMS */
 1760              		.loc 1 939 10 is_stmt 0 view .LVU373
 1761 0044 0098     		ldr	r0, [sp]
 1762 0046 2060     		str	r0, [r4]	@ unaligned
 1763 0048 BDF80430 		ldrh	r3, [sp, #4]	@ unaligned
 1764 004c A380     		strh	r3, [r4, #4]	@ unaligned
 941:Core/Src/main.c **** 
 1765              		.loc 1 941 1 view .LVU374
 1766 004e 2046     		mov	r0, r4
 1767 0050 02B0     		add	sp, sp, #8
 1768              	.LCFI32:
 1769              		.cfi_def_cfa_offset 16
 1770              		@ sp needed
 1771 0052 70BD     		pop	{r4, r5, r6, pc}
 1772              	.LVL103:
 1773              	.L93:
 941:Core/Src/main.c **** 
 1774              		.loc 1 941 1 view .LVU375
 1775              		.align	2
 1776              	.L92:
 1777 0054 00000000 		.word	acceler_store
 1778              		.cfi_endproc
 1779              	.LFE296:
 1781              		.section	.text.AcceleroTask,"ax",%progbits
 1782              		.align	1
 1783              		.global	AcceleroTask
 1784              		.syntax unified
 1785              		.thumb
 1786              		.thumb_func
 1787              		.fpu fpv4-sp-d16
 1789              	AcceleroTask:
 1790              	.LFB306:
1093:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1791              		.loc 1 1093 1 is_stmt 1 view -0
 1792              		.cfi_startproc
 1793              		@ Volatile: function does not return.
 1794              		@ args = 0, pretend = 0, frame = 16
 1795              		@ frame_needed = 0, uses_anonymous_args = 0
 1796              	.LVL104:
1093:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1797              		.loc 1 1093 1 is_stmt 0 view .LVU377
 1798 0000 00B5     		push	{lr}
 1799              	.LCFI33:
 1800              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 59


 1801              		.cfi_offset 14, -4
 1802 0002 85B0     		sub	sp, sp, #20
 1803              	.LCFI34:
 1804              		.cfi_def_cfa_offset 24
 1805              	.LVL105:
 1806              	.L95:
1095:Core/Src/main.c ****   /* Infinite loop */
 1807              		.loc 1 1095 3 is_stmt 1 discriminator 1 view .LVU378
1097:Core/Src/main.c ****   {
 1808              		.loc 1 1097 3 discriminator 1 view .LVU379
1099:Core/Src/main.c ****     accelero_rms = Accelero_RMS(&acceler_store);
 1809              		.loc 1 1099 5 discriminator 1 view .LVU380
 1810 0004 104C     		ldr	r4, .L97
 1811 0006 2046     		mov	r0, r4
 1812 0008 FFF7FEFF 		bl	Accelero_funct
 1813              	.LVL106:
1100:Core/Src/main.c ****     xQueueSend(acceleroQueue,&accelero_rms,1000);
 1814              		.loc 1 1100 5 discriminator 1 view .LVU381
1100:Core/Src/main.c ****     xQueueSend(acceleroQueue,&accelero_rms,1000);
 1815              		.loc 1 1100 20 is_stmt 0 discriminator 1 view .LVU382
 1816 000c 2146     		mov	r1, r4
 1817 000e 6846     		mov	r0, sp
 1818 0010 FFF7FEFF 		bl	Accelero_RMS
 1819              	.LVL107:
 1820 0014 0098     		ldr	r0, [sp]	@ unaligned
 1821 0016 0290     		str	r0, [sp, #8]
 1822 0018 BDF80430 		ldrh	r3, [sp, #4]	@ unaligned
 1823 001c ADF80C30 		strh	r3, [sp, #12]	@ unaligned
1101:Core/Src/main.c ****     memset(&accelero_rms, 0, sizeof(accelero_datastruct));
 1824              		.loc 1 1101 5 is_stmt 1 discriminator 1 view .LVU383
 1825 0020 0023     		movs	r3, #0
 1826 0022 4FF47A72 		mov	r2, #1000
 1827 0026 02A9     		add	r1, sp, #8
 1828 0028 0848     		ldr	r0, .L97+4
 1829 002a 0068     		ldr	r0, [r0]
 1830 002c FFF7FEFF 		bl	xQueueGenericSend
 1831              	.LVL108:
1102:Core/Src/main.c ****     uxBits = xEventGroupSetBits(iwdgEventGroup, IWDG_BIT_acceleroTask);
 1832              		.loc 1 1102 5 discriminator 1 view .LVU384
 1833 0030 0023     		movs	r3, #0
 1834 0032 0293     		str	r3, [sp, #8]
 1835 0034 ADF80C30 		strh	r3, [sp, #12]	@ movhi
1103:Core/Src/main.c ****   }
 1836              		.loc 1 1103 5 discriminator 1 view .LVU385
1103:Core/Src/main.c ****   }
 1837              		.loc 1 1103 14 is_stmt 0 discriminator 1 view .LVU386
 1838 0038 0221     		movs	r1, #2
 1839 003a 054B     		ldr	r3, .L97+8
 1840 003c 1868     		ldr	r0, [r3]
 1841 003e FFF7FEFF 		bl	xEventGroupSetBits
 1842              	.LVL109:
1103:Core/Src/main.c ****   }
 1843              		.loc 1 1103 12 discriminator 1 view .LVU387
 1844 0042 044B     		ldr	r3, .L97+12
 1845 0044 1860     		str	r0, [r3]
1097:Core/Src/main.c ****   {
 1846              		.loc 1 1097 8 is_stmt 1 discriminator 1 view .LVU388
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 60


 1847 0046 DDE7     		b	.L95
 1848              	.L98:
 1849              		.align	2
 1850              	.L97:
 1851 0048 00000000 		.word	acceler_store
 1852 004c 00000000 		.word	acceleroQueue
 1853 0050 00000000 		.word	iwdgEventGroup
 1854 0054 00000000 		.word	uxBits
 1855              		.cfi_endproc
 1856              	.LFE306:
 1858              		.section	.text.Flash_Write,"ax",%progbits
 1859              		.align	1
 1860              		.global	Flash_Write
 1861              		.syntax unified
 1862              		.thumb
 1863              		.thumb_func
 1864              		.fpu fpv4-sp-d16
 1866              	Flash_Write:
 1867              	.LVL110:
 1868              	.LFB297:
 944:Core/Src/main.c ****   HAL_FLASH_Unlock();
 1869              		.loc 1 944 1 view -0
 1870              		.cfi_startproc
 1871              		@ args = 0, pretend = 0, frame = 0
 1872              		@ frame_needed = 0, uses_anonymous_args = 0
 944:Core/Src/main.c ****   HAL_FLASH_Unlock();
 1873              		.loc 1 944 1 is_stmt 0 view .LVU390
 1874 0000 70B5     		push	{r4, r5, r6, lr}
 1875              	.LCFI35:
 1876              		.cfi_def_cfa_offset 16
 1877              		.cfi_offset 4, -16
 1878              		.cfi_offset 5, -12
 1879              		.cfi_offset 6, -8
 1880              		.cfi_offset 14, -4
 1881 0002 0646     		mov	r6, r0
 1882 0004 0D46     		mov	r5, r1
 945:Core/Src/main.c **** 
 1883              		.loc 1 945 3 is_stmt 1 view .LVU391
 1884 0006 FFF7FEFF 		bl	HAL_FLASH_Unlock
 1885              	.LVL111:
 947:Core/Src/main.c ****   for(int i = 0; i < 3; i++)//need test 
 1886              		.loc 1 947 3 view .LVU392
 1887 000a 0221     		movs	r1, #2
 1888 000c 0B20     		movs	r0, #11
 1889 000e FFF7FEFF 		bl	FLASH_Erase_Sector
 1890              	.LVL112:
 948:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1891              		.loc 1 948 3 view .LVU393
 1892              	.LBB11:
 948:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1893              		.loc 1 948 7 view .LVU394
 948:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1894              		.loc 1 948 11 is_stmt 0 view .LVU395
 1895 0012 0024     		movs	r4, #0
 948:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1896              		.loc 1 948 3 view .LVU396
 1897 0014 06E0     		b	.L100
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 61


 1898              	.LVL113:
 1899              	.L101:
 949:Core/Src/main.c ****      
 1900              		.loc 1 949 5 is_stmt 1 discriminator 3 view .LVU397
 1901 0016 2A46     		mov	r2, r5
 1902 0018 0023     		movs	r3, #0
 1903 001a 3146     		mov	r1, r6
 1904 001c 0220     		movs	r0, #2
 1905 001e FFF7FEFF 		bl	HAL_FLASH_Program
 1906              	.LVL114:
 948:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1907              		.loc 1 948 25 discriminator 3 view .LVU398
 948:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1908              		.loc 1 948 26 is_stmt 0 discriminator 3 view .LVU399
 1909 0022 0134     		adds	r4, r4, #1
 1910              	.LVL115:
 1911              	.L100:
 948:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1912              		.loc 1 948 18 is_stmt 1 discriminator 1 view .LVU400
 948:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1913              		.loc 1 948 3 is_stmt 0 discriminator 1 view .LVU401
 1914 0024 022C     		cmp	r4, #2
 1915 0026 F6DD     		ble	.L101
 1916              	.LBE11:
 951:Core/Src/main.c **** }
 1917              		.loc 1 951 3 is_stmt 1 view .LVU402
 1918 0028 FFF7FEFF 		bl	HAL_FLASH_Lock
 1919              	.LVL116:
 952:Core/Src/main.c **** 
 1920              		.loc 1 952 1 is_stmt 0 view .LVU403
 1921 002c 70BD     		pop	{r4, r5, r6, pc}
 952:Core/Src/main.c **** 
 1922              		.loc 1 952 1 view .LVU404
 1923              		.cfi_endproc
 1924              	.LFE297:
 1926              		.section	.rodata.ReferanceTask.str1.4,"aMS",%progbits,1
 1927              		.align	2
 1928              	.LC16:
 1929 0000 456E7465 		.ascii	"Enter Referance Task\015\012\000"
 1929      72205265 
 1929      66657261 
 1929      6E636520 
 1929      5461736B 
 1930 0017 00       		.align	2
 1931              	.LC17:
 1932 0018 52656164 		.ascii	"Ready to Launch\015\012\000"
 1932      7920746F 
 1932      204C6175 
 1932      6E63680D 
 1932      0A00
 1933              		.section	.text.ReferanceTask,"ax",%progbits
 1934              		.align	1
 1935              		.global	ReferanceTask
 1936              		.syntax unified
 1937              		.thumb
 1938              		.thumb_func
 1939              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 62


 1941              	ReferanceTask:
 1942              	.LVL117:
 1943              	.LFB303:
1015:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1944              		.loc 1 1015 1 is_stmt 1 view -0
 1945              		.cfi_startproc
 1946              		@ Volatile: function does not return.
 1947              		@ args = 0, pretend = 0, frame = 48
 1948              		@ frame_needed = 0, uses_anonymous_args = 0
1015:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1949              		.loc 1 1015 1 is_stmt 0 view .LVU406
 1950 0000 00B5     		push	{lr}
 1951              	.LCFI36:
 1952              		.cfi_def_cfa_offset 4
 1953              		.cfi_offset 14, -4
 1954 0002 8DB0     		sub	sp, sp, #52
 1955              	.LCFI37:
 1956              		.cfi_def_cfa_offset 56
1017:Core/Src/main.c ****   uint8_t mode5[] = "Ready to Launch\r\n";
 1957              		.loc 1 1017 3 is_stmt 1 view .LVU407
1017:Core/Src/main.c ****   uint8_t mode5[] = "Ready to Launch\r\n";
 1958              		.loc 1 1017 11 is_stmt 0 view .LVU408
 1959 0004 06AC     		add	r4, sp, #24
 1960 0006 264D     		ldr	r5, .L111
 1961 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1962              	.LVL118:
1017:Core/Src/main.c ****   uint8_t mode5[] = "Ready to Launch\r\n";
 1963              		.loc 1 1017 11 view .LVU409
 1964 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1965 000c 95E80300 		ldm	r5, {r0, r1}
 1966 0010 44F8040B 		str	r0, [r4], #4
 1967 0014 24F8021B 		strh	r1, [r4], #2	@ movhi
 1968 0018 090C     		lsrs	r1, r1, #16
 1969 001a 2170     		strb	r1, [r4]
1018:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, response, sizeof(response)-1,100);
 1970              		.loc 1 1018 3 is_stmt 1 view .LVU410
1018:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, response, sizeof(response)-1,100);
 1971              		.loc 1 1018 11 is_stmt 0 view .LVU411
 1972 001c 01AC     		add	r4, sp, #4
 1973 001e 214D     		ldr	r5, .L111+4
 1974 0020 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1975 0022 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1976 0024 2B68     		ldr	r3, [r5]
 1977 0026 2380     		strh	r3, [r4]	@ movhi
1019:Core/Src/main.c ****   if(RX1_Char != 8) vTaskSuspend(Payload);
 1978              		.loc 1 1019 3 is_stmt 1 view .LVU412
 1979 0028 6423     		movs	r3, #100
 1980 002a 1622     		movs	r2, #22
 1981 002c 06A9     		add	r1, sp, #24
 1982 002e 1E48     		ldr	r0, .L111+8
 1983 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 1984              	.LVL119:
1020:Core/Src/main.c ****   /* Infinite loop */
 1985              		.loc 1 1020 3 view .LVU413
1020:Core/Src/main.c ****   /* Infinite loop */
 1986              		.loc 1 1020 15 is_stmt 0 view .LVU414
 1987 0034 1D4B     		ldr	r3, .L111+12
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 63


 1988 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1020:Core/Src/main.c ****   /* Infinite loop */
 1989              		.loc 1 1020 5 view .LVU415
 1990 0038 082B     		cmp	r3, #8
 1991 003a 0FD0     		beq	.L108
1020:Core/Src/main.c ****   /* Infinite loop */
 1992              		.loc 1 1020 21 is_stmt 1 discriminator 1 view .LVU416
 1993 003c 1C4B     		ldr	r3, .L111+16
 1994 003e 1868     		ldr	r0, [r3]
 1995 0040 FFF7FEFF 		bl	vTaskSuspend
 1996              	.LVL120:
 1997 0044 0AE0     		b	.L108
 1998              	.L106:
1031:Core/Src/main.c ****         vTaskDelete(LaunchTest);
 1999              		.loc 1 1031 9 view .LVU417
 2000 0046 0721     		movs	r1, #7
 2001 0048 1A48     		ldr	r0, .L111+20
 2002 004a FFF7FEFF 		bl	Flash_Write
 2003              	.LVL121:
1032:Core/Src/main.c ****         vTaskSuspend(NULL);
 2004              		.loc 1 1032 9 view .LVU418
 2005 004e 1A4B     		ldr	r3, .L111+24
 2006 0050 1868     		ldr	r0, [r3]
 2007 0052 FFF7FEFF 		bl	vTaskDelete
 2008              	.LVL122:
1033:Core/Src/main.c ****         break;
 2009              		.loc 1 1033 9 view .LVU419
 2010 0056 0020     		movs	r0, #0
 2011 0058 FFF7FEFF 		bl	vTaskSuspend
 2012              	.LVL123:
1034:Core/Src/main.c ****       case '8':/* Seperate Task ready */
 2013              		.loc 1 1034 9 view .LVU420
 2014              	.L108:
1022:Core/Src/main.c ****   {
 2015              		.loc 1 1022 3 view .LVU421
1024:Core/Src/main.c ****     {
 2016              		.loc 1 1024 5 view .LVU422
 2017 005c 134B     		ldr	r3, .L111+12
 2018 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2019 0060 372B     		cmp	r3, #55
 2020 0062 F0D0     		beq	.L106
 2021 0064 382B     		cmp	r3, #56
 2022 0066 0BD0     		beq	.L107
 2023 0068 352B     		cmp	r3, #53
 2024 006a F7D1     		bne	.L108
1027:Core/Src/main.c ****         vTaskSuspend(NULL);
 2025              		.loc 1 1027 9 view .LVU423
 2026 006c 6423     		movs	r3, #100
 2027 006e 1122     		movs	r2, #17
 2028 0070 01A9     		add	r1, sp, #4
 2029 0072 0D48     		ldr	r0, .L111+8
 2030 0074 FFF7FEFF 		bl	HAL_UART_Transmit
 2031              	.LVL124:
1028:Core/Src/main.c ****         break;
 2032              		.loc 1 1028 9 view .LVU424
 2033 0078 0020     		movs	r0, #0
 2034 007a FFF7FEFF 		bl	vTaskSuspend
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 64


 2035              	.LVL125:
1029:Core/Src/main.c ****       case '7':/* Launch IWDG Init */
 2036              		.loc 1 1029 9 view .LVU425
 2037 007e EDE7     		b	.L108
 2038              	.L107:
1037:Core/Src/main.c ****         vTaskDelete(Accelero);
 2039              		.loc 1 1037 9 view .LVU426
 2040 0080 0B4B     		ldr	r3, .L111+16
 2041 0082 1868     		ldr	r0, [r3]
 2042 0084 FFF7FEFF 		bl	vTaskResume
 2043              	.LVL126:
1038:Core/Src/main.c ****         /*Queue Event Reset */
 2044              		.loc 1 1038 9 view .LVU427
 2045 0088 0C4B     		ldr	r3, .L111+28
 2046 008a 1868     		ldr	r0, [r3]
 2047 008c FFF7FEFF 		bl	vTaskDelete
 2048              	.LVL127:
1040:Core/Src/main.c ****         /* Payload EPS ON */
 2049              		.loc 1 1040 9 view .LVU428
 2050 0090 0B4B     		ldr	r3, .L111+32
 2051 0092 1868     		ldr	r0, [r3]
 2052 0094 FFF7FEFF 		bl	vQueueDelete
 2053              	.LVL128:
1042:Core/Src/main.c ****         break;
 2054              		.loc 1 1042 9 view .LVU429
 2055 0098 0020     		movs	r0, #0
 2056 009a FFF7FEFF 		bl	vTaskDelete
 2057              	.LVL129:
1043:Core/Src/main.c ****     }
 2058              		.loc 1 1043 9 view .LVU430
 2059 009e DDE7     		b	.L108
 2060              	.L112:
 2061              		.align	2
 2062              	.L111:
 2063 00a0 00000000 		.word	.LC16
 2064 00a4 18000000 		.word	.LC17
 2065 00a8 00000000 		.word	huart2
 2066 00ac 00000000 		.word	.LANCHOR0
 2067 00b0 00000000 		.word	.LANCHOR6
 2068 00b4 00000E08 		.word	135135232
 2069 00b8 00000000 		.word	.LANCHOR1
 2070 00bc 00000000 		.word	.LANCHOR5
 2071 00c0 00000000 		.word	acceleroQueue
 2072              		.cfi_endproc
 2073              	.LFE303:
 2075              		.section	.text.Flash_Read,"ax",%progbits
 2076              		.align	1
 2077              		.global	Flash_Read
 2078              		.syntax unified
 2079              		.thumb
 2080              		.thumb_func
 2081              		.fpu fpv4-sp-d16
 2083              	Flash_Read:
 2084              	.LVL130:
 2085              	.LFB298:
 955:Core/Src/main.c ****   uint32_t Flash_Data;
 2086              		.loc 1 955 1 view -0
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 65


 2087              		.cfi_startproc
 2088              		@ args = 0, pretend = 0, frame = 0
 2089              		@ frame_needed = 0, uses_anonymous_args = 0
 2090              		@ link register save eliminated.
 956:Core/Src/main.c **** 
 2091              		.loc 1 956 3 view .LVU432
 958:Core/Src/main.c ****   return Flash_Data;
 2092              		.loc 1 958 3 view .LVU433
 959:Core/Src/main.c **** }
 2093              		.loc 1 959 3 view .LVU434
 960:Core/Src/main.c **** 
 2094              		.loc 1 960 1 is_stmt 0 view .LVU435
 2095 0000 0068     		ldr	r0, [r0]
 2096              	.LVL131:
 960:Core/Src/main.c **** 
 2097              		.loc 1 960 1 view .LVU436
 2098 0002 7047     		bx	lr
 2099              		.cfi_endproc
 2100              	.LFE298:
 2102              		.section	.text.Mode_take,"ax",%progbits
 2103              		.align	1
 2104              		.global	Mode_take
 2105              		.syntax unified
 2106              		.thumb
 2107              		.thumb_func
 2108              		.fpu fpv4-sp-d16
 2110              	Mode_take:
 2111              	.LFB299:
 963:Core/Src/main.c ****   uint32_t data;
 2112              		.loc 1 963 1 is_stmt 1 view -0
 2113              		.cfi_startproc
 2114              		@ args = 0, pretend = 0, frame = 0
 2115              		@ frame_needed = 0, uses_anonymous_args = 0
 2116 0000 08B5     		push	{r3, lr}
 2117              	.LCFI38:
 2118              		.cfi_def_cfa_offset 8
 2119              		.cfi_offset 3, -8
 2120              		.cfi_offset 14, -4
 964:Core/Src/main.c ****   data = Flash_Read(0x080E0000);
 2121              		.loc 1 964 3 view .LVU438
 965:Core/Src/main.c ****   if(data == 7)
 2122              		.loc 1 965 3 view .LVU439
 965:Core/Src/main.c ****   if(data == 7)
 2123              		.loc 1 965 10 is_stmt 0 view .LVU440
 2124 0002 0648     		ldr	r0, .L119
 2125 0004 FFF7FEFF 		bl	Flash_Read
 2126              	.LVL132:
 966:Core/Src/main.c ****       return '7';
 2127              		.loc 1 966 3 is_stmt 1 view .LVU441
 966:Core/Src/main.c ****       return '7';
 2128              		.loc 1 966 5 is_stmt 0 view .LVU442
 2129 0008 0728     		cmp	r0, #7
 2130 000a 03D0     		beq	.L116
 968:Core/Src/main.c ****       return '8';
 2131              		.loc 1 968 3 is_stmt 1 view .LVU443
 968:Core/Src/main.c ****       return '8';
 2132              		.loc 1 968 5 is_stmt 0 view .LVU444
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 66


 2133 000c 0828     		cmp	r0, #8
 2134 000e 03D0     		beq	.L117
 970:Core/Src/main.c **** }
 2135              		.loc 1 970 10 view .LVU445
 2136 0010 0020     		movs	r0, #0
 2137              	.LVL133:
 2138              	.L115:
 971:Core/Src/main.c **** 
 2139              		.loc 1 971 1 view .LVU446
 2140 0012 08BD     		pop	{r3, pc}
 2141              	.LVL134:
 2142              	.L116:
 967:Core/Src/main.c ****   if(data == 8)
 2143              		.loc 1 967 14 view .LVU447
 2144 0014 3720     		movs	r0, #55
 2145              	.LVL135:
 967:Core/Src/main.c ****   if(data == 8)
 2146              		.loc 1 967 14 view .LVU448
 2147 0016 FCE7     		b	.L115
 2148              	.LVL136:
 2149              	.L117:
 969:Core/Src/main.c ****   return 0x00;
 2150              		.loc 1 969 14 view .LVU449
 2151 0018 3820     		movs	r0, #56
 2152              	.LVL137:
 969:Core/Src/main.c ****   return 0x00;
 2153              		.loc 1 969 14 view .LVU450
 2154 001a FAE7     		b	.L115
 2155              	.L120:
 2156              		.align	2
 2157              	.L119:
 2158 001c 00000E08 		.word	135135232
 2159              		.cfi_endproc
 2160              	.LFE299:
 2162              		.section	.text.IWDGReset_Init,"ax",%progbits
 2163              		.align	1
 2164              		.global	IWDGReset_Init
 2165              		.syntax unified
 2166              		.thumb
 2167              		.thumb_func
 2168              		.fpu fpv4-sp-d16
 2170              	IWDGReset_Init:
 2171              	.LFB300:
 974:Core/Src/main.c ****   if(RX1_Char == '7' || RX1_Char == '8'){
 2172              		.loc 1 974 1 is_stmt 1 view -0
 2173              		.cfi_startproc
 2174              		@ args = 0, pretend = 0, frame = 0
 2175              		@ frame_needed = 0, uses_anonymous_args = 0
 2176 0000 08B5     		push	{r3, lr}
 2177              	.LCFI39:
 2178              		.cfi_def_cfa_offset 8
 2179              		.cfi_offset 3, -8
 2180              		.cfi_offset 14, -4
 975:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 2181              		.loc 1 975 3 view .LVU452
 975:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 2182              		.loc 1 975 22 is_stmt 0 view .LVU453
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 67


 2183 0002 064B     		ldr	r3, .L125
 2184 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2185 0006 373B     		subs	r3, r3, #55
 2186 0008 DBB2     		uxtb	r3, r3
 975:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 2187              		.loc 1 975 5 view .LVU454
 2188 000a 012B     		cmp	r3, #1
 2189 000c 00D9     		bls	.L124
 2190              	.L121:
 978:Core/Src/main.c **** 
 2191              		.loc 1 978 1 view .LVU455
 2192 000e 08BD     		pop	{r3, pc}
 2193              	.L124:
 976:Core/Src/main.c ****   }
 2194              		.loc 1 976 5 is_stmt 1 view .LVU456
 2195 0010 0122     		movs	r2, #1
 2196 0012 0421     		movs	r1, #4
 2197 0014 0248     		ldr	r0, .L125+4
 2198 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2199              	.LVL138:
 978:Core/Src/main.c **** 
 2200              		.loc 1 978 1 is_stmt 0 view .LVU457
 2201 001a F8E7     		b	.L121
 2202              	.L126:
 2203              		.align	2
 2204              	.L125:
 2205 001c 00000000 		.word	.LANCHOR0
 2206 0020 000C0240 		.word	1073875968
 2207              		.cfi_endproc
 2208              	.LFE300:
 2210              		.section	.rodata.beacon_data.str1.4,"aMS",%progbits,1
 2211              		.align	2
 2212              	.LC18:
 2213 0000 41542B53 		.ascii	"AT+SEND=3,22,%c,%02d,%02d,%04d,%04d,%04d\015\012\000"
 2213      454E443D 
 2213      332C3232 
 2213      2C25632C 
 2213      25303264 
 2214              		.section	.text.beacon_data,"ax",%progbits
 2215              		.align	1
 2216              		.global	beacon_data
 2217              		.syntax unified
 2218              		.thumb
 2219              		.thumb_func
 2220              		.fpu fpv4-sp-d16
 2222              	beacon_data:
 2223              	.LVL139:
 2224              	.LFB301:
 982:Core/Src/main.c ****   /* USER CODE BEGIN Beacon_Init */
 2225              		.loc 1 982 1 is_stmt 1 view -0
 2226              		.cfi_startproc
 2227              		@ args = 0, pretend = 0, frame = 0
 2228              		@ frame_needed = 0, uses_anonymous_args = 0
 982:Core/Src/main.c ****   /* USER CODE BEGIN Beacon_Init */
 2229              		.loc 1 982 1 is_stmt 0 view .LVU459
 2230 0000 70B5     		push	{r4, r5, r6, lr}
 2231              	.LCFI40:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 68


 2232              		.cfi_def_cfa_offset 16
 2233              		.cfi_offset 4, -16
 2234              		.cfi_offset 5, -12
 2235              		.cfi_offset 6, -8
 2236              		.cfi_offset 14, -4
 2237 0002 84B0     		sub	sp, sp, #16
 2238              	.LCFI41:
 2239              		.cfi_def_cfa_offset 32
 2240 0004 0646     		mov	r6, r0
 2241 0006 0D46     		mov	r5, r1
 984:Core/Src/main.c ****   /* USER CODE END Beacon_Init  */ 
 2242              		.loc 1 984 3 is_stmt 1 view .LVU460
 988:Core/Src/main.c ****   sprintf(str,"AT+SEND=3,22,%c,%02d,%02d,%04d,%04d,%04d\r\n",RX1_Char,time->Minutes,time->Seconds,p
 2243              		.loc 1 988 3 view .LVU461
 988:Core/Src/main.c ****   sprintf(str,"AT+SEND=3,22,%c,%02d,%02d,%04d,%04d,%04d\r\n",RX1_Char,time->Minutes,time->Seconds,p
 2244              		.loc 1 988 9 is_stmt 0 view .LVU462
 2245 0008 1420     		movs	r0, #20
 2246              	.LVL140:
 988:Core/Src/main.c ****   sprintf(str,"AT+SEND=3,22,%c,%02d,%02d,%04d,%04d,%04d\r\n",RX1_Char,time->Minutes,time->Seconds,p
 2247              		.loc 1 988 9 view .LVU463
 2248 000a FFF7FEFF 		bl	pvPortMalloc
 2249              	.LVL141:
 988:Core/Src/main.c ****   sprintf(str,"AT+SEND=3,22,%c,%02d,%02d,%04d,%04d,%04d\r\n",RX1_Char,time->Minutes,time->Seconds,p
 2250              		.loc 1 988 9 view .LVU464
 2251 000e 0446     		mov	r4, r0
 2252              	.LVL142:
 989:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);
 2253              		.loc 1 989 3 is_stmt 1 view .LVU465
 989:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);
 2254              		.loc 1 989 89 is_stmt 0 view .LVU466
 2255 0010 B378     		ldrb	r3, [r6, #2]	@ zero_extendqisi2
 989:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);
 2256              		.loc 1 989 105 view .LVU467
 2257 0012 B5F90020 		ldrsh	r2, [r5]
 989:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);
 2258              		.loc 1 989 128 view .LVU468
 2259 0016 B5F90210 		ldrsh	r1, [r5, #2]
 989:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);
 2260              		.loc 1 989 151 view .LVU469
 2261 001a B5F90450 		ldrsh	r5, [r5, #4]
 2262              	.LVL143:
 989:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);
 2263              		.loc 1 989 3 view .LVU470
 2264 001e 0395     		str	r5, [sp, #12]
 2265 0020 0291     		str	r1, [sp, #8]
 2266 0022 0192     		str	r2, [sp, #4]
 2267 0024 0093     		str	r3, [sp]
 2268 0026 7378     		ldrb	r3, [r6, #1]	@ zero_extendqisi2
 2269 0028 094A     		ldr	r2, .L129
 2270 002a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2271 002c 0949     		ldr	r1, .L129+4
 2272 002e FFF7FEFF 		bl	sprintf
 2273              	.LVL144:
 990:Core/Src/main.c ****   vPortFree(str);
 2274              		.loc 1 990 3 is_stmt 1 view .LVU471
 990:Core/Src/main.c ****   vPortFree(str);
 2275              		.loc 1 990 46 is_stmt 0 view .LVU472
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 69


 2276 0032 2046     		mov	r0, r4
 2277 0034 FFF7FEFF 		bl	strlen
 2278              	.LVL145:
 990:Core/Src/main.c ****   vPortFree(str);
 2279              		.loc 1 990 3 view .LVU473
 2280 0038 4FF47A73 		mov	r3, #1000
 2281 003c 82B2     		uxth	r2, r0
 2282 003e 2146     		mov	r1, r4
 2283 0040 0548     		ldr	r0, .L129+8
 2284 0042 FFF7FEFF 		bl	HAL_UART_Transmit
 2285              	.LVL146:
 991:Core/Src/main.c ****   //taskEXIT_CRITICAL();		
 2286              		.loc 1 991 3 is_stmt 1 view .LVU474
 2287 0046 2046     		mov	r0, r4
 2288 0048 FFF7FEFF 		bl	vPortFree
 2289              	.LVL147:
 993:Core/Src/main.c **** /* User CODE END My function */
 2290              		.loc 1 993 1 is_stmt 0 view .LVU475
 2291 004c 04B0     		add	sp, sp, #16
 2292              	.LCFI42:
 2293              		.cfi_def_cfa_offset 16
 2294              		@ sp needed
 2295 004e 70BD     		pop	{r4, r5, r6, pc}
 2296              	.LVL148:
 2297              	.L130:
 993:Core/Src/main.c **** /* User CODE END My function */
 2298              		.loc 1 993 1 view .LVU476
 2299              		.align	2
 2300              	.L129:
 2301 0050 00000000 		.word	.LANCHOR0
 2302 0054 00000000 		.word	.LC18
 2303 0058 00000000 		.word	huart2
 2304              		.cfi_endproc
 2305              	.LFE301:
 2307              		.section	.text.TransmitTask,"ax",%progbits
 2308              		.align	1
 2309              		.global	TransmitTask
 2310              		.syntax unified
 2311              		.thumb
 2312              		.thumb_func
 2313              		.fpu fpv4-sp-d16
 2315              	TransmitTask:
 2316              	.LVL149:
 2317              	.LFB308:
1117:Core/Src/main.c ****   /* USER CODE END  */
1118:Core/Src/main.c **** }
1119:Core/Src/main.c **** 
1120:Core/Src/main.c **** void TransmitTask(void *argument)
1121:Core/Src/main.c **** {
 2318              		.loc 1 1121 1 is_stmt 1 view -0
 2319              		.cfi_startproc
 2320              		@ Volatile: function does not return.
 2321              		@ args = 0, pretend = 0, frame = 32
 2322              		@ frame_needed = 0, uses_anonymous_args = 0
 2323              		.loc 1 1121 1 is_stmt 0 view .LVU478
 2324 0000 00B5     		push	{lr}
 2325              	.LCFI43:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 70


 2326              		.cfi_def_cfa_offset 4
 2327              		.cfi_offset 14, -4
 2328 0002 89B0     		sub	sp, sp, #36
 2329              	.LCFI44:
 2330              		.cfi_def_cfa_offset 40
1122:Core/Src/main.c ****   /* USER CODE BEGIN  */
1123:Core/Src/main.c ****   RTC_TimeTypeDef sTime={0};
 2331              		.loc 1 1123 3 is_stmt 1 view .LVU479
 2332              		.loc 1 1123 19 is_stmt 0 view .LVU480
 2333 0004 0023     		movs	r3, #0
 2334 0006 0393     		str	r3, [sp, #12]
 2335 0008 0493     		str	r3, [sp, #16]
 2336 000a 0593     		str	r3, [sp, #20]
 2337 000c 0693     		str	r3, [sp, #24]
 2338 000e 0793     		str	r3, [sp, #28]
 2339 0010 21E0     		b	.L133
 2340              	.LVL150:
 2341              	.L132:
1124:Core/Src/main.c ****   accelero_datastruct accelero_data;
1125:Core/Src/main.c ****   /* Infinite loop */
1126:Core/Src/main.c ****   for(;;)
1127:Core/Src/main.c ****   {
1128:Core/Src/main.c ****     switch(RX1_Char)
1129:Core/Src/main.c ****     {
1130:Core/Src/main.c ****       case '5'://unLuanch Mode 
1131:Core/Src/main.c ****       case '7'://Launch Mode  
1132:Core/Src/main.c ****         xQueueReceive(rtcQueue,&sTime, portMAX_DELAY);
 2342              		.loc 1 1132 9 is_stmt 1 view .LVU481
 2343 0012 4FF0FF32 		mov	r2, #-1
 2344 0016 03A9     		add	r1, sp, #12
 2345 0018 124B     		ldr	r3, .L136
 2346 001a 1868     		ldr	r0, [r3]
 2347 001c FFF7FEFF 		bl	xQueueReceive
 2348              	.LVL151:
1133:Core/Src/main.c ****         xQueueReceive(acceleroQueue,&accelero_data, portMAX_DELAY);
 2349              		.loc 1 1133 9 view .LVU482
 2350 0020 4FF0FF32 		mov	r2, #-1
 2351 0024 01A9     		add	r1, sp, #4
 2352 0026 104B     		ldr	r3, .L136+4
 2353 0028 1868     		ldr	r0, [r3]
 2354 002a FFF7FEFF 		bl	xQueueReceive
 2355              	.LVL152:
1134:Core/Src/main.c ****         beacon_data(&sTime,&accelero_data);
 2356              		.loc 1 1134 9 view .LVU483
 2357 002e 01A9     		add	r1, sp, #4
 2358 0030 03A8     		add	r0, sp, #12
 2359 0032 FFF7FEFF 		bl	beacon_data
 2360              	.LVL153:
1135:Core/Src/main.c ****         memset(&sTime, 0,sizeof(RTC_TimeTypeDef));
 2361              		.loc 1 1135 9 view .LVU484
 2362 0036 0023     		movs	r3, #0
 2363 0038 0393     		str	r3, [sp, #12]
 2364 003a 0493     		str	r3, [sp, #16]
 2365 003c 0593     		str	r3, [sp, #20]
 2366 003e 0693     		str	r3, [sp, #24]
 2367 0040 0793     		str	r3, [sp, #28]
1136:Core/Src/main.c ****         memset(&accelero_data, 0,sizeof(accelero_data));
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 71


 2368              		.loc 1 1136 9 view .LVU485
 2369 0042 0193     		str	r3, [sp, #4]
 2370 0044 ADF80830 		strh	r3, [sp, #8]	@ movhi
1137:Core/Src/main.c ****         uxBits = xEventGroupSetBits(iwdgEventGroup,IWDG_BIT_transmitTask);
 2371              		.loc 1 1137 9 view .LVU486
 2372              		.loc 1 1137 18 is_stmt 0 view .LVU487
 2373 0048 0421     		movs	r1, #4
 2374 004a 084B     		ldr	r3, .L136+8
 2375 004c 1868     		ldr	r0, [r3]
 2376 004e FFF7FEFF 		bl	xEventGroupSetBits
 2377              	.LVL154:
 2378              		.loc 1 1137 16 view .LVU488
 2379 0052 074B     		ldr	r3, .L136+12
 2380 0054 1860     		str	r0, [r3]
1138:Core/Src/main.c ****         break;
 2381              		.loc 1 1138 9 is_stmt 1 view .LVU489
 2382              	.L133:
1124:Core/Src/main.c ****   /* Infinite loop */
 2383              		.loc 1 1124 3 view .LVU490
1126:Core/Src/main.c ****   {
 2384              		.loc 1 1126 3 view .LVU491
1128:Core/Src/main.c ****     {
 2385              		.loc 1 1128 5 view .LVU492
 2386 0056 074B     		ldr	r3, .L136+16
 2387 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2388 005a 352B     		cmp	r3, #53
 2389 005c D9D0     		beq	.L132
 2390 005e 372B     		cmp	r3, #55
 2391 0060 F9D1     		bne	.L133
 2392 0062 D6E7     		b	.L132
 2393              	.L137:
 2394              		.align	2
 2395              	.L136:
 2396 0064 00000000 		.word	rtcQueue
 2397 0068 00000000 		.word	acceleroQueue
 2398 006c 00000000 		.word	iwdgEventGroup
 2399 0070 00000000 		.word	uxBits
 2400 0074 00000000 		.word	.LANCHOR0
 2401              		.cfi_endproc
 2402              	.LFE308:
 2404              		.section	.text.Error_Handler,"ax",%progbits
 2405              		.align	1
 2406              		.global	Error_Handler
 2407              		.syntax unified
 2408              		.thumb
 2409              		.thumb_func
 2410              		.fpu fpv4-sp-d16
 2412              	Error_Handler:
 2413              	.LFB309:
1139:Core/Src/main.c ****       case '8'://payload Mode
1140:Core/Src/main.c ****         /* Payload  function*/
1141:Core/Src/main.c ****         break;
1142:Core/Src/main.c ****     }
1143:Core/Src/main.c ****   }
1144:Core/Src/main.c ****   /* USER CODE END  */
1145:Core/Src/main.c **** }
1146:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 72


1147:Core/Src/main.c **** 
1148:Core/Src/main.c **** /**
1149:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1150:Core/Src/main.c ****   * @retval None
1151:Core/Src/main.c ****   */
1152:Core/Src/main.c **** void Error_Handler(void)
1153:Core/Src/main.c **** {
 2414              		.loc 1 1153 1 view -0
 2415              		.cfi_startproc
 2416              		@ Volatile: function does not return.
 2417              		@ args = 0, pretend = 0, frame = 0
 2418              		@ frame_needed = 0, uses_anonymous_args = 0
 2419              		@ link register save eliminated.
1154:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1155:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1156:Core/Src/main.c ****   __disable_irq();
 2420              		.loc 1 1156 3 view .LVU494
 2421              	.LBB12:
 2422              	.LBI12:
 2423              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 73


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 74


  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 2424              		.loc 2 140 27 view .LVU495
 2425              	.LBB13:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 2426              		.loc 2 142 3 view .LVU496
 2427              		.syntax unified
 2428              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2429 0000 72B6     		cpsid i
 2430              	@ 0 "" 2
 2431              		.thumb
 2432              		.syntax unified
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 75


 2433              	.L139:
 2434              	.LBE13:
 2435              	.LBE12:
1157:Core/Src/main.c ****   while (1)
 2436              		.loc 1 1157 3 discriminator 1 view .LVU497
1158:Core/Src/main.c ****   {
1159:Core/Src/main.c ****   }
 2437              		.loc 1 1159 3 discriminator 1 view .LVU498
1157:Core/Src/main.c ****   while (1)
 2438              		.loc 1 1157 9 discriminator 1 view .LVU499
 2439 0002 FEE7     		b	.L139
 2440              		.cfi_endproc
 2441              	.LFE309:
 2443              		.section	.text.MX_ADC1_Init,"ax",%progbits
 2444              		.align	1
 2445              		.syntax unified
 2446              		.thumb
 2447              		.thumb_func
 2448              		.fpu fpv4-sp-d16
 2450              	MX_ADC1_Init:
 2451              	.LFB277:
 257:Core/Src/main.c **** 
 2452              		.loc 1 257 1 view -0
 2453              		.cfi_startproc
 2454              		@ args = 0, pretend = 0, frame = 16
 2455              		@ frame_needed = 0, uses_anonymous_args = 0
 2456 0000 00B5     		push	{lr}
 2457              	.LCFI45:
 2458              		.cfi_def_cfa_offset 4
 2459              		.cfi_offset 14, -4
 2460 0002 85B0     		sub	sp, sp, #20
 2461              	.LCFI46:
 2462              		.cfi_def_cfa_offset 24
 263:Core/Src/main.c **** 
 2463              		.loc 1 263 3 view .LVU501
 263:Core/Src/main.c **** 
 2464              		.loc 1 263 26 is_stmt 0 view .LVU502
 2465 0004 0023     		movs	r3, #0
 2466 0006 0093     		str	r3, [sp]
 2467 0008 0193     		str	r3, [sp, #4]
 2468 000a 0293     		str	r3, [sp, #8]
 2469 000c 0393     		str	r3, [sp, #12]
 270:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 2470              		.loc 1 270 3 is_stmt 1 view .LVU503
 270:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 2471              		.loc 1 270 18 is_stmt 0 view .LVU504
 2472 000e 1448     		ldr	r0, .L146
 2473 0010 144A     		ldr	r2, .L146+4
 2474 0012 0260     		str	r2, [r0]
 271:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 2475              		.loc 1 271 3 is_stmt 1 view .LVU505
 271:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 2476              		.loc 1 271 29 is_stmt 0 view .LVU506
 2477 0014 4FF48032 		mov	r2, #65536
 2478 0018 4260     		str	r2, [r0, #4]
 272:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 2479              		.loc 1 272 3 is_stmt 1 view .LVU507
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 76


 272:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 2480              		.loc 1 272 25 is_stmt 0 view .LVU508
 2481 001a 8360     		str	r3, [r0, #8]
 273:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 2482              		.loc 1 273 3 is_stmt 1 view .LVU509
 273:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 2483              		.loc 1 273 27 is_stmt 0 view .LVU510
 2484 001c 0361     		str	r3, [r0, #16]
 274:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 2485              		.loc 1 274 3 is_stmt 1 view .LVU511
 274:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 2486              		.loc 1 274 33 is_stmt 0 view .LVU512
 2487 001e 0376     		strb	r3, [r0, #24]
 275:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 2488              		.loc 1 275 3 is_stmt 1 view .LVU513
 275:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 2489              		.loc 1 275 36 is_stmt 0 view .LVU514
 2490 0020 80F82030 		strb	r3, [r0, #32]
 276:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 2491              		.loc 1 276 3 is_stmt 1 view .LVU515
 276:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 2492              		.loc 1 276 35 is_stmt 0 view .LVU516
 2493 0024 C362     		str	r3, [r0, #44]
 277:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 2494              		.loc 1 277 3 is_stmt 1 view .LVU517
 277:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 2495              		.loc 1 277 31 is_stmt 0 view .LVU518
 2496 0026 104A     		ldr	r2, .L146+8
 2497 0028 8262     		str	r2, [r0, #40]
 278:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 2498              		.loc 1 278 3 is_stmt 1 view .LVU519
 278:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 2499              		.loc 1 278 24 is_stmt 0 view .LVU520
 2500 002a C360     		str	r3, [r0, #12]
 279:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 2501              		.loc 1 279 3 is_stmt 1 view .LVU521
 279:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 2502              		.loc 1 279 30 is_stmt 0 view .LVU522
 2503 002c 0122     		movs	r2, #1
 2504 002e C261     		str	r2, [r0, #28]
 280:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 2505              		.loc 1 280 3 is_stmt 1 view .LVU523
 280:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 2506              		.loc 1 280 36 is_stmt 0 view .LVU524
 2507 0030 80F83030 		strb	r3, [r0, #48]
 281:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 2508              		.loc 1 281 3 is_stmt 1 view .LVU525
 281:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 2509              		.loc 1 281 27 is_stmt 0 view .LVU526
 2510 0034 4261     		str	r2, [r0, #20]
 282:Core/Src/main.c ****   {
 2511              		.loc 1 282 3 is_stmt 1 view .LVU527
 282:Core/Src/main.c ****   {
 2512              		.loc 1 282 7 is_stmt 0 view .LVU528
 2513 0036 FFF7FEFF 		bl	HAL_ADC_Init
 2514              	.LVL155:
 282:Core/Src/main.c ****   {
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 77


 2515              		.loc 1 282 6 view .LVU529
 2516 003a 68B9     		cbnz	r0, .L144
 288:Core/Src/main.c ****   sConfig.Rank = 1;
 2517              		.loc 1 288 3 is_stmt 1 view .LVU530
 288:Core/Src/main.c ****   sConfig.Rank = 1;
 2518              		.loc 1 288 19 is_stmt 0 view .LVU531
 2519 003c 0B23     		movs	r3, #11
 2520 003e 0093     		str	r3, [sp]
 289:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 2521              		.loc 1 289 3 is_stmt 1 view .LVU532
 289:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 2522              		.loc 1 289 16 is_stmt 0 view .LVU533
 2523 0040 0123     		movs	r3, #1
 2524 0042 0193     		str	r3, [sp, #4]
 290:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 2525              		.loc 1 290 3 is_stmt 1 view .LVU534
 290:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 2526              		.loc 1 290 24 is_stmt 0 view .LVU535
 2527 0044 0023     		movs	r3, #0
 2528 0046 0293     		str	r3, [sp, #8]
 291:Core/Src/main.c ****   {
 2529              		.loc 1 291 3 is_stmt 1 view .LVU536
 291:Core/Src/main.c ****   {
 2530              		.loc 1 291 7 is_stmt 0 view .LVU537
 2531 0048 6946     		mov	r1, sp
 2532 004a 0548     		ldr	r0, .L146
 2533 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 2534              	.LVL156:
 291:Core/Src/main.c ****   {
 2535              		.loc 1 291 6 view .LVU538
 2536 0050 20B9     		cbnz	r0, .L145
 299:Core/Src/main.c **** 
 2537              		.loc 1 299 1 view .LVU539
 2538 0052 05B0     		add	sp, sp, #20
 2539              	.LCFI47:
 2540              		.cfi_remember_state
 2541              		.cfi_def_cfa_offset 4
 2542              		@ sp needed
 2543 0054 5DF804FB 		ldr	pc, [sp], #4
 2544              	.L144:
 2545              	.LCFI48:
 2546              		.cfi_restore_state
 284:Core/Src/main.c ****   }
 2547              		.loc 1 284 5 is_stmt 1 view .LVU540
 2548 0058 FFF7FEFF 		bl	Error_Handler
 2549              	.LVL157:
 2550              	.L145:
 293:Core/Src/main.c ****   }
 2551              		.loc 1 293 5 view .LVU541
 2552 005c FFF7FEFF 		bl	Error_Handler
 2553              	.LVL158:
 2554              	.L147:
 2555              		.align	2
 2556              	.L146:
 2557 0060 00000000 		.word	hadc1
 2558 0064 00200140 		.word	1073815552
 2559 0068 0100000F 		.word	251658241
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 78


 2560              		.cfi_endproc
 2561              	.LFE277:
 2563              		.section	.text.MX_ADC2_Init,"ax",%progbits
 2564              		.align	1
 2565              		.syntax unified
 2566              		.thumb
 2567              		.thumb_func
 2568              		.fpu fpv4-sp-d16
 2570              	MX_ADC2_Init:
 2571              	.LFB278:
 307:Core/Src/main.c **** 
 2572              		.loc 1 307 1 view -0
 2573              		.cfi_startproc
 2574              		@ args = 0, pretend = 0, frame = 16
 2575              		@ frame_needed = 0, uses_anonymous_args = 0
 2576 0000 00B5     		push	{lr}
 2577              	.LCFI49:
 2578              		.cfi_def_cfa_offset 4
 2579              		.cfi_offset 14, -4
 2580 0002 85B0     		sub	sp, sp, #20
 2581              	.LCFI50:
 2582              		.cfi_def_cfa_offset 24
 313:Core/Src/main.c **** 
 2583              		.loc 1 313 3 view .LVU543
 313:Core/Src/main.c **** 
 2584              		.loc 1 313 26 is_stmt 0 view .LVU544
 2585 0004 0023     		movs	r3, #0
 2586 0006 0093     		str	r3, [sp]
 2587 0008 0193     		str	r3, [sp, #4]
 2588 000a 0293     		str	r3, [sp, #8]
 2589 000c 0393     		str	r3, [sp, #12]
 320:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 2590              		.loc 1 320 3 is_stmt 1 view .LVU545
 320:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 2591              		.loc 1 320 18 is_stmt 0 view .LVU546
 2592 000e 1448     		ldr	r0, .L154
 2593 0010 144A     		ldr	r2, .L154+4
 2594 0012 0260     		str	r2, [r0]
 321:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 2595              		.loc 1 321 3 is_stmt 1 view .LVU547
 321:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 2596              		.loc 1 321 29 is_stmt 0 view .LVU548
 2597 0014 4FF48032 		mov	r2, #65536
 2598 0018 4260     		str	r2, [r0, #4]
 322:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 2599              		.loc 1 322 3 is_stmt 1 view .LVU549
 322:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 2600              		.loc 1 322 25 is_stmt 0 view .LVU550
 2601 001a 8360     		str	r3, [r0, #8]
 323:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 2602              		.loc 1 323 3 is_stmt 1 view .LVU551
 323:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 2603              		.loc 1 323 27 is_stmt 0 view .LVU552
 2604 001c 0361     		str	r3, [r0, #16]
 324:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 2605              		.loc 1 324 3 is_stmt 1 view .LVU553
 324:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 79


 2606              		.loc 1 324 33 is_stmt 0 view .LVU554
 2607 001e 0376     		strb	r3, [r0, #24]
 325:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 2608              		.loc 1 325 3 is_stmt 1 view .LVU555
 325:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 2609              		.loc 1 325 36 is_stmt 0 view .LVU556
 2610 0020 80F82030 		strb	r3, [r0, #32]
 326:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 2611              		.loc 1 326 3 is_stmt 1 view .LVU557
 326:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 2612              		.loc 1 326 35 is_stmt 0 view .LVU558
 2613 0024 C362     		str	r3, [r0, #44]
 327:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 2614              		.loc 1 327 3 is_stmt 1 view .LVU559
 327:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 2615              		.loc 1 327 31 is_stmt 0 view .LVU560
 2616 0026 104A     		ldr	r2, .L154+8
 2617 0028 8262     		str	r2, [r0, #40]
 328:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 2618              		.loc 1 328 3 is_stmt 1 view .LVU561
 328:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 2619              		.loc 1 328 24 is_stmt 0 view .LVU562
 2620 002a C360     		str	r3, [r0, #12]
 329:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 2621              		.loc 1 329 3 is_stmt 1 view .LVU563
 329:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 2622              		.loc 1 329 30 is_stmt 0 view .LVU564
 2623 002c 0122     		movs	r2, #1
 2624 002e C261     		str	r2, [r0, #28]
 330:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 2625              		.loc 1 330 3 is_stmt 1 view .LVU565
 330:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 2626              		.loc 1 330 36 is_stmt 0 view .LVU566
 2627 0030 80F83030 		strb	r3, [r0, #48]
 331:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 2628              		.loc 1 331 3 is_stmt 1 view .LVU567
 331:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 2629              		.loc 1 331 27 is_stmt 0 view .LVU568
 2630 0034 4261     		str	r2, [r0, #20]
 332:Core/Src/main.c ****   {
 2631              		.loc 1 332 3 is_stmt 1 view .LVU569
 332:Core/Src/main.c ****   {
 2632              		.loc 1 332 7 is_stmt 0 view .LVU570
 2633 0036 FFF7FEFF 		bl	HAL_ADC_Init
 2634              	.LVL159:
 332:Core/Src/main.c ****   {
 2635              		.loc 1 332 6 view .LVU571
 2636 003a 68B9     		cbnz	r0, .L152
 338:Core/Src/main.c ****   sConfig.Rank = 1;
 2637              		.loc 1 338 3 is_stmt 1 view .LVU572
 338:Core/Src/main.c ****   sConfig.Rank = 1;
 2638              		.loc 1 338 19 is_stmt 0 view .LVU573
 2639 003c 0923     		movs	r3, #9
 2640 003e 0093     		str	r3, [sp]
 339:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 2641              		.loc 1 339 3 is_stmt 1 view .LVU574
 339:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 80


 2642              		.loc 1 339 16 is_stmt 0 view .LVU575
 2643 0040 0123     		movs	r3, #1
 2644 0042 0193     		str	r3, [sp, #4]
 340:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 2645              		.loc 1 340 3 is_stmt 1 view .LVU576
 340:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 2646              		.loc 1 340 24 is_stmt 0 view .LVU577
 2647 0044 0023     		movs	r3, #0
 2648 0046 0293     		str	r3, [sp, #8]
 341:Core/Src/main.c ****   {
 2649              		.loc 1 341 3 is_stmt 1 view .LVU578
 341:Core/Src/main.c ****   {
 2650              		.loc 1 341 7 is_stmt 0 view .LVU579
 2651 0048 6946     		mov	r1, sp
 2652 004a 0548     		ldr	r0, .L154
 2653 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 2654              	.LVL160:
 341:Core/Src/main.c ****   {
 2655              		.loc 1 341 6 view .LVU580
 2656 0050 20B9     		cbnz	r0, .L153
 349:Core/Src/main.c **** 
 2657              		.loc 1 349 1 view .LVU581
 2658 0052 05B0     		add	sp, sp, #20
 2659              	.LCFI51:
 2660              		.cfi_remember_state
 2661              		.cfi_def_cfa_offset 4
 2662              		@ sp needed
 2663 0054 5DF804FB 		ldr	pc, [sp], #4
 2664              	.L152:
 2665              	.LCFI52:
 2666              		.cfi_restore_state
 334:Core/Src/main.c ****   }
 2667              		.loc 1 334 5 is_stmt 1 view .LVU582
 2668 0058 FFF7FEFF 		bl	Error_Handler
 2669              	.LVL161:
 2670              	.L153:
 343:Core/Src/main.c ****   }
 2671              		.loc 1 343 5 view .LVU583
 2672 005c FFF7FEFF 		bl	Error_Handler
 2673              	.LVL162:
 2674              	.L155:
 2675              		.align	2
 2676              	.L154:
 2677 0060 00000000 		.word	hadc2
 2678 0064 00210140 		.word	1073815808
 2679 0068 0100000F 		.word	251658241
 2680              		.cfi_endproc
 2681              	.LFE278:
 2683              		.section	.text.MX_I2C1_Init,"ax",%progbits
 2684              		.align	1
 2685              		.syntax unified
 2686              		.thumb
 2687              		.thumb_func
 2688              		.fpu fpv4-sp-d16
 2690              	MX_I2C1_Init:
 2691              	.LFB279:
 357:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 81


 2692              		.loc 1 357 1 view -0
 2693              		.cfi_startproc
 2694              		@ args = 0, pretend = 0, frame = 0
 2695              		@ frame_needed = 0, uses_anonymous_args = 0
 2696 0000 08B5     		push	{r3, lr}
 2697              	.LCFI53:
 2698              		.cfi_def_cfa_offset 8
 2699              		.cfi_offset 3, -8
 2700              		.cfi_offset 14, -4
 366:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 2701              		.loc 1 366 3 view .LVU585
 366:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 2702              		.loc 1 366 18 is_stmt 0 view .LVU586
 2703 0002 0A48     		ldr	r0, .L160
 2704 0004 0A4B     		ldr	r3, .L160+4
 2705 0006 0360     		str	r3, [r0]
 367:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 2706              		.loc 1 367 3 is_stmt 1 view .LVU587
 367:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 2707              		.loc 1 367 25 is_stmt 0 view .LVU588
 2708 0008 0A4B     		ldr	r3, .L160+8
 2709 000a 4360     		str	r3, [r0, #4]
 368:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 2710              		.loc 1 368 3 is_stmt 1 view .LVU589
 368:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 2711              		.loc 1 368 24 is_stmt 0 view .LVU590
 2712 000c 0023     		movs	r3, #0
 2713 000e 8360     		str	r3, [r0, #8]
 369:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 2714              		.loc 1 369 3 is_stmt 1 view .LVU591
 369:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 2715              		.loc 1 369 26 is_stmt 0 view .LVU592
 2716 0010 C360     		str	r3, [r0, #12]
 370:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 2717              		.loc 1 370 3 is_stmt 1 view .LVU593
 370:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 2718              		.loc 1 370 29 is_stmt 0 view .LVU594
 2719 0012 4FF48042 		mov	r2, #16384
 2720 0016 0261     		str	r2, [r0, #16]
 371:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 2721              		.loc 1 371 3 is_stmt 1 view .LVU595
 371:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 2722              		.loc 1 371 30 is_stmt 0 view .LVU596
 2723 0018 4361     		str	r3, [r0, #20]
 372:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2724              		.loc 1 372 3 is_stmt 1 view .LVU597
 372:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2725              		.loc 1 372 26 is_stmt 0 view .LVU598
 2726 001a 8361     		str	r3, [r0, #24]
 373:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2727              		.loc 1 373 3 is_stmt 1 view .LVU599
 373:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2728              		.loc 1 373 30 is_stmt 0 view .LVU600
 2729 001c C361     		str	r3, [r0, #28]
 374:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 2730              		.loc 1 374 3 is_stmt 1 view .LVU601
 374:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 82


 2731              		.loc 1 374 28 is_stmt 0 view .LVU602
 2732 001e 0362     		str	r3, [r0, #32]
 375:Core/Src/main.c ****   {
 2733              		.loc 1 375 3 is_stmt 1 view .LVU603
 375:Core/Src/main.c ****   {
 2734              		.loc 1 375 7 is_stmt 0 view .LVU604
 2735 0020 FFF7FEFF 		bl	HAL_I2C_Init
 2736              	.LVL163:
 375:Core/Src/main.c ****   {
 2737              		.loc 1 375 6 view .LVU605
 2738 0024 00B9     		cbnz	r0, .L159
 383:Core/Src/main.c **** 
 2739              		.loc 1 383 1 view .LVU606
 2740 0026 08BD     		pop	{r3, pc}
 2741              	.L159:
 377:Core/Src/main.c ****   }
 2742              		.loc 1 377 5 is_stmt 1 view .LVU607
 2743 0028 FFF7FEFF 		bl	Error_Handler
 2744              	.LVL164:
 2745              	.L161:
 2746              		.align	2
 2747              	.L160:
 2748 002c 00000000 		.word	hi2c1
 2749 0030 00540040 		.word	1073763328
 2750 0034 A0860100 		.word	100000
 2751              		.cfi_endproc
 2752              	.LFE279:
 2754              		.section	.text.MX_I2S3_Init,"ax",%progbits
 2755              		.align	1
 2756              		.syntax unified
 2757              		.thumb
 2758              		.thumb_func
 2759              		.fpu fpv4-sp-d16
 2761              	MX_I2S3_Init:
 2762              	.LFB280:
 391:Core/Src/main.c **** 
 2763              		.loc 1 391 1 view -0
 2764              		.cfi_startproc
 2765              		@ args = 0, pretend = 0, frame = 0
 2766              		@ frame_needed = 0, uses_anonymous_args = 0
 2767 0000 08B5     		push	{r3, lr}
 2768              	.LCFI54:
 2769              		.cfi_def_cfa_offset 8
 2770              		.cfi_offset 3, -8
 2771              		.cfi_offset 14, -4
 400:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 2772              		.loc 1 400 3 view .LVU609
 400:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 2773              		.loc 1 400 18 is_stmt 0 view .LVU610
 2774 0002 0A48     		ldr	r0, .L166
 2775 0004 0A4B     		ldr	r3, .L166+4
 2776 0006 0360     		str	r3, [r0]
 401:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 2777              		.loc 1 401 3 is_stmt 1 view .LVU611
 401:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 2778              		.loc 1 401 19 is_stmt 0 view .LVU612
 2779 0008 4FF40072 		mov	r2, #512
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 83


 2780 000c 4260     		str	r2, [r0, #4]
 402:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 2781              		.loc 1 402 3 is_stmt 1 view .LVU613
 402:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 2782              		.loc 1 402 23 is_stmt 0 view .LVU614
 2783 000e 0023     		movs	r3, #0
 2784 0010 8360     		str	r3, [r0, #8]
 403:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 2785              		.loc 1 403 3 is_stmt 1 view .LVU615
 403:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 2786              		.loc 1 403 25 is_stmt 0 view .LVU616
 2787 0012 C360     		str	r3, [r0, #12]
 404:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 2788              		.loc 1 404 3 is_stmt 1 view .LVU617
 404:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 2789              		.loc 1 404 25 is_stmt 0 view .LVU618
 2790 0014 0261     		str	r2, [r0, #16]
 405:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 2791              		.loc 1 405 3 is_stmt 1 view .LVU619
 405:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 2792              		.loc 1 405 24 is_stmt 0 view .LVU620
 2793 0016 074A     		ldr	r2, .L166+8
 2794 0018 4261     		str	r2, [r0, #20]
 406:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 2795              		.loc 1 406 3 is_stmt 1 view .LVU621
 406:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 2796              		.loc 1 406 19 is_stmt 0 view .LVU622
 2797 001a 8361     		str	r3, [r0, #24]
 407:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 2798              		.loc 1 407 3 is_stmt 1 view .LVU623
 407:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 2799              		.loc 1 407 26 is_stmt 0 view .LVU624
 2800 001c C361     		str	r3, [r0, #28]
 408:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 2801              		.loc 1 408 3 is_stmt 1 view .LVU625
 408:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 2802              		.loc 1 408 29 is_stmt 0 view .LVU626
 2803 001e 0362     		str	r3, [r0, #32]
 409:Core/Src/main.c ****   {
 2804              		.loc 1 409 3 is_stmt 1 view .LVU627
 409:Core/Src/main.c ****   {
 2805              		.loc 1 409 7 is_stmt 0 view .LVU628
 2806 0020 FFF7FEFF 		bl	HAL_I2S_Init
 2807              	.LVL165:
 409:Core/Src/main.c ****   {
 2808              		.loc 1 409 6 view .LVU629
 2809 0024 00B9     		cbnz	r0, .L165
 417:Core/Src/main.c **** 
 2810              		.loc 1 417 1 view .LVU630
 2811 0026 08BD     		pop	{r3, pc}
 2812              	.L165:
 411:Core/Src/main.c ****   }
 2813              		.loc 1 411 5 is_stmt 1 view .LVU631
 2814 0028 FFF7FEFF 		bl	Error_Handler
 2815              	.LVL166:
 2816              	.L167:
 2817              		.align	2
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 84


 2818              	.L166:
 2819 002c 00000000 		.word	hi2s3
 2820 0030 003C0040 		.word	1073757184
 2821 0034 00770100 		.word	96000
 2822              		.cfi_endproc
 2823              	.LFE280:
 2825              		.section	.text.MX_RTC_Init,"ax",%progbits
 2826              		.align	1
 2827              		.syntax unified
 2828              		.thumb
 2829              		.thumb_func
 2830              		.fpu fpv4-sp-d16
 2832              	MX_RTC_Init:
 2833              	.LFB282:
 453:Core/Src/main.c **** 
 2834              		.loc 1 453 1 view -0
 2835              		.cfi_startproc
 2836              		@ args = 0, pretend = 0, frame = 24
 2837              		@ frame_needed = 0, uses_anonymous_args = 0
 2838 0000 00B5     		push	{lr}
 2839              	.LCFI55:
 2840              		.cfi_def_cfa_offset 4
 2841              		.cfi_offset 14, -4
 2842 0002 87B0     		sub	sp, sp, #28
 2843              	.LCFI56:
 2844              		.cfi_def_cfa_offset 32
 459:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2845              		.loc 1 459 3 view .LVU633
 459:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2846              		.loc 1 459 19 is_stmt 0 view .LVU634
 2847 0004 0023     		movs	r3, #0
 2848 0006 0193     		str	r3, [sp, #4]
 2849 0008 0293     		str	r3, [sp, #8]
 2850 000a 0393     		str	r3, [sp, #12]
 2851 000c 0493     		str	r3, [sp, #16]
 2852 000e 0593     		str	r3, [sp, #20]
 460:Core/Src/main.c **** 
 2853              		.loc 1 460 3 is_stmt 1 view .LVU635
 460:Core/Src/main.c **** 
 2854              		.loc 1 460 19 is_stmt 0 view .LVU636
 2855 0010 0093     		str	r3, [sp]
 467:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2856              		.loc 1 467 3 is_stmt 1 view .LVU637
 467:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2857              		.loc 1 467 17 is_stmt 0 view .LVU638
 2858 0012 1A48     		ldr	r0, .L176
 2859 0014 1A4A     		ldr	r2, .L176+4
 2860 0016 0260     		str	r2, [r0]
 468:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2861              		.loc 1 468 3 is_stmt 1 view .LVU639
 468:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2862              		.loc 1 468 24 is_stmt 0 view .LVU640
 2863 0018 4360     		str	r3, [r0, #4]
 469:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2864              		.loc 1 469 3 is_stmt 1 view .LVU641
 469:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2865              		.loc 1 469 26 is_stmt 0 view .LVU642
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 85


 2866 001a 7F22     		movs	r2, #127
 2867 001c 8260     		str	r2, [r0, #8]
 470:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2868              		.loc 1 470 3 is_stmt 1 view .LVU643
 470:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2869              		.loc 1 470 25 is_stmt 0 view .LVU644
 2870 001e FF22     		movs	r2, #255
 2871 0020 C260     		str	r2, [r0, #12]
 471:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2872              		.loc 1 471 3 is_stmt 1 view .LVU645
 471:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2873              		.loc 1 471 20 is_stmt 0 view .LVU646
 2874 0022 0361     		str	r3, [r0, #16]
 472:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2875              		.loc 1 472 3 is_stmt 1 view .LVU647
 472:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2876              		.loc 1 472 28 is_stmt 0 view .LVU648
 2877 0024 4361     		str	r3, [r0, #20]
 473:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2878              		.loc 1 473 3 is_stmt 1 view .LVU649
 473:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2879              		.loc 1 473 24 is_stmt 0 view .LVU650
 2880 0026 8361     		str	r3, [r0, #24]
 474:Core/Src/main.c ****   {
 2881              		.loc 1 474 3 is_stmt 1 view .LVU651
 474:Core/Src/main.c ****   {
 2882              		.loc 1 474 7 is_stmt 0 view .LVU652
 2883 0028 FFF7FEFF 		bl	HAL_RTC_Init
 2884              	.LVL167:
 474:Core/Src/main.c ****   {
 2885              		.loc 1 474 6 view .LVU653
 2886 002c 00BB     		cbnz	r0, .L173
 485:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2887              		.loc 1 485 3 is_stmt 1 view .LVU654
 485:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2888              		.loc 1 485 15 is_stmt 0 view .LVU655
 2889 002e 0023     		movs	r3, #0
 2890 0030 8DF80430 		strb	r3, [sp, #4]
 486:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2891              		.loc 1 486 3 is_stmt 1 view .LVU656
 486:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2892              		.loc 1 486 17 is_stmt 0 view .LVU657
 2893 0034 8DF80530 		strb	r3, [sp, #5]
 487:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2894              		.loc 1 487 3 is_stmt 1 view .LVU658
 487:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2895              		.loc 1 487 17 is_stmt 0 view .LVU659
 2896 0038 8DF80630 		strb	r3, [sp, #6]
 488:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2897              		.loc 1 488 3 is_stmt 1 view .LVU660
 488:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2898              		.loc 1 488 24 is_stmt 0 view .LVU661
 2899 003c 0493     		str	r3, [sp, #16]
 489:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2900              		.loc 1 489 3 is_stmt 1 view .LVU662
 489:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2901              		.loc 1 489 24 is_stmt 0 view .LVU663
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 86


 2902 003e 0593     		str	r3, [sp, #20]
 490:Core/Src/main.c ****   {
 2903              		.loc 1 490 3 is_stmt 1 view .LVU664
 490:Core/Src/main.c ****   {
 2904              		.loc 1 490 7 is_stmt 0 view .LVU665
 2905 0040 0122     		movs	r2, #1
 2906 0042 01A9     		add	r1, sp, #4
 2907 0044 0D48     		ldr	r0, .L176
 2908 0046 FFF7FEFF 		bl	HAL_RTC_SetTime
 2909              	.LVL168:
 490:Core/Src/main.c ****   {
 2910              		.loc 1 490 6 view .LVU666
 2911 004a 98B9     		cbnz	r0, .L174
 494:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2912              		.loc 1 494 3 is_stmt 1 view .LVU667
 494:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2913              		.loc 1 494 17 is_stmt 0 view .LVU668
 2914 004c 0122     		movs	r2, #1
 2915 004e 8DF80020 		strb	r2, [sp]
 495:Core/Src/main.c ****   sDate.Date = 0x1;
 2916              		.loc 1 495 3 is_stmt 1 view .LVU669
 495:Core/Src/main.c ****   sDate.Date = 0x1;
 2917              		.loc 1 495 15 is_stmt 0 view .LVU670
 2918 0052 8DF80120 		strb	r2, [sp, #1]
 496:Core/Src/main.c ****   sDate.Year = 0x0;
 2919              		.loc 1 496 3 is_stmt 1 view .LVU671
 496:Core/Src/main.c ****   sDate.Year = 0x0;
 2920              		.loc 1 496 14 is_stmt 0 view .LVU672
 2921 0056 8DF80220 		strb	r2, [sp, #2]
 497:Core/Src/main.c **** 
 2922              		.loc 1 497 3 is_stmt 1 view .LVU673
 497:Core/Src/main.c **** 
 2923              		.loc 1 497 14 is_stmt 0 view .LVU674
 2924 005a 0023     		movs	r3, #0
 2925 005c 8DF80330 		strb	r3, [sp, #3]
 499:Core/Src/main.c ****   {
 2926              		.loc 1 499 3 is_stmt 1 view .LVU675
 499:Core/Src/main.c ****   {
 2927              		.loc 1 499 7 is_stmt 0 view .LVU676
 2928 0060 6946     		mov	r1, sp
 2929 0062 0648     		ldr	r0, .L176
 2930 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 2931              	.LVL169:
 499:Core/Src/main.c ****   {
 2932              		.loc 1 499 6 view .LVU677
 2933 0068 30B9     		cbnz	r0, .L175
 507:Core/Src/main.c **** 
 2934              		.loc 1 507 1 view .LVU678
 2935 006a 07B0     		add	sp, sp, #28
 2936              	.LCFI57:
 2937              		.cfi_remember_state
 2938              		.cfi_def_cfa_offset 4
 2939              		@ sp needed
 2940 006c 5DF804FB 		ldr	pc, [sp], #4
 2941              	.L173:
 2942              	.LCFI58:
 2943              		.cfi_restore_state
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 87


 476:Core/Src/main.c ****   }
 2944              		.loc 1 476 5 is_stmt 1 view .LVU679
 2945 0070 FFF7FEFF 		bl	Error_Handler
 2946              	.LVL170:
 2947              	.L174:
 492:Core/Src/main.c ****   }
 2948              		.loc 1 492 5 view .LVU680
 2949 0074 FFF7FEFF 		bl	Error_Handler
 2950              	.LVL171:
 2951              	.L175:
 501:Core/Src/main.c ****   }
 2952              		.loc 1 501 5 view .LVU681
 2953 0078 FFF7FEFF 		bl	Error_Handler
 2954              	.LVL172:
 2955              	.L177:
 2956              		.align	2
 2957              	.L176:
 2958 007c 00000000 		.word	hrtc
 2959 0080 00280040 		.word	1073752064
 2960              		.cfi_endproc
 2961              	.LFE282:
 2963              		.section	.text.MX_SPI1_Init,"ax",%progbits
 2964              		.align	1
 2965              		.syntax unified
 2966              		.thumb
 2967              		.thumb_func
 2968              		.fpu fpv4-sp-d16
 2970              	MX_SPI1_Init:
 2971              	.LFB283:
 515:Core/Src/main.c **** 
 2972              		.loc 1 515 1 view -0
 2973              		.cfi_startproc
 2974              		@ args = 0, pretend = 0, frame = 0
 2975              		@ frame_needed = 0, uses_anonymous_args = 0
 2976 0000 08B5     		push	{r3, lr}
 2977              	.LCFI59:
 2978              		.cfi_def_cfa_offset 8
 2979              		.cfi_offset 3, -8
 2980              		.cfi_offset 14, -4
 525:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2981              		.loc 1 525 3 view .LVU683
 525:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2982              		.loc 1 525 18 is_stmt 0 view .LVU684
 2983 0002 0D48     		ldr	r0, .L182
 2984 0004 0D4B     		ldr	r3, .L182+4
 2985 0006 0360     		str	r3, [r0]
 526:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 2986              		.loc 1 526 3 is_stmt 1 view .LVU685
 526:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 2987              		.loc 1 526 19 is_stmt 0 view .LVU686
 2988 0008 4FF48273 		mov	r3, #260
 2989 000c 4360     		str	r3, [r0, #4]
 527:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2990              		.loc 1 527 3 is_stmt 1 view .LVU687
 527:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2991              		.loc 1 527 24 is_stmt 0 view .LVU688
 2992 000e 0023     		movs	r3, #0
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 88


 2993 0010 8360     		str	r3, [r0, #8]
 528:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2994              		.loc 1 528 3 is_stmt 1 view .LVU689
 528:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2995              		.loc 1 528 23 is_stmt 0 view .LVU690
 2996 0012 C360     		str	r3, [r0, #12]
 529:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 2997              		.loc 1 529 3 is_stmt 1 view .LVU691
 529:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 2998              		.loc 1 529 26 is_stmt 0 view .LVU692
 2999 0014 0361     		str	r3, [r0, #16]
 530:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 3000              		.loc 1 530 3 is_stmt 1 view .LVU693
 530:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 3001              		.loc 1 530 23 is_stmt 0 view .LVU694
 3002 0016 4361     		str	r3, [r0, #20]
 531:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 3003              		.loc 1 531 3 is_stmt 1 view .LVU695
 531:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 3004              		.loc 1 531 18 is_stmt 0 view .LVU696
 3005 0018 4FF40072 		mov	r2, #512
 3006 001c 8261     		str	r2, [r0, #24]
 532:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 3007              		.loc 1 532 3 is_stmt 1 view .LVU697
 532:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 3008              		.loc 1 532 32 is_stmt 0 view .LVU698
 3009 001e C361     		str	r3, [r0, #28]
 533:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 3010              		.loc 1 533 3 is_stmt 1 view .LVU699
 533:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 3011              		.loc 1 533 23 is_stmt 0 view .LVU700
 3012 0020 0362     		str	r3, [r0, #32]
 534:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 3013              		.loc 1 534 3 is_stmt 1 view .LVU701
 534:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 3014              		.loc 1 534 21 is_stmt 0 view .LVU702
 3015 0022 4362     		str	r3, [r0, #36]
 535:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 3016              		.loc 1 535 3 is_stmt 1 view .LVU703
 535:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 3017              		.loc 1 535 29 is_stmt 0 view .LVU704
 3018 0024 8362     		str	r3, [r0, #40]
 536:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 3019              		.loc 1 536 3 is_stmt 1 view .LVU705
 536:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 3020              		.loc 1 536 28 is_stmt 0 view .LVU706
 3021 0026 0A23     		movs	r3, #10
 3022 0028 C362     		str	r3, [r0, #44]
 537:Core/Src/main.c ****   {
 3023              		.loc 1 537 3 is_stmt 1 view .LVU707
 537:Core/Src/main.c ****   {
 3024              		.loc 1 537 7 is_stmt 0 view .LVU708
 3025 002a FFF7FEFF 		bl	HAL_SPI_Init
 3026              	.LVL173:
 537:Core/Src/main.c ****   {
 3027              		.loc 1 537 6 view .LVU709
 3028 002e 00B9     		cbnz	r0, .L181
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 89


 545:Core/Src/main.c **** 
 3029              		.loc 1 545 1 view .LVU710
 3030 0030 08BD     		pop	{r3, pc}
 3031              	.L181:
 539:Core/Src/main.c ****   }
 3032              		.loc 1 539 5 is_stmt 1 view .LVU711
 3033 0032 FFF7FEFF 		bl	Error_Handler
 3034              	.LVL174:
 3035              	.L183:
 3036 0036 00BF     		.align	2
 3037              	.L182:
 3038 0038 00000000 		.word	hspi1
 3039 003c 00300140 		.word	1073819648
 3040              		.cfi_endproc
 3041              	.LFE283:
 3043              		.section	.text.MX_TIM1_Init,"ax",%progbits
 3044              		.align	1
 3045              		.syntax unified
 3046              		.thumb
 3047              		.thumb_func
 3048              		.fpu fpv4-sp-d16
 3050              	MX_TIM1_Init:
 3051              	.LFB284:
 553:Core/Src/main.c **** 
 3052              		.loc 1 553 1 view -0
 3053              		.cfi_startproc
 3054              		@ args = 0, pretend = 0, frame = 24
 3055              		@ frame_needed = 0, uses_anonymous_args = 0
 3056 0000 00B5     		push	{lr}
 3057              	.LCFI60:
 3058              		.cfi_def_cfa_offset 4
 3059              		.cfi_offset 14, -4
 3060 0002 87B0     		sub	sp, sp, #28
 3061              	.LCFI61:
 3062              		.cfi_def_cfa_offset 32
 559:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3063              		.loc 1 559 3 view .LVU713
 559:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3064              		.loc 1 559 26 is_stmt 0 view .LVU714
 3065 0004 0023     		movs	r3, #0
 3066 0006 0293     		str	r3, [sp, #8]
 3067 0008 0393     		str	r3, [sp, #12]
 3068 000a 0493     		str	r3, [sp, #16]
 3069 000c 0593     		str	r3, [sp, #20]
 560:Core/Src/main.c **** 
 3070              		.loc 1 560 3 is_stmt 1 view .LVU715
 560:Core/Src/main.c **** 
 3071              		.loc 1 560 27 is_stmt 0 view .LVU716
 3072 000e 0093     		str	r3, [sp]
 3073 0010 0193     		str	r3, [sp, #4]
 565:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 3074              		.loc 1 565 3 is_stmt 1 view .LVU717
 565:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 3075              		.loc 1 565 18 is_stmt 0 view .LVU718
 3076 0012 1348     		ldr	r0, .L192
 3077 0014 134A     		ldr	r2, .L192+4
 3078 0016 0260     		str	r2, [r0]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 90


 566:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 3079              		.loc 1 566 3 is_stmt 1 view .LVU719
 566:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 3080              		.loc 1 566 24 is_stmt 0 view .LVU720
 3081 0018 4360     		str	r3, [r0, #4]
 567:Core/Src/main.c ****   htim1.Init.Period = 65535;
 3082              		.loc 1 567 3 is_stmt 1 view .LVU721
 567:Core/Src/main.c ****   htim1.Init.Period = 65535;
 3083              		.loc 1 567 26 is_stmt 0 view .LVU722
 3084 001a 8360     		str	r3, [r0, #8]
 568:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3085              		.loc 1 568 3 is_stmt 1 view .LVU723
 568:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3086              		.loc 1 568 21 is_stmt 0 view .LVU724
 3087 001c 4FF6FF72 		movw	r2, #65535
 3088 0020 C260     		str	r2, [r0, #12]
 569:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 3089              		.loc 1 569 3 is_stmt 1 view .LVU725
 569:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 3090              		.loc 1 569 28 is_stmt 0 view .LVU726
 3091 0022 0361     		str	r3, [r0, #16]
 570:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3092              		.loc 1 570 3 is_stmt 1 view .LVU727
 570:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3093              		.loc 1 570 32 is_stmt 0 view .LVU728
 3094 0024 4361     		str	r3, [r0, #20]
 571:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 3095              		.loc 1 571 3 is_stmt 1 view .LVU729
 571:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 3096              		.loc 1 571 32 is_stmt 0 view .LVU730
 3097 0026 8361     		str	r3, [r0, #24]
 572:Core/Src/main.c ****   {
 3098              		.loc 1 572 3 is_stmt 1 view .LVU731
 572:Core/Src/main.c ****   {
 3099              		.loc 1 572 7 is_stmt 0 view .LVU732
 3100 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3101              	.LVL175:
 572:Core/Src/main.c ****   {
 3102              		.loc 1 572 6 view .LVU733
 3103 002c 90B9     		cbnz	r0, .L189
 576:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 3104              		.loc 1 576 3 is_stmt 1 view .LVU734
 576:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 3105              		.loc 1 576 34 is_stmt 0 view .LVU735
 3106 002e 4FF48053 		mov	r3, #4096
 3107 0032 0293     		str	r3, [sp, #8]
 577:Core/Src/main.c ****   {
 3108              		.loc 1 577 3 is_stmt 1 view .LVU736
 577:Core/Src/main.c ****   {
 3109              		.loc 1 577 7 is_stmt 0 view .LVU737
 3110 0034 02A9     		add	r1, sp, #8
 3111 0036 0A48     		ldr	r0, .L192
 3112 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3113              	.LVL176:
 577:Core/Src/main.c ****   {
 3114              		.loc 1 577 6 view .LVU738
 3115 003c 60B9     		cbnz	r0, .L190
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 91


 581:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3116              		.loc 1 581 3 is_stmt 1 view .LVU739
 581:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3117              		.loc 1 581 37 is_stmt 0 view .LVU740
 3118 003e 0023     		movs	r3, #0
 3119 0040 0093     		str	r3, [sp]
 582:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 3120              		.loc 1 582 3 is_stmt 1 view .LVU741
 582:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 3121              		.loc 1 582 33 is_stmt 0 view .LVU742
 3122 0042 0193     		str	r3, [sp, #4]
 583:Core/Src/main.c ****   {
 3123              		.loc 1 583 3 is_stmt 1 view .LVU743
 583:Core/Src/main.c ****   {
 3124              		.loc 1 583 7 is_stmt 0 view .LVU744
 3125 0044 6946     		mov	r1, sp
 3126 0046 0648     		ldr	r0, .L192
 3127 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3128              	.LVL177:
 583:Core/Src/main.c ****   {
 3129              		.loc 1 583 6 view .LVU745
 3130 004c 30B9     		cbnz	r0, .L191
 591:Core/Src/main.c **** 
 3131              		.loc 1 591 1 view .LVU746
 3132 004e 07B0     		add	sp, sp, #28
 3133              	.LCFI62:
 3134              		.cfi_remember_state
 3135              		.cfi_def_cfa_offset 4
 3136              		@ sp needed
 3137 0050 5DF804FB 		ldr	pc, [sp], #4
 3138              	.L189:
 3139              	.LCFI63:
 3140              		.cfi_restore_state
 574:Core/Src/main.c ****   }
 3141              		.loc 1 574 5 is_stmt 1 view .LVU747
 3142 0054 FFF7FEFF 		bl	Error_Handler
 3143              	.LVL178:
 3144              	.L190:
 579:Core/Src/main.c ****   }
 3145              		.loc 1 579 5 view .LVU748
 3146 0058 FFF7FEFF 		bl	Error_Handler
 3147              	.LVL179:
 3148              	.L191:
 585:Core/Src/main.c ****   }
 3149              		.loc 1 585 5 view .LVU749
 3150 005c FFF7FEFF 		bl	Error_Handler
 3151              	.LVL180:
 3152              	.L193:
 3153              		.align	2
 3154              	.L192:
 3155 0060 00000000 		.word	htim1
 3156 0064 00000140 		.word	1073807360
 3157              		.cfi_endproc
 3158              	.LFE284:
 3160              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 3161              		.align	1
 3162              		.syntax unified
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 92


 3163              		.thumb
 3164              		.thumb_func
 3165              		.fpu fpv4-sp-d16
 3167              	MX_USART2_UART_Init:
 3168              	.LFB285:
 599:Core/Src/main.c **** 
 3169              		.loc 1 599 1 view -0
 3170              		.cfi_startproc
 3171              		@ args = 0, pretend = 0, frame = 0
 3172              		@ frame_needed = 0, uses_anonymous_args = 0
 3173 0000 08B5     		push	{r3, lr}
 3174              	.LCFI64:
 3175              		.cfi_def_cfa_offset 8
 3176              		.cfi_offset 3, -8
 3177              		.cfi_offset 14, -4
 608:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 3178              		.loc 1 608 3 view .LVU751
 608:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 3179              		.loc 1 608 19 is_stmt 0 view .LVU752
 3180 0002 0A48     		ldr	r0, .L198
 3181 0004 0A4B     		ldr	r3, .L198+4
 3182 0006 0360     		str	r3, [r0]
 609:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 3183              		.loc 1 609 3 is_stmt 1 view .LVU753
 609:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 3184              		.loc 1 609 24 is_stmt 0 view .LVU754
 3185 0008 4FF4E133 		mov	r3, #115200
 3186 000c 4360     		str	r3, [r0, #4]
 610:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 3187              		.loc 1 610 3 is_stmt 1 view .LVU755
 610:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 3188              		.loc 1 610 26 is_stmt 0 view .LVU756
 3189 000e 0023     		movs	r3, #0
 3190 0010 8360     		str	r3, [r0, #8]
 611:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 3191              		.loc 1 611 3 is_stmt 1 view .LVU757
 611:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 3192              		.loc 1 611 24 is_stmt 0 view .LVU758
 3193 0012 C360     		str	r3, [r0, #12]
 612:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 3194              		.loc 1 612 3 is_stmt 1 view .LVU759
 612:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 3195              		.loc 1 612 22 is_stmt 0 view .LVU760
 3196 0014 0361     		str	r3, [r0, #16]
 613:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3197              		.loc 1 613 3 is_stmt 1 view .LVU761
 613:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3198              		.loc 1 613 20 is_stmt 0 view .LVU762
 3199 0016 0C22     		movs	r2, #12
 3200 0018 4261     		str	r2, [r0, #20]
 614:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 3201              		.loc 1 614 3 is_stmt 1 view .LVU763
 614:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 3202              		.loc 1 614 25 is_stmt 0 view .LVU764
 3203 001a 8361     		str	r3, [r0, #24]
 615:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 3204              		.loc 1 615 3 is_stmt 1 view .LVU765
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 93


 615:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 3205              		.loc 1 615 28 is_stmt 0 view .LVU766
 3206 001c C361     		str	r3, [r0, #28]
 616:Core/Src/main.c ****   {
 3207              		.loc 1 616 3 is_stmt 1 view .LVU767
 616:Core/Src/main.c ****   {
 3208              		.loc 1 616 7 is_stmt 0 view .LVU768
 3209 001e FFF7FEFF 		bl	HAL_UART_Init
 3210              	.LVL181:
 616:Core/Src/main.c ****   {
 3211              		.loc 1 616 6 view .LVU769
 3212 0022 00B9     		cbnz	r0, .L197
 624:Core/Src/main.c **** 
 3213              		.loc 1 624 1 view .LVU770
 3214 0024 08BD     		pop	{r3, pc}
 3215              	.L197:
 618:Core/Src/main.c ****   }
 3216              		.loc 1 618 5 is_stmt 1 view .LVU771
 3217 0026 FFF7FEFF 		bl	Error_Handler
 3218              	.LVL182:
 3219              	.L199:
 3220 002a 00BF     		.align	2
 3221              	.L198:
 3222 002c 00000000 		.word	huart2
 3223 0030 00440040 		.word	1073759232
 3224              		.cfi_endproc
 3225              	.LFE285:
 3227              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 3228              		.align	1
 3229              		.syntax unified
 3230              		.thumb
 3231              		.thumb_func
 3232              		.fpu fpv4-sp-d16
 3234              	MX_USART3_UART_Init:
 3235              	.LFB286:
 632:Core/Src/main.c **** 
 3236              		.loc 1 632 1 view -0
 3237              		.cfi_startproc
 3238              		@ args = 0, pretend = 0, frame = 0
 3239              		@ frame_needed = 0, uses_anonymous_args = 0
 3240 0000 08B5     		push	{r3, lr}
 3241              	.LCFI65:
 3242              		.cfi_def_cfa_offset 8
 3243              		.cfi_offset 3, -8
 3244              		.cfi_offset 14, -4
 641:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 3245              		.loc 1 641 3 view .LVU773
 641:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 3246              		.loc 1 641 19 is_stmt 0 view .LVU774
 3247 0002 0A48     		ldr	r0, .L204
 3248 0004 0A4B     		ldr	r3, .L204+4
 3249 0006 0360     		str	r3, [r0]
 642:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 3250              		.loc 1 642 3 is_stmt 1 view .LVU775
 642:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 3251              		.loc 1 642 24 is_stmt 0 view .LVU776
 3252 0008 4FF4E133 		mov	r3, #115200
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 94


 3253 000c 4360     		str	r3, [r0, #4]
 643:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 3254              		.loc 1 643 3 is_stmt 1 view .LVU777
 643:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 3255              		.loc 1 643 26 is_stmt 0 view .LVU778
 3256 000e 0023     		movs	r3, #0
 3257 0010 8360     		str	r3, [r0, #8]
 644:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 3258              		.loc 1 644 3 is_stmt 1 view .LVU779
 644:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 3259              		.loc 1 644 24 is_stmt 0 view .LVU780
 3260 0012 C360     		str	r3, [r0, #12]
 645:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 3261              		.loc 1 645 3 is_stmt 1 view .LVU781
 645:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 3262              		.loc 1 645 22 is_stmt 0 view .LVU782
 3263 0014 0361     		str	r3, [r0, #16]
 646:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3264              		.loc 1 646 3 is_stmt 1 view .LVU783
 646:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3265              		.loc 1 646 20 is_stmt 0 view .LVU784
 3266 0016 0C22     		movs	r2, #12
 3267 0018 4261     		str	r2, [r0, #20]
 647:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 3268              		.loc 1 647 3 is_stmt 1 view .LVU785
 647:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 3269              		.loc 1 647 25 is_stmt 0 view .LVU786
 3270 001a 8361     		str	r3, [r0, #24]
 648:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 3271              		.loc 1 648 3 is_stmt 1 view .LVU787
 648:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 3272              		.loc 1 648 28 is_stmt 0 view .LVU788
 3273 001c C361     		str	r3, [r0, #28]
 649:Core/Src/main.c ****   {
 3274              		.loc 1 649 3 is_stmt 1 view .LVU789
 649:Core/Src/main.c ****   {
 3275              		.loc 1 649 7 is_stmt 0 view .LVU790
 3276 001e FFF7FEFF 		bl	HAL_UART_Init
 3277              	.LVL183:
 649:Core/Src/main.c ****   {
 3278              		.loc 1 649 6 view .LVU791
 3279 0022 00B9     		cbnz	r0, .L203
 657:Core/Src/main.c **** 
 3280              		.loc 1 657 1 view .LVU792
 3281 0024 08BD     		pop	{r3, pc}
 3282              	.L203:
 651:Core/Src/main.c ****   }
 3283              		.loc 1 651 5 is_stmt 1 view .LVU793
 3284 0026 FFF7FEFF 		bl	Error_Handler
 3285              	.LVL184:
 3286              	.L205:
 3287 002a 00BF     		.align	2
 3288              	.L204:
 3289 002c 00000000 		.word	huart3
 3290 0030 00480040 		.word	1073760256
 3291              		.cfi_endproc
 3292              	.LFE286:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 95


 3294              		.section	.text.SystemClock_Config,"ax",%progbits
 3295              		.align	1
 3296              		.global	SystemClock_Config
 3297              		.syntax unified
 3298              		.thumb
 3299              		.thumb_func
 3300              		.fpu fpv4-sp-d16
 3302              	SystemClock_Config:
 3303              	.LFB276:
 203:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 3304              		.loc 1 203 1 view -0
 3305              		.cfi_startproc
 3306              		@ args = 0, pretend = 0, frame = 96
 3307              		@ frame_needed = 0, uses_anonymous_args = 0
 3308 0000 00B5     		push	{lr}
 3309              	.LCFI66:
 3310              		.cfi_def_cfa_offset 4
 3311              		.cfi_offset 14, -4
 3312 0002 99B0     		sub	sp, sp, #100
 3313              	.LCFI67:
 3314              		.cfi_def_cfa_offset 104
 204:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3315              		.loc 1 204 3 view .LVU795
 204:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3316              		.loc 1 204 22 is_stmt 0 view .LVU796
 3317 0004 3022     		movs	r2, #48
 3318 0006 0021     		movs	r1, #0
 3319 0008 0DEB0200 		add	r0, sp, r2
 3320 000c FFF7FEFF 		bl	memset
 3321              	.LVL185:
 205:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 3322              		.loc 1 205 3 is_stmt 1 view .LVU797
 205:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 3323              		.loc 1 205 22 is_stmt 0 view .LVU798
 3324 0010 0023     		movs	r3, #0
 3325 0012 0793     		str	r3, [sp, #28]
 3326 0014 0893     		str	r3, [sp, #32]
 3327 0016 0993     		str	r3, [sp, #36]
 3328 0018 0A93     		str	r3, [sp, #40]
 3329 001a 0B93     		str	r3, [sp, #44]
 206:Core/Src/main.c **** 
 3330              		.loc 1 206 3 is_stmt 1 view .LVU799
 206:Core/Src/main.c **** 
 3331              		.loc 1 206 28 is_stmt 0 view .LVU800
 3332 001c 0393     		str	r3, [sp, #12]
 3333 001e 0493     		str	r3, [sp, #16]
 3334 0020 0593     		str	r3, [sp, #20]
 3335 0022 0693     		str	r3, [sp, #24]
 210:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3336              		.loc 1 210 3 is_stmt 1 view .LVU801
 3337              	.LBB14:
 210:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3338              		.loc 1 210 3 view .LVU802
 3339 0024 0193     		str	r3, [sp, #4]
 210:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3340              		.loc 1 210 3 view .LVU803
 3341 0026 2A4A     		ldr	r2, .L214
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 96


 3342 0028 116C     		ldr	r1, [r2, #64]
 3343 002a 41F08051 		orr	r1, r1, #268435456
 3344 002e 1164     		str	r1, [r2, #64]
 210:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3345              		.loc 1 210 3 view .LVU804
 3346 0030 126C     		ldr	r2, [r2, #64]
 3347 0032 02F08052 		and	r2, r2, #268435456
 3348 0036 0192     		str	r2, [sp, #4]
 210:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3349              		.loc 1 210 3 view .LVU805
 3350 0038 019A     		ldr	r2, [sp, #4]
 3351              	.LBE14:
 210:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3352              		.loc 1 210 3 view .LVU806
 211:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3353              		.loc 1 211 3 view .LVU807
 3354              	.LBB15:
 211:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3355              		.loc 1 211 3 view .LVU808
 3356 003a 0293     		str	r3, [sp, #8]
 211:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3357              		.loc 1 211 3 view .LVU809
 3358 003c 254B     		ldr	r3, .L214+4
 3359 003e 1A68     		ldr	r2, [r3]
 3360 0040 42F48042 		orr	r2, r2, #16384
 3361 0044 1A60     		str	r2, [r3]
 211:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3362              		.loc 1 211 3 view .LVU810
 3363 0046 1B68     		ldr	r3, [r3]
 3364 0048 03F48043 		and	r3, r3, #16384
 3365 004c 0293     		str	r3, [sp, #8]
 211:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3366              		.loc 1 211 3 view .LVU811
 3367 004e 029B     		ldr	r3, [sp, #8]
 3368              	.LBE15:
 211:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3369              		.loc 1 211 3 view .LVU812
 215:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 3370              		.loc 1 215 3 view .LVU813
 215:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 3371              		.loc 1 215 36 is_stmt 0 view .LVU814
 3372 0050 0923     		movs	r3, #9
 3373 0052 0C93     		str	r3, [sp, #48]
 216:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 3374              		.loc 1 216 3 is_stmt 1 view .LVU815
 216:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 3375              		.loc 1 216 30 is_stmt 0 view .LVU816
 3376 0054 4FF48033 		mov	r3, #65536
 3377 0058 0D93     		str	r3, [sp, #52]
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 3378              		.loc 1 217 3 is_stmt 1 view .LVU817
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 3379              		.loc 1 217 30 is_stmt 0 view .LVU818
 3380 005a 0123     		movs	r3, #1
 3381 005c 1193     		str	r3, [sp, #68]
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 3382              		.loc 1 218 3 is_stmt 1 view .LVU819
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 97


 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 3383              		.loc 1 218 34 is_stmt 0 view .LVU820
 3384 005e 0223     		movs	r3, #2
 3385 0060 1293     		str	r3, [sp, #72]
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 3386              		.loc 1 219 3 is_stmt 1 view .LVU821
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 3387              		.loc 1 219 35 is_stmt 0 view .LVU822
 3388 0062 4FF48002 		mov	r2, #4194304
 3389 0066 1392     		str	r2, [sp, #76]
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 3390              		.loc 1 220 3 is_stmt 1 view .LVU823
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 3391              		.loc 1 220 30 is_stmt 0 view .LVU824
 3392 0068 0822     		movs	r2, #8
 3393 006a 1492     		str	r2, [sp, #80]
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 3394              		.loc 1 221 3 is_stmt 1 view .LVU825
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 3395              		.loc 1 221 30 is_stmt 0 view .LVU826
 3396 006c 4FF4A872 		mov	r2, #336
 3397 0070 1592     		str	r2, [sp, #84]
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 3398              		.loc 1 222 3 is_stmt 1 view .LVU827
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 3399              		.loc 1 222 30 is_stmt 0 view .LVU828
 3400 0072 1693     		str	r3, [sp, #88]
 223:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 3401              		.loc 1 223 3 is_stmt 1 view .LVU829
 223:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 3402              		.loc 1 223 30 is_stmt 0 view .LVU830
 3403 0074 0723     		movs	r3, #7
 3404 0076 1793     		str	r3, [sp, #92]
 224:Core/Src/main.c ****   {
 3405              		.loc 1 224 3 is_stmt 1 view .LVU831
 224:Core/Src/main.c ****   {
 3406              		.loc 1 224 7 is_stmt 0 view .LVU832
 3407 0078 0CA8     		add	r0, sp, #48
 3408 007a FFF7FEFF 		bl	HAL_RCC_OscConfig
 3409              	.LVL186:
 224:Core/Src/main.c ****   {
 3410              		.loc 1 224 6 view .LVU833
 3411 007e 00BB     		cbnz	r0, .L211
 230:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 3412              		.loc 1 230 3 is_stmt 1 view .LVU834
 230:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 3413              		.loc 1 230 31 is_stmt 0 view .LVU835
 3414 0080 0F23     		movs	r3, #15
 3415 0082 0793     		str	r3, [sp, #28]
 232:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 3416              		.loc 1 232 3 is_stmt 1 view .LVU836
 232:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 3417              		.loc 1 232 34 is_stmt 0 view .LVU837
 3418 0084 0223     		movs	r3, #2
 3419 0086 0893     		str	r3, [sp, #32]
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 3420              		.loc 1 233 3 is_stmt 1 view .LVU838
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 98


 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 3421              		.loc 1 233 35 is_stmt 0 view .LVU839
 3422 0088 0023     		movs	r3, #0
 3423 008a 0993     		str	r3, [sp, #36]
 234:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 3424              		.loc 1 234 3 is_stmt 1 view .LVU840
 234:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 3425              		.loc 1 234 36 is_stmt 0 view .LVU841
 3426 008c 4FF4A053 		mov	r3, #5120
 3427 0090 0A93     		str	r3, [sp, #40]
 235:Core/Src/main.c **** 
 3428              		.loc 1 235 3 is_stmt 1 view .LVU842
 235:Core/Src/main.c **** 
 3429              		.loc 1 235 36 is_stmt 0 view .LVU843
 3430 0092 4FF48053 		mov	r3, #4096
 3431 0096 0B93     		str	r3, [sp, #44]
 237:Core/Src/main.c ****   {
 3432              		.loc 1 237 3 is_stmt 1 view .LVU844
 237:Core/Src/main.c ****   {
 3433              		.loc 1 237 7 is_stmt 0 view .LVU845
 3434 0098 0521     		movs	r1, #5
 3435 009a 07A8     		add	r0, sp, #28
 3436 009c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 3437              	.LVL187:
 237:Core/Src/main.c ****   {
 3438              		.loc 1 237 6 view .LVU846
 3439 00a0 88B9     		cbnz	r0, .L212
 241:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 3440              		.loc 1 241 3 is_stmt 1 view .LVU847
 241:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 3441              		.loc 1 241 44 is_stmt 0 view .LVU848
 3442 00a2 0323     		movs	r3, #3
 3443 00a4 0393     		str	r3, [sp, #12]
 242:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 3444              		.loc 1 242 3 is_stmt 1 view .LVU849
 242:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 3445              		.loc 1 242 38 is_stmt 0 view .LVU850
 3446 00a6 C023     		movs	r3, #192
 3447 00a8 0493     		str	r3, [sp, #16]
 243:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 3448              		.loc 1 243 3 is_stmt 1 view .LVU851
 243:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 3449              		.loc 1 243 38 is_stmt 0 view .LVU852
 3450 00aa 0223     		movs	r3, #2
 3451 00ac 0593     		str	r3, [sp, #20]
 244:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 3452              		.loc 1 244 3 is_stmt 1 view .LVU853
 244:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 3453              		.loc 1 244 41 is_stmt 0 view .LVU854
 3454 00ae 4FF40073 		mov	r3, #512
 3455 00b2 0693     		str	r3, [sp, #24]
 245:Core/Src/main.c ****   {
 3456              		.loc 1 245 3 is_stmt 1 view .LVU855
 245:Core/Src/main.c ****   {
 3457              		.loc 1 245 7 is_stmt 0 view .LVU856
 3458 00b4 03A8     		add	r0, sp, #12
 3459 00b6 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 99


 3460              	.LVL188:
 245:Core/Src/main.c ****   {
 3461              		.loc 1 245 6 view .LVU857
 3462 00ba 30B9     		cbnz	r0, .L213
 249:Core/Src/main.c **** 
 3463              		.loc 1 249 1 view .LVU858
 3464 00bc 19B0     		add	sp, sp, #100
 3465              	.LCFI68:
 3466              		.cfi_remember_state
 3467              		.cfi_def_cfa_offset 4
 3468              		@ sp needed
 3469 00be 5DF804FB 		ldr	pc, [sp], #4
 3470              	.L211:
 3471              	.LCFI69:
 3472              		.cfi_restore_state
 226:Core/Src/main.c ****   }
 3473              		.loc 1 226 5 is_stmt 1 view .LVU859
 3474 00c2 FFF7FEFF 		bl	Error_Handler
 3475              	.LVL189:
 3476              	.L212:
 239:Core/Src/main.c ****   }
 3477              		.loc 1 239 5 view .LVU860
 3478 00c6 FFF7FEFF 		bl	Error_Handler
 3479              	.LVL190:
 3480              	.L213:
 247:Core/Src/main.c ****   }
 3481              		.loc 1 247 5 view .LVU861
 3482 00ca FFF7FEFF 		bl	Error_Handler
 3483              	.LVL191:
 3484              	.L215:
 3485 00ce 00BF     		.align	2
 3486              	.L214:
 3487 00d0 00380240 		.word	1073887232
 3488 00d4 00700040 		.word	1073770496
 3489              		.cfi_endproc
 3490              	.LFE276:
 3492              		.section	.text.main,"ax",%progbits
 3493              		.align	1
 3494              		.global	main
 3495              		.syntax unified
 3496              		.thumb
 3497              		.thumb_func
 3498              		.fpu fpv4-sp-d16
 3500              	main:
 3501              	.LFB275:
 135:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 3502              		.loc 1 135 1 view -0
 3503              		.cfi_startproc
 3504              		@ Volatile: function does not return.
 3505              		@ args = 0, pretend = 0, frame = 0
 3506              		@ frame_needed = 0, uses_anonymous_args = 0
 3507 0000 08B5     		push	{r3, lr}
 3508              	.LCFI70:
 3509              		.cfi_def_cfa_offset 8
 3510              		.cfi_offset 3, -8
 3511              		.cfi_offset 14, -4
 139:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 100


 3512              		.loc 1 139 3 view .LVU863
 3513 0002 FFF7FEFF 		bl	HAL_Init
 3514              	.LVL192:
 142:Core/Src/main.c **** 
 3515              		.loc 1 142 3 view .LVU864
 3516 0006 FFF7FEFF 		bl	SystemClock_Config
 3517              	.LVL193:
 145:Core/Src/main.c ****   MX_ADC1_Init();
 3518              		.loc 1 145 3 view .LVU865
 3519 000a FFF7FEFF 		bl	MX_GPIO_Init
 3520              	.LVL194:
 146:Core/Src/main.c ****   MX_ADC2_Init();
 3521              		.loc 1 146 3 view .LVU866
 3522 000e FFF7FEFF 		bl	MX_ADC1_Init
 3523              	.LVL195:
 147:Core/Src/main.c ****   MX_I2C1_Init();
 3524              		.loc 1 147 3 view .LVU867
 3525 0012 FFF7FEFF 		bl	MX_ADC2_Init
 3526              	.LVL196:
 148:Core/Src/main.c ****   MX_I2S3_Init();
 3527              		.loc 1 148 3 view .LVU868
 3528 0016 FFF7FEFF 		bl	MX_I2C1_Init
 3529              	.LVL197:
 149:Core/Src/main.c ****   //MX_IWDG_Init();//program enable when debug 2 sec need to reset
 3530              		.loc 1 149 3 view .LVU869
 3531 001a FFF7FEFF 		bl	MX_I2S3_Init
 3532              	.LVL198:
 151:Core/Src/main.c ****   MX_SPI1_Init();
 3533              		.loc 1 151 3 view .LVU870
 3534 001e FFF7FEFF 		bl	MX_RTC_Init
 3535              	.LVL199:
 152:Core/Src/main.c ****   MX_TIM1_Init();
 3536              		.loc 1 152 3 view .LVU871
 3537 0022 FFF7FEFF 		bl	MX_SPI1_Init
 3538              	.LVL200:
 153:Core/Src/main.c ****   MX_USART2_UART_Init();
 3539              		.loc 1 153 3 view .LVU872
 3540 0026 FFF7FEFF 		bl	MX_TIM1_Init
 3541              	.LVL201:
 154:Core/Src/main.c ****   MX_USART3_UART_Init();
 3542              		.loc 1 154 3 view .LVU873
 3543 002a FFF7FEFF 		bl	MX_USART2_UART_Init
 3544              	.LVL202:
 155:Core/Src/main.c **** 
 3545              		.loc 1 155 3 view .LVU874
 3546 002e FFF7FEFF 		bl	MX_USART3_UART_Init
 3547              	.LVL203:
 157:Core/Src/main.c ****   UARTRx_IT();
 3548              		.loc 1 157 3 view .LVU875
 3549 0032 FFF7FEFF 		bl	BSP_ACCELERO_Init
 3550              	.LVL204:
 158:Core/Src/main.c ****   LoRa_Set();
 3551              		.loc 1 158 3 view .LVU876
 3552 0036 FFF7FEFF 		bl	UARTRx_IT
 3553              	.LVL205:
 159:Core/Src/main.c **** 
 3554              		.loc 1 159 3 view .LVU877
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 101


 3555 003a FFF7FEFF 		bl	LoRa_Set
 3556              	.LVL206:
 162:Core/Src/main.c ****   acceleroQueue = xQueueCreate(1,sizeof(accelero_datastruct));
 3557              		.loc 1 162 3 view .LVU878
 162:Core/Src/main.c ****   acceleroQueue = xQueueCreate(1,sizeof(accelero_datastruct));
 3558              		.loc 1 162 14 is_stmt 0 view .LVU879
 3559 003e 0022     		movs	r2, #0
 3560 0040 1421     		movs	r1, #20
 3561 0042 0120     		movs	r0, #1
 3562 0044 FFF7FEFF 		bl	xQueueGenericCreate
 3563              	.LVL207:
 162:Core/Src/main.c ****   acceleroQueue = xQueueCreate(1,sizeof(accelero_datastruct));
 3564              		.loc 1 162 12 view .LVU880
 3565 0048 0B4B     		ldr	r3, .L219
 3566 004a 1860     		str	r0, [r3]
 163:Core/Src/main.c **** 	
 3567              		.loc 1 163 3 is_stmt 1 view .LVU881
 163:Core/Src/main.c **** 	
 3568              		.loc 1 163 19 is_stmt 0 view .LVU882
 3569 004c 0022     		movs	r2, #0
 3570 004e 0621     		movs	r1, #6
 3571 0050 0120     		movs	r0, #1
 3572 0052 FFF7FEFF 		bl	xQueueGenericCreate
 3573              	.LVL208:
 163:Core/Src/main.c **** 	
 3574              		.loc 1 163 17 view .LVU883
 3575 0056 094B     		ldr	r3, .L219+4
 3576 0058 1860     		str	r0, [r3]
 167:Core/Src/main.c ****   IWDGReset_Init();//PA power on
 3577              		.loc 1 167 3 is_stmt 1 view .LVU884
 167:Core/Src/main.c ****   IWDGReset_Init();//PA power on
 3578              		.loc 1 167 14 is_stmt 0 view .LVU885
 3579 005a FFF7FEFF 		bl	Mode_take
 3580              	.LVL209:
 167:Core/Src/main.c ****   IWDGReset_Init();//PA power on
 3581              		.loc 1 167 12 view .LVU886
 3582 005e 084B     		ldr	r3, .L219+8
 3583 0060 1870     		strb	r0, [r3]
 168:Core/Src/main.c ****   	
 3584              		.loc 1 168 3 is_stmt 1 view .LVU887
 3585 0062 FFF7FEFF 		bl	IWDGReset_Init
 3586              	.LVL210:
 171:Core/Src/main.c **** 	
 3587              		.loc 1 171 3 view .LVU888
 3588 0066 FFF7FEFF 		bl	StartCreateTask
 3589              	.LVL211:
 176:Core/Src/main.c **** 	
 3590              		.loc 1 176 3 view .LVU889
 176:Core/Src/main.c **** 	
 3591              		.loc 1 176 20 is_stmt 0 view .LVU890
 3592 006a FFF7FEFF 		bl	xEventGroupCreate
 3593              	.LVL212:
 176:Core/Src/main.c **** 	
 3594              		.loc 1 176 18 view .LVU891
 3595 006e 054B     		ldr	r3, .L219+12
 3596 0070 1860     		str	r0, [r3]
 184:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 102


 3597              		.loc 1 184 3 is_stmt 1 view .LVU892
 3598 0072 FFF7FEFF 		bl	vTaskStartScheduler
 3599              	.LVL213:
 3600              	.L217:
 189:Core/Src/main.c ****   {
 3601              		.loc 1 189 3 discriminator 1 view .LVU893
 194:Core/Src/main.c ****   /* USER CODE END 3 */
 3602              		.loc 1 194 3 discriminator 1 view .LVU894
 189:Core/Src/main.c ****   {
 3603              		.loc 1 189 9 discriminator 1 view .LVU895
 3604 0076 FEE7     		b	.L217
 3605              	.L220:
 3606              		.align	2
 3607              	.L219:
 3608 0078 00000000 		.word	rtcQueue
 3609 007c 00000000 		.word	acceleroQueue
 3610 0080 00000000 		.word	.LANCHOR0
 3611 0084 00000000 		.word	iwdgEventGroup
 3612              		.cfi_endproc
 3613              	.LFE275:
 3615              		.comm	uxBits,4,4
 3616              		.comm	iwdgEventGroup,4,4
 3617              		.comm	acceleroQueue,4,4
 3618              		.comm	rtcQueue,4,4
 3619              		.global	Transmit
 3620              		.global	Payload
 3621              		.global	Accelero
 3622              		.global	RealTimeClock
 3623              		.global	Iwdg
 3624              		.global	Referance
 3625              		.global	LaunchTest
 3626              		.comm	huart3,68,4
 3627              		.comm	huart2,68,4
 3628              		.comm	htim1,72,4
 3629              		.comm	hspi1,88,4
 3630              		.comm	hrtc,32,4
 3631              		.comm	hiwdg,12,4
 3632              		.comm	hi2s3,72,4
 3633              		.comm	hi2c1,84,4
 3634              		.comm	hadc2,72,4
 3635              		.comm	hadc1,72,4
 3636              		.comm	acceler_store,150,4
 3637              		.global	RX1_Char
 3638              		.section	.bss.Accelero,"aw",%nobits
 3639              		.align	2
 3640              		.set	.LANCHOR5,. + 0
 3643              	Accelero:
 3644 0000 00000000 		.space	4
 3645              		.section	.bss.Iwdg,"aw",%nobits
 3646              		.align	2
 3647              		.set	.LANCHOR3,. + 0
 3650              	Iwdg:
 3651 0000 00000000 		.space	4
 3652              		.section	.bss.LaunchTest,"aw",%nobits
 3653              		.align	2
 3654              		.set	.LANCHOR1,. + 0
 3657              	LaunchTest:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 103


 3658 0000 00000000 		.space	4
 3659              		.section	.bss.Payload,"aw",%nobits
 3660              		.align	2
 3661              		.set	.LANCHOR6,. + 0
 3664              	Payload:
 3665 0000 00000000 		.space	4
 3666              		.section	.bss.RX1_Char,"aw",%nobits
 3667              		.set	.LANCHOR0,. + 0
 3670              	RX1_Char:
 3671 0000 00       		.space	1
 3672              		.section	.bss.RealTimeClock,"aw",%nobits
 3673              		.align	2
 3674              		.set	.LANCHOR4,. + 0
 3677              	RealTimeClock:
 3678 0000 00000000 		.space	4
 3679              		.section	.bss.Referance,"aw",%nobits
 3680              		.align	2
 3681              		.set	.LANCHOR2,. + 0
 3684              	Referance:
 3685 0000 00000000 		.space	4
 3686              		.section	.bss.Transmit,"aw",%nobits
 3687              		.align	2
 3688              		.set	.LANCHOR7,. + 0
 3691              	Transmit:
 3692 0000 00000000 		.space	4
 3693              		.text
 3694              	.Letext0:
 3695              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/machine/_default_types
 3696              		.file 4 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/sys/_stdint.h"
 3697              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 3698              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 3699              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 3700              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 3701              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 3702              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 3703              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 3704              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 3705              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 3706              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 3707              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 3708              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 3709              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_iwdg.h"
 3710              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 3711              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 3712              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 3713              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 3714              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 3715              		.file 23 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/lib/gcc/arm-none-eabi/9.3.1/include/stddef.
 3716              		.file 24 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/sys/_types.h"
 3717              		.file 25 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/sys/reent.h"
 3718              		.file 26 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/sys/lock.h"
 3719              		.file 27 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 3720              		.file 28 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 3721              		.file 29 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 3722              		.file 30 "Middlewares/Third_Party/FreeRTOS/Source/include/event_groups.h"
 3723              		.file 31 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/math.h"
 3724              		.file 32 "Drivers/accelero/Common/../Common/accelero.h"
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 104


 3725              		.file 33 "Drivers/accelero/Common/../Components/lis302dl/lis302dl.h"
 3726              		.file 34 "Drivers/accelero/Common/../Components/lis3dsh/lis3dsh.h"
 3727              		.file 35 "Drivers/accelero/BSP/inc/stm32f4_discovery_accelerometer.h"
 3728              		.file 36 "Middlewares/Third_Party/FreeRTOS/Source/include/portable.h"
 3729              		.file 37 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/stdio.h"
 3730              		.file 38 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/string.h"
 3731              		.file 39 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h"
 3732              		.file 40 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h"
 3733              		.file 41 "Drivers/CMSIS/DSP/Include/arm_math.h"
 3734              		.file 42 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 3735              		.file 43 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 3736              		.file 44 "<built-in>"
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 105


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:18     .text.PayloadTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:26     .text.PayloadTask:0000000000000000 PayloadTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:45     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:51     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:424    .text.MX_GPIO_Init:00000000000001c8 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:435    .text.IwdgTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:442    .text.IwdgTask:0000000000000000 IwdgTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:541    .text.IwdgTask:0000000000000080 $d
                            *COM*:0000000000000004 iwdgEventGroup
                            *COM*:0000000000000004 uxBits
                            *COM*:000000000000000c hiwdg
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:549    .rodata.StartCreateTask.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:571    .text.StartCreateTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:578    .text.StartCreateTask:0000000000000000 StartCreateTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:700    .text.StartCreateTask:00000000000000b8 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1941   .text.ReferanceTask:0000000000000000 ReferanceTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1508   .text.RealTimeClockTask:0000000000000000 RealTimeClockTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2315   .text.TransmitTask:0000000000000000 TransmitTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1374   .text.LaunchTestTask:0000000000000000 LaunchTestTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1789   .text.AcceleroTask:0000000000000000 AcceleroTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:726    .rodata.HAL_UART_RxCpltCallback.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:733    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:740    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:844    .text.HAL_UART_RxCpltCallback:0000000000000074 $d
                            *COM*:0000000000000044 huart3
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:853    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:860    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:918    .text.HAL_GPIO_EXTI_Callback:0000000000000034 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:924    .text.UARTRx_IT:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:931    .text.UARTRx_IT:0000000000000000 UARTRx_IT
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:953    .text.UARTRx_IT:0000000000000010 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:959    .rodata.LoRa_Set.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:969    .text.LoRa_Set:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:976    .text.LoRa_Set:0000000000000000 LoRa_Set
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1057   .text.LoRa_Set:0000000000000074 $d
                            *COM*:0000000000000044 huart2
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1065   .rodata.Uplink_Ground.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1075   .text.Uplink_Ground:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1082   .text.Uplink_Ground:0000000000000000 Uplink_Ground
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1132   .text.Uplink_Ground:0000000000000042 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1351   .text.Uplink_Ground:0000000000000158 $d
                            *COM*:0000000000000020 hrtc
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1363   .rodata.LaunchTestTask.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1367   .text.LaunchTestTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1427   .text.LaunchTestTask:0000000000000034 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1434   .text.RTC_Recive:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1441   .text.RTC_Recive:0000000000000000 RTC_Recive
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1496   .text.RTC_Recive:000000000000002c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1501   .text.RealTimeClockTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1595   .text.RealTimeClockTask:0000000000000064 $d
                            *COM*:0000000000000004 rtcQueue
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1602   .text.Accelero_funct:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1609   .text.Accelero_funct:0000000000000000 Accelero_funct
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1698   .text.Accelero_RMS:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1705   .text.Accelero_RMS:0000000000000000 Accelero_RMS
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 106


/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1777   .text.Accelero_RMS:0000000000000054 $d
                            *COM*:0000000000000096 acceler_store
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1782   .text.AcceleroTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1851   .text.AcceleroTask:0000000000000048 $d
                            *COM*:0000000000000004 acceleroQueue
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1859   .text.Flash_Write:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1866   .text.Flash_Write:0000000000000000 Flash_Write
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1927   .rodata.ReferanceTask.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1934   .text.ReferanceTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2063   .text.ReferanceTask:00000000000000a0 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2076   .text.Flash_Read:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2083   .text.Flash_Read:0000000000000000 Flash_Read
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2103   .text.Mode_take:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2110   .text.Mode_take:0000000000000000 Mode_take
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2158   .text.Mode_take:000000000000001c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2163   .text.IWDGReset_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2170   .text.IWDGReset_Init:0000000000000000 IWDGReset_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2205   .text.IWDGReset_Init:000000000000001c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2211   .rodata.beacon_data.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2215   .text.beacon_data:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2222   .text.beacon_data:0000000000000000 beacon_data
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2301   .text.beacon_data:0000000000000050 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2308   .text.TransmitTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2396   .text.TransmitTask:0000000000000064 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2405   .text.Error_Handler:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2412   .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2444   .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2450   .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2557   .text.MX_ADC1_Init:0000000000000060 $d
                            *COM*:0000000000000048 hadc1
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2564   .text.MX_ADC2_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2570   .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2677   .text.MX_ADC2_Init:0000000000000060 $d
                            *COM*:0000000000000048 hadc2
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2684   .text.MX_I2C1_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2690   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2748   .text.MX_I2C1_Init:000000000000002c $d
                            *COM*:0000000000000054 hi2c1
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2755   .text.MX_I2S3_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2761   .text.MX_I2S3_Init:0000000000000000 MX_I2S3_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2819   .text.MX_I2S3_Init:000000000000002c $d
                            *COM*:0000000000000048 hi2s3
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2826   .text.MX_RTC_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2832   .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2958   .text.MX_RTC_Init:000000000000007c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2964   .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:2970   .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3038   .text.MX_SPI1_Init:0000000000000038 $d
                            *COM*:0000000000000058 hspi1
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3044   .text.MX_TIM1_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3050   .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3155   .text.MX_TIM1_Init:0000000000000060 $d
                            *COM*:0000000000000048 htim1
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3161   .text.MX_USART2_UART_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3167   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3222   .text.MX_USART2_UART_Init:000000000000002c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3228   .text.MX_USART3_UART_Init:0000000000000000 $t
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 107


/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3234   .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3289   .text.MX_USART3_UART_Init:000000000000002c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3295   .text.SystemClock_Config:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3302   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3487   .text.SystemClock_Config:00000000000000d0 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3493   .text.main:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3500   .text.main:0000000000000000 main
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3608   .text.main:0000000000000078 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3691   .bss.Transmit:0000000000000000 Transmit
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3664   .bss.Payload:0000000000000000 Payload
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3643   .bss.Accelero:0000000000000000 Accelero
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3677   .bss.RealTimeClock:0000000000000000 RealTimeClock
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3650   .bss.Iwdg:0000000000000000 Iwdg
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3684   .bss.Referance:0000000000000000 Referance
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3657   .bss.LaunchTest:0000000000000000 LaunchTest
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3670   .bss.RX1_Char:0000000000000000 RX1_Char
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3639   .bss.Accelero:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3646   .bss.Iwdg:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3653   .bss.LaunchTest:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3660   .bss.Payload:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3671   .bss.RX1_Char:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3673   .bss.RealTimeClock:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3680   .bss.Referance:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:3687   .bss.Transmit:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1151   .text.Uplink_Ground:0000000000000055 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s:1151   .text.Uplink_Ground:0000000000000056 $t

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
xEventGroupWaitBits
HAL_IWDG_Refresh
xTaskCreate
HAL_UART_Receive_IT
HAL_UART_Transmit
xTaskResumeFromISR
HAL_Delay
HAL_RTC_Init
BSP_ACCELERO_Init
vTaskSuspend
HAL_RTC_GetTime
HAL_RTC_GetDate
xTaskGetTickCount
xQueueGenericSend
xEventGroupSetBits
vTaskDelayUntil
BSP_ACCELERO_GetXYZ
arm_rms_q15
memset
HAL_FLASH_Unlock
FLASH_Erase_Sector
HAL_FLASH_Program
HAL_FLASH_Lock
vTaskDelete
vTaskResume
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//ccX633DZ.s 			page 108


vQueueDelete
pvPortMalloc
sprintf
strlen
vPortFree
xQueueReceive
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_I2C_Init
HAL_I2S_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
xQueueGenericCreate
xEventGroupCreate
vTaskStartScheduler
