<?xml version="1.0" ?>
<PFM_CONFIG>
 <PROPERTIES NAME="GeneralAnalysis" RUN_CONFIG="" OUTPUT_DIR="results/" />
 <CONFIG START_AT_EVENT="4" PARALLEL="0" />
 <PROCESSOR FAMILY="CORE" />
 <EVENTS>
  <EVENT_SET>
   <EVENT NAME="BRANCH_INSTRUCTIONS_RETIRED" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="ILD_STALL" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="INST_RETIRED:LOADS" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="INST_RETIRED:OTHER" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="INST_RETIRED:STORES" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="INSTRUCTIONS_RETIRED" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="LOAD_BLOCK:OVERLAP_STORE" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="LOAD_BLOCK:STA" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="LOAD_BLOCK:UNTIL_RETIRE" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="MEM_LOAD_RETIRED:DTLB_MISS" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="MEM_LOAD_RETIRED:L1D_LINE_MISS" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="MEM_LOAD_RETIRED:L2_LINE_MISS" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="MISPREDICTED_BRANCH_RETIRED" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="RS_UOPS_DISPATCHED" CMASK="1" INVMASK="1" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="SIMD_COMP_INST_RETIRED:PACKED_SINGLE:PACKED_DOUBLE" CMASK="0" INVMASK="0" SMPL_PERIOD="0" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="UNHALTED_CORE_CYCLES" CMASK="0" INVMASK="0" SMPL_PERIOD="100000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="BRANCH_INSTRUCTIONS_RETIRED" CMASK="0" INVMASK="0" SMPL_PERIOD="10000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="ILD_STALL" CMASK="0" INVMASK="0" SMPL_PERIOD="1" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="INST_RETIRED:LOADS" CMASK="0" INVMASK="0" SMPL_PERIOD="100000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="INST_RETIRED:OTHER" CMASK="0" INVMASK="0" SMPL_PERIOD="100000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="INST_RETIRED:STORES" CMASK="0" INVMASK="0" SMPL_PERIOD="100000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="INSTRUCTIONS_RETIRED" CMASK="0" INVMASK="0" SMPL_PERIOD="100000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="LOAD_BLOCK:OVERLAP_STORE" CMASK="0" INVMASK="0" SMPL_PERIOD="1000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="LOAD_BLOCK:STA" CMASK="0" INVMASK="0" SMPL_PERIOD="10000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="LOAD_BLOCK:UNTIL_RETIRE" CMASK="0" INVMASK="0" SMPL_PERIOD="100" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="MEM_LOAD_RETIRED:DTLB_MISS" CMASK="0" INVMASK="0" SMPL_PERIOD="100" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="MEM_LOAD_RETIRED:L1D_LINE_MISS" CMASK="0" INVMASK="0" SMPL_PERIOD="1000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="MEM_LOAD_RETIRED:L2_LINE_MISS" CMASK="0" INVMASK="0" SMPL_PERIOD="10" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="MISPREDICTED_BRANCH_RETIRED" CMASK="0" INVMASK="0" SMPL_PERIOD="1000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="RS_UOPS_DISPATCHED" CMASK="1" INVMASK="1" SMPL_PERIOD="100000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="SIMD_COMP_INST_RETIRED:PACKED_SINGLE:PACKED_DOUBLE" CMASK="0" INVMASK="0" SMPL_PERIOD="100000" />
  </EVENT_SET>
  <EVENT_SET>
   <EVENT NAME="UNHALTED_CORE_CYCLES" CMASK="0" INVMASK="0" SMPL_PERIOD="100000" />
  </EVENT_SET>
 </EVENTS>
</PFM_CONFIG>
