// Seed: 2191134922
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    output wor id_3,
    input supply0 id_4,
    output wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wire id_8,
    input tri0 id_9,
    output wand id_10,
    output wor id_11
);
  wire id_13;
  wire id_14;
  assign {id_7, 1, id_0} = id_2;
  assign module_1.id_23  = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4
    , id_41,
    output tri0 id_5,
    input supply1 id_6,
    output tri id_7,
    output wire id_8,
    input wire id_9,
    input tri0 id_10,
    output tri1 id_11
    , id_42,
    output uwire id_12,
    output tri0 id_13,
    input tri1 id_14,
    output tri id_15,
    input tri0 id_16,
    inout supply1 id_17,
    input tri0 id_18,
    input wor id_19,
    input supply0 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input wand id_23,
    output uwire id_24,
    input supply1 id_25,
    output tri id_26,
    input supply1 id_27,
    output tri id_28,
    output supply0 id_29,
    output uwire id_30,
    input supply0 id_31,
    output wor id_32,
    input wand id_33,
    input supply1 id_34,
    input uwire id_35,
    input wor id_36,
    output wire id_37,
    output uwire id_38,
    input supply0 id_39
);
  wire id_43;
  module_0 modCall_1 (
      id_35,
      id_2,
      id_33,
      id_29,
      id_34,
      id_15,
      id_0,
      id_18,
      id_1,
      id_9,
      id_28,
      id_29
  );
endmodule
