Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 8e3c7ad6ff57454a8bca029b482c62eb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L blk_mem_gen_v8_3_3 -L microblaze_v9_6_1 -L lmb_v10_v3_0_8 -L lmb_bram_if_cntlr_v4_0_9 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_7 -L mdm_v3_2_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_9 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_9 -L fifo_generator_v13_1_1 -L axi_data_fifo_v2_1_8 -L axi_crossbar_v2_1_10 -L axi_bram_ctrl_v4_0_8 -L axi_protocol_converter_v2_1_9 -L axi_clock_converter_v2_1_8 -L axi_dwidth_converter_v2_1_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot video_in_tb_behav xil_defaultlib.video_in_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 9 for port col_idx [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v:67]
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port row_idx [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v:68]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_wrapper.v" Line 2. Module IPU_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 9. Module IPU_core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_wrapper.v" Line 2. Module IPU_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 9. Module IPU_core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 219. Module block doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_8.axi_bram_ctrl_funcs
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v9_6_1.microblaze_types
Compiling package microblaze_v9_6_1.microblaze_isa
Compiling package microblaze_v9_6_1.mmu_types
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_9.lmb_bram_if_funcs
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.IPU_core_default
Compiling module xil_defaultlib.IPU_wrapper
Compiling module xil_defaultlib.design_1_IPU_wrapper_0_1
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_8.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_13.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_13.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture design_1_axi_uartlite_0_0_arch of entity xil_defaultlib.design_1_axi_uartlite_0_0 [design_1_axi_uartlite_0_0_defaul...]
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.comm_v1_0_S00_AXI(C_S_AXI_DATA_W...
Compiling module xil_defaultlib.comm_v1_0
Compiling module xil_defaultlib.design_1_comm_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_6.JTAG_CONTROL [\JTAG_CONTROL(c_mb_dbg_ports=1,c...]
Compiling architecture imp of entity mdm_v3_2_6.MDM_Core [\MDM_Core(c_jtag_chain=2,c_use_b...]
Compiling architecture imp of entity mdm_v3_2_6.MDM [\MDM(c_family="artix7",c_interco...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v9_6_1.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRLC16E [\MB_SRLC16E(c_use_srl16="yes")(1...]
Compiling architecture imp of entity microblaze_v9_6_1.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010001100000000")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_vec [\mb_sync_vec(c_width=9)\]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v9_6_1.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v9_6_1.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v9_6_1.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v9_6_1.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v9_6_1.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v9_6_1.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v9_6_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v9_6_1.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v9_6_1.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v9_6_1.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v9_6_1.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v9_6_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v9_6_1.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v9_6_1.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v9_6_1.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v9_6_1.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v9_6_1.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v9_6_1.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v9_6_1.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v9_6_1.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v9_6_1.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v9_6_1.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v9_6_1.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v9_6_1.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v9_6_1.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v9_6_1.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v9_6_1.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_7.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_7.intc_core [\intc_core(c_family="artix7",c_n...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_7.axi_intc [\axi_intc(c_family="artix7",c_nu...]
Compiling architecture design_1_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.design_1_microblaze_0_axi_intc_0 [design_1_microblaze_0_axi_intc_0...]
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_axi4...
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_top(...
Compiling module xil_defaultlib.design_1_auto_ds_0
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.design_1_auto_ds_1
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.design_1_auto_ds_2
Compiling module xil_defaultlib.m02_couplers_imp_7ANRHB
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_ax...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m03_couplers_imp_1W07O72
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_axi4...
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_top(...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_addr_decode...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_splitter(C_...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_decerr_slav...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_crossbar_sa...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_8.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling module xil_defaultlib.xlconcat(dout_width=1,NUM_PORTS=...
Compiling module xil_defaultlib.design_1_microblaze_0_xlconcat_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_0_50m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_50M_0 [design_1_rst_clk_wiz_0_50m_0_def...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module xil_defaultlib.design_1_v_vid_in_axi4s_0_0
Compiling module xil_defaultlib.vga640x480
Compiling module xil_defaultlib.design_1_vga_ip_0_1
Compiling module xil_defaultlib.pmod_cam
Compiling module xil_defaultlib.I2C_OV7670_RGB444_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.video_in
Compiling module xil_defaultlib.design_1_video_in_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.video_in_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_in_tb_behav
