//===- npu_blockwrite_instgen.mlir ------------------------------*- MLIR -*-===//
//
// This file is licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
// (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
//
//===----------------------------------------------------------------------===//

// RUN: aie-opt --aie-dma-to-npu %s | aie-translate --aie-npu-instgen | FileCheck %s
module {
  aie.device(npu1_4col) {
    aiex.runtime_sequence(%arg0: memref<16xf32>, %arg1: memref<16xf32>) {

      // TXN header
      // CHECK: 06030001
      // CHECK: 00000104
      // CHECK: 00000003
      // CHECK: 00000058

      %c16_i64 = arith.constant 16 : i64
      %c1_i64 = arith.constant 1 : i64
      %c0_i64 = arith.constant 0 : i64
      %c64_i64 = arith.constant 64 : i64
      %c0_i32 = arith.constant 0 : i32
      %c1_i32 = arith.constant 1 : i32
      // CHECK: 061A00C0
      // CHECK: 0000002C
      // CHECK: 00000001
      // CHECK: 00580002
      // CHECK: 000C0005
      // CHECK: 00100007
      // CHECK: 00000009
      // CHECK: 00000000
      // CHECK: 059A000C
      // CHECK: 84038201
      aiex.npu.writebd { bd_id = 6 : i32,
                         buffer_length = 1 : i32,
                         buffer_offset = 2 : i32,
                         enable_packet = 0 : i32,
                         out_of_order_id = 0 : i32,
                         packet_id = 0 : i32,
                         packet_type = 0 : i32,
                         column = 3 : i32,
                         row = 1 : i32,
                         d0_stride = 5 : i32,
                         d0_size = 6 : i32,
                         d0_zero_after = 0 : i32,
                         d0_zero_before = 0 : i32,
                         d1_stride = 7 : i32,
                         d1_size = 8 : i32,
                         d1_zero_after = 0 : i32,
                         d1_zero_before = 0 : i32,
                         d2_size = 1 : i32,
                         d2_stride = 9 : i32,
                         d2_zero_after = 0 : i32,
                         d2_zero_before = 0 : i32,
                         ddr_id = 10 : i32,
                         iteration_current = 11 : i32,
                         iteration_stride = 12 : i32,
                         iteration_size = 13 : i32,
                         lock_acq_enable = 1 : i32,
                         lock_acq_id = 1 : i32,
                         lock_acq_val = 2 : i32,
                         lock_rel_id = 3 : i32,
                         lock_rel_val = 4 : i32,
                         next_bd = 5 : i32,
                         use_next_bd = 1 : i32,
                         valid_bd = 1 : i32}
      // CHECK: 00000000
      // CHECK: 06400DEF
      // CHECK: 00000042
      aiex.npu.write32 { column = 3 : i32, row = 4 : i32, address = 0xabc00def : ui32, value = 0x42 : ui32 }

      // CHECK: 00030401
      // CHECK: 05010200
      aiex.npu.sync { column = 3 : i32, row = 4 : i32, direction = 1 : i32, channel = 5 : i32, column_num = 1 : i32, row_num = 2 : i32 }
    }
  }
}
