INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/apple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/bcdto8segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto8segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/debounce_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/ps2_kbd_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_kbd_new
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/ps2_kbd_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_kbd_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/score.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/snake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/turn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yk/final_real/final_real.srcs/sources_1/new/vga_sync_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync_generator
