<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 26</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page26-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a026.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">1-4&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">ABOUT THIS MANUAL</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02"><b>Chapter&#160;2 —&#160;Intel</b></p>
<p style="position:absolute;top:98px;left:197px;white-space:nowrap" class="ft03"><i>®</i></p>
<p style="position:absolute;top:100px;left:208px;white-space:nowrap" class="ft02"><b>&#160;64&#160;and IA-32&#160;Architectures.</b>&#160;Introduces the Intel 64&#160;and&#160;IA-32 architectures along with the&#160;</p>
<p style="position:absolute;top:117px;left:68px;white-space:nowrap" class="ft08">families of&#160;Intel processors that&#160;are&#160;based on these architectures. It&#160;also&#160;gives an overview&#160;of the&#160;common&#160;features&#160;<br/>found in&#160;these&#160;processors&#160;and brief history of&#160;the&#160;Intel 64 and IA-32&#160;architectures.<br/><b>Chapter 3 —&#160;Basic Execution Environment</b>.&#160;Introduces&#160;the&#160;models of&#160;memory organization and&#160;describes&#160;the&#160;<br/>register set used&#160;by applications.<br/><b>Chapter&#160;4 — Data Types.</b>&#160;Describes the&#160;data&#160;types&#160;and addressing modes recognized by&#160;the processor; provides&#160;<br/>an&#160;overview&#160;of&#160;real&#160;numbers and floating-point&#160;formats&#160;and of&#160;floating-point&#160;exceptions.<br/><b>Chapter 5 —&#160;Instruction Set&#160;Summary.</b>&#160;Lists&#160;all Intel 64&#160;and IA-32&#160;instructions, divided&#160;into technology&#160;groups.<br/><b>Chapter&#160;6&#160;—&#160;Procedure&#160;Calls,&#160;Interrupts, and Exceptions.&#160;</b>Describes the&#160;procedure stack&#160;and mechanisms&#160;<br/>provided for making procedure&#160;calls and&#160;for servicing&#160;interrupts and exceptions.<br/><b>Chapter 7 —&#160;Programming with&#160;General-Purpose Instructions.</b>&#160;Describes basic load and&#160;store, program&#160;<br/>control, arithmetic, and&#160;string instructions&#160;that&#160;operate on&#160;basic&#160;data types,&#160;general-purpose and&#160;segment&#160;regis-<br/>ters;&#160;also describes&#160;system instructions that&#160;are executed&#160;in protected&#160;mode.<br/><b>Chapter 8 —&#160;Programming with&#160;the&#160;x87&#160;FPU.</b>&#160;Describes the&#160;x87&#160;floating-point unit (FPU), including floating-<br/>point&#160;registers and data types; gives&#160;an overview&#160;of&#160;the&#160;floating-point instruction set and&#160;describes&#160;the processor's&#160;<br/>floating-point exception&#160;conditions.<br/><b>Chapter 9 —&#160;Programming with&#160;Intel</b></p>
<p style="position:absolute;top:414px;left:344px;white-space:nowrap" class="ft03"><i>®</i></p>
<p style="position:absolute;top:417px;left:355px;white-space:nowrap" class="ft02"><b>&#160;MMX™ Technology.&#160;</b>Describes Intel MMX&#160;technology, including&#160;MMX&#160;</p>
<p style="position:absolute;top:433px;left:68px;white-space:nowrap" class="ft08">registers&#160;and data types; also&#160;provides&#160;an&#160;overview of the&#160;MMX instruction set.&#160;<br/><b>Chapter&#160;10 — Programming with Intel</b></p>
<p style="position:absolute;top:455px;left:354px;white-space:nowrap" class="ft03"><i>®&#160;</i></p>
<p style="position:absolute;top:457px;left:368px;white-space:nowrap" class="ft02"><b>Streaming SIMD&#160;Extensions&#160;(Intel</b></p>
<p style="position:absolute;top:455px;left:626px;white-space:nowrap" class="ft03"><i>®&#160;</i></p>
<p style="position:absolute;top:457px;left:640px;white-space:nowrap" class="ft02"><b>SSE).&#160;</b>Describes&#160;SSE&#160;exten-</p>
<p style="position:absolute;top:474px;left:68px;white-space:nowrap" class="ft08">sions, including XMM registers, the MXCSR register, and&#160;packed&#160;single-precision floating-point&#160;data types; provides&#160;<br/>an overview&#160;of&#160;the SSE&#160;instruction&#160;set and gives&#160;guidelines&#160;for writing code that&#160;accesses&#160;the&#160;SSE extensions.&#160;<br/><b>Chapter&#160;11 — Programming with Intel</b></p>
<p style="position:absolute;top:512px;left:354px;white-space:nowrap" class="ft03"><i>®&#160;</i></p>
<p style="position:absolute;top:514px;left:368px;white-space:nowrap" class="ft02"><b>Streaming SIMD&#160;Extensions&#160;2 (Intel</b></p>
<p style="position:absolute;top:512px;left:640px;white-space:nowrap" class="ft03"><i>®&#160;</i></p>
<p style="position:absolute;top:514px;left:654px;white-space:nowrap" class="ft02"><b>SSE2).</b>&#160;Describes SSE2&#160;</p>
<p style="position:absolute;top:531px;left:68px;white-space:nowrap" class="ft09">extensions, including XMM&#160;registers and&#160;packed double-precision&#160;floating-point&#160;data types; provides an&#160;overview&#160;<br/>of the SSE2&#160;instruction&#160;set&#160;and gives&#160;guidelines for writing code that&#160;accesses SSE2&#160;extensions.&#160;This chapter also&#160;<br/>describes&#160;SIMD floating-point&#160;exceptions that&#160;can be&#160;generated with SSE and SSE2&#160;instructions. It&#160;also provides&#160;<br/>general&#160;guidelines for incorporating support for SSE&#160;and SSE2&#160;extensions&#160;into operating&#160;system&#160;and&#160;applications&#160;<br/>code.<br/><b>Chapter&#160;12 — Programming with Intel</b></p>
<p style="position:absolute;top:618px;left:354px;white-space:nowrap" class="ft03"><i>®&#160;</i></p>
<p style="position:absolute;top:621px;left:368px;white-space:nowrap" class="ft02"><b>Streaming SIMD&#160;Extensions&#160;3 (Intel</b></p>
<p style="position:absolute;top:618px;left:640px;white-space:nowrap" class="ft03"><i>®&#160;</i></p>
<p style="position:absolute;top:621px;left:654px;white-space:nowrap" class="ft02"><b>SSE3),&#160;Supplemental&#160;</b></p>
<p style="position:absolute;top:637px;left:68px;white-space:nowrap" class="ft02"><b>Streaming SIMD Extensions 3 (SSSE3), Intel</b></p>
<p style="position:absolute;top:635px;left:403px;white-space:nowrap" class="ft03"><i>®&#160;</i></p>
<p style="position:absolute;top:637px;left:417px;white-space:nowrap" class="ft02"><b>Streaming SIMD Extensions&#160;4 (Intel</b></p>
<p style="position:absolute;top:635px;left:689px;white-space:nowrap" class="ft03"><i>®&#160;</i></p>
<p style="position:absolute;top:637px;left:703px;white-space:nowrap" class="ft02"><b>SSE4) and Intel</b></p>
<p style="position:absolute;top:635px;left:822px;white-space:nowrap" class="ft03"><i>®</i></p>
<p style="position:absolute;top:637px;left:832px;white-space:nowrap" class="ft02"><b>&#160;</b></p>
<p style="position:absolute;top:654px;left:68px;white-space:nowrap" class="ft02"><b>AES New Instructions (Intel</b></p>
<p style="position:absolute;top:651px;left:280px;white-space:nowrap" class="ft03"><i>®</i></p>
<p style="position:absolute;top:654px;left:291px;white-space:nowrap" class="ft02"><b>&#160;AESNI).</b>&#160;Provides&#160;an overview&#160;of&#160;the&#160;SSE3&#160;instruction set, Supplemental SSE3,&#160;</p>
<p style="position:absolute;top:670px;left:68px;white-space:nowrap" class="ft08">SSE4, AESNI instructions,&#160;and guidelines&#160;for writing code&#160;that&#160;accesses&#160;these&#160;extensions.<br/><b>Chapter 13&#160;— Managing&#160;State Using the&#160;XSAVE&#160;Feature&#160;Set.&#160;</b>Describes&#160;the&#160;XSAVE feature&#160;set&#160;instructions&#160;<br/>and explains how&#160;software can&#160;enable the&#160;XSAVE&#160;feature set and&#160;XSAVE-enabled features.<br/><b>Chapter&#160;14&#160;—&#160;Programming&#160;with&#160;AVX,&#160;FMA&#160;and AVX2.&#160;</b>Provides an&#160;overview of the&#160;Intel</p>
<p style="position:absolute;top:732px;left:688px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:735px;left:698px;white-space:nowrap" class="ft04">&#160;AVX instruction&#160;set,&#160;</p>
<p style="position:absolute;top:751px;left:68px;white-space:nowrap" class="ft09">FMA and&#160;Intel AVX2 extensions&#160;and gives&#160;guidelines for writing&#160;code&#160;that accesses these&#160;extensions.<br/><b>Chapter&#160;15 — Programming with Intel&#160;Transactional Synchronization Extensions.&#160;</b>Describes&#160;the&#160;instruc-<br/>tion&#160;extensions that support lock elision techniques to&#160;improve&#160;the&#160;performance&#160;of multi-threaded&#160;software&#160;with&#160;<br/>contended locks.<br/><b>Chapter&#160;16 — Input/Output.&#160;</b>Describes the&#160;processor’s I/O&#160;mechanism,&#160;including&#160;I/O port&#160;addressing, I/O&#160;<br/>instructions, and I/O protection mechanisms.<br/><b>Chapter 17&#160;— Processor Identification and Feature Determination.&#160;</b>Describes&#160;how&#160;to&#160;determine the&#160;CPU&#160;<br/>type&#160;and features&#160;available&#160;in the&#160;processor.<br/><b>Appendix A — EFLAGS&#160;Cross-Reference.</b></p>
<p style="position:absolute;top:913px;left:364px;white-space:nowrap" class="ft06"><b>&#160;</b></p>
<p style="position:absolute;top:913px;left:367px;white-space:nowrap" class="ft04">Summarizes how&#160;the IA-32 instructions affect the&#160;flags in&#160;the EFLAGS&#160;</p>
<p style="position:absolute;top:930px;left:68px;white-space:nowrap" class="ft07">register.<br/><b>Appendix B — EFLAGS Condition&#160;Codes.&#160;</b>Summarizes how conditional&#160;jump,&#160;move, and&#160;‘byte set on condition&#160;<br/>code’&#160;instructions use&#160;condition code flags&#160;(OF,&#160;CF,&#160;ZF,&#160;SF, and PF)&#160;in the&#160;EFLAGS&#160;register.<br/><b>Appendix C — Floating-Point&#160;Exceptions&#160;Summary.&#160;</b>Summarizes&#160;exceptions raised by&#160;the x87&#160;FPU floating-<br/>point and SSE/SSE2/SSE3&#160;floating-point instructions.<br/><b>Appendix&#160;D&#160;— Guidelines&#160;for Writing x87 FPU Exception Handlers.&#160;</b>Describes how to design&#160;and write&#160;MS-<br/>DOS* compatible&#160;exception handling&#160;facilities for&#160;FPU exceptions (includes&#160;software and hardware&#160;requirements&#160;</p>
</div>
</body>
</html>
