

================================================================
== Vitis HLS Report for 'gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j'
================================================================
* Date:           Tue Jan 13 14:16:01 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262151|   262151|  2.622 ms|  2.622 ms|  262151|  262151|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_k_0_k_l_S_i_0_i_l_S_j_0_j  |   262149|   262149|         7|          1|          1|  262144|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      288|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      305|      306|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      252|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      557|      698|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U15  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U16   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  305|  306|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln30_1_fu_187_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln30_fu_199_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln31_1_fu_383_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln31_fu_273_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln32_fu_377_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln35_fu_360_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln37_fu_371_p2       |         +|   0|  0|  19|          12|          12|
    |empty_38_fu_175_p2       |         +|   0|  0|  19|          12|          12|
    |empty_41_fu_305_p2       |         +|   0|  0|  19|          12|          12|
    |and_ln30_fu_267_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_181_p2      |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln31_fu_205_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln32_fu_261_p2      |      icmp|   0|  0|  11|           7|           8|
    |or_ln31_fu_279_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln30_1_fu_223_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln30_2_fu_247_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln30_3_fu_311_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln30_fu_211_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln31_1_fu_319_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln31_2_fu_335_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln31_3_fu_348_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln31_4_fu_389_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln31_fu_285_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln30_fu_255_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 288|         155|         148|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|    7|         14|
    |indvar_flatten26_fu_68   |   9|          2|   19|         38|
    |indvar_flatten8_fu_60    |   9|          2|   14|         28|
    |j_fu_52                  |   9|          2|    7|         14|
    |k_fu_64                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   57|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_partial_addr_reg_485            |  12|   0|   12|          0|
    |add_ln37_reg_475                  |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i_fu_56                           |   7|   0|    7|          0|
    |indvar_flatten26_fu_68            |  19|   0|   19|          0|
    |indvar_flatten8_fu_60             |  14|   0|   14|          0|
    |j_fu_52                           |   7|   0|    7|          0|
    |k_fu_64                           |   7|   0|    7|          0|
    |v11_reg_496                       |  32|   0|   32|          0|
    |v12_reg_501                       |  32|   0|   32|          0|
    |v13_reg_506                       |  32|   0|   32|          0|
    |C_partial_addr_reg_485            |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 252|  32|  200|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j|  return value|
|v0_address0         |  out|   12|   ap_memory|                                                     v0|         array|
|v0_ce0              |  out|    1|   ap_memory|                                                     v0|         array|
|v0_q0               |   in|   32|   ap_memory|                                                     v0|         array|
|v1_address0         |  out|   12|   ap_memory|                                                     v1|         array|
|v1_ce0              |  out|    1|   ap_memory|                                                     v1|         array|
|v1_q0               |   in|   32|   ap_memory|                                                     v1|         array|
|C_partial_address0  |  out|   12|   ap_memory|                                              C_partial|         array|
|C_partial_ce0       |  out|    1|   ap_memory|                                              C_partial|         array|
|C_partial_we0       |  out|    1|   ap_memory|                                              C_partial|         array|
|C_partial_d0        |  out|   32|   ap_memory|                                              C_partial|         array|
|C_partial_address1  |  out|   12|   ap_memory|                                              C_partial|         array|
|C_partial_ce1       |  out|    1|   ap_memory|                                              C_partial|         array|
|C_partial_q1        |   in|   32|   ap_memory|                                              C_partial|         array|
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+

