<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonBitTracker.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonBitTracker.cpp.html'>HexagonBitTracker.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonBitTracker.cpp ----------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="HexagonBitTracker.h.html">"HexagonBitTracker.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="Hexagon.h.html">"Hexagon.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/Argument.h.html">"llvm/IR/Argument.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <dfn class="typedef" id="BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def" id="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE" title='llvm::HexagonEvaluator::HexagonEvaluator' data-ref="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE">HexagonEvaluator</dfn>(<em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1tri" title='tri' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="1tri">tri</dfn>,</td></tr>
<tr><th id="41">41</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="2mri" title='mri' data-type='llvm::MachineRegisterInfo &amp;' data-ref="2mri">mri</dfn>,</td></tr>
<tr><th id="42">42</th><td>                                   <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col3 decl" id="3tii" title='tii' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="3tii">tii</dfn>,</td></tr>
<tr><th id="43">43</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="4mf">mf</dfn>)</td></tr>
<tr><th id="44">44</th><td>    : <span class='error' title="no matching constructor for initialization of &apos;BitTracker::MachineEvaluator&apos;">MachineEvaluator</span>(tri, mri), <a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::MF" title='llvm::HexagonEvaluator::MF' data-ref="llvm::HexagonEvaluator::MF">MF</a>(<a class="local col4 ref" href="#4mf" title='mf' data-ref="4mf">mf</a>), <a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::MFI" title='llvm::HexagonEvaluator::MFI' data-ref="llvm::HexagonEvaluator::MFI">MFI</a>(<a class="local col4 ref" href="#4mf" title='mf' data-ref="4mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>()), <a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::TII" title='llvm::HexagonEvaluator::TII' data-ref="llvm::HexagonEvaluator::TII">TII</a>(<a class="local col3 ref" href="#3tii" title='tii' data-ref="3tii">tii</a>) {</td></tr>
<tr><th id="45">45</th><td>  <i>// Populate the VRX map (VR to extension-type).</i></td></tr>
<tr><th id="46">46</th><td><i>  // Go over all the formal parameters of the function. If a given parameter</i></td></tr>
<tr><th id="47">47</th><td><i>  // P is sign- or zero-extended, locate the virtual register holding that</i></td></tr>
<tr><th id="48">48</th><td><i>  // parameter and create an entry in the VRX map indicating the type of ex-</i></td></tr>
<tr><th id="49">49</th><td><i>  // tension (and the source type).</i></td></tr>
<tr><th id="50">50</th><td><i>  // This is a bit complicated to do accurately, since the memory layout in-</i></td></tr>
<tr><th id="51">51</th><td><i>  // formation is necessary to precisely determine whether an aggregate para-</i></td></tr>
<tr><th id="52">52</th><td><i>  // meter will be passed in a register or in memory. What is given in MRI</i></td></tr>
<tr><th id="53">53</th><td><i>  // is the association between the physical register that is live-in (i.e.</i></td></tr>
<tr><th id="54">54</th><td><i>  // holds an argument), and the virtual register that this value will be</i></td></tr>
<tr><th id="55">55</th><td><i>  // copied into. This, by itself, is not sufficient to map back the virtual</i></td></tr>
<tr><th id="56">56</th><td><i>  // register to a formal parameter from Function (since consecutive live-ins</i></td></tr>
<tr><th id="57">57</th><td><i>  // from MRI may not correspond to consecutive formal parameters from Func-</i></td></tr>
<tr><th id="58">58</th><td><i>  // tion). To avoid the complications with in-memory arguments, only consi-</i></td></tr>
<tr><th id="59">59</th><td><i>  // der the initial sequence of formal parameters that are known to be</i></td></tr>
<tr><th id="60">60</th><td><i>  // passed via registers.</i></td></tr>
<tr><th id="61">61</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="5InVirtReg" title='InVirtReg' data-type='unsigned int' data-ref="5InVirtReg">InVirtReg</dfn>, <dfn class="local col6 decl" id="6InPhysReg" title='InPhysReg' data-type='unsigned int' data-ref="6InPhysReg">InPhysReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> &amp;<dfn class="local col7 decl" id="7Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="7Arg">Arg</dfn> : <a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::MF" title='llvm::HexagonEvaluator::MF' data-ref="llvm::HexagonEvaluator::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="64">64</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="8ATy" title='ATy' data-type='llvm::Type *' data-ref="8ATy">ATy</dfn> = <a class="local col7 ref" href="#7Arg" title='Arg' data-ref="7Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="65">65</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="9Width" title='Width' data-type='unsigned int' data-ref="9Width">Width</dfn> = <var>0</var>;</td></tr>
<tr><th id="66">66</th><td>    <b>if</b> (<a class="local col8 ref" href="#8ATy" title='ATy' data-ref="8ATy">ATy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEv" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEv">isIntegerTy</a>())</td></tr>
<tr><th id="67">67</th><td>      <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width">Width</a> = <a class="local col8 ref" href="#8ATy" title='ATy' data-ref="8ATy">ATy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type18getIntegerBitWidthEv" title='llvm::Type::getIntegerBitWidth' data-ref="_ZNK4llvm4Type18getIntegerBitWidthEv">getIntegerBitWidth</a>();</td></tr>
<tr><th id="68">68</th><td>    <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8ATy" title='ATy' data-ref="8ATy">ATy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isPointerTyEv" title='llvm::Type::isPointerTy' data-ref="_ZNK4llvm4Type11isPointerTyEv">isPointerTy</a>())</td></tr>
<tr><th id="69">69</th><td>      <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width">Width</a> = <var>32</var>;</td></tr>
<tr><th id="70">70</th><td>    <i>// If pointer size is not set through target data, it will default to</i></td></tr>
<tr><th id="71">71</th><td><i>    // Module::AnyPointerSize.</i></td></tr>
<tr><th id="72">72</th><td>    <b>if</b> (<a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width">Width</a> == <var>0</var> || <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width">Width</a> &gt; <var>64</var>)</td></tr>
<tr><th id="73">73</th><td>      <b>break</b>;</td></tr>
<tr><th id="74">74</th><td>    <b>if</b> (Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;ByVal&apos; in &apos;llvm::Attribute&apos;">ByVal</span>))</td></tr>
<tr><th id="75">75</th><td>      <b>continue</b>;</td></tr>
<tr><th id="76">76</th><td>    <a class="local col6 ref" href="#6InPhysReg" title='InPhysReg' data-ref="6InPhysReg">InPhysReg</a> = <a class="member" href="#_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj" title='llvm::HexagonEvaluator::getNextPhysReg' data-ref="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj">getNextPhysReg</a>(<a class="local col6 ref" href="#6InPhysReg" title='InPhysReg' data-ref="6InPhysReg">InPhysReg</a>, <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width">Width</a>);</td></tr>
<tr><th id="77">77</th><td>    <b>if</b> (!<a class="local col6 ref" href="#6InPhysReg" title='InPhysReg' data-ref="6InPhysReg">InPhysReg</a>)</td></tr>
<tr><th id="78">78</th><td>      <b>break</b>;</td></tr>
<tr><th id="79">79</th><td>    <a class="local col5 ref" href="#5InVirtReg" title='InVirtReg' data-ref="5InVirtReg">InVirtReg</a> = <a class="member" href="#_ZNK4llvm16HexagonEvaluator13getVirtRegForEj" title='llvm::HexagonEvaluator::getVirtRegFor' data-ref="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj">getVirtRegFor</a>(<a class="local col6 ref" href="#6InPhysReg" title='InPhysReg' data-ref="6InPhysReg">InPhysReg</a>);</td></tr>
<tr><th id="80">80</th><td>    <b>if</b> (!<a class="local col5 ref" href="#5InVirtReg" title='InVirtReg' data-ref="5InVirtReg">InVirtReg</a>)</td></tr>
<tr><th id="81">81</th><td>      <b>continue</b>;</td></tr>
<tr><th id="82">82</th><td>    <b>if</b> (Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;SExt&apos; in &apos;llvm::Attribute&apos;">SExt</span>))</td></tr>
<tr><th id="83">83</th><td>      <a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::VRX" title='llvm::HexagonEvaluator::VRX' data-ref="llvm::HexagonEvaluator::VRX">VRX</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#5InVirtReg" title='InVirtReg' data-ref="5InVirtReg">InVirtReg</a></span>, <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType">ExtType</a><a class="ref" href="HexagonBitTracker.h.html#_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect" title='llvm::HexagonEvaluator::ExtType::ExtType' data-ref="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect">(</a><a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType">ExtType</a>::<a class="enum" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::SExt" title='llvm::HexagonEvaluator::ExtType::SExt' data-ref="llvm::HexagonEvaluator::ExtType::SExt">SExt</a>, <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width">Width</a>)));</td></tr>
<tr><th id="84">84</th><td>    <b>else</b> <b>if</b> (Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;ZExt&apos; in &apos;llvm::Attribute&apos;">ZExt</span>))</td></tr>
<tr><th id="85">85</th><td>      <a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::VRX" title='llvm::HexagonEvaluator::VRX' data-ref="llvm::HexagonEvaluator::VRX">VRX</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#5InVirtReg" title='InVirtReg' data-ref="5InVirtReg">InVirtReg</a></span>, <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType">ExtType</a><a class="ref" href="HexagonBitTracker.h.html#_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect" title='llvm::HexagonEvaluator::ExtType::ExtType' data-ref="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect">(</a><a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType">ExtType</a>::<a class="enum" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::ZExt" title='llvm::HexagonEvaluator::ExtType::ZExt' data-ref="llvm::HexagonEvaluator::ExtType::ZExt">ZExt</a>, <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width">Width</a>)));</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def" id="_ZNK4llvm16HexagonEvaluator4maskEjj" title='llvm::HexagonEvaluator::mask' data-ref="_ZNK4llvm16HexagonEvaluator4maskEjj">mask</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10Reg" title='Reg' data-type='unsigned int' data-ref="10Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11Sub" title='Sub' data-type='unsigned int' data-ref="11Sub">Sub</dfn>) <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col1 ref" href="#11Sub" title='Sub' data-ref="11Sub">Sub</a> == <var>0</var>)</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<a class="virtual member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj" title='llvm::BitTracker::MachineEvaluator::mask' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj">mask</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="92">92</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="12RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="12RC">RC</dfn> = *<a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::MRI" title='llvm::BitTracker::MachineEvaluator::MRI' data-ref="llvm::BitTracker::MachineEvaluator::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>);</td></tr>
<tr><th id="93">93</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13ID" title='ID' data-type='unsigned int' data-ref="13ID">ID</dfn> = <a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC">RC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="94">94</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="14RW" title='RW' data-type='uint16_t' data-ref="14RW">RW</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>, <a class="local col1 ref" href="#11Sub" title='Sub' data-ref="11Sub">Sub</a>));</td></tr>
<tr><th id="95">95</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="15HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="15HRI">HRI</dfn> = <span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterInfo&apos; to &apos;const llvm::HexagonRegisterInfo&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>&amp;&gt;(<a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>);</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <dfn class="local col6 decl" id="16IsSubLo" title='IsSubLo' data-type='bool' data-ref="16IsSubLo">IsSubLo</dfn> = (<a class="local col1 ref" href="#11Sub" title='Sub' data-ref="11Sub">Sub</a> == <a class="local col5 ref" href="#15HRI" title='HRI' data-ref="15HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(<a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC">RC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">ps_sub_lo</a>));</td></tr>
<tr><th id="97">97</th><td>  <b>switch</b> (<a class="local col3 ref" href="#13ID" title='ID' data-ref="13ID">ID</a>) {</td></tr>
<tr><th id="98">98</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClassID</span>:</td></tr>
<tr><th id="99">99</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;HvxWRRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClassID</span>:</td></tr>
<tr><th id="100">100</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;HvxVQRRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVQRRegClassID</span>:</td></tr>
<tr><th id="101">101</th><td>      <b>return</b> IsSubLo ? BT::BitMask(<var>0</var>, RW-<var>1</var>)</td></tr>
<tr><th id="102">102</th><td>                     : BT::BitMask(RW, <var>2</var>*RW-<var>1</var>);</td></tr>
<tr><th id="103">103</th><td>    <b>default</b>:</td></tr>
<tr><th id="104">104</th><td>      <b>break</b>;</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="106">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="107">107</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>, &amp;<a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>, <a class="local col1 ref" href="#11Sub" title='Sub' data-ref="11Sub">Sub</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in reg class "</q></td></tr>
<tr><th id="108">108</th><td>         <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(&amp;<a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC">RC</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="109">109</th><td><u>#<span data-ppcond="106">endif</span></u></td></tr>
<tr><th id="110">110</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register/subregister&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 110)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register/subregister"</q>);</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def" id="_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthEj" title='llvm::HexagonEvaluator::getPhysRegBitWidth' data-ref="_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthEj">getPhysRegBitWidth</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='unsigned int' data-ref="17Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="114">114</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 114, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>));</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="117">117</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="18HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="18HST">HST</dfn> = <a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::MF" title='llvm::HexagonEvaluator::MF' data-ref="llvm::HexagonEvaluator::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (<a class="local col8 ref" href="#18HST" title='HST' data-ref="18HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9useHVXOpsEv" title='llvm::HexagonSubtarget::useHVXOps' data-ref="_ZNK4llvm16HexagonSubtarget9useHVXOpsEv">useHVXOps</a>()) {</td></tr>
<tr><th id="119">119</th><td>    <b>for</b> (<em>auto</em> &amp;RC : {<span class='error' title="use of undeclared identifier &apos;HvxVRRegClass&apos;">HvxVRRegClass</span>, <span class='error' title="use of undeclared identifier &apos;HvxWRRegClass&apos;">HvxWRRegClass</span>, <span class='error' title="use of undeclared identifier &apos;HvxQRRegClass&apos;">HvxQRRegClass</span>,</td></tr>
<tr><th id="120">120</th><td>                     <span class='error' title="use of undeclared identifier &apos;HvxVQRRegClass&apos;">HvxVQRRegClass</span>})</td></tr>
<tr><th id="121">121</th><td>      <b>if</b> (RC.contains(Reg))</td></tr>
<tr><th id="122">122</th><td>        <b>return</b> TRI.getRegSizeInBits(RC);</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td>  <i>// Default treatment for other physical registers.</i></td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="19RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="19RC"><a class="local col9 ref" href="#19RC" title='RC' data-ref="19RC">RC</a></dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>))</td></tr>
<tr><th id="126">126</th><td>    <b>return</b> <a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col9 ref" href="#19RC" title='RC' data-ref="19RC">RC</a>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal((Twine(&quot;Unhandled physical register&quot;) + TRI.getName(Reg)).str().c_str(), &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 129)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="129">129</th><td>      (<a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc">(</a><q>"Unhandled physical register"</q>) <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo7getNameEj" title='llvm::MCRegisterInfo::getName' data-ref="_ZNK4llvm14MCRegisterInfo7getNameEj">getName</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>)).<a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>().<a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5c_strEv" title='std::__cxx11::basic_string::c_str' data-ref="_ZNKSt7__cxx1112basic_string5c_strEv">c_str</a>());</td></tr>
<tr><th id="130">130</th><td>}</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def" id="_ZNK4llvm16HexagonEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonEvaluator::composeWithSubRegIndex' data-ref="_ZNK4llvm16HexagonEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj">composeWithSubRegIndex</dfn>(</td></tr>
<tr><th id="133">133</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col0 decl" id="20RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="20RC">RC</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21Idx" title='Idx' data-type='unsigned int' data-ref="21Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="134">134</th><td>  <b>if</b> (<a class="local col1 ref" href="#21Idx" title='Idx' data-ref="21Idx">Idx</a> == <var>0</var>)</td></tr>
<tr><th id="135">135</th><td>    <b>return</b> <a class="local col0 ref" href="#20RC" title='RC' data-ref="20RC">RC</a>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#<span data-ppcond="137">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="138">138</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="22HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="22HRI">HRI</dfn> = <span class='error' title="no viable conversion from &apos;const llvm::TargetRegisterInfo&apos; to &apos;const llvm::HexagonRegisterInfo&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>&amp;&gt;(<a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>);</td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <dfn class="local col3 decl" id="23IsSubLo" title='IsSubLo' data-type='bool' data-ref="23IsSubLo">IsSubLo</dfn> = (<a class="local col1 ref" href="#21Idx" title='Idx' data-ref="21Idx">Idx</a> == <a class="local col2 ref" href="#22HRI" title='HRI' data-ref="22HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(<a class="local col0 ref" href="#20RC" title='RC' data-ref="20RC">RC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">ps_sub_lo</a>));</td></tr>
<tr><th id="140">140</th><td>  <em>bool</em> <dfn class="local col4 decl" id="24IsSubHi" title='IsSubHi' data-type='bool' data-ref="24IsSubHi">IsSubHi</dfn> = (<a class="local col1 ref" href="#21Idx" title='Idx' data-ref="21Idx">Idx</a> == <a class="local col2 ref" href="#22HRI" title='HRI' data-ref="22HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(<a class="local col0 ref" href="#20RC" title='RC' data-ref="20RC">RC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">ps_sub_hi</a>));</td></tr>
<tr><th id="141">141</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IsSubLo != IsSubHi &amp;&amp; &quot;Must refer to either low or high subreg&quot;) ? void (0) : __assert_fail (&quot;IsSubLo != IsSubHi &amp;&amp; \&quot;Must refer to either low or high subreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 141, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#23IsSubLo" title='IsSubLo' data-ref="23IsSubLo">IsSubLo</a> != <a class="local col4 ref" href="#24IsSubHi" title='IsSubHi' data-ref="24IsSubHi">IsSubHi</a> &amp;&amp; <q>"Must refer to either low or high subreg"</q>);</td></tr>
<tr><th id="142">142</th><td><u>#<span data-ppcond="137">endif</span></u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <b>switch</b> (<a class="local col0 ref" href="#20RC" title='RC' data-ref="20RC">RC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="145">145</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClassID</span>:</td></tr>
<tr><th id="146">146</th><td>      <b>return</b> Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>;</td></tr>
<tr><th id="147">147</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;HvxWRRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClassID</span>:</td></tr>
<tr><th id="148">148</th><td>      <b>return</b> Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>;</td></tr>
<tr><th id="149">149</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;HvxVQRRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVQRRegClassID</span>:</td></tr>
<tr><th id="150">150</th><td>      <b>return</b> Hexagon::<span class='error' title="no member named &apos;HvxWRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClass</span>;</td></tr>
<tr><th id="151">151</th><td>    <b>default</b>:</td></tr>
<tr><th id="152">152</th><td>      <b>break</b>;</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td><u>#<span data-ppcond="154">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="155">155</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Reg class id: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#20RC" title='RC' data-ref="20RC">RC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" idx: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#21Idx" title='Idx' data-ref="21Idx">Idx</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="156">156</th><td><u>#<span data-ppcond="154">endif</span></u></td></tr>
<tr><th id="157">157</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unimplemented combination of reg class/subreg idx&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 157)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented combination of reg class/subreg idx"</q>);</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><b>namespace</b> {</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterRefs" title='(anonymous namespace)::RegisterRefs' data-ref="(anonymousnamespace)::RegisterRefs">RegisterRefs</dfn> {</td></tr>
<tr><th id="163">163</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-type='std::vector&lt;BT::RegisterRef&gt;' data-ref="(anonymousnamespace)::RegisterRefs::Vector">Vector</dfn>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><b>public</b>:</td></tr>
<tr><th id="166">166</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterRefs::RegisterRefs' data-type='void (anonymous namespace)::RegisterRefs::RegisterRefs(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE">RegisterRefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="25MI">MI</dfn>) : <a class="tu member" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='w' data-ref="(anonymousnamespace)::RegisterRefs::Vector">Vector</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT0_">(</a><a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()) {</td></tr>
<tr><th id="167">167</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="26i" title='i' data-type='unsigned int' data-ref="26i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="27n" title='n' data-type='unsigned int' data-ref="27n">n</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='m' data-ref="(anonymousnamespace)::RegisterRefs::Vector">Vector</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a> &lt; <a class="local col7 ref" href="#27n" title='n' data-ref="27n">n</a>; ++<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>) {</td></tr>
<tr><th id="168">168</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="28MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="28MO">MO</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>);</td></tr>
<tr><th id="169">169</th><td>      <b>if</b> (<a class="local col8 ref" href="#28MO" title='MO' data-ref="28MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="170">170</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='m' data-ref="(anonymousnamespace)::RegisterRefs::Vector">Vector</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>]</a> <a class="ref" href="BitTracker.h.html#140" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSEOS1_">=</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE">(</a><a class="local col8 ref" href="#28MO" title='MO' data-ref="28MO">MO</a>);</td></tr>
<tr><th id="171">171</th><td>      <i>// For indices that don't correspond to registers, the entry will</i></td></tr>
<tr><th id="172">172</th><td><i>      // remain constructed via the default constructor.</i></td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td>  }</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv" title='(anonymous namespace)::RegisterRefs::size' data-type='size_t (anonymous namespace)::RegisterRefs::size() const' data-ref="_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv">size</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='m' data-ref="(anonymousnamespace)::RegisterRefs::Vector">Vector</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-type='const BT::RegisterRef &amp; (anonymous namespace)::RegisterRefs::operator[](unsigned int n) const' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="29n" title='n' data-type='unsigned int' data-ref="29n">n</dfn>) <em>const</em> {</td></tr>
<tr><th id="179">179</th><td>    <i>// The main purpose of this operator is to assert with bad argument.</i></td></tr>
<tr><th id="180">180</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (n &lt; Vector.size()) ? void (0) : __assert_fail (&quot;n &lt; Vector.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 180, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#29n" title='n' data-ref="29n">n</a> &lt; <a class="tu member" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='m' data-ref="(anonymousnamespace)::RegisterRefs::Vector">Vector</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="181">181</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='m' data-ref="(anonymousnamespace)::RegisterRefs::Vector">Vector</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#29n" title='n' data-ref="29n">n</a>]</a>;</td></tr>
<tr><th id="182">182</th><td>  }</td></tr>
<tr><th id="183">183</th><td>};</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><em>bool</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def" id="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluate' data-ref="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                <em>const</em> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col1 decl" id="31Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="31Inputs">Inputs</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col2 decl" id="32Outputs" title='Outputs' data-type='CellMapType &amp;' data-ref="32Outputs">Outputs</dfn>) <em>const</em> {</td></tr>
<tr><th id="190">190</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33NumDefs" title='NumDefs' data-type='unsigned int' data-ref="33NumDefs">NumDefs</dfn> = <var>0</var>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i>// Sanity verification: there should not be any defs with subregisters.</i></td></tr>
<tr><th id="195">195</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="34MO">MO</dfn> : <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="196">196</th><td>    <b>if</b> (!<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="197">197</th><td>      <b>continue</b>;</td></tr>
<tr><th id="198">198</th><td>    <a class="local col3 ref" href="#33NumDefs" title='NumDefs' data-ref="33NumDefs">NumDefs</a>++;</td></tr>
<tr><th id="199">199</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.getSubReg() == 0) ? void (0) : __assert_fail (&quot;MO.getSubReg() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 199, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>);</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (<a class="local col3 ref" href="#33NumDefs" title='NumDefs' data-ref="33NumDefs">NumDefs</a> == <var>0</var>)</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35Opc" title='Opc' data-type='unsigned int' data-ref="35Opc">Opc</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="208">208</th><td>    <b>switch</b> (<a class="local col5 ref" href="#35Opc" title='Opc' data-ref="35Opc">Opc</a>) {</td></tr>
<tr><th id="209">209</th><td>      <i>// These instructions may be marked as mayLoad, but they are generating</i></td></tr>
<tr><th id="210">210</th><td><i>      // immediate values, so skip them.</i></td></tr>
<tr><th id="211">211</th><td>      <b>case</b> <span class='error' title="use of undeclared identifier &apos;CONST32&apos;; did you mean &apos;HexagonISD::CONST32&apos;?"><a class="enum" href="HexagonISelLowering.h.html#llvm::HexagonISD::NodeType::CONST32" title='llvm::HexagonISD::NodeType::CONST32' data-ref="llvm::HexagonISD::NodeType::CONST32"><span class="namespace">CONST32</span></a></span>:</td></tr>
<tr><th id="212">212</th><td>      <b>case</b> <span class='error' title="use of undeclared identifier &apos;CONST64&apos;">CONST64</span>:</td></tr>
<tr><th id="213">213</th><td>        <b>break</b>;</td></tr>
<tr><th id="214">214</th><td>      <b>default</b>:</td></tr>
<tr><th id="215">215</th><td>        <b>return</b> <a class="member" href="#_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateLoad' data-ref="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateLoad</a>(<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>, <a class="local col1 ref" href="#31Inputs" title='Inputs' data-ref="31Inputs">Inputs</a>, <span class='refarg'><a class="local col2 ref" href="#32Outputs" title='Outputs' data-ref="32Outputs">Outputs</a></span>);</td></tr>
<tr><th id="216">216</th><td>    }</td></tr>
<tr><th id="217">217</th><td>  }</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <i>// Check COPY instructions that copy formal parameters into virtual</i></td></tr>
<tr><th id="220">220</th><td><i>  // registers. Such parameters can be sign- or zero-extended at the</i></td></tr>
<tr><th id="221">221</th><td><i>  // call site, and we should take advantage of this knowledge. The MRI</i></td></tr>
<tr><th id="222">222</th><td><i>  // keeps a list of pairs of live-in physical and virtual registers,</i></td></tr>
<tr><th id="223">223</th><td><i>  // which provides information about which virtual registers will hold</i></td></tr>
<tr><th id="224">224</th><td><i>  // the argument values. The function will still contain instructions</i></td></tr>
<tr><th id="225">225</th><td><i>  // defining those virtual registers, and in practice those are COPY</i></td></tr>
<tr><th id="226">226</th><td><i>  // instructions from a physical to a virtual register. In such cases,</i></td></tr>
<tr><th id="227">227</th><td><i>  // applying the argument extension to the virtual register can be seen</i></td></tr>
<tr><th id="228">228</th><td><i>  // as simply mirroring the extension that had already been applied to</i></td></tr>
<tr><th id="229">229</th><td><i>  // the physical register at the call site. If the defining instruction</i></td></tr>
<tr><th id="230">230</th><td><i>  // was not a COPY, it would not be clear how to mirror that extension</i></td></tr>
<tr><th id="231">231</th><td><i>  // on the callee's side. For that reason, only check COPY instructions</i></td></tr>
<tr><th id="232">232</th><td><i>  // for potential extensions.</i></td></tr>
<tr><th id="233">233</th><td>  <b>if</b> (<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateFormalCopy' data-ref="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateFormalCopy</a>(<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>, <a class="local col1 ref" href="#31Inputs" title='Inputs' data-ref="31Inputs">Inputs</a>, <span class='refarg'><a class="local col2 ref" href="#32Outputs" title='Outputs' data-ref="32Outputs">Outputs</a></span>))</td></tr>
<tr><th id="235">235</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <i>// Beyond this point, if any operand is a global, skip that instruction.</i></td></tr>
<tr><th id="239">239</th><td><i>  // The reason is that certain instructions that can take an immediate</i></td></tr>
<tr><th id="240">240</th><td><i>  // operand can also have a global symbol in that operand. To avoid</i></td></tr>
<tr><th id="241">241</th><td><i>  // checking what kind of operand a given instruction has individually</i></td></tr>
<tr><th id="242">242</th><td><i>  // for each instruction, do it here. Global symbols as operands gene-</i></td></tr>
<tr><th id="243">243</th><td><i>  // rally do not provide any useful information.</i></td></tr>
<tr><th id="244">244</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="36MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="36MO">MO</dfn> : <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="245">245</th><td>    <b>if</b> (<a class="local col6 ref" href="#36MO" title='MO' data-ref="36MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col6 ref" href="#36MO" title='MO' data-ref="36MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>() || <a class="local col6 ref" href="#36MO" title='MO' data-ref="36MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() || <a class="local col6 ref" href="#36MO" title='MO' data-ref="36MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() ||</td></tr>
<tr><th id="246">246</th><td>        <a class="local col6 ref" href="#36MO" title='MO' data-ref="36MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>())</td></tr>
<tr><th id="247">247</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterRefs" title='(anonymous namespace)::RegisterRefs' data-ref="(anonymousnamespace)::RegisterRefs">RegisterRefs</a> <dfn class="local col7 decl" id="37Reg" title='Reg' data-type='(anonymous namespace)::RegisterRefs' data-ref="37Reg">Reg</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterRefs::RegisterRefs' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE">(</a><a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>);</td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/op" data-ref="_M/op">op</dfn>(i) MI.getOperand(i)</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/rc" data-ref="_M/rc">rc</dfn>(i) <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>[i], <a class="local col1 ref" href="#31Inputs" title='Inputs' data-ref="31Inputs">Inputs</a>))</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/im" data-ref="_M/im">im</dfn>(i) <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(i).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i>// If the instruction has no register operands, skip it.</i></td></tr>
<tr><th id="256">256</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv" title='(anonymous namespace)::RegisterRefs::size' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="257">257</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i>// Record result for register in operand 0.</i></td></tr>
<tr><th id="260">260</th><td>  <em>auto</em> <dfn class="local col8 decl" id="38rr0" title='rr0' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:260:14)' data-ref="38rr0">rr0</dfn> = [<b>this</b>,Reg] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="39Val" title='Val' data-type='const BT::RegisterCell &amp;' data-ref="39Val">Val</dfn>, <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col0 decl" id="40Outputs" title='Outputs' data-type='CellMapType &amp;' data-ref="40Outputs">Outputs</dfn>)</td></tr>
<tr><th id="261">261</th><td>        -&gt; <em>bool</em> {</td></tr>
<tr><th id="262">262</th><td>    <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col9 ref" href="#39Val" title='Val' data-ref="39Val">Val</a>, <span class='refarg'><a class="local col0 ref" href="#40Outputs" title='Outputs' data-ref="40Outputs">Outputs</a></span>);</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="264">264</th><td>  };</td></tr>
<tr><th id="265">265</th><td>  <i>// Get the cell corresponding to the N-th operand.</i></td></tr>
<tr><th id="266">266</th><td>  <em>auto</em> <dfn class="local col1 decl" id="41cop" title='cop' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:266:14)' data-ref="41cop">cop</dfn> = [<b>this</b>, &amp;Reg, &amp;MI, &amp;Inputs](<em>unsigned</em> <dfn class="local col2 decl" id="42N" title='N' data-type='unsigned int' data-ref="42N">N</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="43W" title='W' data-type='uint16_t' data-ref="43W">W</dfn>) -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="268">268</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="44Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="44Op">Op</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42N" title='N' data-ref="42N">N</a>);</td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (<a class="local col4 ref" href="#44Op" title='Op' data-ref="44Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="270">270</th><td>      <b>return</b> <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="local col4 ref" href="#44Op" title='Op' data-ref="44Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <a class="local col3 ref" href="#43W" title='W' data-ref="43W">W</a>);</td></tr>
<tr><th id="271">271</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44Op" title='Op' data-ref="44Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="272">272</th><td>      <b>return</b> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col3 ref" href="#43W" title='W' data-ref="43W">W</a>);</td></tr>
<tr><th id="273">273</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getRegBitWidth(Reg[N]) == W &amp;&amp; &quot;Register width mismatch&quot;) ? void (0) : __assert_fail (&quot;getRegBitWidth(Reg[N]) == W &amp;&amp; \&quot;Register width mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 273, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>[<a class="local col2 ref" href="#42N" title='N' data-ref="42N">N</a>]) == <a class="local col3 ref" href="#43W" title='W' data-ref="43W">W</a> &amp;&amp; <q>"Register width mismatch"</q>);</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[N], Inputs))" data-ref="_M/rc">rc</a>(<a class="local col2 ref" href="#42N" title='N' data-ref="42N">N</a>);</td></tr>
<tr><th id="275">275</th><td>  };</td></tr>
<tr><th id="276">276</th><td>  <i>// Extract RW low bits of the cell.</i></td></tr>
<tr><th id="277">277</th><td>  <em>auto</em> <dfn class="local col5 decl" id="45lo" title='lo' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:277:13)' data-ref="45lo">lo</dfn> = [<b>this</b>] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="46RC" title='RC' data-type='const BT::RegisterCell &amp;' data-ref="46RC">RC</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="47RW" title='RW' data-type='uint16_t' data-ref="47RW">RW</dfn>)</td></tr>
<tr><th id="278">278</th><td>        -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="279">279</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RW &lt;= RC.width()) ? void (0) : __assert_fail (&quot;RW &lt;= RC.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 279, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#47RW" title='RW' data-ref="47RW">RW</a> &lt;= <a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="280">280</th><td>    <b>return</b> <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>, <var>0</var>, <a class="local col7 ref" href="#47RW" title='RW' data-ref="47RW">RW</a>);</td></tr>
<tr><th id="281">281</th><td>  };</td></tr>
<tr><th id="282">282</th><td>  <i>// Extract RW high bits of the cell.</i></td></tr>
<tr><th id="283">283</th><td>  <em>auto</em> <dfn class="local col8 decl" id="48hi" title='hi' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:283:13)' data-ref="48hi">hi</dfn> = [<b>this</b>] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="49RC" title='RC' data-type='const BT::RegisterCell &amp;' data-ref="49RC">RC</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="50RW" title='RW' data-type='uint16_t' data-ref="50RW">RW</dfn>)</td></tr>
<tr><th id="284">284</th><td>        -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="285">285</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="51W" title='W' data-type='uint16_t' data-ref="51W">W</dfn> = <a class="local col9 ref" href="#49RC" title='RC' data-ref="49RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="286">286</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RW &lt;= W) ? void (0) : __assert_fail (&quot;RW &lt;= W&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 286, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#50RW" title='RW' data-ref="50RW">RW</a> &lt;= <a class="local col1 ref" href="#51W" title='W' data-ref="51W">W</a>);</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col9 ref" href="#49RC" title='RC' data-ref="49RC">RC</a>, <a class="local col1 ref" href="#51W" title='W' data-ref="51W">W</a>-<a class="local col0 ref" href="#50RW" title='RW' data-ref="50RW">RW</a>, <a class="local col1 ref" href="#51W" title='W' data-ref="51W">W</a>);</td></tr>
<tr><th id="288">288</th><td>  };</td></tr>
<tr><th id="289">289</th><td>  <i>// Extract N-th halfword (counting from the least significant position).</i></td></tr>
<tr><th id="290">290</th><td>  <em>auto</em> <dfn class="local col2 decl" id="52half" title='half' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:290:15)' data-ref="52half">half</dfn> = [<b>this</b>] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="53RC" title='RC' data-type='const BT::RegisterCell &amp;' data-ref="53RC">RC</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="54N" title='N' data-type='unsigned int' data-ref="54N">N</dfn>)</td></tr>
<tr><th id="291">291</th><td>        -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="292">292</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N*16+16 &lt;= RC.width()) ? void (0) : __assert_fail (&quot;N*16+16 &lt;= RC.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 292, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#54N" title='N' data-ref="54N">N</a>*<var>16</var>+<var>16</var> &lt;= <a class="local col3 ref" href="#53RC" title='RC' data-ref="53RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col3 ref" href="#53RC" title='RC' data-ref="53RC">RC</a>, <a class="local col4 ref" href="#54N" title='N' data-ref="54N">N</a>*<var>16</var>, <a class="local col4 ref" href="#54N" title='N' data-ref="54N">N</a>*<var>16</var>+<var>16</var>);</td></tr>
<tr><th id="294">294</th><td>  };</td></tr>
<tr><th id="295">295</th><td>  <i>// Shuffle bits (pick even/odd from cells and merge into result).</i></td></tr>
<tr><th id="296">296</th><td>  <em>auto</em> <dfn class="local col5 decl" id="55shuffle" title='shuffle' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:296:18)' data-ref="55shuffle">shuffle</dfn> = [<b>this</b>] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="56Rs" title='Rs' data-type='const BT::RegisterCell &amp;' data-ref="56Rs">Rs</dfn>, <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="57Rt" title='Rt' data-type='const BT::RegisterCell &amp;' data-ref="57Rt">Rt</dfn>,</td></tr>
<tr><th id="297">297</th><td>                         <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="58BW" title='BW' data-type='uint16_t' data-ref="58BW">BW</dfn>, <em>bool</em> <dfn class="local col9 decl" id="59Odd" title='Odd' data-type='bool' data-ref="59Odd">Odd</dfn>) -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="298">298</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="60I" title='I' data-type='uint16_t' data-ref="60I">I</dfn> = <a class="local col9 ref" href="#59Odd" title='Odd' data-ref="59Odd">Odd</a>, <dfn class="local col1 decl" id="61Ws" title='Ws' data-type='uint16_t' data-ref="61Ws">Ws</dfn> = <a class="local col6 ref" href="#56Rs" title='Rs' data-ref="56Rs">Rs</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="299">299</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ws == Rt.width()) ? void (0) : __assert_fail (&quot;Ws == Rt.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 299, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#61Ws" title='Ws' data-ref="61Ws">Ws</a> == <a class="local col7 ref" href="#57Rt" title='Rt' data-ref="57Rt">Rt</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="300">300</th><td>    <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="62RC" title='RC' data-type='RegisterCell' data-ref="62RC">RC</dfn> = <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col7 ref" href="#57Rt" title='Rt' data-ref="57Rt">Rt</a>, <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>*<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>, <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>*<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>+<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>).<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col6 ref" href="#56Rs" title='Rs' data-ref="56Rs">Rs</a>, <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>*<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>, <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>*<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>+<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>));</td></tr>
<tr><th id="301">301</th><td>    <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a> += <var>2</var>;</td></tr>
<tr><th id="302">302</th><td>    <b>while</b> (<a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>*<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a> &lt; <a class="local col1 ref" href="#61Ws" title='Ws' data-ref="61Ws">Ws</a>) {</td></tr>
<tr><th id="303">303</th><td>      <a class="local col2 ref" href="#62RC" title='RC' data-ref="62RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col7 ref" href="#57Rt" title='Rt' data-ref="57Rt">Rt</a>, <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>*<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>, <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>*<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>+<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>)).<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col6 ref" href="#56Rs" title='Rs' data-ref="56Rs">Rs</a>, <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>*<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>, <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>*<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>+<a class="local col8 ref" href="#58BW" title='BW' data-ref="58BW">BW</a>));</td></tr>
<tr><th id="304">304</th><td>      <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a> += <var>2</var>;</td></tr>
<tr><th id="305">305</th><td>    }</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <a class="local col2 ref" href="#62RC" title='RC' data-ref="62RC">RC</a>;</td></tr>
<tr><th id="307">307</th><td>  };</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i>// The bitwidth of the 0th operand. In most (if not all) of the</i></td></tr>
<tr><th id="310">310</th><td><i>  // instructions below, the 0th operand is the defined register.</i></td></tr>
<tr><th id="311">311</th><td><i>  // Pre-compute the bitwidth here, because it is needed in many cases</i></td></tr>
<tr><th id="312">312</th><td><i>  // cases below.</i></td></tr>
<tr><th id="313">313</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="63W0" title='W0' data-type='uint16_t' data-ref="63W0">W0</dfn> = (<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> != <var>0</var>) ? <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>) : <var>0</var>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <i>// Register id of the 0th operand. It can be 0.</i></td></tr>
<tr><th id="316">316</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64Reg0" title='Reg0' data-type='unsigned int' data-ref="64Reg0">Reg0</dfn> = <a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <b>switch</b> (<a class="local col5 ref" href="#35Opc" title='Opc' data-ref="35Opc">Opc</a>) {</td></tr>
<tr><th id="319">319</th><td>    <i>// Transfer immediate:</i></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_tfrsi&apos;">A2_tfrsi</span>:</td></tr>
<tr><th id="322">322</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_tfrpi&apos;">A2_tfrpi</span>:</td></tr>
<tr><th id="323">323</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;CONST32&apos;; did you mean &apos;HexagonISD::CONST32&apos;?"><a class="enum" href="HexagonISelLowering.h.html#llvm::HexagonISD::NodeType::CONST32" title='llvm::HexagonISD::NodeType::CONST32' data-ref="llvm::HexagonISD::NodeType::CONST32"><span class="namespace">CONST32</span></a></span>:</td></tr>
<tr><th id="324">324</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;CONST64&apos;">CONST64</span>:</td></tr>
<tr><th id="325">325</th><td>      <b>return</b> <a class="local col8 ref" href="#38rr0" title='rr0' data-ref="38rr0">rr0</a>(<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col3 ref" href="#63W0" title='W0' data-ref="63W0">W0</a>), <a class="local col2 ref" href="#32Outputs" title='Outputs' data-ref="32Outputs">Outputs</a>);</td></tr>
<tr><th id="326">326</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PS_false&apos;">PS_false</span>:</td></tr>
<tr><th id="327">327</th><td>      <b>return</b> rr0(RegisterCell(W0).fill(<var>0</var>, W0, BT::BitValue::Zero), Outputs);</td></tr>
<tr><th id="328">328</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PS_true&apos;">PS_true</span>:</td></tr>
<tr><th id="329">329</th><td>      <b>return</b> rr0(RegisterCell(W0).fill(<var>0</var>, W0, BT::BitValue::One), Outputs);</td></tr>
<tr><th id="330">330</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PS_fi&apos;">PS_fi</span>: {</td></tr>
<tr><th id="331">331</th><td>      <em>int</em> FI = <a class="macro" href="#251" title="MI.getOperand(1)" data-ref="_M/op">op</a>(<var>1</var>).getIndex();</td></tr>
<tr><th id="332">332</th><td>      <em>int</em> Off = <a class="macro" href="#251" title="MI.getOperand(2)" data-ref="_M/op">op</a>(<var>2</var>).getImm();</td></tr>
<tr><th id="333">333</th><td>      <em>unsigned</em> A = MFI.getObjectAlignment(FI) + std::abs(Off);</td></tr>
<tr><th id="334">334</th><td>      <em>unsigned</em> L = countTrailingZeros(A);</td></tr>
<tr><th id="335">335</th><td>      RegisterCell RC = RegisterCell::self(Reg[<var>0</var>].Reg, W0);</td></tr>
<tr><th id="336">336</th><td>      RC.fill(<var>0</var>, L, BT::BitValue::Zero);</td></tr>
<tr><th id="337">337</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="338">338</th><td>    }</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <i>// Transfer register:</i></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_tfr&apos;">A2_tfr</span>:</td></tr>
<tr><th id="343">343</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_tfrp&apos;">A2_tfrp</span>:</td></tr>
<tr><th id="344">344</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_pxfer_map&apos;">C2_pxfer_map</span>:</td></tr>
<tr><th id="345">345</th><td>      <b>return</b> rr0(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), Outputs);</td></tr>
<tr><th id="346">346</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_tfrpr&apos;">C2_tfrpr</span>: {</td></tr>
<tr><th id="347">347</th><td>      uint16_t RW = W0;</td></tr>
<tr><th id="348">348</th><td>      uint16_t PW = <var>8</var>; <i>// XXX Pred size: getRegBitWidth(Reg[1]);</i></td></tr>
<tr><th id="349">349</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PW &lt;= RW) ? void (0) : __assert_fail (&quot;PW &lt;= RW&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 349, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(PW &lt;= RW);</td></tr>
<tr><th id="350">350</th><td>      RegisterCell PC = eXTR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>0</var>, PW);</td></tr>
<tr><th id="351">351</th><td>      RegisterCell RC = RegisterCell(RW).insert(PC, BT::BitMask(<var>0</var>, PW-<var>1</var>));</td></tr>
<tr><th id="352">352</th><td>      RC.fill(PW, RW, BT::BitValue::Zero);</td></tr>
<tr><th id="353">353</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="354">354</th><td>    }</td></tr>
<tr><th id="355">355</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_tfrrp&apos;">C2_tfrrp</span>: {</td></tr>
<tr><th id="356">356</th><td>      uint16_t RW = W0;</td></tr>
<tr><th id="357">357</th><td>      uint16_t PW = <var>8</var>; <i>// XXX Pred size: getRegBitWidth(Reg[1]);</i></td></tr>
<tr><th id="358">358</th><td>      RegisterCell RC = RegisterCell::self(Reg[<var>0</var>].Reg, RW);</td></tr>
<tr><th id="359">359</th><td>      RC.fill(PW, RW, BT::BitValue::Zero);</td></tr>
<tr><th id="360">360</th><td>      <b>return</b> rr0(eINS(RC, eXTR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>0</var>, PW), <var>0</var>), Outputs);</td></tr>
<tr><th id="361">361</th><td>    }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>    <i>// Arithmetic:</i></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_abs&apos;">A2_abs</span>:</td></tr>
<tr><th id="366">366</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_absp&apos;">A2_absp</span>:</td></tr>
<tr><th id="367">367</th><td>      <i>// TODO</i></td></tr>
<tr><th id="368">368</th><td>      <b>break</b>;</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addsp&apos;">A2_addsp</span>: {</td></tr>
<tr><th id="371">371</th><td>      uint16_t W1 = getRegBitWidth(Reg[<var>1</var>]);</td></tr>
<tr><th id="372">372</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W0 == 64 &amp;&amp; W1 == 32) ? void (0) : __assert_fail (&quot;W0 == 64 &amp;&amp; W1 == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 372, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(W0 == <var>64</var> &amp;&amp; W1 == <var>32</var>);</td></tr>
<tr><th id="373">373</th><td>      RegisterCell CW = RegisterCell(W0).insert(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), BT::BitMask(<var>0</var>, W1-<var>1</var>));</td></tr>
<tr><th id="374">374</th><td>      RegisterCell RC = eADD(eSXT(CW, W1), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>));</td></tr>
<tr><th id="375">375</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="376">376</th><td>    }</td></tr>
<tr><th id="377">377</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_add&apos;">A2_add</span>:</td></tr>
<tr><th id="378">378</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addp&apos;">A2_addp</span>:</td></tr>
<tr><th id="379">379</th><td>      <b>return</b> rr0(eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="380">380</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_addi&apos;">A2_addi</span>:</td></tr>
<tr><th id="381">381</th><td>      <b>return</b> rr0(eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), W0)), Outputs);</td></tr>
<tr><th id="382">382</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_addi_asl_ri&apos;">S4_addi_asl_ri</span>: {</td></tr>
<tr><th id="383">383</th><td>      RegisterCell RC = eADD(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="384">384</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_addi_lsr_ri&apos;">S4_addi_lsr_ri</span>: {</td></tr>
<tr><th id="387">387</th><td>      RegisterCell RC = eADD(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="388">388</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="389">389</th><td>    }</td></tr>
<tr><th id="390">390</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_addaddi&apos;">S4_addaddi</span>: {</td></tr>
<tr><th id="391">391</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), W0)));</td></tr>
<tr><th id="392">392</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="393">393</th><td>    }</td></tr>
<tr><th id="394">394</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_mpyri_addi&apos;">M4_mpyri_addi</span>: {</td></tr>
<tr><th id="395">395</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), W0));</td></tr>
<tr><th id="396">396</th><td>      RegisterCell RC = eADD(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), lo(M, W0));</td></tr>
<tr><th id="397">397</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="398">398</th><td>    }</td></tr>
<tr><th id="399">399</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_mpyrr_addi&apos;">M4_mpyrr_addi</span>: {</td></tr>
<tr><th id="400">400</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>));</td></tr>
<tr><th id="401">401</th><td>      RegisterCell RC = eADD(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), lo(M, W0));</td></tr>
<tr><th id="402">402</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="403">403</th><td>    }</td></tr>
<tr><th id="404">404</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_mpyri_addr_u2&apos;">M4_mpyri_addr_u2</span>: {</td></tr>
<tr><th id="405">405</th><td>      RegisterCell M = eMLS(eIMM(<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), W0), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>));</td></tr>
<tr><th id="406">406</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), lo(M, W0));</td></tr>
<tr><th id="407">407</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="408">408</th><td>    }</td></tr>
<tr><th id="409">409</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_mpyri_addr&apos;">M4_mpyri_addr</span>: {</td></tr>
<tr><th id="410">410</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), W0));</td></tr>
<tr><th id="411">411</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), lo(M, W0));</td></tr>
<tr><th id="412">412</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="413">413</th><td>    }</td></tr>
<tr><th id="414">414</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_mpyrr_addr&apos;">M4_mpyrr_addr</span>: {</td></tr>
<tr><th id="415">415</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>));</td></tr>
<tr><th id="416">416</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), lo(M, W0));</td></tr>
<tr><th id="417">417</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="418">418</th><td>    }</td></tr>
<tr><th id="419">419</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_subaddi&apos;">S4_subaddi</span>: {</td></tr>
<tr><th id="420">420</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eSUB(eIMM(<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), W0), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)));</td></tr>
<tr><th id="421">421</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="422">422</th><td>    }</td></tr>
<tr><th id="423">423</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_accii&apos;">M2_accii</span>: {</td></tr>
<tr><th id="424">424</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), W0)));</td></tr>
<tr><th id="425">425</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="426">426</th><td>    }</td></tr>
<tr><th id="427">427</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_acci&apos;">M2_acci</span>: {</td></tr>
<tr><th id="428">428</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)));</td></tr>
<tr><th id="429">429</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="430">430</th><td>    }</td></tr>
<tr><th id="431">431</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_subacc&apos;">M2_subacc</span>: {</td></tr>
<tr><th id="432">432</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)));</td></tr>
<tr><th id="433">433</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="434">434</th><td>    }</td></tr>
<tr><th id="435">435</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_addasl_rrri&apos;">S2_addasl_rrri</span>: {</td></tr>
<tr><th id="436">436</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="437">437</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="438">438</th><td>    }</td></tr>
<tr><th id="439">439</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_addipc&apos;">C4_addipc</span>: {</td></tr>
<tr><th id="440">440</th><td>      RegisterCell RPC = RegisterCell::self(Reg[<var>0</var>].Reg, W0);</td></tr>
<tr><th id="441">441</th><td>      RPC.fill(<var>0</var>, <var>2</var>, BT::BitValue::Zero);</td></tr>
<tr><th id="442">442</th><td>      <b>return</b> rr0(eADD(RPC, eIMM(<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), W0)), Outputs);</td></tr>
<tr><th id="443">443</th><td>    }</td></tr>
<tr><th id="444">444</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_sub&apos;">A2_sub</span>:</td></tr>
<tr><th id="445">445</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subp&apos;">A2_subp</span>:</td></tr>
<tr><th id="446">446</th><td>      <b>return</b> rr0(eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="447">447</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_subri&apos;">A2_subri</span>:</td></tr>
<tr><th id="448">448</th><td>      <b>return</b> rr0(eSUB(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="449">449</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_subi_asl_ri&apos;">S4_subi_asl_ri</span>: {</td></tr>
<tr><th id="450">450</th><td>      RegisterCell RC = eSUB(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="451">451</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="452">452</th><td>    }</td></tr>
<tr><th id="453">453</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_subi_lsr_ri&apos;">S4_subi_lsr_ri</span>: {</td></tr>
<tr><th id="454">454</th><td>      RegisterCell RC = eSUB(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="455">455</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="456">456</th><td>    }</td></tr>
<tr><th id="457">457</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_naccii&apos;">M2_naccii</span>: {</td></tr>
<tr><th id="458">458</th><td>      RegisterCell RC = eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), W0)));</td></tr>
<tr><th id="459">459</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="460">460</th><td>    }</td></tr>
<tr><th id="461">461</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_nacci&apos;">M2_nacci</span>: {</td></tr>
<tr><th id="462">462</th><td>      RegisterCell RC = eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)));</td></tr>
<tr><th id="463">463</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="464">464</th><td>    }</td></tr>
<tr><th id="465">465</th><td>    <i>// 32-bit negation is done by "Rd = A2_subri 0, Rs"</i></td></tr>
<tr><th id="466">466</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_negp&apos;">A2_negp</span>:</td></tr>
<tr><th id="467">467</th><td>      <b>return</b> rr0(eSUB(eIMM(<var>0</var>, W0), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)), Outputs);</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpy_up&apos;">M2_mpy_up</span>: {</td></tr>
<tr><th id="470">470</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>));</td></tr>
<tr><th id="471">471</th><td>      <b>return</b> rr0(hi(M, W0), Outputs);</td></tr>
<tr><th id="472">472</th><td>    }</td></tr>
<tr><th id="473">473</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_dpmpyss_s0&apos;">M2_dpmpyss_s0</span>:</td></tr>
<tr><th id="474">474</th><td>      <b>return</b> rr0(eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="475">475</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_dpmpyss_acc_s0&apos;">M2_dpmpyss_acc_s0</span>:</td></tr>
<tr><th id="476">476</th><td>      <b>return</b> rr0(eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="477">477</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_dpmpyss_nac_s0&apos;">M2_dpmpyss_nac_s0</span>:</td></tr>
<tr><th id="478">478</th><td>      <b>return</b> rr0(eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="479">479</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyi&apos;">M2_mpyi</span>: {</td></tr>
<tr><th id="480">480</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>));</td></tr>
<tr><th id="481">481</th><td>      <b>return</b> rr0(lo(M, W0), Outputs);</td></tr>
<tr><th id="482">482</th><td>    }</td></tr>
<tr><th id="483">483</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_macsip&apos;">M2_macsip</span>: {</td></tr>
<tr><th id="484">484</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), W0));</td></tr>
<tr><th id="485">485</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), lo(M, W0));</td></tr>
<tr><th id="486">486</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="487">487</th><td>    }</td></tr>
<tr><th id="488">488</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_macsin&apos;">M2_macsin</span>: {</td></tr>
<tr><th id="489">489</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), W0));</td></tr>
<tr><th id="490">490</th><td>      RegisterCell RC = eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), lo(M, W0));</td></tr>
<tr><th id="491">491</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="492">492</th><td>    }</td></tr>
<tr><th id="493">493</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_maci&apos;">M2_maci</span>: {</td></tr>
<tr><th id="494">494</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>));</td></tr>
<tr><th id="495">495</th><td>      RegisterCell RC = eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), lo(M, W0));</td></tr>
<tr><th id="496">496</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="497">497</th><td>    }</td></tr>
<tr><th id="498">498</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpysmi&apos;">M2_mpysmi</span>: {</td></tr>
<tr><th id="499">499</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), W0));</td></tr>
<tr><th id="500">500</th><td>      <b>return</b> rr0(lo(M, <var>32</var>), Outputs);</td></tr>
<tr><th id="501">501</th><td>    }</td></tr>
<tr><th id="502">502</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpysin&apos;">M2_mpysin</span>: {</td></tr>
<tr><th id="503">503</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eIMM(-<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), W0));</td></tr>
<tr><th id="504">504</th><td>      <b>return</b> rr0(lo(M, <var>32</var>), Outputs);</td></tr>
<tr><th id="505">505</th><td>    }</td></tr>
<tr><th id="506">506</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpysip&apos;">M2_mpysip</span>: {</td></tr>
<tr><th id="507">507</th><td>      RegisterCell M = eMLS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), W0));</td></tr>
<tr><th id="508">508</th><td>      <b>return</b> rr0(lo(M, <var>32</var>), Outputs);</td></tr>
<tr><th id="509">509</th><td>    }</td></tr>
<tr><th id="510">510</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_mpyu_up&apos;">M2_mpyu_up</span>: {</td></tr>
<tr><th id="511">511</th><td>      RegisterCell M = eMLU(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>));</td></tr>
<tr><th id="512">512</th><td>      <b>return</b> rr0(hi(M, W0), Outputs);</td></tr>
<tr><th id="513">513</th><td>    }</td></tr>
<tr><th id="514">514</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_dpmpyuu_s0&apos;">M2_dpmpyuu_s0</span>:</td></tr>
<tr><th id="515">515</th><td>      <b>return</b> rr0(eMLU(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="516">516</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_dpmpyuu_acc_s0&apos;">M2_dpmpyuu_acc_s0</span>:</td></tr>
<tr><th id="517">517</th><td>      <b>return</b> rr0(eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eMLU(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="518">518</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M2_dpmpyuu_nac_s0&apos;">M2_dpmpyuu_nac_s0</span>:</td></tr>
<tr><th id="519">519</th><td>      <b>return</b> rr0(eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eMLU(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="520">520</th><td>    <i>//case M2_mpysu_up:</i></td></tr>
<tr><th id="521">521</th><td><i></i></td></tr>
<tr><th id="522">522</th><td><i>    // Logical/bitwise:</i></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_andir&apos;">A2_andir</span>:</td></tr>
<tr><th id="525">525</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), W0)), Outputs);</td></tr>
<tr><th id="526">526</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_and&apos;">A2_and</span>:</td></tr>
<tr><th id="527">527</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_andp&apos;">A2_andp</span>:</td></tr>
<tr><th id="528">528</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="529">529</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_andn&apos;">A4_andn</span>:</td></tr>
<tr><th id="530">530</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_andnp&apos;">A4_andnp</span>:</td></tr>
<tr><th id="531">531</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>))), Outputs);</td></tr>
<tr><th id="532">532</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_andi_asl_ri&apos;">S4_andi_asl_ri</span>: {</td></tr>
<tr><th id="533">533</th><td>      RegisterCell RC = eAND(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="534">534</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="535">535</th><td>    }</td></tr>
<tr><th id="536">536</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_andi_lsr_ri&apos;">S4_andi_lsr_ri</span>: {</td></tr>
<tr><th id="537">537</th><td>      RegisterCell RC = eAND(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="538">538</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="539">539</th><td>    }</td></tr>
<tr><th id="540">540</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_and_and&apos;">M4_and_and</span>:</td></tr>
<tr><th id="541">541</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="542">542</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_and_andn&apos;">M4_and_andn</span>:</td></tr>
<tr><th id="543">543</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), Outputs);</td></tr>
<tr><th id="544">544</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_and_or&apos;">M4_and_or</span>:</td></tr>
<tr><th id="545">545</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="546">546</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_and_xor&apos;">M4_and_xor</span>:</td></tr>
<tr><th id="547">547</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="548">548</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_orir&apos;">A2_orir</span>:</td></tr>
<tr><th id="549">549</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), W0)), Outputs);</td></tr>
<tr><th id="550">550</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_or&apos;">A2_or</span>:</td></tr>
<tr><th id="551">551</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_orp&apos;">A2_orp</span>:</td></tr>
<tr><th id="552">552</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="553">553</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_orn&apos;">A4_orn</span>:</td></tr>
<tr><th id="554">554</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_ornp&apos;">A4_ornp</span>:</td></tr>
<tr><th id="555">555</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>))), Outputs);</td></tr>
<tr><th id="556">556</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_ori_asl_ri&apos;">S4_ori_asl_ri</span>: {</td></tr>
<tr><th id="557">557</th><td>      RegisterCell RC = eORL(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="558">558</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="559">559</th><td>    }</td></tr>
<tr><th id="560">560</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_ori_lsr_ri&apos;">S4_ori_lsr_ri</span>: {</td></tr>
<tr><th id="561">561</th><td>      RegisterCell RC = eORL(eIMM(<a class="macro" href="#253" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), W0), eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="562">562</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="563">563</th><td>    }</td></tr>
<tr><th id="564">564</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_or_and&apos;">M4_or_and</span>:</td></tr>
<tr><th id="565">565</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="566">566</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_or_andn&apos;">M4_or_andn</span>:</td></tr>
<tr><th id="567">567</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), Outputs);</td></tr>
<tr><th id="568">568</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_or_andi&apos;">S4_or_andi</span>:</td></tr>
<tr><th id="569">569</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_or_andix&apos;">S4_or_andix</span>: {</td></tr>
<tr><th id="570">570</th><td>      RegisterCell RC = eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), W0)));</td></tr>
<tr><th id="571">571</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="572">572</th><td>    }</td></tr>
<tr><th id="573">573</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_or_ori&apos;">S4_or_ori</span>: {</td></tr>
<tr><th id="574">574</th><td>      RegisterCell RC = eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eIMM(<a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), W0)));</td></tr>
<tr><th id="575">575</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="576">576</th><td>    }</td></tr>
<tr><th id="577">577</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_or_or&apos;">M4_or_or</span>:</td></tr>
<tr><th id="578">578</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="579">579</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_or_xor&apos;">M4_or_xor</span>:</td></tr>
<tr><th id="580">580</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="581">581</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_xor&apos;">A2_xor</span>:</td></tr>
<tr><th id="582">582</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_xorp&apos;">A2_xorp</span>:</td></tr>
<tr><th id="583">583</th><td>      <b>return</b> rr0(eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="584">584</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_xor_and&apos;">M4_xor_and</span>:</td></tr>
<tr><th id="585">585</th><td>      <b>return</b> rr0(eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="586">586</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_xor_andn&apos;">M4_xor_andn</span>:</td></tr>
<tr><th id="587">587</th><td>      <b>return</b> rr0(eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), Outputs);</td></tr>
<tr><th id="588">588</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_xor_or&apos;">M4_xor_or</span>:</td></tr>
<tr><th id="589">589</th><td>      <b>return</b> rr0(eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="590">590</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_xor_xacc&apos;">M4_xor_xacc</span>:</td></tr>
<tr><th id="591">591</th><td>      <b>return</b> rr0(eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="592">592</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_not&apos;">A2_not</span>:</td></tr>
<tr><th id="593">593</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_notp&apos;">A2_notp</span>:</td></tr>
<tr><th id="594">594</th><td>      <b>return</b> rr0(eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)), Outputs);</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r&apos;">S2_asl_i_r</span>:</td></tr>
<tr><th id="597">597</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p&apos;">S2_asl_i_p</span>:</td></tr>
<tr><th id="598">598</th><td>      <b>return</b> rr0(eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="599">599</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_aslh&apos;">A2_aslh</span>:</td></tr>
<tr><th id="600">600</th><td>      <b>return</b> rr0(eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>16</var>), Outputs);</td></tr>
<tr><th id="601">601</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_acc&apos;">S2_asl_i_r_acc</span>:</td></tr>
<tr><th id="602">602</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_acc&apos;">S2_asl_i_p_acc</span>:</td></tr>
<tr><th id="603">603</th><td>      <b>return</b> rr0(eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="604">604</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_nac&apos;">S2_asl_i_r_nac</span>:</td></tr>
<tr><th id="605">605</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_nac&apos;">S2_asl_i_p_nac</span>:</td></tr>
<tr><th id="606">606</th><td>      <b>return</b> rr0(eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="607">607</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_and&apos;">S2_asl_i_r_and</span>:</td></tr>
<tr><th id="608">608</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_and&apos;">S2_asl_i_p_and</span>:</td></tr>
<tr><th id="609">609</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="610">610</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_or&apos;">S2_asl_i_r_or</span>:</td></tr>
<tr><th id="611">611</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_or&apos;">S2_asl_i_p_or</span>:</td></tr>
<tr><th id="612">612</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="613">613</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_r_xacc&apos;">S2_asl_i_r_xacc</span>:</td></tr>
<tr><th id="614">614</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_p_xacc&apos;">S2_asl_i_p_xacc</span>:</td></tr>
<tr><th id="615">615</th><td>      <b>return</b> rr0(eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="616">616</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_vh&apos;">S2_asl_i_vh</span>:</td></tr>
<tr><th id="617">617</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asl_i_vw&apos;">S2_asl_i_vw</span>:</td></tr>
<tr><th id="618">618</th><td>      <i>// TODO</i></td></tr>
<tr><th id="619">619</th><td>      <b>break</b>;</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r&apos;">S2_asr_i_r</span>:</td></tr>
<tr><th id="622">622</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p&apos;">S2_asr_i_p</span>:</td></tr>
<tr><th id="623">623</th><td>      <b>return</b> rr0(eASR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="624">624</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_asrh&apos;">A2_asrh</span>:</td></tr>
<tr><th id="625">625</th><td>      <b>return</b> rr0(eASR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>16</var>), Outputs);</td></tr>
<tr><th id="626">626</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_acc&apos;">S2_asr_i_r_acc</span>:</td></tr>
<tr><th id="627">627</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p_acc&apos;">S2_asr_i_p_acc</span>:</td></tr>
<tr><th id="628">628</th><td>      <b>return</b> rr0(eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="629">629</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_nac&apos;">S2_asr_i_r_nac</span>:</td></tr>
<tr><th id="630">630</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p_nac&apos;">S2_asr_i_p_nac</span>:</td></tr>
<tr><th id="631">631</th><td>      <b>return</b> rr0(eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="632">632</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_and&apos;">S2_asr_i_r_and</span>:</td></tr>
<tr><th id="633">633</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p_and&apos;">S2_asr_i_p_and</span>:</td></tr>
<tr><th id="634">634</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="635">635</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_or&apos;">S2_asr_i_r_or</span>:</td></tr>
<tr><th id="636">636</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_p_or&apos;">S2_asr_i_p_or</span>:</td></tr>
<tr><th id="637">637</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eASR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="638">638</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_rnd&apos;">S2_asr_i_r_rnd</span>: {</td></tr>
<tr><th id="639">639</th><td>      <i>// The input is first sign-extended to 64 bits, then the output</i></td></tr>
<tr><th id="640">640</th><td><i>      // is truncated back to 32 bits.</i></td></tr>
<tr><th id="641">641</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W0 == 32) ? void (0) : __assert_fail (&quot;W0 == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 641, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(W0 == <var>32</var>);</td></tr>
<tr><th id="642">642</th><td>      RegisterCell XC = eSXT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>).cat(eIMM(<var>0</var>, W0)), W0);</td></tr>
<tr><th id="643">643</th><td>      RegisterCell RC = eASR(eADD(eASR(XC, <a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)), eIMM(<var>1</var>, <var>2</var>*W0)), <var>1</var>);</td></tr>
<tr><th id="644">644</th><td>      <b>return</b> rr0(eXTR(RC, <var>0</var>, W0), Outputs);</td></tr>
<tr><th id="645">645</th><td>    }</td></tr>
<tr><th id="646">646</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_r_rnd_goodsyntax&apos;">S2_asr_i_r_rnd_goodsyntax</span>: {</td></tr>
<tr><th id="647">647</th><td>      int64_t S = <a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>);</td></tr>
<tr><th id="648">648</th><td>      <b>if</b> (S == <var>0</var>)</td></tr>
<tr><th id="649">649</th><td>        <b>return</b> rr0(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), Outputs);</td></tr>
<tr><th id="650">650</th><td>      <i>// Result: S2_asr_i_r_rnd Rs, u5-1</i></td></tr>
<tr><th id="651">651</th><td>      RegisterCell XC = eSXT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>).cat(eIMM(<var>0</var>, W0)), W0);</td></tr>
<tr><th id="652">652</th><td>      RegisterCell RC = eLSR(eADD(eASR(XC, S-<var>1</var>), eIMM(<var>1</var>, <var>2</var>*W0)), <var>1</var>);</td></tr>
<tr><th id="653">653</th><td>      <b>return</b> rr0(eXTR(RC, <var>0</var>, W0), Outputs);</td></tr>
<tr><th id="654">654</th><td>    }</td></tr>
<tr><th id="655">655</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_r_vh&apos;">S2_asr_r_vh</span>:</td></tr>
<tr><th id="656">656</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_vw&apos;">S2_asr_i_vw</span>:</td></tr>
<tr><th id="657">657</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_asr_i_svw_trun&apos;">S2_asr_i_svw_trun</span>:</td></tr>
<tr><th id="658">658</th><td>      <i>// TODO</i></td></tr>
<tr><th id="659">659</th><td>      <b>break</b>;</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r&apos;">S2_lsr_i_r</span>:</td></tr>
<tr><th id="662">662</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p&apos;">S2_lsr_i_p</span>:</td></tr>
<tr><th id="663">663</th><td>      <b>return</b> rr0(eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="664">664</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_acc&apos;">S2_lsr_i_r_acc</span>:</td></tr>
<tr><th id="665">665</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_acc&apos;">S2_lsr_i_p_acc</span>:</td></tr>
<tr><th id="666">666</th><td>      <b>return</b> rr0(eADD(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="667">667</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_nac&apos;">S2_lsr_i_r_nac</span>:</td></tr>
<tr><th id="668">668</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_nac&apos;">S2_lsr_i_p_nac</span>:</td></tr>
<tr><th id="669">669</th><td>      <b>return</b> rr0(eSUB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="670">670</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_and&apos;">S2_lsr_i_r_and</span>:</td></tr>
<tr><th id="671">671</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_and&apos;">S2_lsr_i_p_and</span>:</td></tr>
<tr><th id="672">672</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="673">673</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_or&apos;">S2_lsr_i_r_or</span>:</td></tr>
<tr><th id="674">674</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_or&apos;">S2_lsr_i_p_or</span>:</td></tr>
<tr><th id="675">675</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="676">676</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_r_xacc&apos;">S2_lsr_i_r_xacc</span>:</td></tr>
<tr><th id="677">677</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_lsr_i_p_xacc&apos;">S2_lsr_i_p_xacc</span>:</td></tr>
<tr><th id="678">678</th><td>      <b>return</b> rr0(eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eLSR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_clrbit_i&apos;">S2_clrbit_i</span>: {</td></tr>
<tr><th id="681">681</th><td>      RegisterCell RC = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="682">682</th><td>      RC[<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)] = BT::BitValue::Zero;</td></tr>
<tr><th id="683">683</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="684">684</th><td>    }</td></tr>
<tr><th id="685">685</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_setbit_i&apos;">S2_setbit_i</span>: {</td></tr>
<tr><th id="686">686</th><td>      RegisterCell RC = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="687">687</th><td>      RC[<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)] = BT::BitValue::One;</td></tr>
<tr><th id="688">688</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="689">689</th><td>    }</td></tr>
<tr><th id="690">690</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_togglebit_i&apos;">S2_togglebit_i</span>: {</td></tr>
<tr><th id="691">691</th><td>      RegisterCell RC = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="692">692</th><td>      uint16_t BX = <a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>);</td></tr>
<tr><th id="693">693</th><td>      RC[BX] = RC[BX].is(<var>0</var>) ? BT::BitValue::One</td></tr>
<tr><th id="694">694</th><td>                            : RC[BX].is(<var>1</var>) ? BT::BitValue::Zero</td></tr>
<tr><th id="695">695</th><td>                                           : BT::BitValue::self();</td></tr>
<tr><th id="696">696</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="697">697</th><td>    }</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_bitspliti&apos;">A4_bitspliti</span>: {</td></tr>
<tr><th id="700">700</th><td>      uint16_t W1 = getRegBitWidth(Reg[<var>1</var>]);</td></tr>
<tr><th id="701">701</th><td>      uint16_t BX = <a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>);</td></tr>
<tr><th id="702">702</th><td>      <i>// Res.uw[1] = Rs[bx+1:], Res.uw[0] = Rs[0:bx]</i></td></tr>
<tr><th id="703">703</th><td>      <em>const</em> BT::BitValue Zero = BT::BitValue::Zero;</td></tr>
<tr><th id="704">704</th><td>      RegisterCell RZ = RegisterCell(W0).fill(BX, W1, Zero)</td></tr>
<tr><th id="705">705</th><td>                                        .fill(W1+(W1-BX), W0, Zero);</td></tr>
<tr><th id="706">706</th><td>      RegisterCell BF1 = eXTR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>0</var>, BX), BF2 = eXTR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), BX, W1);</td></tr>
<tr><th id="707">707</th><td>      RegisterCell RC = eINS(eINS(RZ, BF1, <var>0</var>), BF2, W1);</td></tr>
<tr><th id="708">708</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="709">709</th><td>    }</td></tr>
<tr><th id="710">710</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_extract&apos;">S4_extract</span>:</td></tr>
<tr><th id="711">711</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_extractp&apos;">S4_extractp</span>:</td></tr>
<tr><th id="712">712</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_extractu&apos;">S2_extractu</span>:</td></tr>
<tr><th id="713">713</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_extractup&apos;">S2_extractup</span>: {</td></tr>
<tr><th id="714">714</th><td>      uint16_t Wd = <a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), Of = <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>);</td></tr>
<tr><th id="715">715</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Wd &lt;= W0) ? void (0) : __assert_fail (&quot;Wd &lt;= W0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 715, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Wd &lt;= W0);</td></tr>
<tr><th id="716">716</th><td>      <b>if</b> (Wd == <var>0</var>)</td></tr>
<tr><th id="717">717</th><td>        <b>return</b> rr0(eIMM(<var>0</var>, W0), Outputs);</td></tr>
<tr><th id="718">718</th><td>      <i>// If the width extends beyond the register size, pad the register</i></td></tr>
<tr><th id="719">719</th><td><i>      // with 0 bits.</i></td></tr>
<tr><th id="720">720</th><td>      RegisterCell Pad = (Wd+Of &gt; W0) ? <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>).cat(eIMM(<var>0</var>, Wd+Of-W0)) : <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="721">721</th><td>      RegisterCell Ext = eXTR(Pad, Of, Wd+Of);</td></tr>
<tr><th id="722">722</th><td>      <i>// Ext is short, need to extend it with 0s or sign bit.</i></td></tr>
<tr><th id="723">723</th><td>      RegisterCell RC = RegisterCell(W0).insert(Ext, BT::BitMask(<var>0</var>, Wd-<var>1</var>));</td></tr>
<tr><th id="724">724</th><td>      <b>if</b> (Opc == <span class='error' title="use of undeclared identifier &apos;S2_extractu&apos;">S2_extractu</span> || Opc == <span class='error' title="use of undeclared identifier &apos;S2_extractup&apos;">S2_extractup</span>)</td></tr>
<tr><th id="725">725</th><td>        <b>return</b> rr0(eZXT(RC, Wd), Outputs);</td></tr>
<tr><th id="726">726</th><td>      <b>return</b> rr0(eSXT(RC, Wd), Outputs);</td></tr>
<tr><th id="727">727</th><td>    }</td></tr>
<tr><th id="728">728</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_insert&apos;">S2_insert</span>:</td></tr>
<tr><th id="729">729</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_insertp&apos;">S2_insertp</span>: {</td></tr>
<tr><th id="730">730</th><td>      uint16_t Wd = <a class="macro" href="#253" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), Of = <a class="macro" href="#253" title="MI.getOperand(4).getImm()" data-ref="_M/im">im</a>(<var>4</var>);</td></tr>
<tr><th id="731">731</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Wd &lt; W0 &amp;&amp; Of &lt; W0) ? void (0) : __assert_fail (&quot;Wd &lt; W0 &amp;&amp; Of &lt; W0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 731, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Wd &lt; W0 &amp;&amp; Of &lt; W0);</td></tr>
<tr><th id="732">732</th><td>      <i>// If Wd+Of exceeds W0, the inserted bits are truncated.</i></td></tr>
<tr><th id="733">733</th><td>      <b>if</b> (Wd+Of &gt; W0)</td></tr>
<tr><th id="734">734</th><td>        Wd = W0-Of;</td></tr>
<tr><th id="735">735</th><td>      <b>if</b> (Wd == <var>0</var>)</td></tr>
<tr><th id="736">736</th><td>        <b>return</b> rr0(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), Outputs);</td></tr>
<tr><th id="737">737</th><td>      <b>return</b> rr0(eINS(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eXTR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>0</var>, Wd), Of), Outputs);</td></tr>
<tr><th id="738">738</th><td>    }</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>    <i>// Bit permutations:</i></td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combineii&apos;">A2_combineii</span>:</td></tr>
<tr><th id="743">743</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_combineii&apos;">A4_combineii</span>:</td></tr>
<tr><th id="744">744</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_combineir&apos;">A4_combineir</span>:</td></tr>
<tr><th id="745">745</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_combineri&apos;">A4_combineri</span>:</td></tr>
<tr><th id="746">746</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combinew&apos;">A2_combinew</span>:</td></tr>
<tr><th id="747">747</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;V6_vcombine&apos;">V6_vcombine</span>:</td></tr>
<tr><th id="748">748</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W0 % 2 == 0) ? void (0) : __assert_fail (&quot;W0 % 2 == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 748, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(W0 % <var>2</var> == <var>0</var>);</td></tr>
<tr><th id="749">749</th><td>      <b>return</b> <a class="local col8 ref" href="#38rr0" title='rr0' data-ref="38rr0">rr0</a>(<a class="local col1 ref" href="#41cop" title='cop' data-ref="41cop">cop</a>(<var>2</var>, <a class="local col3 ref" href="#63W0" title='W0' data-ref="63W0">W0</a>/<var>2</var>).<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="local col1 ref" href="#41cop" title='cop' data-ref="41cop">cop</a>(<var>1</var>, <a class="local col3 ref" href="#63W0" title='W0' data-ref="63W0">W0</a>/<var>2</var>)), <a class="local col2 ref" href="#32Outputs" title='Outputs' data-ref="32Outputs">Outputs</a>);</td></tr>
<tr><th id="750">750</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combine_ll&apos;">A2_combine_ll</span>:</td></tr>
<tr><th id="751">751</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combine_lh&apos;">A2_combine_lh</span>:</td></tr>
<tr><th id="752">752</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combine_hl&apos;">A2_combine_hl</span>:</td></tr>
<tr><th id="753">753</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_combine_hh&apos;">A2_combine_hh</span>: {</td></tr>
<tr><th id="754">754</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W0 == 32) ? void (0) : __assert_fail (&quot;W0 == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 754, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(W0 == <var>32</var>);</td></tr>
<tr><th id="755">755</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getRegBitWidth(Reg[1]) == 32 &amp;&amp; getRegBitWidth(Reg[2]) == 32) ? void (0) : __assert_fail (&quot;getRegBitWidth(Reg[1]) == 32 &amp;&amp; getRegBitWidth(Reg[2]) == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 755, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(getRegBitWidth(Reg[<var>1</var>]) == <var>32</var> &amp;&amp; getRegBitWidth(Reg[<var>2</var>]) == <var>32</var>);</td></tr>
<tr><th id="756">756</th><td>      <i>// Low half in the output is 0 for _ll and _hl, 1 otherwise:</i></td></tr>
<tr><th id="757">757</th><td>      <em>unsigned</em> LoH = !(Opc == <span class='error' title="use of undeclared identifier &apos;A2_combine_ll&apos;">A2_combine_ll</span> || Opc == <span class='error' title="use of undeclared identifier &apos;A2_combine_hl&apos;">A2_combine_hl</span>);</td></tr>
<tr><th id="758">758</th><td>      <i>// High half in the output is 0 for _ll and _lh, 1 otherwise:</i></td></tr>
<tr><th id="759">759</th><td>      <em>unsigned</em> HiH = !(Opc == <span class='error' title="use of undeclared identifier &apos;A2_combine_ll&apos;">A2_combine_ll</span> || Opc == <span class='error' title="use of undeclared identifier &apos;A2_combine_lh&apos;">A2_combine_lh</span>);</td></tr>
<tr><th id="760">760</th><td>      RegisterCell R1 = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="761">761</th><td>      RegisterCell R2 = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>);</td></tr>
<tr><th id="762">762</th><td>      RegisterCell RC = half(R2, LoH).cat(half(R1, HiH));</td></tr>
<tr><th id="763">763</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="764">764</th><td>    }</td></tr>
<tr><th id="765">765</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_packhl&apos;">S2_packhl</span>: {</td></tr>
<tr><th id="766">766</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W0 == 64) ? void (0) : __assert_fail (&quot;W0 == 64&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 766, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(W0 == <var>64</var>);</td></tr>
<tr><th id="767">767</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getRegBitWidth(Reg[1]) == 32 &amp;&amp; getRegBitWidth(Reg[2]) == 32) ? void (0) : __assert_fail (&quot;getRegBitWidth(Reg[1]) == 32 &amp;&amp; getRegBitWidth(Reg[2]) == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 767, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(getRegBitWidth(Reg[<var>1</var>]) == <var>32</var> &amp;&amp; getRegBitWidth(Reg[<var>2</var>]) == <var>32</var>);</td></tr>
<tr><th id="768">768</th><td>      RegisterCell R1 = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="769">769</th><td>      RegisterCell R2 = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>);</td></tr>
<tr><th id="770">770</th><td>      RegisterCell RC = half(R2, <var>0</var>).cat(half(R1, <var>0</var>)).cat(half(R2, <var>1</var>))</td></tr>
<tr><th id="771">771</th><td>                                   .cat(half(R1, <var>1</var>));</td></tr>
<tr><th id="772">772</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="773">773</th><td>    }</td></tr>
<tr><th id="774">774</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_shuffeb&apos;">S2_shuffeb</span>: {</td></tr>
<tr><th id="775">775</th><td>      RegisterCell RC = shuffle(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>8</var>, <b>false</b>);</td></tr>
<tr><th id="776">776</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="777">777</th><td>    }</td></tr>
<tr><th id="778">778</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_shuffeh&apos;">S2_shuffeh</span>: {</td></tr>
<tr><th id="779">779</th><td>      RegisterCell RC = shuffle(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>16</var>, <b>false</b>);</td></tr>
<tr><th id="780">780</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="781">781</th><td>    }</td></tr>
<tr><th id="782">782</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_shuffob&apos;">S2_shuffob</span>: {</td></tr>
<tr><th id="783">783</th><td>      RegisterCell RC = shuffle(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>8</var>, <b>true</b>);</td></tr>
<tr><th id="784">784</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="785">785</th><td>    }</td></tr>
<tr><th id="786">786</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_shuffoh&apos;">S2_shuffoh</span>: {</td></tr>
<tr><th id="787">787</th><td>      RegisterCell RC = shuffle(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>16</var>, <b>true</b>);</td></tr>
<tr><th id="788">788</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="789">789</th><td>    }</td></tr>
<tr><th id="790">790</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_mask&apos;">C2_mask</span>: {</td></tr>
<tr><th id="791">791</th><td>      uint16_t WR = W0;</td></tr>
<tr><th id="792">792</th><td>      uint16_t WP = <var>8</var>; <i>// XXX Pred size: getRegBitWidth(Reg[1]);</i></td></tr>
<tr><th id="793">793</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WR == 64 &amp;&amp; WP == 8) ? void (0) : __assert_fail (&quot;WR == 64 &amp;&amp; WP == 8&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 793, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(WR == <var>64</var> &amp;&amp; WP == <var>8</var>);</td></tr>
<tr><th id="794">794</th><td>      RegisterCell R1 = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="795">795</th><td>      RegisterCell RC(WR);</td></tr>
<tr><th id="796">796</th><td>      <b>for</b> (uint16_t i = <var>0</var>; i &lt; WP; ++i) {</td></tr>
<tr><th id="797">797</th><td>        <em>const</em> BT::BitValue &amp;V = R1[i];</td></tr>
<tr><th id="798">798</th><td>        BT::BitValue F = (V.is(<var>0</var>) || V.is(<var>1</var>)) ? V : BT::BitValue::self();</td></tr>
<tr><th id="799">799</th><td>        RC.fill(i*<var>8</var>, i*<var>8</var>+<var>8</var>, F);</td></tr>
<tr><th id="800">800</th><td>      }</td></tr>
<tr><th id="801">801</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="802">802</th><td>    }</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>    <i>// Mux:</i></td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_muxii&apos;">C2_muxii</span>:</td></tr>
<tr><th id="807">807</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_muxir&apos;">C2_muxir</span>:</td></tr>
<tr><th id="808">808</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_muxri&apos;">C2_muxri</span>:</td></tr>
<tr><th id="809">809</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_mux&apos;">C2_mux</span>: {</td></tr>
<tr><th id="810">810</th><td>      BT::BitValue PC0 = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)[<var>0</var>];</td></tr>
<tr><th id="811">811</th><td>      RegisterCell R2 = cop(<var>2</var>, W0);</td></tr>
<tr><th id="812">812</th><td>      RegisterCell R3 = cop(<var>3</var>, W0);</td></tr>
<tr><th id="813">813</th><td>      <b>if</b> (PC0.is(<var>0</var>) || PC0.is(<var>1</var>))</td></tr>
<tr><th id="814">814</th><td>        <b>return</b> rr0(RegisterCell::ref(PC0 ? R2 : R3), Outputs);</td></tr>
<tr><th id="815">815</th><td>      R2.meet(R3, Reg[<var>0</var>].Reg);</td></tr>
<tr><th id="816">816</th><td>      <b>return</b> rr0(R2, Outputs);</td></tr>
<tr><th id="817">817</th><td>    }</td></tr>
<tr><th id="818">818</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_vmux&apos;">C2_vmux</span>:</td></tr>
<tr><th id="819">819</th><td>      <i>// TODO</i></td></tr>
<tr><th id="820">820</th><td>      <b>break</b>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>    <i>// Sign- and zero-extension:</i></td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_sxtb&apos;">A2_sxtb</span>:</td></tr>
<tr><th id="825">825</th><td>      <b>return</b> rr0(eSXT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>8</var>), Outputs);</td></tr>
<tr><th id="826">826</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_sxth&apos;">A2_sxth</span>:</td></tr>
<tr><th id="827">827</th><td>      <b>return</b> rr0(eSXT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>16</var>), Outputs);</td></tr>
<tr><th id="828">828</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_sxtw&apos;">A2_sxtw</span>: {</td></tr>
<tr><th id="829">829</th><td>      uint16_t W1 = getRegBitWidth(Reg[<var>1</var>]);</td></tr>
<tr><th id="830">830</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W0 == 64 &amp;&amp; W1 == 32) ? void (0) : __assert_fail (&quot;W0 == 64 &amp;&amp; W1 == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 830, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(W0 == <var>64</var> &amp;&amp; W1 == <var>32</var>);</td></tr>
<tr><th id="831">831</th><td>      RegisterCell RC = eSXT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>).cat(eIMM(<var>0</var>, W1)), W1);</td></tr>
<tr><th id="832">832</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="833">833</th><td>    }</td></tr>
<tr><th id="834">834</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_zxtb&apos;">A2_zxtb</span>:</td></tr>
<tr><th id="835">835</th><td>      <b>return</b> rr0(eZXT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>8</var>), Outputs);</td></tr>
<tr><th id="836">836</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_zxth&apos;">A2_zxth</span>:</td></tr>
<tr><th id="837">837</th><td>      <b>return</b> rr0(eZXT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>16</var>), Outputs);</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>    <i>// Saturations</i></td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_satb&apos;">A2_satb</span>:</td></tr>
<tr><th id="842">842</th><td>      <b>return</b> rr0(eSXT(RegisterCell::self(<var>0</var>, W0).regify(Reg0), <var>8</var>), Outputs);</td></tr>
<tr><th id="843">843</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_sath&apos;">A2_sath</span>:</td></tr>
<tr><th id="844">844</th><td>      <b>return</b> rr0(eSXT(RegisterCell::self(<var>0</var>, W0).regify(Reg0), <var>16</var>), Outputs);</td></tr>
<tr><th id="845">845</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_satub&apos;">A2_satub</span>:</td></tr>
<tr><th id="846">846</th><td>      <b>return</b> rr0(eZXT(RegisterCell::self(<var>0</var>, W0).regify(Reg0), <var>8</var>), Outputs);</td></tr>
<tr><th id="847">847</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_satuh&apos;">A2_satuh</span>:</td></tr>
<tr><th id="848">848</th><td>      <b>return</b> rr0(eZXT(RegisterCell::self(<var>0</var>, W0).regify(Reg0), <var>16</var>), Outputs);</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>    <i>// Bit count:</i></td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_cl0&apos;">S2_cl0</span>:</td></tr>
<tr><th id="853">853</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_cl0p&apos;">S2_cl0p</span>:</td></tr>
<tr><th id="854">854</th><td>      <i>// Always produce a 32-bit result.</i></td></tr>
<tr><th id="855">855</th><td>      <b>return</b> rr0(eCLB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <b>false</b><i>/*bit*/</i>, <var>32</var>), Outputs);</td></tr>
<tr><th id="856">856</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_cl1&apos;">S2_cl1</span>:</td></tr>
<tr><th id="857">857</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_cl1p&apos;">S2_cl1p</span>:</td></tr>
<tr><th id="858">858</th><td>      <b>return</b> rr0(eCLB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <b>true</b><i>/*bit*/</i>, <var>32</var>), Outputs);</td></tr>
<tr><th id="859">859</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_clb&apos;">S2_clb</span>:</td></tr>
<tr><th id="860">860</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_clbp&apos;">S2_clbp</span>: {</td></tr>
<tr><th id="861">861</th><td>      uint16_t W1 = getRegBitWidth(Reg[<var>1</var>]);</td></tr>
<tr><th id="862">862</th><td>      RegisterCell R1 = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="863">863</th><td>      BT::BitValue TV = R1[W1-<var>1</var>];</td></tr>
<tr><th id="864">864</th><td>      <b>if</b> (TV.is(<var>0</var>) || TV.is(<var>1</var>))</td></tr>
<tr><th id="865">865</th><td>        <b>return</b> rr0(eCLB(R1, TV, <var>32</var>), Outputs);</td></tr>
<tr><th id="866">866</th><td>      <b>break</b>;</td></tr>
<tr><th id="867">867</th><td>    }</td></tr>
<tr><th id="868">868</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_ct0&apos;">S2_ct0</span>:</td></tr>
<tr><th id="869">869</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_ct0p&apos;">S2_ct0p</span>:</td></tr>
<tr><th id="870">870</th><td>      <b>return</b> rr0(eCTB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <b>false</b><i>/*bit*/</i>, <var>32</var>), Outputs);</td></tr>
<tr><th id="871">871</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_ct1&apos;">S2_ct1</span>:</td></tr>
<tr><th id="872">872</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_ct1p&apos;">S2_ct1p</span>:</td></tr>
<tr><th id="873">873</th><td>      <b>return</b> rr0(eCTB(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <b>true</b><i>/*bit*/</i>, <var>32</var>), Outputs);</td></tr>
<tr><th id="874">874</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S5_popcountp&apos;">S5_popcountp</span>:</td></tr>
<tr><th id="875">875</th><td>      <i>// TODO</i></td></tr>
<tr><th id="876">876</th><td>      <b>break</b>;</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_all8&apos;">C2_all8</span>: {</td></tr>
<tr><th id="879">879</th><td>      RegisterCell P1 = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="880">880</th><td>      <em>bool</em> Has0 = <b>false</b>, All1 = <b>true</b>;</td></tr>
<tr><th id="881">881</th><td>      <b>for</b> (uint16_t i = <var>0</var>; i &lt; <var>8</var><i>/*XXX*/</i>; ++i) {</td></tr>
<tr><th id="882">882</th><td>        <b>if</b> (!P1[i].is(<var>1</var>))</td></tr>
<tr><th id="883">883</th><td>          All1 = <b>false</b>;</td></tr>
<tr><th id="884">884</th><td>        <b>if</b> (!P1[i].is(<var>0</var>))</td></tr>
<tr><th id="885">885</th><td>          <b>continue</b>;</td></tr>
<tr><th id="886">886</th><td>        Has0 = <b>true</b>;</td></tr>
<tr><th id="887">887</th><td>        <b>break</b>;</td></tr>
<tr><th id="888">888</th><td>      }</td></tr>
<tr><th id="889">889</th><td>      <b>if</b> (!Has0 &amp;&amp; !All1)</td></tr>
<tr><th id="890">890</th><td>        <b>break</b>;</td></tr>
<tr><th id="891">891</th><td>      RegisterCell RC(W0);</td></tr>
<tr><th id="892">892</th><td>      RC.fill(<var>0</var>, W0, (All1 ? BT::BitValue::One : BT::BitValue::Zero));</td></tr>
<tr><th id="893">893</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="894">894</th><td>    }</td></tr>
<tr><th id="895">895</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_any8&apos;">C2_any8</span>: {</td></tr>
<tr><th id="896">896</th><td>      RegisterCell P1 = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="897">897</th><td>      <em>bool</em> Has1 = <b>false</b>, All0 = <b>true</b>;</td></tr>
<tr><th id="898">898</th><td>      <b>for</b> (uint16_t i = <var>0</var>; i &lt; <var>8</var><i>/*XXX*/</i>; ++i) {</td></tr>
<tr><th id="899">899</th><td>        <b>if</b> (!P1[i].is(<var>0</var>))</td></tr>
<tr><th id="900">900</th><td>          All0 = <b>false</b>;</td></tr>
<tr><th id="901">901</th><td>        <b>if</b> (!P1[i].is(<var>1</var>))</td></tr>
<tr><th id="902">902</th><td>          <b>continue</b>;</td></tr>
<tr><th id="903">903</th><td>        Has1 = <b>true</b>;</td></tr>
<tr><th id="904">904</th><td>        <b>break</b>;</td></tr>
<tr><th id="905">905</th><td>      }</td></tr>
<tr><th id="906">906</th><td>      <b>if</b> (!Has1 &amp;&amp; !All0)</td></tr>
<tr><th id="907">907</th><td>        <b>break</b>;</td></tr>
<tr><th id="908">908</th><td>      RegisterCell RC(W0);</td></tr>
<tr><th id="909">909</th><td>      RC.fill(<var>0</var>, W0, (Has1 ? BT::BitValue::One : BT::BitValue::Zero));</td></tr>
<tr><th id="910">910</th><td>      <b>return</b> rr0(RC, Outputs);</td></tr>
<tr><th id="911">911</th><td>    }</td></tr>
<tr><th id="912">912</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_and&apos;">C2_and</span>:</td></tr>
<tr><th id="913">913</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="914">914</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_andn&apos;">C2_andn</span>:</td></tr>
<tr><th id="915">915</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>))), Outputs);</td></tr>
<tr><th id="916">916</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_not&apos;">C2_not</span>:</td></tr>
<tr><th id="917">917</th><td>      <b>return</b> rr0(eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)), Outputs);</td></tr>
<tr><th id="918">918</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_or&apos;">C2_or</span>:</td></tr>
<tr><th id="919">919</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="920">920</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_orn&apos;">C2_orn</span>:</td></tr>
<tr><th id="921">921</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>))), Outputs);</td></tr>
<tr><th id="922">922</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_xor&apos;">C2_xor</span>:</td></tr>
<tr><th id="923">923</th><td>      <b>return</b> rr0(eXOR(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), Outputs);</td></tr>
<tr><th id="924">924</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_and_and&apos;">C4_and_and</span>:</td></tr>
<tr><th id="925">925</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="926">926</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_and_andn&apos;">C4_and_andn</span>:</td></tr>
<tr><th id="927">927</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), Outputs);</td></tr>
<tr><th id="928">928</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_and_or&apos;">C4_and_or</span>:</td></tr>
<tr><th id="929">929</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="930">930</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_and_orn&apos;">C4_and_orn</span>:</td></tr>
<tr><th id="931">931</th><td>      <b>return</b> rr0(eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), Outputs);</td></tr>
<tr><th id="932">932</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_or_and&apos;">C4_or_and</span>:</td></tr>
<tr><th id="933">933</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="934">934</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_or_andn&apos;">C4_or_andn</span>:</td></tr>
<tr><th id="935">935</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eAND(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), Outputs);</td></tr>
<tr><th id="936">936</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_or_or&apos;">C4_or_or</span>:</td></tr>
<tr><th id="937">937</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), Outputs);</td></tr>
<tr><th id="938">938</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_or_orn&apos;">C4_or_orn</span>:</td></tr>
<tr><th id="939">939</th><td>      <b>return</b> rr0(eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), eORL(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), eNOT(<a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), Outputs);</td></tr>
<tr><th id="940">940</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_bitsclr&apos;">C2_bitsclr</span>:</td></tr>
<tr><th id="941">941</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_bitsclri&apos;">C2_bitsclri</span>:</td></tr>
<tr><th id="942">942</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_bitsset&apos;">C2_bitsset</span>:</td></tr>
<tr><th id="943">943</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_nbitsclr&apos;">C4_nbitsclr</span>:</td></tr>
<tr><th id="944">944</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_nbitsclri&apos;">C4_nbitsclri</span>:</td></tr>
<tr><th id="945">945</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C4_nbitsset&apos;">C4_nbitsset</span>:</td></tr>
<tr><th id="946">946</th><td>      <i>// TODO</i></td></tr>
<tr><th id="947">947</th><td>      <b>break</b>;</td></tr>
<tr><th id="948">948</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S2_tstbit_i&apos;">S2_tstbit_i</span>:</td></tr>
<tr><th id="949">949</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;S4_ntstbit_i&apos;">S4_ntstbit_i</span>: {</td></tr>
<tr><th id="950">950</th><td>      BT::BitValue V = <a class="macro" href="#252" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)[<a class="macro" href="#253" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)];</td></tr>
<tr><th id="951">951</th><td>      <b>if</b> (V.is(<var>0</var>) || V.is(<var>1</var>)) {</td></tr>
<tr><th id="952">952</th><td>        <i>// If instruction is S2_tstbit_i, test for 1, otherwise test for 0.</i></td></tr>
<tr><th id="953">953</th><td>        <em>bool</em> TV = (Opc == <span class='error' title="use of undeclared identifier &apos;S2_tstbit_i&apos;">S2_tstbit_i</span>);</td></tr>
<tr><th id="954">954</th><td>        BT::BitValue F = V.is(TV) ? BT::BitValue::One : BT::BitValue::Zero;</td></tr>
<tr><th id="955">955</th><td>        <b>return</b> rr0(RegisterCell(W0).fill(<var>0</var>, W0, F), Outputs);</td></tr>
<tr><th id="956">956</th><td>      }</td></tr>
<tr><th id="957">957</th><td>      <b>break</b>;</td></tr>
<tr><th id="958">958</th><td>    }</td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td>    <b>default</b>:</td></tr>
<tr><th id="961">961</th><td>      <i>// For instructions that define a single predicate registers, store</i></td></tr>
<tr><th id="962">962</th><td><i>      // the low 8 bits of the register only.</i></td></tr>
<tr><th id="963">963</th><td>      <b>if</b> (<em>unsigned</em> <dfn class="local col5 decl" id="65DefR" title='DefR' data-type='unsigned int' data-ref="65DefR"><a class="local col5 ref" href="#65DefR" title='DefR' data-ref="65DefR">DefR</a></dfn> = <a class="member" href="#_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE" title='llvm::HexagonEvaluator::getUniqueDefVReg' data-ref="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE">getUniqueDefVReg</a>(<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>)) {</td></tr>
<tr><th id="964">964</th><td>        <b>if</b> (MRI.getRegClass(DefR) == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>) {</td></tr>
<tr><th id="965">965</th><td>          <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="66PD" title='PD' data-type='BT::RegisterRef' data-ref="66PD">PD</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col5 ref" href="#65DefR" title='DefR' data-ref="65DefR">DefR</a>, <var>0</var>);</td></tr>
<tr><th id="966">966</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="67RW" title='RW' data-type='uint16_t' data-ref="67RW">RW</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col6 ref" href="#66PD" title='PD' data-ref="66PD">PD</a>);</td></tr>
<tr><th id="967">967</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="68PW" title='PW' data-type='uint16_t' data-ref="68PW">PW</dfn> = <var>8</var>; <i>// XXX Pred size: getRegBitWidth(Reg[1]);</i></td></tr>
<tr><th id="968">968</th><td>          <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="69RC" title='RC' data-type='RegisterCell' data-ref="69RC">RC</dfn> = <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<a class="local col5 ref" href="#65DefR" title='DefR' data-ref="65DefR">DefR</a>, <a class="local col7 ref" href="#67RW" title='RW' data-ref="67RW">RW</a>);</td></tr>
<tr><th id="969">969</th><td>          <a class="local col9 ref" href="#69RC" title='RC' data-ref="69RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col8 ref" href="#68PW" title='PW' data-ref="68PW">PW</a>, <a class="local col7 ref" href="#67RW" title='RW' data-ref="67RW">RW</a>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>);</td></tr>
<tr><th id="970">970</th><td>          <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col6 ref" href="#66PD" title='PD' data-ref="66PD">PD</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col9 ref" href="#69RC" title='RC' data-ref="69RC">RC</a>, <span class='refarg'><a class="local col2 ref" href="#32Outputs" title='Outputs' data-ref="32Outputs">Outputs</a></span>);</td></tr>
<tr><th id="971">971</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="972">972</th><td>        }</td></tr>
<tr><th id="973">973</th><td>      }</td></tr>
<tr><th id="974">974</th><td>      <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<a class="virtual member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::BitTracker::MachineEvaluator::evaluate' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluate</a>(<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>, <a class="local col1 ref" href="#31Inputs" title='Inputs' data-ref="31Inputs">Inputs</a>, <span class='refarg'><a class="local col2 ref" href="#32Outputs" title='Outputs' data-ref="32Outputs">Outputs</a></span>);</td></tr>
<tr><th id="975">975</th><td>  }</td></tr>
<tr><th id="976">976</th><td>  <u>#undef <a class="macro" href="#253" data-ref="_M/im">im</a></u></td></tr>
<tr><th id="977">977</th><td>  <u>#undef <a class="macro" href="#252" data-ref="_M/rc">rc</a></u></td></tr>
<tr><th id="978">978</th><td>  <u>#undef <a class="macro" href="#251" data-ref="_M/op">op</a></u></td></tr>
<tr><th id="979">979</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="980">980</th><td>}</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td><em>bool</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def" id="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17Ma13480709" title='llvm::HexagonEvaluator::evaluate' data-ref="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17Ma13480709">evaluate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70BI" title='BI' data-type='const llvm::MachineInstr &amp;' data-ref="70BI">BI</dfn>,</td></tr>
<tr><th id="983">983</th><td>                                <em>const</em> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col1 decl" id="71Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="71Inputs">Inputs</dfn>,</td></tr>
<tr><th id="984">984</th><td>                                <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::BranchTargetList" title='llvm::HexagonEvaluator::BranchTargetList' data-type='BitTracker::BranchTargetList' data-ref="llvm::HexagonEvaluator::BranchTargetList">BranchTargetList</a> &amp;<dfn class="local col2 decl" id="72Targets" title='Targets' data-type='BranchTargetList &amp;' data-ref="72Targets">Targets</dfn>,</td></tr>
<tr><th id="985">985</th><td>                                <em>bool</em> &amp;<dfn class="local col3 decl" id="73FallsThru" title='FallsThru' data-type='bool &amp;' data-ref="73FallsThru">FallsThru</dfn>) <em>const</em> {</td></tr>
<tr><th id="986">986</th><td>  <i>// We need to evaluate one branch at a time. TII::analyzeBranch checks</i></td></tr>
<tr><th id="987">987</th><td><i>  // all the branches in a basic block at once, so we cannot use it.</i></td></tr>
<tr><th id="988">988</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74Opc" title='Opc' data-type='unsigned int' data-ref="74Opc">Opc</dfn> = <a class="local col0 ref" href="#70BI" title='BI' data-ref="70BI">BI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="989">989</th><td>  <em>bool</em> <dfn class="local col5 decl" id="75SimpleBranch" title='SimpleBranch' data-type='bool' data-ref="75SimpleBranch">SimpleBranch</dfn> = <b>false</b>;</td></tr>
<tr><th id="990">990</th><td>  <em>bool</em> <dfn class="local col6 decl" id="76Negated" title='Negated' data-type='bool' data-ref="76Negated">Negated</dfn> = <b>false</b>;</td></tr>
<tr><th id="991">991</th><td>  <b>switch</b> (<a class="local col4 ref" href="#74Opc" title='Opc' data-ref="74Opc">Opc</a>) {</td></tr>
<tr><th id="992">992</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpf</span>:</td></tr>
<tr><th id="993">993</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpfpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfpt</span>:</td></tr>
<tr><th id="994">994</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpfnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnew</span>:</td></tr>
<tr><th id="995">995</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpfnewpt</span>:</td></tr>
<tr><th id="996">996</th><td>      Negated = <b>true</b>;</td></tr>
<tr><th id="997">997</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="998">998</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpt</span>:</td></tr>
<tr><th id="999">999</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumptpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptpt</span>:</td></tr>
<tr><th id="1000">1000</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumptnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnew</span>:</td></tr>
<tr><th id="1001">1001</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumptnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumptnewpt</span>:</td></tr>
<tr><th id="1002">1002</th><td>      <i>// Simple branch:  if([!]Pn) jump ...</i></td></tr>
<tr><th id="1003">1003</th><td><i>      // i.e. Op0 = predicate, Op1 = branch target.</i></td></tr>
<tr><th id="1004">1004</th><td>      SimpleBranch = <b>true</b>;</td></tr>
<tr><th id="1005">1005</th><td>      <b>break</b>;</td></tr>
<tr><th id="1006">1006</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>:</td></tr>
<tr><th id="1007">1007</th><td>      Targets.insert(BI.getOperand(<var>0</var>).getMBB());</td></tr>
<tr><th id="1008">1008</th><td>      <a class="local col3 ref" href="#73FallsThru" title='FallsThru' data-ref="73FallsThru">FallsThru</a> = <b>false</b>;</td></tr>
<tr><th id="1009">1009</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1010">1010</th><td>    <b>default</b>:</td></tr>
<tr><th id="1011">1011</th><td>      <i>// If the branch is of unknown type, assume that all successors are</i></td></tr>
<tr><th id="1012">1012</th><td><i>      // executable.</i></td></tr>
<tr><th id="1013">1013</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1014">1014</th><td>  }</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <b>if</b> (!<a class="local col5 ref" href="#75SimpleBranch" title='SimpleBranch' data-ref="75SimpleBranch">SimpleBranch</a>)</td></tr>
<tr><th id="1017">1017</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <i>// BI is a conditional branch if we got here.</i></td></tr>
<tr><th id="1020">1020</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="77PR" title='PR' data-type='RegisterRef' data-ref="77PR">PR</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col0 ref" href="#70BI" title='BI' data-ref="70BI">BI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1021">1021</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="78PC" title='PC' data-type='RegisterCell' data-ref="78PC">PC</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col7 ref" href="#77PR" title='PR' data-ref="77PR">PR</a>, <a class="local col1 ref" href="#71Inputs" title='Inputs' data-ref="71Inputs">Inputs</a>);</td></tr>
<tr><th id="1022">1022</th><td>  <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col9 decl" id="79Test" title='Test' data-type='const BT::BitValue &amp;' data-ref="79Test">Test</dfn> = <a class="local col8 ref" href="#78PC" title='PC' data-ref="78PC">PC</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<var>0</var>]</a>;</td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td>  <i>// If the condition is neither true nor false, then it's unknown.</i></td></tr>
<tr><th id="1025">1025</th><td>  <b>if</b> (!<a class="local col9 ref" href="#79Test" title='Test' data-ref="79Test">Test</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) &amp;&amp; !<a class="local col9 ref" href="#79Test" title='Test' data-ref="79Test">Test</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="1026">1026</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <i>// "Test.is(!Negated)" means "branch condition is true".</i></td></tr>
<tr><th id="1029">1029</th><td>  <b>if</b> (!<a class="local col9 ref" href="#79Test" title='Test' data-ref="79Test">Test</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(!<a class="local col6 ref" href="#76Negated" title='Negated' data-ref="76Negated">Negated</a>)) {</td></tr>
<tr><th id="1030">1030</th><td>    <i>// Condition known to be false.</i></td></tr>
<tr><th id="1031">1031</th><td>    <a class="local col3 ref" href="#73FallsThru" title='FallsThru' data-ref="73FallsThru">FallsThru</a> = <b>true</b>;</td></tr>
<tr><th id="1032">1032</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1033">1033</th><td>  }</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td>  <a class="local col2 ref" href="#72Targets" title='Targets' data-ref="72Targets">Targets</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col0 ref" href="#70BI" title='BI' data-ref="70BI">BI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="1036">1036</th><td>  <a class="local col3 ref" href="#73FallsThru" title='FallsThru' data-ref="73FallsThru">FallsThru</a> = <b>false</b>;</td></tr>
<tr><th id="1037">1037</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1038">1038</th><td>}</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><em>unsigned</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE" title='llvm::HexagonEvaluator::getUniqueDefVReg' data-ref="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE">getUniqueDefVReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="80MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1041">1041</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="81DefReg" title='DefReg' data-type='unsigned int' data-ref="81DefReg">DefReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1042">1042</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="82Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="82Op">Op</dfn> : <a class="local col0 ref" href="#80MI" title='MI' data-ref="80MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1043">1043</th><td>    <b>if</b> (!<a class="local col2 ref" href="#82Op" title='Op' data-ref="82Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#82Op" title='Op' data-ref="82Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1044">1044</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1045">1045</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="83R" title='R' data-type='unsigned int' data-ref="83R">R</dfn> = <a class="local col2 ref" href="#82Op" title='Op' data-ref="82Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1046">1046</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#83R" title='R' data-ref="83R">R</a>))</td></tr>
<tr><th id="1047">1047</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1048">1048</th><td>    <b>if</b> (<a class="local col1 ref" href="#81DefReg" title='DefReg' data-ref="81DefReg">DefReg</a> != <var>0</var>)</td></tr>
<tr><th id="1049">1049</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1050">1050</th><td>    <a class="local col1 ref" href="#81DefReg" title='DefReg' data-ref="81DefReg">DefReg</a> = <a class="local col3 ref" href="#83R" title='R' data-ref="83R">R</a>;</td></tr>
<tr><th id="1051">1051</th><td>  }</td></tr>
<tr><th id="1052">1052</th><td>  <b>return</b> <a class="local col1 ref" href="#81DefReg" title='DefReg' data-ref="81DefReg">DefReg</a>;</td></tr>
<tr><th id="1053">1053</th><td>}</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><em>bool</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateLoad' data-ref="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="84MI">MI</dfn>,</td></tr>
<tr><th id="1056">1056</th><td>                                    <em>const</em> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col5 decl" id="85Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="85Inputs">Inputs</dfn>,</td></tr>
<tr><th id="1057">1057</th><td>                                    <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col6 decl" id="86Outputs" title='Outputs' data-type='CellMapType &amp;' data-ref="86Outputs">Outputs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1058">1058</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <b>if</b> (<a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::TII" title='llvm::HexagonEvaluator::TII' data-ref="llvm::HexagonEvaluator::TII">TII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>))</td></tr>
<tr><th id="1061">1061</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1062">1062</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.mayLoad() &amp;&amp; &quot;A load that mayn&apos;t?&quot;) ? void (0) : __assert_fail (&quot;MI.mayLoad() &amp;&amp; \&quot;A load that mayn&apos;t?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 1062, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <q>"A load that mayn't?"</q>);</td></tr>
<tr><th id="1063">1063</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87Opc" title='Opc' data-type='unsigned int' data-ref="87Opc">Opc</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="88BitNum" title='BitNum' data-type='uint16_t' data-ref="88BitNum">BitNum</dfn>;</td></tr>
<tr><th id="1066">1066</th><td>  <em>bool</em> <dfn class="local col9 decl" id="89SignEx" title='SignEx' data-type='bool' data-ref="89SignEx">SignEx</dfn>;</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>  <b>switch</b> (<a class="local col7 ref" href="#87Opc" title='Opc' data-ref="87Opc">Opc</a>) {</td></tr>
<tr><th id="1069">1069</th><td>    <b>default</b>:</td></tr>
<tr><th id="1070">1070</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td><u>#<span data-ppcond="1072">if</span> 0</u></td></tr>
<tr><th id="1073">1073</th><td>    <i>// memb_fifo</i></td></tr>
<tr><th id="1074">1074</th><td>    <b>case</b> L2_loadalignb_pbr:</td></tr>
<tr><th id="1075">1075</th><td>    <b>case</b> L2_loadalignb_pcr:</td></tr>
<tr><th id="1076">1076</th><td>    <b>case</b> L2_loadalignb_pi:</td></tr>
<tr><th id="1077">1077</th><td>    <i>// memh_fifo</i></td></tr>
<tr><th id="1078">1078</th><td>    <b>case</b> L2_loadalignh_pbr:</td></tr>
<tr><th id="1079">1079</th><td>    <b>case</b> L2_loadalignh_pcr:</td></tr>
<tr><th id="1080">1080</th><td>    <b>case</b> L2_loadalignh_pi:</td></tr>
<tr><th id="1081">1081</th><td>    <i>// membh</i></td></tr>
<tr><th id="1082">1082</th><td>    <b>case</b> L2_loadbsw2_pbr:</td></tr>
<tr><th id="1083">1083</th><td>    <b>case</b> L2_loadbsw2_pci:</td></tr>
<tr><th id="1084">1084</th><td>    <b>case</b> L2_loadbsw2_pcr:</td></tr>
<tr><th id="1085">1085</th><td>    <b>case</b> L2_loadbsw2_pi:</td></tr>
<tr><th id="1086">1086</th><td>    <b>case</b> L2_loadbsw4_pbr:</td></tr>
<tr><th id="1087">1087</th><td>    <b>case</b> L2_loadbsw4_pci:</td></tr>
<tr><th id="1088">1088</th><td>    <b>case</b> L2_loadbsw4_pcr:</td></tr>
<tr><th id="1089">1089</th><td>    <b>case</b> L2_loadbsw4_pi:</td></tr>
<tr><th id="1090">1090</th><td>    <i>// memubh</i></td></tr>
<tr><th id="1091">1091</th><td>    <b>case</b> L2_loadbzw2_pbr:</td></tr>
<tr><th id="1092">1092</th><td>    <b>case</b> L2_loadbzw2_pci:</td></tr>
<tr><th id="1093">1093</th><td>    <b>case</b> L2_loadbzw2_pcr:</td></tr>
<tr><th id="1094">1094</th><td>    <b>case</b> L2_loadbzw2_pi:</td></tr>
<tr><th id="1095">1095</th><td>    <b>case</b> L2_loadbzw4_pbr:</td></tr>
<tr><th id="1096">1096</th><td>    <b>case</b> L2_loadbzw4_pci:</td></tr>
<tr><th id="1097">1097</th><td>    <b>case</b> L2_loadbzw4_pcr:</td></tr>
<tr><th id="1098">1098</th><td>    <b>case</b> L2_loadbzw4_pi:</td></tr>
<tr><th id="1099">1099</th><td><u>#<span data-ppcond="1072">endif</span></u></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrbgp&apos;">L2_loadrbgp</span>:</td></tr>
<tr><th id="1102">1102</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrb_io&apos;">L2_loadrb_io</span>:</td></tr>
<tr><th id="1103">1103</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrb_pbr&apos;">L2_loadrb_pbr</span>:</td></tr>
<tr><th id="1104">1104</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrb_pci&apos;">L2_loadrb_pci</span>:</td></tr>
<tr><th id="1105">1105</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrb_pcr&apos;">L2_loadrb_pcr</span>:</td></tr>
<tr><th id="1106">1106</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrb_pi&apos;">L2_loadrb_pi</span>:</td></tr>
<tr><th id="1107">1107</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PS_loadrbabs&apos;">PS_loadrbabs</span>:</td></tr>
<tr><th id="1108">1108</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrb_ap&apos;">L4_loadrb_ap</span>:</td></tr>
<tr><th id="1109">1109</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrb_rr&apos;">L4_loadrb_rr</span>:</td></tr>
<tr><th id="1110">1110</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrb_ur&apos;">L4_loadrb_ur</span>:</td></tr>
<tr><th id="1111">1111</th><td>      BitNum = <var>8</var>;</td></tr>
<tr><th id="1112">1112</th><td>      <a class="local col9 ref" href="#89SignEx" title='SignEx' data-ref="89SignEx">SignEx</a> = <b>true</b>;</td></tr>
<tr><th id="1113">1113</th><td>      <b>break</b>;</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrubgp&apos;">L2_loadrubgp</span>:</td></tr>
<tr><th id="1116">1116</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrub_io&apos;">L2_loadrub_io</span>:</td></tr>
<tr><th id="1117">1117</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrub_pbr&apos;">L2_loadrub_pbr</span>:</td></tr>
<tr><th id="1118">1118</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrub_pci&apos;">L2_loadrub_pci</span>:</td></tr>
<tr><th id="1119">1119</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrub_pcr&apos;">L2_loadrub_pcr</span>:</td></tr>
<tr><th id="1120">1120</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrub_pi&apos;">L2_loadrub_pi</span>:</td></tr>
<tr><th id="1121">1121</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PS_loadrubabs&apos;">PS_loadrubabs</span>:</td></tr>
<tr><th id="1122">1122</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrub_ap&apos;">L4_loadrub_ap</span>:</td></tr>
<tr><th id="1123">1123</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrub_rr&apos;">L4_loadrub_rr</span>:</td></tr>
<tr><th id="1124">1124</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrub_ur&apos;">L4_loadrub_ur</span>:</td></tr>
<tr><th id="1125">1125</th><td>      BitNum = <var>8</var>;</td></tr>
<tr><th id="1126">1126</th><td>      <a class="local col9 ref" href="#89SignEx" title='SignEx' data-ref="89SignEx">SignEx</a> = <b>false</b>;</td></tr>
<tr><th id="1127">1127</th><td>      <b>break</b>;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrhgp&apos;">L2_loadrhgp</span>:</td></tr>
<tr><th id="1130">1130</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrh_io&apos;">L2_loadrh_io</span>:</td></tr>
<tr><th id="1131">1131</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrh_pbr&apos;">L2_loadrh_pbr</span>:</td></tr>
<tr><th id="1132">1132</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrh_pci&apos;">L2_loadrh_pci</span>:</td></tr>
<tr><th id="1133">1133</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrh_pcr&apos;">L2_loadrh_pcr</span>:</td></tr>
<tr><th id="1134">1134</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrh_pi&apos;">L2_loadrh_pi</span>:</td></tr>
<tr><th id="1135">1135</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PS_loadrhabs&apos;">PS_loadrhabs</span>:</td></tr>
<tr><th id="1136">1136</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrh_ap&apos;">L4_loadrh_ap</span>:</td></tr>
<tr><th id="1137">1137</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrh_rr&apos;">L4_loadrh_rr</span>:</td></tr>
<tr><th id="1138">1138</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrh_ur&apos;">L4_loadrh_ur</span>:</td></tr>
<tr><th id="1139">1139</th><td>      BitNum = <var>16</var>;</td></tr>
<tr><th id="1140">1140</th><td>      <a class="local col9 ref" href="#89SignEx" title='SignEx' data-ref="89SignEx">SignEx</a> = <b>true</b>;</td></tr>
<tr><th id="1141">1141</th><td>      <b>break</b>;</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadruhgp&apos;">L2_loadruhgp</span>:</td></tr>
<tr><th id="1144">1144</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadruh_io&apos;">L2_loadruh_io</span>:</td></tr>
<tr><th id="1145">1145</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadruh_pbr&apos;">L2_loadruh_pbr</span>:</td></tr>
<tr><th id="1146">1146</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadruh_pci&apos;">L2_loadruh_pci</span>:</td></tr>
<tr><th id="1147">1147</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadruh_pcr&apos;">L2_loadruh_pcr</span>:</td></tr>
<tr><th id="1148">1148</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadruh_pi&apos;">L2_loadruh_pi</span>:</td></tr>
<tr><th id="1149">1149</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadruh_rr&apos;">L4_loadruh_rr</span>:</td></tr>
<tr><th id="1150">1150</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PS_loadruhabs&apos;">PS_loadruhabs</span>:</td></tr>
<tr><th id="1151">1151</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadruh_ap&apos;">L4_loadruh_ap</span>:</td></tr>
<tr><th id="1152">1152</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadruh_ur&apos;">L4_loadruh_ur</span>:</td></tr>
<tr><th id="1153">1153</th><td>      BitNum = <var>16</var>;</td></tr>
<tr><th id="1154">1154</th><td>      <a class="local col9 ref" href="#89SignEx" title='SignEx' data-ref="89SignEx">SignEx</a> = <b>false</b>;</td></tr>
<tr><th id="1155">1155</th><td>      <b>break</b>;</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrigp&apos;">L2_loadrigp</span>:</td></tr>
<tr><th id="1158">1158</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadri_io&apos;">L2_loadri_io</span>:</td></tr>
<tr><th id="1159">1159</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadri_pbr&apos;">L2_loadri_pbr</span>:</td></tr>
<tr><th id="1160">1160</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadri_pci&apos;">L2_loadri_pci</span>:</td></tr>
<tr><th id="1161">1161</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadri_pcr&apos;">L2_loadri_pcr</span>:</td></tr>
<tr><th id="1162">1162</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadri_pi&apos;">L2_loadri_pi</span>:</td></tr>
<tr><th id="1163">1163</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadw_locked&apos;">L2_loadw_locked</span>:</td></tr>
<tr><th id="1164">1164</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PS_loadriabs&apos;">PS_loadriabs</span>:</td></tr>
<tr><th id="1165">1165</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadri_ap&apos;">L4_loadri_ap</span>:</td></tr>
<tr><th id="1166">1166</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadri_rr&apos;">L4_loadri_rr</span>:</td></tr>
<tr><th id="1167">1167</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadri_ur&apos;">L4_loadri_ur</span>:</td></tr>
<tr><th id="1168">1168</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;LDriw_pred&apos;">LDriw_pred</span>:</td></tr>
<tr><th id="1169">1169</th><td>      BitNum = <var>32</var>;</td></tr>
<tr><th id="1170">1170</th><td>      <a class="local col9 ref" href="#89SignEx" title='SignEx' data-ref="89SignEx">SignEx</a> = <b>true</b>;</td></tr>
<tr><th id="1171">1171</th><td>      <b>break</b>;</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrdgp&apos;">L2_loadrdgp</span>:</td></tr>
<tr><th id="1174">1174</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrd_io&apos;">L2_loadrd_io</span>:</td></tr>
<tr><th id="1175">1175</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrd_pbr&apos;">L2_loadrd_pbr</span>:</td></tr>
<tr><th id="1176">1176</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrd_pci&apos;">L2_loadrd_pci</span>:</td></tr>
<tr><th id="1177">1177</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrd_pcr&apos;">L2_loadrd_pcr</span>:</td></tr>
<tr><th id="1178">1178</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L2_loadrd_pi&apos;">L2_loadrd_pi</span>:</td></tr>
<tr><th id="1179">1179</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadd_locked&apos;">L4_loadd_locked</span>:</td></tr>
<tr><th id="1180">1180</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PS_loadrdabs&apos;">PS_loadrdabs</span>:</td></tr>
<tr><th id="1181">1181</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrd_ap&apos;">L4_loadrd_ap</span>:</td></tr>
<tr><th id="1182">1182</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrd_rr&apos;">L4_loadrd_rr</span>:</td></tr>
<tr><th id="1183">1183</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;L4_loadrd_ur&apos;">L4_loadrd_ur</span>:</td></tr>
<tr><th id="1184">1184</th><td>      BitNum = <var>64</var>;</td></tr>
<tr><th id="1185">1185</th><td>      <a class="local col9 ref" href="#89SignEx" title='SignEx' data-ref="89SignEx">SignEx</a> = <b>true</b>;</td></tr>
<tr><th id="1186">1186</th><td>      <b>break</b>;</td></tr>
<tr><th id="1187">1187</th><td>  }</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="90MD" title='MD' data-type='const llvm::MachineOperand &amp;' data-ref="90MD">MD</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1190">1190</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MD.isReg() &amp;&amp; MD.isDef()) ? void (0) : __assert_fail (&quot;MD.isReg() &amp;&amp; MD.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 1190, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#90MD" title='MD' data-ref="90MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#90MD" title='MD' data-ref="90MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="1191">1191</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="91RD" title='RD' data-type='RegisterRef' data-ref="91RD">RD</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col0 ref" href="#90MD" title='MD' data-ref="90MD">MD</a>;</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="92W" title='W' data-type='uint16_t' data-ref="92W">W</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col1 ref" href="#91RD" title='RD' data-ref="91RD">RD</a>);</td></tr>
<tr><th id="1194">1194</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W &gt;= BitNum &amp;&amp; BitNum &gt; 0) ? void (0) : __assert_fail (&quot;W &gt;= BitNum &amp;&amp; BitNum &gt; 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 1194, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#92W" title='W' data-ref="92W">W</a> &gt;= <a class="local col8 ref" href="#88BitNum" title='BitNum' data-ref="88BitNum">BitNum</a> &amp;&amp; <a class="local col8 ref" href="#88BitNum" title='BitNum' data-ref="88BitNum">BitNum</a> &gt; <var>0</var>);</td></tr>
<tr><th id="1195">1195</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="93Res" title='Res' data-type='RegisterCell' data-ref="93Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col2 ref" href="#92W" title='W' data-ref="92W">W</a>);</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="94i" title='i' data-type='uint16_t' data-ref="94i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a> &lt; <a class="local col8 ref" href="#88BitNum" title='BitNum' data-ref="88BitNum">BitNum</a>; ++<a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a>)</td></tr>
<tr><th id="1198">1198</th><td>    <a class="local col3 ref" href="#93Res" title='Res' data-ref="93Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>(<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker6BitRefC1Ejt" title='llvm::BitTracker::BitRef::BitRef' data-ref="_ZN4llvm10BitTracker6BitRefC1Ejt">(</a><a class="local col1 ref" href="#91RD" title='RD' data-ref="91RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a>));</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>  <b>if</b> (<a class="local col9 ref" href="#89SignEx" title='SignEx' data-ref="89SignEx">SignEx</a>) {</td></tr>
<tr><th id="1201">1201</th><td>    <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col5 decl" id="95Sign" title='Sign' data-type='const BT::BitValue &amp;' data-ref="95Sign">Sign</dfn> = <a class="local col3 ref" href="#93Res" title='Res' data-ref="93Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#88BitNum" title='BitNum' data-ref="88BitNum">BitNum</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="1202">1202</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="96i" title='i' data-type='uint16_t' data-ref="96i">i</dfn> = <a class="local col8 ref" href="#88BitNum" title='BitNum' data-ref="88BitNum">BitNum</a>; <a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a> &lt; <a class="local col2 ref" href="#92W" title='W' data-ref="92W">W</a>; ++<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>)</td></tr>
<tr><th id="1203">1203</th><td>      <a class="local col3 ref" href="#93Res" title='Res' data-ref="93Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col6 ref" href="#96i" title='i' data-ref="96i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col5 ref" href="#95Sign" title='Sign' data-ref="95Sign">Sign</a>);</td></tr>
<tr><th id="1204">1204</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1205">1205</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="97i" title='i' data-type='uint16_t' data-ref="97i">i</dfn> = <a class="local col8 ref" href="#88BitNum" title='BitNum' data-ref="88BitNum">BitNum</a>; <a class="local col7 ref" href="#97i" title='i' data-ref="97i">i</a> &lt; <a class="local col2 ref" href="#92W" title='W' data-ref="92W">W</a>; ++<a class="local col7 ref" href="#97i" title='i' data-ref="97i">i</a>)</td></tr>
<tr><th id="1206">1206</th><td>      <a class="local col3 ref" href="#93Res" title='Res' data-ref="93Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#97i" title='i' data-ref="97i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>;</td></tr>
<tr><th id="1207">1207</th><td>  }</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>  <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col1 ref" href="#91RD" title='RD' data-ref="91RD">RD</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col3 ref" href="#93Res" title='Res' data-ref="93Res">Res</a>, <span class='refarg'><a class="local col6 ref" href="#86Outputs" title='Outputs' data-ref="86Outputs">Outputs</a></span>);</td></tr>
<tr><th id="1210">1210</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1211">1211</th><td>}</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td><em>bool</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateFormalCopy' data-ref="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateFormalCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="98MI">MI</dfn>,</td></tr>
<tr><th id="1214">1214</th><td>                                          <em>const</em> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col9 decl" id="99Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="99Inputs">Inputs</dfn>,</td></tr>
<tr><th id="1215">1215</th><td>                                          <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col0 decl" id="100Outputs" title='Outputs' data-type='CellMapType &amp;' data-ref="100Outputs">Outputs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1216">1216</th><td>  <i>// If MI defines a formal parameter, but is not a copy (loads are handled</i></td></tr>
<tr><th id="1217">1217</th><td><i>  // in evaluateLoad), then it's not clear what to do.</i></td></tr>
<tr><th id="1218">1218</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCopy()) ? void (0) : __assert_fail (&quot;MI.isCopy()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 1218, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>());</td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="101RD" title='RD' data-type='RegisterRef' data-ref="101RD">RD</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1221">1221</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="102RS" title='RS' data-type='RegisterRef' data-ref="102RS">RS</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1222">1222</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RD.Sub == 0) ? void (0) : __assert_fail (&quot;RD.Sub == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 1222, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#101RD" title='RD' data-ref="101RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var>);</td></tr>
<tr><th id="1223">1223</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#102RS" title='RS' data-ref="102RS">RS</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="1224">1224</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1225">1225</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegExtMap" title='llvm::HexagonEvaluator::RegExtMap' data-type='DenseMap&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;' data-ref="llvm::HexagonEvaluator::RegExtMap">RegExtMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,llvm::HexagonEvaluator::ExtType,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,l10540149" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, llvm::HexagonEvaluator::ExtType, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt; &gt;, unsigned int, llvm::HexagonEvaluator::ExtType, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, llvm::HexagonEvaluator::ExtType, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,llvm::HexagonEvaluator::ExtType,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,l10540149">const_iterator</a> <dfn class="local col3 decl" id="103F" title='F' data-type='RegExtMap::const_iterator' data-ref="103F">F</dfn> = <a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::VRX" title='llvm::HexagonEvaluator::VRX' data-ref="llvm::HexagonEvaluator::VRX">VRX</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col1 ref" href="#101RD" title='RD' data-ref="101RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="1226">1226</th><td>  <b>if</b> (<a class="local col3 ref" href="#103F" title='F' data-ref="103F">F</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="member" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::VRX" title='llvm::HexagonEvaluator::VRX' data-ref="llvm::HexagonEvaluator::VRX">VRX</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="1227">1227</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="104EW" title='EW' data-type='uint16_t' data-ref="104EW">EW</dfn> = <a class="local col3 ref" href="#103F" title='F' data-ref="103F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::Width" title='llvm::HexagonEvaluator::ExtType::Width' data-ref="llvm::HexagonEvaluator::ExtType::Width">Width</a>;</td></tr>
<tr><th id="1230">1230</th><td>  <i>// Store RD's cell into the map. This will associate the cell with a virtual</i></td></tr>
<tr><th id="1231">1231</th><td><i>  // register, and make zero-/sign-extends possible (otherwise we would be ex-</i></td></tr>
<tr><th id="1232">1232</th><td><i>  // tending "self" bit values, which will have no effect, since "self" values</i></td></tr>
<tr><th id="1233">1233</th><td><i>  // cannot be references to anything).</i></td></tr>
<tr><th id="1234">1234</th><td>  <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col1 ref" href="#101RD" title='RD' data-ref="101RD">RD</a>, <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col2 ref" href="#102RS" title='RS' data-ref="102RS">RS</a>, <a class="local col9 ref" href="#99Inputs" title='Inputs' data-ref="99Inputs">Inputs</a>), <span class='refarg'><a class="local col0 ref" href="#100Outputs" title='Outputs' data-ref="100Outputs">Outputs</a></span>);</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell">RegisterCell</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et"></a><dfn class="local col5 decl" id="105Res" title='Res' data-type='RegisterCell' data-ref="105Res">Res</dfn>;</td></tr>
<tr><th id="1237">1237</th><td>  <i>// Read RD's cell from the outputs instead of RS's cell from the inputs:</i></td></tr>
<tr><th id="1238">1238</th><td>  <b>if</b> (<a class="local col3 ref" href="#103F" title='F' data-ref="103F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::Type" title='llvm::HexagonEvaluator::ExtType::Type' data-ref="llvm::HexagonEvaluator::ExtType::Type">Type</a> == <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType">ExtType</a>::<a class="enum" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::SExt" title='llvm::HexagonEvaluator::ExtType::SExt' data-ref="llvm::HexagonEvaluator::ExtType::SExt">SExt</a>)</td></tr>
<tr><th id="1239">1239</th><td>    <a class="local col5 ref" href="#105Res" title='Res' data-ref="105Res">Res</a> <a class="ref" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::operator=' data-ref="_ZN4llvm10BitTracker12RegisterCellaSEOS1_">=</a> <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col1 ref" href="#101RD" title='RD' data-ref="101RD">RD</a>, <a class="local col0 ref" href="#100Outputs" title='Outputs' data-ref="100Outputs">Outputs</a>), <a class="local col4 ref" href="#104EW" title='EW' data-ref="104EW">EW</a>);</td></tr>
<tr><th id="1240">1240</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#103F" title='F' data-ref="103F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::Type" title='llvm::HexagonEvaluator::ExtType::Type' data-ref="llvm::HexagonEvaluator::ExtType::Type">Type</a> == <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType">ExtType</a>::<a class="enum" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::ZExt" title='llvm::HexagonEvaluator::ExtType::ZExt' data-ref="llvm::HexagonEvaluator::ExtType::ZExt">ZExt</a>)</td></tr>
<tr><th id="1241">1241</th><td>    <a class="local col5 ref" href="#105Res" title='Res' data-ref="105Res">Res</a> <a class="ref" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::operator=' data-ref="_ZN4llvm10BitTracker12RegisterCellaSEOS1_">=</a> <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eZXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt">eZXT</a>(<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col1 ref" href="#101RD" title='RD' data-ref="101RD">RD</a>, <a class="local col0 ref" href="#100Outputs" title='Outputs' data-ref="100Outputs">Outputs</a>), <a class="local col4 ref" href="#104EW" title='EW' data-ref="104EW">EW</a>);</td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td>  <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col1 ref" href="#101RD" title='RD' data-ref="101RD">RD</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col5 ref" href="#105Res" title='Res' data-ref="105Res">Res</a>, <span class='refarg'><a class="local col0 ref" href="#100Outputs" title='Outputs' data-ref="100Outputs">Outputs</a></span>);</td></tr>
<tr><th id="1244">1244</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1245">1245</th><td>}</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td><em>unsigned</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj" title='llvm::HexagonEvaluator::getNextPhysReg' data-ref="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj">getNextPhysReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="106PReg" title='PReg' data-type='unsigned int' data-ref="106PReg">PReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="107Width" title='Width' data-type='unsigned int' data-ref="107Width">Width</dfn>) <em>const</em> {</td></tr>
<tr><th id="1248">1248</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <em>bool</em> <dfn class="local col8 decl" id="108Is64" title='Is64' data-type='bool' data-ref="108Is64">Is64</dfn> = <span class='error' title="use of undeclared identifier &apos;DoubleRegsRegClass&apos;">DoubleRegsRegClass</span>.contains(PReg);</td></tr>
<tr><th id="1251">1251</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PReg == 0 || Is64 || IntRegsRegClass.contains(PReg)) ? void (0) : __assert_fail (&quot;PReg == 0 || Is64 || IntRegsRegClass.contains(PReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp&quot;, 1251, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(PReg == <var>0</var> || Is64 || <span class='error' title="use of undeclared identifier &apos;IntRegsRegClass&apos;">IntRegsRegClass</span>.contains(PReg));</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="109Phys32" title='Phys32' data-type='const unsigned int []' data-ref="109Phys32">Phys32</dfn>[] = { <span class='error' title="use of undeclared identifier &apos;R0&apos;">R0</span>, <span class='error' title="use of undeclared identifier &apos;R1&apos;">R1</span>, <span class='error' title="use of undeclared identifier &apos;R2&apos;">R2</span>, <span class='error' title="use of undeclared identifier &apos;R3&apos;">R3</span>, <span class='error' title="use of undeclared identifier &apos;R4&apos;">R4</span>, <span class='error' title="use of undeclared identifier &apos;R5&apos;">R5</span> };</td></tr>
<tr><th id="1254">1254</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="110Phys64" title='Phys64' data-type='const unsigned int []' data-ref="110Phys64">Phys64</dfn>[] = { <span class='error' title="use of undeclared identifier &apos;D0&apos;">D0</span>, <span class='error' title="use of undeclared identifier &apos;D1&apos;">D1</span>, <span class='error' title="use of undeclared identifier &apos;D2&apos;">D2</span> };</td></tr>
<tr><th id="1255">1255</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="111Num32" title='Num32' data-type='const unsigned int' data-ref="111Num32">Num32</dfn> = <b>sizeof</b><span class='error' title="invalid application of &apos;sizeof&apos; to an incomplete type &apos;const unsigned int []&apos;">(</span>Phys32)/<b>sizeof</b>(<em>unsigned</em>);</td></tr>
<tr><th id="1256">1256</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="112Num64" title='Num64' data-type='const unsigned int' data-ref="112Num64">Num64</dfn> = <b>sizeof</b><span class='error' title="invalid application of &apos;sizeof&apos; to an incomplete type &apos;const unsigned int []&apos;">(</span>Phys64)/<b>sizeof</b>(<em>unsigned</em>);</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>  <i>// Return the first parameter register of the required width.</i></td></tr>
<tr><th id="1259">1259</th><td>  <b>if</b> (<a class="local col6 ref" href="#106PReg" title='PReg' data-ref="106PReg">PReg</a> == <var>0</var>)</td></tr>
<tr><th id="1260">1260</th><td>    <b>return</b> (<a class="local col7 ref" href="#107Width" title='Width' data-ref="107Width">Width</a> &lt;= <var>32</var>) ? <a class="local col9 ref" href="#109Phys32" title='Phys32' data-ref="109Phys32">Phys32</a>[<var>0</var>] : <a class="local col0 ref" href="#110Phys64" title='Phys64' data-ref="110Phys64">Phys64</a>[<var>0</var>];</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>  <i>// Set Idx32, Idx64 in such a way that Idx+1 would give the index of the</i></td></tr>
<tr><th id="1263">1263</th><td><i>  // next register.</i></td></tr>
<tr><th id="1264">1264</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113Idx32" title='Idx32' data-type='unsigned int' data-ref="113Idx32">Idx32</dfn> = <var>0</var>, <dfn class="local col4 decl" id="114Idx64" title='Idx64' data-type='unsigned int' data-ref="114Idx64">Idx64</dfn> = <var>0</var>;</td></tr>
<tr><th id="1265">1265</th><td>  <b>if</b> (!<a class="local col8 ref" href="#108Is64" title='Is64' data-ref="108Is64">Is64</a>) {</td></tr>
<tr><th id="1266">1266</th><td>    <b>while</b> (<a class="local col3 ref" href="#113Idx32" title='Idx32' data-ref="113Idx32">Idx32</a> &lt; <a class="local col1 ref" href="#111Num32" title='Num32' data-ref="111Num32">Num32</a>) {</td></tr>
<tr><th id="1267">1267</th><td>      <b>if</b> (<a class="local col9 ref" href="#109Phys32" title='Phys32' data-ref="109Phys32">Phys32</a>[<a class="local col3 ref" href="#113Idx32" title='Idx32' data-ref="113Idx32">Idx32</a>] == <a class="local col6 ref" href="#106PReg" title='PReg' data-ref="106PReg">PReg</a>)</td></tr>
<tr><th id="1268">1268</th><td>        <b>break</b>;</td></tr>
<tr><th id="1269">1269</th><td>      <a class="local col3 ref" href="#113Idx32" title='Idx32' data-ref="113Idx32">Idx32</a>++;</td></tr>
<tr><th id="1270">1270</th><td>    }</td></tr>
<tr><th id="1271">1271</th><td>    <a class="local col4 ref" href="#114Idx64" title='Idx64' data-ref="114Idx64">Idx64</a> = <a class="local col3 ref" href="#113Idx32" title='Idx32' data-ref="113Idx32">Idx32</a>/<var>2</var>;</td></tr>
<tr><th id="1272">1272</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1273">1273</th><td>    <b>while</b> (<a class="local col4 ref" href="#114Idx64" title='Idx64' data-ref="114Idx64">Idx64</a> &lt; <a class="local col2 ref" href="#112Num64" title='Num64' data-ref="112Num64">Num64</a>) {</td></tr>
<tr><th id="1274">1274</th><td>      <b>if</b> (<a class="local col0 ref" href="#110Phys64" title='Phys64' data-ref="110Phys64">Phys64</a>[<a class="local col4 ref" href="#114Idx64" title='Idx64' data-ref="114Idx64">Idx64</a>] == <a class="local col6 ref" href="#106PReg" title='PReg' data-ref="106PReg">PReg</a>)</td></tr>
<tr><th id="1275">1275</th><td>        <b>break</b>;</td></tr>
<tr><th id="1276">1276</th><td>      <a class="local col4 ref" href="#114Idx64" title='Idx64' data-ref="114Idx64">Idx64</a>++;</td></tr>
<tr><th id="1277">1277</th><td>    }</td></tr>
<tr><th id="1278">1278</th><td>    <a class="local col3 ref" href="#113Idx32" title='Idx32' data-ref="113Idx32">Idx32</a> = <a class="local col4 ref" href="#114Idx64" title='Idx64' data-ref="114Idx64">Idx64</a>*<var>2</var>+<var>1</var>;</td></tr>
<tr><th id="1279">1279</th><td>  }</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>  <b>if</b> (<a class="local col7 ref" href="#107Width" title='Width' data-ref="107Width">Width</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="1282">1282</th><td>    <b>return</b> (<a class="local col3 ref" href="#113Idx32" title='Idx32' data-ref="113Idx32">Idx32</a>+<var>1</var> &lt; <a class="local col1 ref" href="#111Num32" title='Num32' data-ref="111Num32">Num32</a>) ? <a class="local col9 ref" href="#109Phys32" title='Phys32' data-ref="109Phys32">Phys32</a>[<a class="local col3 ref" href="#113Idx32" title='Idx32' data-ref="113Idx32">Idx32</a>+<var>1</var>] : <var>0</var>;</td></tr>
<tr><th id="1283">1283</th><td>  <b>return</b> (<a class="local col4 ref" href="#114Idx64" title='Idx64' data-ref="114Idx64">Idx64</a>+<var>1</var> &lt; <a class="local col2 ref" href="#112Num64" title='Num64' data-ref="112Num64">Num64</a>) ? <a class="local col0 ref" href="#110Phys64" title='Phys64' data-ref="110Phys64">Phys64</a>[<a class="local col4 ref" href="#114Idx64" title='Idx64' data-ref="114Idx64">Idx64</a>+<var>1</var>] : <var>0</var>;</td></tr>
<tr><th id="1284">1284</th><td>}</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td><em>unsigned</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj" title='llvm::HexagonEvaluator::getVirtRegFor' data-ref="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj">getVirtRegFor</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="115PReg" title='PReg' data-type='unsigned int' data-ref="115PReg">PReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1287">1287</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>,<em>unsigned</em>&gt; <dfn class="local col6 decl" id="116P" title='P' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="116P">P</dfn> : <a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::MRI" title='llvm::BitTracker::MachineEvaluator::MRI' data-ref="llvm::BitTracker::MachineEvaluator::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7liveinsEv" title='llvm::MachineRegisterInfo::liveins' data-ref="_ZNK4llvm19MachineRegisterInfo7liveinsEv">liveins</a>())</td></tr>
<tr><th id="1288">1288</th><td>    <b>if</b> (<a class="local col6 ref" href="#116P" title='P' data-ref="116P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == <a class="local col5 ref" href="#115PReg" title='PReg' data-ref="115PReg">PReg</a>)</td></tr>
<tr><th id="1289">1289</th><td>      <b>return</b> <a class="local col6 ref" href="#116P" title='P' data-ref="116P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1290">1290</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1291">1291</th><td>}</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
