Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date             : Sat Jun 07 13:06:31 2014
| Host             : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file kc705_ethernet_rgmii_example_design_power_routed.rpt -pb kc705_ethernet_rgmii_example_design_power_summary_routed.pb
| Design           : kc705_ethernet_rgmii_example_design
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.446 |
| Dynamic (W)              | 0.283 |
| Device Static (W)        | 0.164 |
| Total Off-Chip Power (W) | 0.007 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 84.2  |
| Junction Temperature (C) | 25.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.031 |       11 |       --- |             --- |
| Slice Logic              |     0.011 |     5675 |       --- |             --- |
|   LUT as Logic           |     0.010 |     2085 |    203800 |            1.02 |
|   Register               |    <0.001 |     2651 |    407600 |            0.65 |
|   LUT as Distributed RAM |    <0.001 |       84 |     64000 |            0.13 |
|   CARRY4                 |    <0.001 |       64 |     50950 |            0.12 |
|   LUT as Shift Register  |    <0.001 |       20 |     64000 |            0.03 |
|   Others                 |    <0.001 |      193 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       20 |    203800 |           <0.01 |
| Signals                  |     0.010 |     3920 |       --- |             --- |
| Block RAM                |     0.005 |        2 |       445 |            0.44 |
| MMCM                     |     0.195 |        2 |        10 |           20.00 |
| I/O                      |     0.032 |       34 |       500 |            6.80 |
| Static Power             |     0.164 |          |           |                 |
| Total                    |     0.446 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.128 |       0.059 |      0.070 |
| Vccaux    |       1.800 |     0.141 |       0.112 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.008 |       0.007 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.008 |       0.007 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                               | Constraint (ns) |
+------------+--------------------------------------------------------------------------------------+-----------------+
| rgmii_rxc  | rgmii_rxc                                                                            |             8.0 |
| clkout0    | example_clocks/clock_generator/clkout0                                               |             8.0 |
| clkout0_1  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0  |             8.0 |
| clk_in_p   | clk_in_p                                                                             |             5.0 |
| clkout1_1  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1  |             8.0 |
| clkfbout   | example_clocks/clock_generator/clkfbout                                              |             5.0 |
| clkout1    | example_clocks/clock_generator/clkout1                                               |            10.0 |
| clkfbout_1 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkfbout |             8.0 |
| clkout2    | example_clocks/clock_generator/clkout2                                               |             5.0 |
+------------+--------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| kc705_ethernet_rgmii_example_design                        |     0.283 |
|   axi_lite_controller                                      |     0.003 |
|     update_speed_sync_inst                                 |    <0.001 |
|   basic_pat_gen_inst                                       |     0.007 |
|     address_swap_inst                                      |     0.002 |
|       ram_loop[0].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[1].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[2].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[3].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[4].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[5].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[6].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[7].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[8].RAM64X1D_inst                            |    <0.001 |
|     axi_pat_check_inst                                     |     0.001 |
|     axi_pat_gen_inst                                       |     0.002 |
|     axi_pipe_inst                                          |     0.001 |
|       RAM64X1D_inst_last                                   |    <0.001 |
|       ram_loop[0].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[1].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[2].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[3].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[4].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[5].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[6].RAM64X1D_inst                            |    <0.001 |
|       ram_loop[7].RAM64X1D_inst                            |    <0.001 |
|   example_clocks                                           |     0.114 |
|     clock_generator                                        |     0.109 |
|     lock_sync                                              |    <0.001 |
|     mmcm_reset_gen                                         |    <0.001 |
|   example_resets                                           |    <0.001 |
|     axi_lite_reset_gen                                     |    <0.001 |
|     chk_reset_gen                                          |    <0.001 |
|     dcm_sync                                               |    <0.001 |
|     glbl_reset_gen                                         |    <0.001 |
|     gtx_reset_gen                                          |    <0.001 |
|   rx_stats_sync                                            |    <0.001 |
|   trimac_fifo_block                                        |     0.151 |
|     rx_mac_reset_gen                                       |    <0.001 |
|     trimac_sup_block                                       |     0.140 |
|       tri_mode_ethernet_mac_i                              |     0.050 |
|         inst                                               |     0.050 |
|           axi4_lite_ipif                                   |     0.001 |
|             axi_lite_top                                   |     0.001 |
|               I_SLAVE_ATTACHMENT                           |     0.001 |
|                 DATA_PHASE_WDT.I_DPTO_COUNTER              |    <0.001 |
|                 I_DECODER                                  |    <0.001 |
|           enable_gen                                       |     0.002 |
|             reset90gen                                     |    <0.001 |
|             txspeedis100gen                                |    <0.001 |
|             txspeedis10100gen                              |    <0.001 |
|           kc705_ethernet_rgmii_core                        |     0.022 |
|             addr_filter_top                                |     0.003 |
|               address_filter_inst                          |     0.002 |
|                 addr_regs.unicast_address_compare          |    <0.001 |
|                   byte_wide_ram[0].header_compare_dist_ram |    <0.001 |
|                   byte_wide_ram[0].header_field_dist_ram   |    <0.001 |
|                   byte_wide_ram[1].header_compare_dist_ram |    <0.001 |
|                   byte_wide_ram[1].header_field_dist_ram   |    <0.001 |
|                   byte_wide_ram[2].header_compare_dist_ram |    <0.001 |
|                   byte_wide_ram[2].header_field_dist_ram   |    <0.001 |
|                   byte_wide_ram[3].header_compare_dist_ram |    <0.001 |
|                   byte_wide_ram[3].header_field_dist_ram   |    <0.001 |
|                   byte_wide_ram[4].header_compare_dist_ram |    <0.001 |
|                   byte_wide_ram[4].header_field_dist_ram   |    <0.001 |
|                   byte_wide_ram[5].header_compare_dist_ram |    <0.001 |
|                   byte_wide_ram[5].header_field_dist_ram   |    <0.001 |
|                   byte_wide_ram[6].header_compare_dist_ram |    <0.001 |
|                   byte_wide_ram[6].header_field_dist_ram   |    <0.001 |
|                   byte_wide_ram[7].header_compare_dist_ram |    <0.001 |
|                   byte_wide_ram[7].header_field_dist_ram   |    <0.001 |
|                 byte_wide_ram[0].header_field_dist_ram     |    <0.001 |
|                 byte_wide_ram[1].header_field_dist_ram     |    <0.001 |
|                 byte_wide_ram[2].header_field_dist_ram     |    <0.001 |
|                 byte_wide_ram[3].header_field_dist_ram     |    <0.001 |
|                 byte_wide_ram[4].header_field_dist_ram     |    <0.001 |
|                 byte_wide_ram[5].header_field_dist_ram     |    <0.001 |
|                 byte_wide_ram[6].header_field_dist_ram     |    <0.001 |
|                 byte_wide_ram[7].header_field_dist_ram     |    <0.001 |
|                 resync_promiscuous_mode                    |    <0.001 |
|                 sync_update                                |    <0.001 |
|             flow                                           |     0.004 |
|               pfc_tx                                       |    <0.001 |
|               rx                                           |    <0.001 |
|               rx_pause                                     |    <0.001 |
|               sync_rx_duplex                               |    <0.001 |
|               sync_rx_enable                               |    <0.001 |
|               sync_tx_duplex                               |    <0.001 |
|               sync_tx_enable                               |    <0.001 |
|               tx                                           |     0.002 |
|               tx_pause                                     |    <0.001 |
|                 sync_good_rx                               |    <0.001 |
|             gmii_mii_rx_gen                                |    <0.001 |
|             gmii_mii_tx_gen                                |    <0.001 |
|             intc_control.intc                              |    <0.001 |
|               gen_sync[0].sync_request                     |    <0.001 |
|             ipic_mux_inst                                  |    <0.001 |
|             man_block.managen                              |     0.004 |
|               conf                                         |     0.002 |
|               phy                                          |     0.001 |
|             man_reset.sync_mgmt_reset_host_i               |    <0.001 |
|             rx_axi_shim                                    |    <0.001 |
|             rxgen                                          |     0.003 |
|               FCS_CHECK                                    |    <0.001 |
|               FRAME_CHECKER                                |    <0.001 |
|               FRAME_DECODER                                |    <0.001 |
|               RX_SM                                        |    <0.001 |
|             sync_rx_reset_i                                |    <0.001 |
|             sync_tx_reset_i                                |    <0.001 |
|             tx_axi_intf.tx_axi_shim                        |     0.002 |
|             txgen                                          |     0.004 |
|               TX_SM1                                       |     0.004 |
|                 CRCGEN                                     |    <0.001 |
|           rgmii_interface                                  |     0.025 |
|             mdio_iobuf                                     |     0.000 |
|           rxspeedis10100gen                                |    <0.001 |
|           tx_reset90_sync                                  |    <0.001 |
|       tri_mode_ethernet_mac_support_clocking_i             |     0.087 |
|       tri_mode_ethernet_mac_support_resets_i               |     0.002 |
|         gtx_mmcm_reset_gen                                 |    <0.001 |
|         idelayctrl_reset_gen                               |    <0.001 |
|         lock_sync                                          |    <0.001 |
|     tx_mac_reset_gen                                       |    <0.001 |
|     user_side_FIFO                                         |     0.012 |
|       rx_fifo_i                                            |     0.004 |
|         resync_wr_store_frame_tog                          |    <0.001 |
|         rx_ramgen_i                                        |     0.002 |
|         sync_rd_addr_tog                                   |    <0.001 |
|       tx_fifo_i                                            |     0.007 |
|         resync_fif_valid_tog                               |    <0.001 |
|         resync_rd_tran_frame_tog                           |    <0.001 |
|         resync_rd_txfer_tog                                |    <0.001 |
|         resync_wr_frame_in_fifo                            |    <0.001 |
|         resync_wr_frames_in_fifo                           |    <0.001 |
|         tx_ramgen_i                                        |     0.003 |
|   tx_stats_sync                                            |    <0.001 |
+------------------------------------------------------------+-----------+


