// Seed: 3475983154
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd54,
    parameter id_2 = 32'd99
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  inout wire _id_1;
  logic [id_2  -  -1 : -1  !==  id_1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_9 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  xor primCall (id_5, id_9, id_13, id_15, id_10, id_1, id_14, id_6, id_12, id_8, id_16, id_7, id_4);
  inout tri id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_7;
  wire [1  +  -1 : ""] id_8;
  parameter id_9 = 1;
  assign id_5 = 1;
  logic id_10;
  wire [1 : id_9] id_11, id_12, id_13, id_14, id_15, id_16;
  module_0 modCall_1 (
      id_16,
      id_11
  );
  localparam id_17 = id_9;
endmodule
