 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : verilog_multiplier
Version: U-2022.12-SP7
Date   : Sat Dec 23 16:42:07 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: b[1] (input port)
  Endpoint: result[63] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U98/Q (OA221X1)                             0.19      74.89 r
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.06 r
  mult_8/FS_1/U96/Q (OA21X1)                              0.15      75.21 r
  mult_8/FS_1/U95/Q (OA21X1)                              0.15      75.36 r
  mult_8/FS_1/U94/Q (OA21X1)                              0.15      75.52 r
  mult_8/FS_1/U93/Q (OA21X1)                              0.16      75.68 r
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 r
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 r
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 r
  mult_8/FS_1/U76/QN (OAI21X1)                            0.21      76.46 f
  mult_8/FS_1/U71/Q (AO21X1)                              0.19      76.64 f
  mult_8/FS_1/U66/Q (AO21X1)                              0.19      76.83 f
  mult_8/FS_1/U61/Q (AO21X1)                              0.19      77.02 f
  mult_8/FS_1/U56/Q (AO21X1)                              0.19      77.21 f
  mult_8/FS_1/U51/Q (AO21X1)                              0.19      77.40 f
  mult_8/FS_1/U46/Q (AO21X1)                              0.19      77.59 f
  mult_8/FS_1/U41/Q (AO21X1)                              0.19      77.78 f
  mult_8/FS_1/U36/Q (AO21X1)                              0.20      77.98 f
  mult_8/FS_1/U34/Q (OR2X1)                               0.16      78.14 f
  mult_8/FS_1/U33/QN (AOI22X1)                            0.21      78.35 r
  mult_8/FS_1/U32/Q (XNOR3X1)                             0.22      78.57 r
  mult_8/FS_1/SUM[61] (verilog_multiplier_DW01_add_0)     0.00      78.57 r
  mult_8/PRODUCT[63] (verilog_multiplier_DW02_mult_0)     0.00      78.57 r
  result[63] (out)                                        1.84      80.42 r
  data arrival time                                                 80.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[62] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U98/Q (OA221X1)                             0.19      74.89 r
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.06 r
  mult_8/FS_1/U96/Q (OA21X1)                              0.15      75.21 r
  mult_8/FS_1/U95/Q (OA21X1)                              0.15      75.36 r
  mult_8/FS_1/U94/Q (OA21X1)                              0.15      75.52 r
  mult_8/FS_1/U93/Q (OA21X1)                              0.16      75.68 r
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 r
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 r
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 r
  mult_8/FS_1/U76/QN (OAI21X1)                            0.21      76.46 f
  mult_8/FS_1/U71/Q (AO21X1)                              0.19      76.64 f
  mult_8/FS_1/U66/Q (AO21X1)                              0.19      76.83 f
  mult_8/FS_1/U61/Q (AO21X1)                              0.19      77.02 f
  mult_8/FS_1/U56/Q (AO21X1)                              0.19      77.21 f
  mult_8/FS_1/U51/Q (AO21X1)                              0.19      77.40 f
  mult_8/FS_1/U46/Q (AO21X1)                              0.19      77.59 f
  mult_8/FS_1/U41/Q (AO21X1)                              0.19      77.78 f
  mult_8/FS_1/U36/Q (AO21X1)                              0.20      77.98 f
  mult_8/FS_1/U35/Q (XOR3X1)                              0.24      78.22 f
  mult_8/FS_1/SUM[60] (verilog_multiplier_DW01_add_0)     0.00      78.22 f
  mult_8/PRODUCT[62] (verilog_multiplier_DW02_mult_0)     0.00      78.22 f
  result[62] (out)                                        1.84      80.06 f
  data arrival time                                                 80.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[61] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U98/Q (OA221X1)                             0.19      74.89 r
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.06 r
  mult_8/FS_1/U96/Q (OA21X1)                              0.15      75.21 r
  mult_8/FS_1/U95/Q (OA21X1)                              0.15      75.36 r
  mult_8/FS_1/U94/Q (OA21X1)                              0.15      75.52 r
  mult_8/FS_1/U93/Q (OA21X1)                              0.16      75.68 r
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 r
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 r
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 r
  mult_8/FS_1/U76/QN (OAI21X1)                            0.21      76.46 f
  mult_8/FS_1/U71/Q (AO21X1)                              0.19      76.64 f
  mult_8/FS_1/U66/Q (AO21X1)                              0.19      76.83 f
  mult_8/FS_1/U61/Q (AO21X1)                              0.19      77.02 f
  mult_8/FS_1/U56/Q (AO21X1)                              0.19      77.21 f
  mult_8/FS_1/U51/Q (AO21X1)                              0.19      77.40 f
  mult_8/FS_1/U46/Q (AO21X1)                              0.19      77.59 f
  mult_8/FS_1/U41/Q (AO21X1)                              0.19      77.78 f
  mult_8/FS_1/U37/Q (XOR2X1)                              0.24      78.02 f
  mult_8/FS_1/SUM[59] (verilog_multiplier_DW01_add_0)     0.00      78.02 f
  mult_8/PRODUCT[61] (verilog_multiplier_DW02_mult_0)     0.00      78.02 f
  result[61] (out)                                        1.84      79.87 f
  data arrival time                                                 79.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[60] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U98/Q (OA221X1)                             0.19      74.89 r
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.06 r
  mult_8/FS_1/U96/Q (OA21X1)                              0.15      75.21 r
  mult_8/FS_1/U95/Q (OA21X1)                              0.15      75.36 r
  mult_8/FS_1/U94/Q (OA21X1)                              0.15      75.52 r
  mult_8/FS_1/U93/Q (OA21X1)                              0.16      75.68 r
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 r
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 r
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 r
  mult_8/FS_1/U76/QN (OAI21X1)                            0.21      76.46 f
  mult_8/FS_1/U71/Q (AO21X1)                              0.19      76.64 f
  mult_8/FS_1/U66/Q (AO21X1)                              0.19      76.83 f
  mult_8/FS_1/U61/Q (AO21X1)                              0.19      77.02 f
  mult_8/FS_1/U56/Q (AO21X1)                              0.19      77.21 f
  mult_8/FS_1/U51/Q (AO21X1)                              0.19      77.40 f
  mult_8/FS_1/U46/Q (AO21X1)                              0.19      77.59 f
  mult_8/FS_1/U42/Q (XOR2X1)                              0.24      77.83 f
  mult_8/FS_1/SUM[58] (verilog_multiplier_DW01_add_0)     0.00      77.83 f
  mult_8/PRODUCT[60] (verilog_multiplier_DW02_mult_0)     0.00      77.83 f
  result[60] (out)                                        1.84      79.68 f
  data arrival time                                                 79.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[59] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U98/Q (OA221X1)                             0.19      74.89 r
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.06 r
  mult_8/FS_1/U96/Q (OA21X1)                              0.15      75.21 r
  mult_8/FS_1/U95/Q (OA21X1)                              0.15      75.36 r
  mult_8/FS_1/U94/Q (OA21X1)                              0.15      75.52 r
  mult_8/FS_1/U93/Q (OA21X1)                              0.16      75.68 r
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 r
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 r
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 r
  mult_8/FS_1/U76/QN (OAI21X1)                            0.21      76.46 f
  mult_8/FS_1/U71/Q (AO21X1)                              0.19      76.64 f
  mult_8/FS_1/U66/Q (AO21X1)                              0.19      76.83 f
  mult_8/FS_1/U61/Q (AO21X1)                              0.19      77.02 f
  mult_8/FS_1/U56/Q (AO21X1)                              0.19      77.21 f
  mult_8/FS_1/U51/Q (AO21X1)                              0.19      77.40 f
  mult_8/FS_1/U47/Q (XOR2X1)                              0.24      77.64 f
  mult_8/FS_1/SUM[57] (verilog_multiplier_DW01_add_0)     0.00      77.64 f
  mult_8/PRODUCT[59] (verilog_multiplier_DW02_mult_0)     0.00      77.64 f
  result[59] (out)                                        1.84      79.49 f
  data arrival time                                                 79.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[58] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.26      72.23 r
  mult_8/S14_31_0/CO (FADDX1)                             1.58      73.81 r
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.81 r
  mult_8/FS_1/U200/QN (NAND2X0)                           0.43      74.24 f
  mult_8/FS_1/U191/Q (OA21X1)                             0.19      74.43 f
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.53 r
  mult_8/FS_1/U170/QN (NAND4X0)                           0.12      74.65 f
  mult_8/FS_1/U98/Q (OA221X1)                             0.21      74.86 f
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.03 f
  mult_8/FS_1/U96/Q (OA21X1)                              0.16      75.19 f
  mult_8/FS_1/U95/Q (OA21X1)                              0.16      75.35 f
  mult_8/FS_1/U94/Q (OA21X1)                              0.16      75.51 f
  mult_8/FS_1/U93/Q (OA21X1)                              0.17      75.68 f
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 f
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 f
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 f
  mult_8/FS_1/U76/QN (OAI21X1)                            0.23      76.48 r
  mult_8/FS_1/U71/Q (AO21X1)                              0.18      76.66 r
  mult_8/FS_1/U66/Q (AO21X1)                              0.18      76.84 r
  mult_8/FS_1/U61/Q (AO21X1)                              0.18      77.02 r
  mult_8/FS_1/U56/Q (AO21X1)                              0.18      77.21 r
  mult_8/FS_1/U52/Q (XOR2X1)                              0.25      77.45 f
  mult_8/FS_1/SUM[56] (verilog_multiplier_DW01_add_0)     0.00      77.45 f
  mult_8/PRODUCT[58] (verilog_multiplier_DW02_mult_0)     0.00      77.45 f
  result[58] (out)                                        1.84      79.30 f
  data arrival time                                                 79.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[57] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.26      72.23 r
  mult_8/S14_31_0/CO (FADDX1)                             1.58      73.81 r
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.81 r
  mult_8/FS_1/U200/QN (NAND2X0)                           0.43      74.24 f
  mult_8/FS_1/U191/Q (OA21X1)                             0.19      74.43 f
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.53 r
  mult_8/FS_1/U170/QN (NAND4X0)                           0.12      74.65 f
  mult_8/FS_1/U98/Q (OA221X1)                             0.21      74.86 f
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.03 f
  mult_8/FS_1/U96/Q (OA21X1)                              0.16      75.19 f
  mult_8/FS_1/U95/Q (OA21X1)                              0.16      75.35 f
  mult_8/FS_1/U94/Q (OA21X1)                              0.16      75.51 f
  mult_8/FS_1/U93/Q (OA21X1)                              0.17      75.68 f
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 f
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 f
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 f
  mult_8/FS_1/U76/QN (OAI21X1)                            0.23      76.48 r
  mult_8/FS_1/U71/Q (AO21X1)                              0.18      76.66 r
  mult_8/FS_1/U66/Q (AO21X1)                              0.18      76.84 r
  mult_8/FS_1/U61/Q (AO21X1)                              0.18      77.02 r
  mult_8/FS_1/U57/Q (XOR2X1)                              0.25      77.27 f
  mult_8/FS_1/SUM[55] (verilog_multiplier_DW01_add_0)     0.00      77.27 f
  mult_8/PRODUCT[57] (verilog_multiplier_DW02_mult_0)     0.00      77.27 f
  result[57] (out)                                        1.84      79.12 f
  data arrival time                                                 79.12
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[56] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.26      72.23 r
  mult_8/S14_31_0/CO (FADDX1)                             1.58      73.81 r
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.81 r
  mult_8/FS_1/U200/QN (NAND2X0)                           0.43      74.24 f
  mult_8/FS_1/U191/Q (OA21X1)                             0.19      74.43 f
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.53 r
  mult_8/FS_1/U170/QN (NAND4X0)                           0.12      74.65 f
  mult_8/FS_1/U98/Q (OA221X1)                             0.21      74.86 f
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.03 f
  mult_8/FS_1/U96/Q (OA21X1)                              0.16      75.19 f
  mult_8/FS_1/U95/Q (OA21X1)                              0.16      75.35 f
  mult_8/FS_1/U94/Q (OA21X1)                              0.16      75.51 f
  mult_8/FS_1/U93/Q (OA21X1)                              0.17      75.68 f
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 f
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 f
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 f
  mult_8/FS_1/U76/QN (OAI21X1)                            0.23      76.48 r
  mult_8/FS_1/U71/Q (AO21X1)                              0.18      76.66 r
  mult_8/FS_1/U66/Q (AO21X1)                              0.18      76.84 r
  mult_8/FS_1/U62/Q (XOR2X1)                              0.25      77.09 f
  mult_8/FS_1/SUM[54] (verilog_multiplier_DW01_add_0)     0.00      77.09 f
  mult_8/PRODUCT[56] (verilog_multiplier_DW02_mult_0)     0.00      77.09 f
  result[56] (out)                                        1.84      78.93 f
  data arrival time                                                 78.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[55] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.26      72.23 r
  mult_8/S14_31_0/CO (FADDX1)                             1.58      73.81 r
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.81 r
  mult_8/FS_1/U200/QN (NAND2X0)                           0.43      74.24 f
  mult_8/FS_1/U191/Q (OA21X1)                             0.19      74.43 f
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.53 r
  mult_8/FS_1/U170/QN (NAND4X0)                           0.12      74.65 f
  mult_8/FS_1/U98/Q (OA221X1)                             0.21      74.86 f
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.03 f
  mult_8/FS_1/U96/Q (OA21X1)                              0.16      75.19 f
  mult_8/FS_1/U95/Q (OA21X1)                              0.16      75.35 f
  mult_8/FS_1/U94/Q (OA21X1)                              0.16      75.51 f
  mult_8/FS_1/U93/Q (OA21X1)                              0.17      75.68 f
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 f
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 f
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 f
  mult_8/FS_1/U76/QN (OAI21X1)                            0.23      76.48 r
  mult_8/FS_1/U71/Q (AO21X1)                              0.18      76.66 r
  mult_8/FS_1/U67/Q (XOR2X1)                              0.25      76.91 f
  mult_8/FS_1/SUM[53] (verilog_multiplier_DW01_add_0)     0.00      76.91 f
  mult_8/PRODUCT[55] (verilog_multiplier_DW02_mult_0)     0.00      76.91 f
  result[55] (out)                                        1.84      78.75 f
  data arrival time                                                 78.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[54] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.26      72.23 r
  mult_8/S14_31_0/CO (FADDX1)                             1.58      73.81 r
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.81 r
  mult_8/FS_1/U200/QN (NAND2X0)                           0.43      74.24 f
  mult_8/FS_1/U191/Q (OA21X1)                             0.19      74.43 f
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.53 r
  mult_8/FS_1/U170/QN (NAND4X0)                           0.12      74.65 f
  mult_8/FS_1/U98/Q (OA221X1)                             0.21      74.86 f
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.03 f
  mult_8/FS_1/U96/Q (OA21X1)                              0.16      75.19 f
  mult_8/FS_1/U95/Q (OA21X1)                              0.16      75.35 f
  mult_8/FS_1/U94/Q (OA21X1)                              0.16      75.51 f
  mult_8/FS_1/U93/Q (OA21X1)                              0.17      75.68 f
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 f
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 f
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 f
  mult_8/FS_1/U76/QN (OAI21X1)                            0.23      76.48 r
  mult_8/FS_1/U72/Q (XOR2X1)                              0.24      76.72 f
  mult_8/FS_1/SUM[52] (verilog_multiplier_DW01_add_0)     0.00      76.72 f
  mult_8/PRODUCT[54] (verilog_multiplier_DW02_mult_0)     0.00      76.72 f
  result[54] (out)                                        1.84      78.57 f
  data arrival time                                                 78.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[53] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U98/Q (OA221X1)                             0.19      74.89 r
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.06 r
  mult_8/FS_1/U96/Q (OA21X1)                              0.15      75.21 r
  mult_8/FS_1/U95/Q (OA21X1)                              0.15      75.36 r
  mult_8/FS_1/U94/Q (OA21X1)                              0.15      75.52 r
  mult_8/FS_1/U93/Q (OA21X1)                              0.16      75.68 r
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 r
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 r
  mult_8/FS_1/U78/Q (OA21X1)                              0.19      76.25 r
  mult_8/FS_1/U77/Q (XOR2X1)                              0.25      76.49 f
  mult_8/FS_1/SUM[51] (verilog_multiplier_DW01_add_0)     0.00      76.49 f
  mult_8/PRODUCT[53] (verilog_multiplier_DW02_mult_0)     0.00      76.49 f
  result[53] (out)                                        1.84      78.34 f
  data arrival time                                                 78.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[52] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U98/Q (OA221X1)                             0.19      74.89 r
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.06 r
  mult_8/FS_1/U96/Q (OA21X1)                              0.15      75.21 r
  mult_8/FS_1/U95/Q (OA21X1)                              0.15      75.36 r
  mult_8/FS_1/U94/Q (OA21X1)                              0.15      75.52 r
  mult_8/FS_1/U93/Q (OA21X1)                              0.16      75.68 r
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 r
  mult_8/FS_1/U83/Q (OA21X1)                              0.19      76.06 r
  mult_8/FS_1/U82/Q (XOR2X1)                              0.25      76.30 f
  mult_8/FS_1/SUM[50] (verilog_multiplier_DW01_add_0)     0.00      76.30 f
  mult_8/PRODUCT[52] (verilog_multiplier_DW02_mult_0)     0.00      76.30 f
  result[52] (out)                                        1.84      78.15 f
  data arrival time                                                 78.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[51] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U98/Q (OA221X1)                             0.19      74.89 r
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.06 r
  mult_8/FS_1/U96/Q (OA21X1)                              0.15      75.21 r
  mult_8/FS_1/U95/Q (OA21X1)                              0.15      75.36 r
  mult_8/FS_1/U94/Q (OA21X1)                              0.15      75.52 r
  mult_8/FS_1/U93/Q (OA21X1)                              0.16      75.68 r
  mult_8/FS_1/U88/Q (OA21X1)                              0.19      75.87 r
  mult_8/FS_1/U87/Q (XOR2X1)                              0.25      76.11 f
  mult_8/FS_1/SUM[49] (verilog_multiplier_DW01_add_0)     0.00      76.11 f
  mult_8/PRODUCT[51] (verilog_multiplier_DW02_mult_0)     0.00      76.11 f
  result[51] (out)                                        1.84      77.96 f
  data arrival time                                                 77.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[49] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U145/Q (OA21X1)                             0.18      75.03 r
  mult_8/FS_1/U121/Q (OA21X1)                             0.17      75.21 r
  mult_8/FS_1/U116/Q (OA21X1)                             0.19      75.39 r
  mult_8/FS_1/U111/Q (OA21X1)                             0.19      75.58 r
  mult_8/FS_1/U103/Q (OA21X1)                             0.17      75.75 r
  mult_8/FS_1/U102/Q (XOR2X1)                             0.23      75.98 f
  mult_8/FS_1/SUM[47] (verilog_multiplier_DW01_add_0)     0.00      75.98 f
  mult_8/PRODUCT[49] (verilog_multiplier_DW02_mult_0)     0.00      75.98 f
  result[49] (out)                                        1.84      77.82 f
  data arrival time                                                 77.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[50] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U98/Q (OA221X1)                             0.19      74.89 r
  mult_8/FS_1/U97/Q (OA21X1)                              0.17      75.06 r
  mult_8/FS_1/U96/Q (OA21X1)                              0.15      75.21 r
  mult_8/FS_1/U95/Q (OA21X1)                              0.15      75.36 r
  mult_8/FS_1/U94/Q (OA21X1)                              0.15      75.52 r
  mult_8/FS_1/U93/Q (OA21X1)                              0.16      75.68 r
  mult_8/FS_1/U92/Q (XOR2X1)                              0.25      75.93 f
  mult_8/FS_1/SUM[48] (verilog_multiplier_DW01_add_0)     0.00      75.93 f
  mult_8/PRODUCT[50] (verilog_multiplier_DW02_mult_0)     0.00      75.93 f
  result[50] (out)                                        1.84      77.77 f
  data arrival time                                                 77.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[48] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U145/Q (OA21X1)                             0.18      75.03 r
  mult_8/FS_1/U121/Q (OA21X1)                             0.17      75.21 r
  mult_8/FS_1/U116/Q (OA21X1)                             0.19      75.39 r
  mult_8/FS_1/U111/Q (OA21X1)                             0.19      75.58 r
  mult_8/FS_1/U107/Q (XNOR2X1)                            0.27      75.85 r
  mult_8/FS_1/SUM[46] (verilog_multiplier_DW01_add_0)     0.00      75.85 r
  mult_8/PRODUCT[48] (verilog_multiplier_DW02_mult_0)     0.00      75.85 r
  result[48] (out)                                        1.84      77.70 r
  data arrival time                                                 77.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[45] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U145/Q (OA21X1)                             0.18      75.03 r
  mult_8/FS_1/U140/Q (OA21X1)                             0.19      75.22 r
  mult_8/FS_1/U135/Q (OA21X1)                             0.19      75.41 r
  mult_8/FS_1/U127/Q (OA21X1)                             0.17      75.58 r
  mult_8/FS_1/U126/Q (XOR2X1)                             0.23      75.81 f
  mult_8/FS_1/SUM[43] (verilog_multiplier_DW01_add_0)     0.00      75.81 f
  mult_8/PRODUCT[45] (verilog_multiplier_DW02_mult_0)     0.00      75.81 f
  result[45] (out)                                        1.84      77.66 f
  data arrival time                                                 77.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[44] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U145/Q (OA21X1)                             0.18      75.03 r
  mult_8/FS_1/U140/Q (OA21X1)                             0.19      75.22 r
  mult_8/FS_1/U135/Q (OA21X1)                             0.19      75.41 r
  mult_8/FS_1/U131/Q (XNOR2X1)                            0.27      75.68 r
  mult_8/FS_1/SUM[42] (verilog_multiplier_DW01_add_0)     0.00      75.68 r
  mult_8/PRODUCT[44] (verilog_multiplier_DW02_mult_0)     0.00      75.68 r
  result[44] (out)                                        1.84      77.53 r
  data arrival time                                                 77.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[47] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U145/Q (OA21X1)                             0.18      75.03 r
  mult_8/FS_1/U121/Q (OA21X1)                             0.17      75.21 r
  mult_8/FS_1/U116/Q (OA21X1)                             0.19      75.39 r
  mult_8/FS_1/U112/Q (XNOR2X1)                            0.27      75.67 r
  mult_8/FS_1/SUM[45] (verilog_multiplier_DW01_add_0)     0.00      75.67 r
  mult_8/PRODUCT[47] (verilog_multiplier_DW02_mult_0)     0.00      75.67 r
  result[47] (out)                                        1.84      77.51 r
  data arrival time                                                 77.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[41] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U164/Q (OA21X1)                             0.19      75.04 r
  mult_8/FS_1/U159/Q (OA21X1)                             0.19      75.23 r
  mult_8/FS_1/U151/Q (OA21X1)                             0.17      75.40 r
  mult_8/FS_1/U150/Q (XOR2X1)                             0.23      75.63 f
  mult_8/FS_1/SUM[39] (verilog_multiplier_DW01_add_0)     0.00      75.63 f
  mult_8/PRODUCT[41] (verilog_multiplier_DW02_mult_0)     0.00      75.63 f
  result[41] (out)                                        1.84      77.48 f
  data arrival time                                                 77.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[40] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U164/Q (OA21X1)                             0.19      75.04 r
  mult_8/FS_1/U159/Q (OA21X1)                             0.19      75.23 r
  mult_8/FS_1/U155/Q (XNOR2X1)                            0.27      75.50 r
  mult_8/FS_1/SUM[38] (verilog_multiplier_DW01_add_0)     0.00      75.50 r
  mult_8/PRODUCT[40] (verilog_multiplier_DW02_mult_0)     0.00      75.50 r
  result[40] (out)                                        1.84      77.35 r
  data arrival time                                                 77.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[43] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U145/Q (OA21X1)                             0.18      75.03 r
  mult_8/FS_1/U140/Q (OA21X1)                             0.19      75.22 r
  mult_8/FS_1/U136/Q (XNOR2X1)                            0.27      75.50 r
  mult_8/FS_1/SUM[41] (verilog_multiplier_DW01_add_0)     0.00      75.50 r
  mult_8/PRODUCT[43] (verilog_multiplier_DW02_mult_0)     0.00      75.50 r
  result[43] (out)                                        1.84      77.34 r
  data arrival time                                                 77.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[46] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U145/Q (OA21X1)                             0.18      75.03 r
  mult_8/FS_1/U121/Q (OA21X1)                             0.17      75.21 r
  mult_8/FS_1/U117/Q (XNOR2X1)                            0.27      75.48 r
  mult_8/FS_1/SUM[44] (verilog_multiplier_DW01_add_0)     0.00      75.48 r
  mult_8/PRODUCT[46] (verilog_multiplier_DW02_mult_0)     0.00      75.48 r
  result[46] (out)                                        1.84      77.33 r
  data arrival time                                                 77.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[39] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U164/Q (OA21X1)                             0.19      75.04 r
  mult_8/FS_1/U160/Q (XNOR2X1)                            0.27      75.32 r
  mult_8/FS_1/SUM[37] (verilog_multiplier_DW01_add_0)     0.00      75.32 r
  mult_8/PRODUCT[39] (verilog_multiplier_DW02_mult_0)     0.00      75.32 r
  result[39] (out)                                        1.84      77.16 r
  data arrival time                                                 77.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[42] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U145/Q (OA21X1)                             0.18      75.03 r
  mult_8/FS_1/U141/Q (XNOR2X1)                            0.28      75.32 r
  mult_8/FS_1/SUM[40] (verilog_multiplier_DW01_add_0)     0.00      75.32 r
  mult_8/PRODUCT[42] (verilog_multiplier_DW02_mult_0)     0.00      75.32 r
  result[42] (out)                                        1.84      77.16 r
  data arrival time                                                 77.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[37] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U186/Q (OA21X1)                             0.19      74.66 r
  mult_8/FS_1/U181/Q (OA21X1)                             0.19      74.85 r
  mult_8/FS_1/U176/Q (OA21X1)                             0.17      75.02 r
  mult_8/FS_1/U175/Q (XOR2X1)                             0.23      75.25 f
  mult_8/FS_1/SUM[35] (verilog_multiplier_DW01_add_0)     0.00      75.25 f
  mult_8/PRODUCT[37] (verilog_multiplier_DW02_mult_0)     0.00      75.25 f
  result[37] (out)                                        1.84      77.10 f
  data arrival time                                                 77.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[38] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U170/QN (NAND4X0)                           0.13      74.70 r
  mult_8/FS_1/U169/Q (AND2X1)                             0.16      74.86 r
  mult_8/FS_1/U165/Q (XNOR2X1)                            0.28      75.13 r
  mult_8/FS_1/SUM[36] (verilog_multiplier_DW01_add_0)     0.00      75.13 r
  mult_8/PRODUCT[38] (verilog_multiplier_DW02_mult_0)     0.00      75.13 r
  result[38] (out)                                        1.84      76.98 r
  data arrival time                                                 76.98
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[36] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U186/Q (OA21X1)                             0.19      74.66 r
  mult_8/FS_1/U181/Q (OA21X1)                             0.19      74.85 r
  mult_8/FS_1/U180/Q (XOR2X1)                             0.25      75.10 f
  mult_8/FS_1/SUM[34] (verilog_multiplier_DW01_add_0)     0.00      75.10 f
  mult_8/PRODUCT[36] (verilog_multiplier_DW02_mult_0)     0.00      75.10 f
  result[36] (out)                                        1.84      76.94 f
  data arrival time                                                 76.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[35] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U186/Q (OA21X1)                             0.19      74.66 r
  mult_8/FS_1/U185/Q (XOR2X1)                             0.25      74.91 f
  mult_8/FS_1/SUM[33] (verilog_multiplier_DW01_add_0)     0.00      74.91 f
  mult_8/PRODUCT[35] (verilog_multiplier_DW02_mult_0)     0.00      74.91 f
  result[35] (out)                                        1.84      76.75 f
  data arrival time                                                 76.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[34] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U191/Q (OA21X1)                             0.20      74.47 r
  mult_8/FS_1/U28/ZN (INVX0)                              0.10      74.57 f
  mult_8/FS_1/U190/Q (XNOR2X1)                            0.28      74.86 r
  mult_8/FS_1/SUM[32] (verilog_multiplier_DW01_add_0)     0.00      74.86 r
  mult_8/PRODUCT[34] (verilog_multiplier_DW02_mult_0)     0.00      74.86 r
  result[34] (out)                                        1.84      76.70 r
  data arrival time                                                 76.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[33] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U195/Q (XNOR2X1)                            0.30      74.57 r
  mult_8/FS_1/SUM[31] (verilog_multiplier_DW01_add_0)     0.00      74.57 r
  mult_8/PRODUCT[33] (verilog_multiplier_DW02_mult_0)     0.00      74.57 r
  result[33] (out)                                        1.84      76.41 r
  data arrival time                                                 76.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[32] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht
  verilog_multiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/CO (FADDX1)                             1.54      73.83 f
  mult_8/FS_1/B[30] (verilog_multiplier_DW01_add_0)       0.00      73.83 f
  mult_8/FS_1/U200/QN (NAND2X0)                           0.44      74.27 r
  mult_8/FS_1/U199/Q (OA21X1)                             0.18      74.46 r
  mult_8/FS_1/SUM[30] (verilog_multiplier_DW01_add_0)     0.00      74.46 r
  mult_8/PRODUCT[32] (verilog_multiplier_DW02_mult_0)     0.00      74.46 r
  result[32] (out)                                        1.84      76.30 r
  data arrival time                                                 76.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[31] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/CO (FADDX1)                              2.27      69.97 r
  mult_8/S4_0/S (FADDX1)                                  2.32      72.29 f
  mult_8/S14_31_0/S (FADDX1)                              1.59      73.88 f
  mult_8/FS_1/A[29] (verilog_multiplier_DW01_add_0)       0.00      73.88 f
  mult_8/FS_1/SUM[29] (verilog_multiplier_DW01_add_0)     0.00      73.88 f
  mult_8/PRODUCT[31] (verilog_multiplier_DW02_mult_0)     0.00      73.88 f
  result[31] (out)                                        1.84      75.73 f
  data arrival time                                                 75.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[30] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/CO (FADDX1)                              2.27      67.70 r
  mult_8/S1_30_0/S (FADDX1)                               2.33      70.03 f
  mult_8/FS_1/A[28] (verilog_multiplier_DW01_add_0)       0.00      70.03 f
  mult_8/FS_1/SUM[28] (verilog_multiplier_DW01_add_0)     0.00      70.03 f
  mult_8/PRODUCT[30] (verilog_multiplier_DW02_mult_0)     0.00      70.03 f
  result[30] (out)                                        1.84      71.87 f
  data arrival time                                                 71.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[29] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/CO (FADDX1)                              2.27      65.43 r
  mult_8/S1_29_0/S (FADDX1)                               2.33      67.76 f
  mult_8/FS_1/A[27] (verilog_multiplier_DW01_add_0)       0.00      67.76 f
  mult_8/FS_1/SUM[27] (verilog_multiplier_DW01_add_0)     0.00      67.76 f
  mult_8/PRODUCT[29] (verilog_multiplier_DW02_mult_0)     0.00      67.76 f
  result[29] (out)                                        1.84      69.61 f
  data arrival time                                                 69.61
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[28] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/CO (FADDX1)                              2.27      63.16 r
  mult_8/S1_28_0/S (FADDX1)                               2.33      65.49 f
  mult_8/FS_1/A[26] (verilog_multiplier_DW01_add_0)       0.00      65.49 f
  mult_8/FS_1/SUM[26] (verilog_multiplier_DW01_add_0)     0.00      65.49 f
  mult_8/PRODUCT[28] (verilog_multiplier_DW02_mult_0)     0.00      65.49 f
  result[28] (out)                                        1.84      67.34 f
  data arrival time                                                 67.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[27] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/CO (FADDX1)                              2.27      60.89 r
  mult_8/S1_27_0/S (FADDX1)                               2.33      63.22 f
  mult_8/FS_1/A[25] (verilog_multiplier_DW01_add_0)       0.00      63.22 f
  mult_8/FS_1/SUM[25] (verilog_multiplier_DW01_add_0)     0.00      63.22 f
  mult_8/PRODUCT[27] (verilog_multiplier_DW02_mult_0)     0.00      63.22 f
  result[27] (out)                                        1.84      65.07 f
  data arrival time                                                 65.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[26] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/CO (FADDX1)                              2.27      58.62 r
  mult_8/S1_26_0/S (FADDX1)                               2.33      60.95 f
  mult_8/FS_1/A[24] (verilog_multiplier_DW01_add_0)       0.00      60.95 f
  mult_8/FS_1/SUM[24] (verilog_multiplier_DW01_add_0)     0.00      60.95 f
  mult_8/PRODUCT[26] (verilog_multiplier_DW02_mult_0)     0.00      60.95 f
  result[26] (out)                                        1.84      62.80 f
  data arrival time                                                 62.80
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[25] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/CO (FADDX1)                              2.27      56.35 r
  mult_8/S1_25_0/S (FADDX1)                               2.33      58.68 f
  mult_8/FS_1/A[23] (verilog_multiplier_DW01_add_0)       0.00      58.68 f
  mult_8/FS_1/SUM[23] (verilog_multiplier_DW01_add_0)     0.00      58.68 f
  mult_8/PRODUCT[25] (verilog_multiplier_DW02_mult_0)     0.00      58.68 f
  result[25] (out)                                        1.84      60.53 f
  data arrival time                                                 60.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[24] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/CO (FADDX1)                              2.27      54.08 r
  mult_8/S1_24_0/S (FADDX1)                               2.33      56.41 f
  mult_8/FS_1/A[22] (verilog_multiplier_DW01_add_0)       0.00      56.41 f
  mult_8/FS_1/SUM[22] (verilog_multiplier_DW01_add_0)     0.00      56.41 f
  mult_8/PRODUCT[24] (verilog_multiplier_DW02_mult_0)     0.00      56.41 f
  result[24] (out)                                        1.84      58.26 f
  data arrival time                                                 58.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[23] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/CO (FADDX1)                              2.27      51.81 r
  mult_8/S1_23_0/S (FADDX1)                               2.33      54.14 f
  mult_8/FS_1/A[21] (verilog_multiplier_DW01_add_0)       0.00      54.14 f
  mult_8/FS_1/SUM[21] (verilog_multiplier_DW01_add_0)     0.00      54.14 f
  mult_8/PRODUCT[23] (verilog_multiplier_DW02_mult_0)     0.00      54.14 f
  result[23] (out)                                        1.84      55.99 f
  data arrival time                                                 55.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[22] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/CO (FADDX1)                              2.27      49.54 r
  mult_8/S1_22_0/S (FADDX1)                               2.33      51.87 f
  mult_8/FS_1/A[20] (verilog_multiplier_DW01_add_0)       0.00      51.87 f
  mult_8/FS_1/SUM[20] (verilog_multiplier_DW01_add_0)     0.00      51.87 f
  mult_8/PRODUCT[22] (verilog_multiplier_DW02_mult_0)     0.00      51.87 f
  result[22] (out)                                        1.84      53.72 f
  data arrival time                                                 53.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[21] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/CO (FADDX1)                              2.27      47.27 r
  mult_8/S1_21_0/S (FADDX1)                               2.33      49.60 f
  mult_8/FS_1/A[19] (verilog_multiplier_DW01_add_0)       0.00      49.60 f
  mult_8/FS_1/SUM[19] (verilog_multiplier_DW01_add_0)     0.00      49.60 f
  mult_8/PRODUCT[21] (verilog_multiplier_DW02_mult_0)     0.00      49.60 f
  result[21] (out)                                        1.84      51.45 f
  data arrival time                                                 51.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[20] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/CO (FADDX1)                              2.27      45.00 r
  mult_8/S1_20_0/S (FADDX1)                               2.33      47.33 f
  mult_8/FS_1/A[18] (verilog_multiplier_DW01_add_0)       0.00      47.33 f
  mult_8/FS_1/SUM[18] (verilog_multiplier_DW01_add_0)     0.00      47.33 f
  mult_8/PRODUCT[20] (verilog_multiplier_DW02_mult_0)     0.00      47.33 f
  result[20] (out)                                        1.84      49.18 f
  data arrival time                                                 49.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[19] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/CO (FADDX1)                              2.27      42.73 r
  mult_8/S1_19_0/S (FADDX1)                               2.33      45.06 f
  mult_8/FS_1/A[17] (verilog_multiplier_DW01_add_0)       0.00      45.06 f
  mult_8/FS_1/SUM[17] (verilog_multiplier_DW01_add_0)     0.00      45.06 f
  mult_8/PRODUCT[19] (verilog_multiplier_DW02_mult_0)     0.00      45.06 f
  result[19] (out)                                        1.84      46.91 f
  data arrival time                                                 46.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[18] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/CO (FADDX1)                              2.27      40.47 r
  mult_8/S1_18_0/S (FADDX1)                               2.33      42.79 f
  mult_8/FS_1/A[16] (verilog_multiplier_DW01_add_0)       0.00      42.79 f
  mult_8/FS_1/SUM[16] (verilog_multiplier_DW01_add_0)     0.00      42.79 f
  mult_8/PRODUCT[18] (verilog_multiplier_DW02_mult_0)     0.00      42.79 f
  result[18] (out)                                        1.84      44.64 f
  data arrival time                                                 44.64
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[17] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/CO (FADDX1)                              2.27      38.20 r
  mult_8/S1_17_0/S (FADDX1)                               2.33      40.52 f
  mult_8/FS_1/A[15] (verilog_multiplier_DW01_add_0)       0.00      40.52 f
  mult_8/FS_1/SUM[15] (verilog_multiplier_DW01_add_0)     0.00      40.52 f
  mult_8/PRODUCT[17] (verilog_multiplier_DW02_mult_0)     0.00      40.52 f
  result[17] (out)                                        1.84      42.37 f
  data arrival time                                                 42.37
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[16] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/CO (FADDX1)                              2.27      35.93 r
  mult_8/S1_16_0/S (FADDX1)                               2.33      38.26 f
  mult_8/FS_1/A[14] (verilog_multiplier_DW01_add_0)       0.00      38.26 f
  mult_8/FS_1/SUM[14] (verilog_multiplier_DW01_add_0)     0.00      38.26 f
  mult_8/PRODUCT[16] (verilog_multiplier_DW02_mult_0)     0.00      38.26 f
  result[16] (out)                                        1.84      40.10 f
  data arrival time                                                 40.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[15] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/CO (FADDX1)                              2.27      33.66 r
  mult_8/S1_15_0/S (FADDX1)                               2.33      35.99 f
  mult_8/FS_1/A[13] (verilog_multiplier_DW01_add_0)       0.00      35.99 f
  mult_8/FS_1/SUM[13] (verilog_multiplier_DW01_add_0)     0.00      35.99 f
  mult_8/PRODUCT[15] (verilog_multiplier_DW02_mult_0)     0.00      35.99 f
  result[15] (out)                                        1.84      37.83 f
  data arrival time                                                 37.83
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[14] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/CO (FADDX1)                              2.27      31.39 r
  mult_8/S1_14_0/S (FADDX1)                               2.33      33.72 f
  mult_8/FS_1/A[12] (verilog_multiplier_DW01_add_0)       0.00      33.72 f
  mult_8/FS_1/SUM[12] (verilog_multiplier_DW01_add_0)     0.00      33.72 f
  mult_8/PRODUCT[14] (verilog_multiplier_DW02_mult_0)     0.00      33.72 f
  result[14] (out)                                        1.84      35.56 f
  data arrival time                                                 35.56
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[13] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/CO (FADDX1)                              2.27      29.12 r
  mult_8/S1_13_0/S (FADDX1)                               2.33      31.45 f
  mult_8/FS_1/A[11] (verilog_multiplier_DW01_add_0)       0.00      31.45 f
  mult_8/FS_1/SUM[11] (verilog_multiplier_DW01_add_0)     0.00      31.45 f
  mult_8/PRODUCT[13] (verilog_multiplier_DW02_mult_0)     0.00      31.45 f
  result[13] (out)                                        1.84      33.29 f
  data arrival time                                                 33.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[12] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/CO (FADDX1)                              2.27      26.85 r
  mult_8/S1_12_0/S (FADDX1)                               2.33      29.18 f
  mult_8/FS_1/A[10] (verilog_multiplier_DW01_add_0)       0.00      29.18 f
  mult_8/FS_1/SUM[10] (verilog_multiplier_DW01_add_0)     0.00      29.18 f
  mult_8/PRODUCT[12] (verilog_multiplier_DW02_mult_0)     0.00      29.18 f
  result[12] (out)                                        1.84      31.02 f
  data arrival time                                                 31.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[11] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/CO (FADDX1)                              2.27      24.58 r
  mult_8/S1_11_0/S (FADDX1)                               2.33      26.91 f
  mult_8/FS_1/A[9] (verilog_multiplier_DW01_add_0)        0.00      26.91 f
  mult_8/FS_1/SUM[9] (verilog_multiplier_DW01_add_0)      0.00      26.91 f
  mult_8/PRODUCT[11] (verilog_multiplier_DW02_mult_0)     0.00      26.91 f
  result[11] (out)                                        1.84      28.75 f
  data arrival time                                                 28.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[10] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/CO (FADDX1)                               2.27      22.31 r
  mult_8/S1_10_0/S (FADDX1)                               2.33      24.64 f
  mult_8/FS_1/A[8] (verilog_multiplier_DW01_add_0)        0.00      24.64 f
  mult_8/FS_1/SUM[8] (verilog_multiplier_DW01_add_0)      0.00      24.64 f
  mult_8/PRODUCT[10] (verilog_multiplier_DW02_mult_0)     0.00      24.64 f
  result[10] (out)                                        1.84      26.48 f
  data arrival time                                                 26.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/CO (FADDX1)                               2.27      20.04 r
  mult_8/S1_9_0/S (FADDX1)                                2.33      22.37 f
  mult_8/FS_1/A[7] (verilog_multiplier_DW01_add_0)        0.00      22.37 f
  mult_8/FS_1/SUM[7] (verilog_multiplier_DW01_add_0)      0.00      22.37 f
  mult_8/PRODUCT[9] (verilog_multiplier_DW02_mult_0)      0.00      22.37 f
  result[9] (out)                                         1.84      24.21 f
  data arrival time                                                 24.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/CO (FADDX1)                               2.27      17.77 r
  mult_8/S1_8_0/S (FADDX1)                                2.33      20.10 f
  mult_8/FS_1/A[6] (verilog_multiplier_DW01_add_0)        0.00      20.10 f
  mult_8/FS_1/SUM[6] (verilog_multiplier_DW01_add_0)      0.00      20.10 f
  mult_8/PRODUCT[8] (verilog_multiplier_DW02_mult_0)      0.00      20.10 f
  result[8] (out)                                         1.84      21.94 f
  data arrival time                                                 21.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/CO (FADDX1)                               2.27      15.50 r
  mult_8/S1_7_0/S (FADDX1)                                2.33      17.83 f
  mult_8/FS_1/A[5] (verilog_multiplier_DW01_add_0)        0.00      17.83 f
  mult_8/FS_1/SUM[5] (verilog_multiplier_DW01_add_0)      0.00      17.83 f
  mult_8/PRODUCT[7] (verilog_multiplier_DW02_mult_0)      0.00      17.83 f
  result[7] (out)                                         1.84      19.67 f
  data arrival time                                                 19.67
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/CO (FADDX1)                               2.27      13.23 r
  mult_8/S1_6_0/S (FADDX1)                                2.33      15.56 f
  mult_8/FS_1/A[4] (verilog_multiplier_DW01_add_0)        0.00      15.56 f
  mult_8/FS_1/SUM[4] (verilog_multiplier_DW01_add_0)      0.00      15.56 f
  mult_8/PRODUCT[6] (verilog_multiplier_DW02_mult_0)      0.00      15.56 f
  result[6] (out)                                         1.84      17.40 f
  data arrival time                                                 17.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/CO (FADDX1)                               2.27      10.96 r
  mult_8/S1_5_0/S (FADDX1)                                2.33      13.29 f
  mult_8/FS_1/A[3] (verilog_multiplier_DW01_add_0)        0.00      13.29 f
  mult_8/FS_1/SUM[3] (verilog_multiplier_DW01_add_0)      0.00      13.29 f
  mult_8/PRODUCT[5] (verilog_multiplier_DW02_mult_0)      0.00      13.29 f
  result[5] (out)                                         1.84      15.13 f
  data arrival time                                                 15.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_8/B[1] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U68/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U851/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U159/Q (XOR2X1)                                  0.94       4.81 r
  mult_8/S1_2_0/CO (FADDX1)                               1.61       6.42 r
  mult_8/S1_3_0/CO (FADDX1)                               2.27       8.69 r
  mult_8/S1_4_0/S (FADDX1)                                2.33      11.02 f
  mult_8/FS_1/A[2] (verilog_multiplier_DW01_add_0)        0.00      11.02 f
  mult_8/FS_1/SUM[2] (verilog_multiplier_DW01_add_0)      0.00      11.02 f
  mult_8/PRODUCT[4] (verilog_multiplier_DW02_mult_0)      0.00      11.02 f
  result[4] (out)                                         1.84      12.86 f
  data arrival time                                                 12.86
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[0] (in)                                               0.00       0.20 f
  mult_8/B[0] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U96/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U862/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U31/Q (AND2X1)                                   0.53       4.41 f
  mult_8/S1_2_0/CO (FADDX1)                               2.16       6.57 f
  mult_8/S1_3_0/S (FADDX1)                                2.19       8.76 f
  mult_8/FS_1/A[1] (verilog_multiplier_DW01_add_0)        0.00       8.76 f
  mult_8/FS_1/SUM[1] (verilog_multiplier_DW01_add_0)      0.00       8.76 f
  mult_8/PRODUCT[3] (verilog_multiplier_DW02_mult_0)      0.00       8.76 f
  result[3] (out)                                         1.84      10.60 f
  data arrival time                                                 10.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[0] (in)                                               0.00       0.20 f
  mult_8/B[0] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U96/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U862/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U31/Q (AND2X1)                                   0.53       4.41 f
  mult_8/S1_2_0/S (FADDX1)                                2.19       6.60 f
  mult_8/FS_1/A[0] (verilog_multiplier_DW01_add_0)        0.00       6.60 f
  mult_8/FS_1/SUM[0] (verilog_multiplier_DW01_add_0)      0.00       6.60 f
  mult_8/PRODUCT[2] (verilog_multiplier_DW02_mult_0)      0.00       6.60 f
  result[2] (out)                                         1.84       8.44 f
  data arrival time                                                  8.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[0] (in)                                               0.00       0.20 f
  mult_8/B[0] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U96/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U862/QN (NOR2X0)                                 2.86       3.87 f
  mult_8/U158/Q (XOR2X1)                                  0.96       4.83 f
  mult_8/PRODUCT[1] (verilog_multiplier_DW02_mult_0)      0.00       4.83 f
  result[1] (out)                                         1.84       6.68 f
  data arrival time                                                  6.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  verilog_multiplier 70000                 saed90nm_typ_ht
  verilog_multiplier_DW02_mult_0
                     70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[0] (in)                                               0.00       0.20 f
  mult_8/B[0] (verilog_multiplier_DW02_mult_0)            0.00       0.20 f
  mult_8/U96/ZN (INVX0)                                   0.82       1.02 r
  mult_8/U1214/QN (NOR2X0)                                2.90       3.92 f
  mult_8/PRODUCT[0] (verilog_multiplier_DW02_mult_0)      0.00       3.92 f
  result[0] (out)                                         1.84       5.77 f
  data arrival time                                                  5.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
