/*******************************************************************************
 * Copyright (C) 2016, Huada Semiconductor Co., Ltd. All rights reserved.
 *
 * This software is owned and published by:
 * Huada Semiconductor Co., Ltd. ("HDSC").
 *
 * BY DOWNLOADING, INSTALLING OR USING THIS SOFTWARE, YOU AGREE TO BE BOUND
 * BY ALL THE TERMS AND CONDITIONS OF THIS AGREEMENT.
 *
 * This software contains source code for use with HDSC
 * components. This software is licensed by HDSC to be adapted only
 * for use in systems utilizing HDSC components. HDSC shall not be
 * responsible for misuse or illegal use of this software for devices not
 * supported herein. HDSC is providing this software "AS IS" and will
 * not be responsible for issues arising from incorrect user implementation
 * of the software.
 *
 * Disclaimer:
 * HDSC MAKES NO WARRANTY, EXPRESS OR IMPLIED, ARISING BY LAW OR OTHERWISE,
 * REGARDING THE SOFTWARE (INCLUDING ANY ACOOMPANYING WRITTEN MATERIALS),
 * ITS PERFORMANCE OR SUITABILITY FOR YOUR INTENDED USE, INCLUDING,
 * WITHOUT LIMITATION, THE IMPLIED WARRANTY OF MERCHANTABILITY, THE IMPLIED
 * WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE OR USE, AND THE IMPLIED
 * WARRANTY OF NONINFRINGEMENT.
 * HDSC SHALL HAVE NO LIABILITY (WHETHER IN CONTRACT, WARRANTY, TORT,
 * NEGLIGENCE OR OTHERWISE) FOR ANY DAMAGES WHATSOEVER (INCLUDING, WITHOUT
 * LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION,
 * LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING FROM USE OR
 * INABILITY TO USE THE SOFTWARE, INCLUDING, WITHOUT LIMITATION, ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL OR CONSEQUENTIAL DAMAGES OR LOSS OF DATA,
 * SAVINGS OR PROFITS,
 * EVEN IF Disclaimer HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
 * YOU ASSUME ALL RESPONSIBILITIES FOR SELECTION OF THE SOFTWARE TO ACHIEVE YOUR
 * INTENDED RESULTS, AND FOR THE INSTALLATION OF, USE OF, AND RESULTS OBTAINED
 * FROM, THE SOFTWARE.
 *
 * This software may be replicated in part or whole for the licensed use,
 * with the restriction that this Disclaimer and Copyright notice must be
 * included with each copy of this software, whether used in part or whole,
 * at all times.
 */
/******************************************************************************/
/** \file hc32f46x_adc.c
 **
 ** A detailed description is available at
 ** @link AdcGroup Adc description @endlink
 **
 **   - 2018-11-30  1.0 First version for Device Driver Library of Adc.
 **
 ******************************************************************************/

/*******************************************************************************
 * Include files
 ******************************************************************************/
#include "hc32f46x_adc.h"
#include "hc32f46x_utility.h"

#if (DDL_ADC_ENABLE == DDL_ON)
/**
 *******************************************************************************
 ** \addtogroup AdcGroup
 ******************************************************************************/
//@{

/*******************************************************************************
 * Local type definitions ('typedef')
 ******************************************************************************/

/*******************************************************************************
 * Local pre-processor symbols/macros ('#define')
 ******************************************************************************/
/*! Parameter validity check for ADC peripherals. */
#define IS_ADC_PERIPH(ADCx)                                                     \
(   ((ADCx) == M4_ADC1)                         ||                              \
    ((ADCx) == M4_ADC2))

/*! Parameter validity check for ADC average count. */
#if defined (__ICCARM__)
#define IS_ADC_AVCNT(AVCNT)                                                     \
(   ((AVCNT) == AdcAvcnt_2)                         ||                          \
    (((AVCNT) >= AdcAvcnt_4) && ((AVCNT) <= AdcAvcnt_256)))
#else
#define IS_ADC_AVCNT(AVCNT)                                                     \
(   ((AVCNT) >= AdcAvcnt_2) && ((AVCNT) <= AdcAvcnt_256))
#endif

/*! Parameter validity check for ADC data alignment. */
#define IS_ADC_DATA_ALIGN(ALIGN)                                                \
(   ((ALIGN) == AdcDataAlign_Right)             ||                              \
    ((ALIGN) == AdcDataAlign_Left))

/*! Parameter validity check for ADC auto clear DR. */
#define IS_ADC_CLREN(EN)                                                        \
(   ((EN) == AdcClren_Enable)                   ||                              \
    ((EN) == AdcClren_Disable))

/*! Parameter validity check for ADC resolution. */
#define IS_ADC_RESOLUTION(RESOLUTION)                                           \
(   ((RESOLUTION) == AdcResolution_8Bit)        ||                              \
    ((RESOLUTION) == AdcResolution_10Bit)       ||                              \
    ((RESOLUTION) == AdcResolution_12Bit))

/*! Parameter validity check for ADC scan convert mode. */
#define IS_ADC_SCAN_MODE(MODE)                                                  \
(   ((MODE) == AdcMode_SAOnce)                  ||                              \
    ((MODE) == AdcMode_SAContinuous)            ||                              \
    ((MODE) == AdcMode_SAOnceSBOnce)            ||                              \
    ((MODE) == AdcMode_SAContinuousSBOnce))

/*! Parameter validity check for ADC RSCHSEL. */
#define IS_ADC_RSCHSEL(SEL)                                                     \
(   ((SEL) == AdcRschsel_Continue)              ||                              \
    ((SEL) == AdcRschsel_Restart))

/*! Parameter validity check for ADC SA trigger source. */
#define IS_ADC_TRGEN(EN)                                                        \
(   ((EN) == AdcTrgen_Enable)                   ||                              \
    ((EN) == AdcTrgen_Disable))

/*! Parameter validity check for ADC SA trigger source. */
#define IS_ADC_TRGSEL(SEL)                                                      \
(   ((SEL) == AdcTrgsel_ADTRGX)                 ||                              \
    ((SEL) == AdcTrgsel_TRGX0)                  ||                              \
    ((SEL) == AdcTrgsel_TRGX1)                  ||                              \
    ((SEL) == AdcTrgsel_TRGX0_TRGX1))

/*! Parameter validity check for ADC EOCAIEN/ENCBIEN. */
#define IS_ADC_EOCIEN(EN)                                                       \
(   ((EN) == AdcEocien_Disable)                 ||                              \
    ((EN) == AdcEocien_Enable))

/*! Parameter validity check for ADC sampling time. */
#if defined (__ICCARM__)
#define IS_ADC_SAMPLE_TIME(TIME)                                                \
(   ((TIME) == 255u)                            ||                              \
    (((TIME) >= 5u) && ((TIME) <= 254u)))
#else
#define IS_ADC_SAMPLE_TIME(TIME)                                                \
(   ((TIME) >= 5u) && ((TIME) <= 255u))
#endif

/*! Parameter validity check for ADC sync trigger control. */
#define IS_ADC_SYNC_CTRL(CTRL)                                                  \
(   ((CTRL) == AdcSync_SyncOnce)                ||                              \
    ((CTRL) == AdcSync_SyncAlways))

/*! Parameter validity check for ADC sync trigger mode. */
#define IS_ADC_SYNC_MODE(MODE)                                                  \
(   ((MODE) == AdcSync_TrgDelay)                ||                              \
    ((MODE) == AdcSync_TrgSimultaneous))

/*! Parameter validity check for ADC sync. */
#define IS_ADC_SYNC_SYNCS(SYNCS)                                                \
(   ((SYNCS) == AdcSync_Independently)          ||                              \
    ((SYNCS) == AdcSync_Synchronously))

/*! Parameter validity check for ADC sync able. */
#define IS_ADC_SYNC_ENABLE(EN)                                                  \
(   ((EN) == AdcSync_Disable)                   ||                              \
    ((EN) == AdcSync_Enable))

/*! Parameter validity check for ADC ADWIEN  */
#define IS_ADC_AWDIEN(EN)                                                       \
(   ((EN) == AdcAwdInt_Disable)                 ||                              \
    ((EN) == AdcAwdInt_Enable))

/*! Parameter validity check for ADC AWDSS */
#define IS_ADC_AWDSS(SS)                                                        \
(   ((SS) == AdcAwdSel_SA_SB)                   ||                              \
    ((SS) == AdcAwdSel_SA)                      ||                              \
    ((SS) == AdcAwdSel_SB)                      ||                              \
    ((SS) == AdcAwdSel_SB_SA))

/*! Parameter validity check for ADC AWDMD */
#define IS_ADC_AWDMD(MD)                                                        \
(   ((MD) == AdcAwdCmpMode_0)                   ||                              \
    ((MD) == AdcAwdCmpMode_1))

/*! Parameter validity check for ADC AWDEN */
#define IS_ADC_AWDEN(EN)                                                        \
(   ((EN) == AdcAwd_Disable)                    ||                              \
    ((EN) == AdcAwd_Enable))

/*! Parameter validity check for ADC PGA control */
#define IS_ADC_PGA_CTL(CTL)                                                     \
(   ((CTL) == AdcPgaCtl_Invalid)                ||                              \
    ((CTL) == AdcPgaCtl_NoAmplification)        ||                              \
    ((CTL) == AdcPgaCtl_Amplify))

/*! Parameter validity check for ADC gain factor. */
#if defined (__ICCARM__)
#define IS_ADC_PGA_FACTOR(FACTOR)                                               \
(   ((FACTOR) == AdcPgaFactor_2)                         ||                     \
    (((FACTOR) >= AdcPgaFactor_2P133) && ((FACTOR) <= AdcPgaFactor_32)))
#else
#define IS_ADC_PGA_FACTOR(FACTOR)                                               \
(   ((FACTOR) >= AdcPgaFactor_2) && ((FACTOR) <= AdcPgaFactor_32))
#endif

/*! Parameter validity check for ADC PGA negative. */
#define IS_ADC_PGA_NEGATIVE(N)                                                  \
(   ((N) == AdcPgaNegative_VSSA)                ||                              \
    ((N) == AdcPgaNegative_PGAVSS))

/*! Parameter validity check for ADC trigger source event . */
#define IS_ADC_TRIG_SRC_EVENT(EVT)                                              \
(   (((EVT) >= EVT_PORT_EIRQ0) && ((EVT) <= EVT_PORT_EIRQ15))           ||      \
    (((EVT) >= EVT_DMA1_TC0) && ((EVT) <= EVT_DMA2_BTC3))               ||      \
    (((EVT) >= EVT_EFM_OPTEND) && ((EVT) <= EVT_USBFS_SOF))             ||      \
    (((EVT) >= EVT_DCU1) && ((EVT) <= EVT_DCU4))                        ||      \
    (((EVT) >= EVT_TMR01_GCMA) && ((EVT) <= EVT_TMR02_GCMB))            ||      \
    (((EVT) >= EVT_RTC_ALM) && ((EVT) <= EVT_RTC_PRD))                  ||      \
    (((EVT) >= EVT_TMR61_GCMA) && ((EVT) <= EVT_TMR61_GUDF))            ||      \
    (((EVT) >= EVT_TMR61_SCMA) && ((EVT) <= EVT_TMR61_SCMB))            ||      \
    (((EVT) >= EVT_TMR62_GCMA) && ((EVT) <= EVT_TMR62_GUDF))            ||      \
    (((EVT) >= EVT_TMR62_SCMA) && ((EVT) <= EVT_TMR62_SCMB))            ||      \
    (((EVT) >= EVT_TMR63_GCMA) && ((EVT) <= EVT_TMR63_GUDF))            ||      \
    (((EVT) >= EVT_TMR63_SCMA) && ((EVT) <= EVT_TMR63_SCMB))            ||      \
    (((EVT) >= EVT_TMRA1_OVF) && ((EVT) <= EVT_TMRA5_CMP))              ||      \
    (((EVT) >= EVT_TMRA6_OVF) && ((EVT) <= EVT_TMRA6_CMP))              ||      \
    (((EVT) >= EVT_USART1_EI) && ((EVT) <= EVT_USART4_RTO))             ||      \
    (((EVT) >= EVT_SPI1_SRRI) && ((EVT) <= EVT_AOS_STRG))               ||      \
    (((EVT) >= EVT_TMR41_SCMUH) && ((EVT) <= EVT_TMR42_SCMWL))          ||      \
    (((EVT) >= EVT_TMR43_SCMUH) && ((EVT) <= EVT_TMR43_SCMWL))          ||      \
    (((EVT) >= EVT_EVENT_PORT1)  && ((EVT) <= EVT_EVENT_PORT4))         ||      \
    (((EVT) >= EVT_I2S1_TXIRQOUT)  && ((EVT) <= EVT_I2S1_RXIRQOUT))     ||      \
    (((EVT) >= EVT_I2S2_TXIRQOUT)  && ((EVT) <= EVT_I2S2_RXIRQOUT))     ||      \
    (((EVT) >= EVT_I2S3_TXIRQOUT)  && ((EVT) <= EVT_I2S3_RXIRQOUT))     ||      \
    (((EVT) >= EVT_I2S4_TXIRQOUT)  && ((EVT) <= EVT_I2S4_RXIRQOUT))     ||      \
    (((EVT) >= EVT_ACMP1)  && ((EVT) <= EVT_ACMP3))                     ||      \
    (((EVT) >= EVT_I2C1_RXI) && ((EVT) <= EVT_I2C3_EE1))                ||      \
    (((EVT) >= EVT_PVD_PVD1) && ((EVT) <= EVT_OTS))                     ||      \
    ((EVT) == EVT_WDT_REFUDF)                                           ||      \
    (((EVT) >= EVT_ADC1_EOCA) && ((EVT) <= EVT_TRNG_END))               ||      \
    (((EVT) >= EVT_SDIOC1_DMAR) && ((EVT) <= EVT_SDIOC1_DMAW))          ||      \
    (((EVT) >= EVT_SDIOC2_DMAR) && ((EVT) <= EVT_SDIOC2_DMAW))          ||      \
    ((EVT) == EVT_MAX))

/* Start/stop ADC conversion. */
#define ADC_START_CONVERT(ADCx)             (ADCx)->STR_f.STRT = 1u
#define ADC_STOP_CONVERT(ADCx)              (ADCx)->STR_f.STRT = 0u

/* Is ADC converting. */
#define ADC_IS_CONVERTING(ADCx)             ((ADCx)->STR_f.STRT == 1u)

/* Set a register bit. */
#define ADC_REG_SET_BIT(REG, POS)           (REG) |= (1u << (POS))

/* Clear a register bit. */
#define ADC_REG_CLR_BIT(REG, POS)           (REG) &= ~(1u << (POS))

/* Read a register bit. */
#define ADC_REG_READ_BIT(REG, POS)          ((REG) & (1u << (POS)))

/* Assign a value to a register. */
#define ADC_REG_SET_VAL(REG, VAL)           (REG) |= (VAL)

/* Zero means the ADC is converting. */
#define ADC_CONVERTING                      ((uint8_t)0x0)

/* Write 0 clear status. */
#define ADC_CONVERT_STATE_CLEAR             ((uint8_t)0x0)

/*******************************************************************************
 * Global variable definitions (declared in header file with 'extern')
 ******************************************************************************/

/*******************************************************************************
 * Local function prototypes ('static')
 ******************************************************************************/
static en_result_t ADC_AddAnalogChannel(M4_ADC_TypeDef *ADCx,
                                        uint8_t u8Seq,
                                        uint32_t u32Ch);

static en_result_t ADC_CheckConResult(M4_ADC_TypeDef *ADCx,
                                      uint8_t u8Seq,
                                      uint32_t u32Timeout);

static void ADC_GetValue(M4_ADC_TypeDef *ADCx, uint16_t *pu16AdcData);
static void ADC_GetChValue(M4_ADC_TypeDef *ADCx,
                           uint32_t u32Channel,
                           uint16_t *pu16AdcData);

static en_result_t ADC_CheckTrgSrc(M4_ADC_TypeDef *ADCx,
                                   const stc_adc_trg_cfg_t *pstcTrgCfg);

/*******************************************************************************
 * Local variable definitions ('static')
 ******************************************************************************/

/*******************************************************************************
 * Function implementation - global ('extern')
 ******************************************************************************/
/**
 *******************************************************************************
 ** \brief Initializes an ADC instance.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] pstcInit                Pointer to ADC initialization structure.
 **                                     See @ref stc_adc_init_t for details.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_Init(M4_ADC_TypeDef *ADCx, const stc_adc_init_t *pstcInit)
{
    if ((NULL == ADCx) || (NULL == pstcInit))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));
    DDL_ASSERT(IS_ADC_RESOLUTION(pstcInit->enResolution));
    DDL_ASSERT(IS_ADC_DATA_ALIGN(pstcInit->enDataAlign));
    DDL_ASSERT(IS_ADC_CLREN(pstcInit->enAutoClear));
    DDL_ASSERT(IS_ADC_SCAN_MODE(pstcInit->enScanMode));
    DDL_ASSERT(IS_ADC_RSCHSEL(pstcInit->enRschsel));

    ADC_STOP_CONVERT(ADCx);

    ADCx->CR0_f.ACCSEL  = pstcInit->enResolution;
    ADCx->CR0_f.DFMT    = pstcInit->enDataAlign;
    ADCx->CR0_f.CLREN   = pstcInit->enAutoClear;
    ADCx->CR0_f.MS      = pstcInit->enScanMode;
    ADCx->CR1_f.RSCHSEL = pstcInit->enRschsel;

    ADCx->CHSELRA0      = 0x0u;
    ADCx->CHSELRB0      = 0x0u;
    ADCx->AVCHSELR0     = 0x0u;
    ADCx->AWDCHSR0      = 0x0u;

    /* Disable trigger source default. */
    ADCx->TRGSR_f.TRGENA = AdcTrgen_Disable;
    ADCx->TRGSR_f.TRGENB = AdcTrgen_Disable;

    ADCx->CHMUXR0  = (uint16_t)0x3210;
    ADCx->CHMUXR1  = (uint16_t)0x7654;
    ADCx->AWDCHSR0 = 0u;
    ADCx->AWDSR0   = 0u;
    if (M4_ADC1 == ADCx)
    {
        ADCx->CHSELRA1  = 0x0u;
        ADCx->CHSELRB1  = 0x0u;
        ADCx->AVCHSELR1 = 0x0u;

        ADCx->CHMUXR2   = (uint16_t)0xBA98;
        ADCx->CHMUXR3   = (uint16_t)0xFEDC;
        ADCx->SYNCCR    = (uint16_t)0x0C00;
        ADCx->AWDCHSR1  = 0x0u;
        ADCx->AWDSR1    = 0u;
        ADCx->PGACR     = 0u;
        ADCx->PGAGSR    = 0u;
        ADCx->PGAINSR0  = 0u;
        ADCx->PGAINSR1  = 0u;
    }

    /* Disable interrupts default. */
    ADCx->ICR_f.EOCAIEN = AdcEocien_Disable;
    ADCx->ICR_f.EOCBIEN = AdcEocien_Disable;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Deinitializes an ADC instance.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_DeInit(M4_ADC_TypeDef *ADCx)
{
    uint8_t i;
    uint8_t u8Total;
    __IO uint16_t *io16Reg = NULL;
    __IO uint8_t *io8Reg   = NULL;

    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));
    /* Set the value of all registers to the reset value. */
    ADC_STOP_CONVERT(ADCx);

    ADCx->CR0 = 0u;

    io16Reg = &(ADCx->TRGSR);
    for (i = 0u; i < 7u; i++)
    {
        *io16Reg = 0u;
        io16Reg++;
    }

    io8Reg  = &(ADCx->SSTR0);
    u8Total = (M4_ADC1 == ADCx) ? ADC1_CH_COUNT : ADC2_CH_COUNT;
    for (i = 0u; i < u8Total; i++)
    {
        *io8Reg = 0x0Bu;
        io8Reg++;
    }

    ADCx->CHMUXR0  = (uint16_t)0x3210;
    ADCx->CHMUXR1  = (uint16_t)0x7654;
    ADCx->AWDCHSR0 = 0u;
    ADCx->AWDSR0   = 0u;
    if (M4_ADC1 == ADCx)
    {
        ADCx->CHMUXR2  = (uint16_t)0xBA98;
        ADCx->CHMUXR3  = (uint16_t)0xFEDC;
        ADCx->SYNCCR   = (uint16_t)0x0C00;
        ADCx->AWDCHSR1 = 0u;
        ADCx->AWDSR1   = 0u;
        ADCx->PGACR    = 0u;
        ADCx->PGAGSR   = 0u;
        ADCx->PGAINSR0 = 0u;
        ADCx->PGAINSR1 = 0u;
    }

    ADCx->ISR = 0u;
    ADCx->ICR = 0x03;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Set scan mode.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param[in] enMode                   See @ref en_adc_scan_mode_t for details.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_SetScanMode(M4_ADC_TypeDef *ADCx, en_adc_scan_mode_t enMode)
{
    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));
    DDL_ASSERT(IS_ADC_SCAN_MODE(enMode));

    ADC_STOP_CONVERT(ADCx);
    ADCx->CR0_f.MS = enMode;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Set trigger source.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] pstcTrgCfg              Pointer to ADC trigger source configuration structure.
 ** \arg u8Sequence                     The sequence which you want to set it's trigger source.
 ** \arg enTrgEnable                    Enable or disable trigger source.
 ** \arg enTrgSel                       The type of trigger source.
 ** \arg enInTrg0                       Event number @ref en_event_src_t.
 ** \arg enInTrg1                       Event number @ref en_event_src_t.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_ConfigTriggerSrc(M4_ADC_TypeDef *ADCx,
                                 const stc_adc_trg_cfg_t *pstcTrgCfg)
{
    __IO uint32_t *io32AdcxTrgSelR0 = NULL;
    __IO uint32_t *io32AdcxTrgSelR1 = NULL;

    if ((NULL == ADCx)          ||
        (NULL == pstcTrgCfg)    ||
        (pstcTrgCfg->u8Sequence > (uint8_t)AdcSequence_B))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));
    DDL_ASSERT(IS_ADC_TRGSEL(pstcTrgCfg->enTrgSel));

    switch (pstcTrgCfg->enTrgSel)
    {
        case AdcTrgsel_ADTRGX:
            break;

        case AdcTrgsel_TRGX0:
            DDL_ASSERT(IS_ADC_TRIG_SRC_EVENT(pstcTrgCfg->enInTrg0));
            break;

        case AdcTrgsel_TRGX1:
            DDL_ASSERT(IS_ADC_TRIG_SRC_EVENT(pstcTrgCfg->enInTrg1));
            break;

        case AdcTrgsel_TRGX0_TRGX1:
            DDL_ASSERT(IS_ADC_TRIG_SRC_EVENT(pstcTrgCfg->enInTrg0));
            DDL_ASSERT(IS_ADC_TRIG_SRC_EVENT(pstcTrgCfg->enInTrg1));
            break;

        default:
            return ErrorInvalidParameter;
    }

    ADC_STOP_CONVERT(ADCx);

    /* Sequence A and Sequence B CAN NOT set the same trigger source. */
    if (Ok != ADC_CheckTrgSrc(ADCx, pstcTrgCfg))
    {
        return ErrorInvalidParameter;
    }

    if (AdcSequence_A == pstcTrgCfg->u8Sequence)
    {
        ADCx->TRGSR_f.TRGSELA = pstcTrgCfg->enTrgSel;
    }
    else
    {
        ADCx->TRGSR_f.TRGSELB = pstcTrgCfg->enTrgSel;
    }

    if (AdcTrgsel_ADTRGX == pstcTrgCfg->enTrgSel)
    {
        return Ok;
    }

    if (M4_ADC1 == ADCx)
    {
        io32AdcxTrgSelR0 = &(M4_AOS->ADC1_ITRGSELR0);
        io32AdcxTrgSelR1 = &(M4_AOS->ADC1_ITRGSELR1);
    }
    else
    {
        io32AdcxTrgSelR0 = &(M4_AOS->ADC2_ITRGSELR0);
        io32AdcxTrgSelR1 = &(M4_AOS->ADC2_ITRGSELR1);
    }

    switch (pstcTrgCfg->enTrgSel)
    {
        case AdcTrgsel_TRGX0:
            *io32AdcxTrgSelR0 = pstcTrgCfg->enInTrg0;
            break;

        case AdcTrgsel_TRGX1:
            *io32AdcxTrgSelR1 = pstcTrgCfg->enInTrg1;
            break;

        case AdcTrgsel_TRGX0_TRGX1:
            *io32AdcxTrgSelR0 = pstcTrgCfg->enInTrg0;
            *io32AdcxTrgSelR1 = pstcTrgCfg->enInTrg1;
            break;

        default:
            return ErrorInvalidParameter;
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Set trigger source.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u8Seq                   The sequence which you want to set it's trigger source.
 **
 ** \param [in] enState                 Enable or disable trigger source.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_TriggerSrcCmd(M4_ADC_TypeDef *ADCx,
                              uint8_t u8Seq,
                              en_functional_state_t enState)
{
    uint16_t u16Trgen;

    if ((NULL == ADCx) || (u8Seq > (uint8_t)AdcSequence_B))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    ADC_STOP_CONVERT(ADCx);

    u16Trgen = (Enable == enState) ? AdcTrgen_Enable : AdcTrgen_Disable;
    if (AdcSequence_A == u8Seq)
    {
        ADCx->TRGSR_f.TRGENA = u16Trgen;
    }
    else
    {
        ADCx->TRGSR_f.TRGENB = u16Trgen;
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Config ADC channel.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] pstcChCfg               Pointer to ADC channel configuration structure.
 ** \arg u32Channel                     The channel(s) you want to configure.
 ** \arg u8Sequence                     The sequence which the channel(s) belong(s) to.
 ** \arg pu8SampTime                    Pointer to sampling time.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_ConfigAdcChannel(M4_ADC_TypeDef *ADCx, const stc_adc_ch_cfg_t *pstcChCfg)
{
    en_result_t  enRet;
    uint8_t      i;
    uint32_t     u32ChannelSel;
    __IO uint8_t *io8Sstr;

    if ((NULL == ADCx)      ||
        (NULL == pstcChCfg) ||
        (pstcChCfg->u8Sequence > (uint8_t)AdcSequence_B))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    if (M4_ADC1 == ADCx)
    {
        u32ChannelSel = pstcChCfg->u32Channel & ADC1_CH_ALL;
    }
    else
    {
        u32ChannelSel = pstcChCfg->u32Channel & ADC2_CH_ALL;
    }

    enRet = ADC_AddAnalogChannel(ADCx, pstcChCfg->u8Sequence, u32ChannelSel);
    if (Ok != enRet)
    {
        return enRet;
    }

    /* Set sampling time */
    i = 0u;
    io8Sstr = &(ADCx->SSTR0);
    while (0u != u32ChannelSel)
    {
        if (u32ChannelSel & 0x1ul)
        {
            *(io8Sstr+i) = pstcChCfg->pu8SampTime[i];
        }
        u32ChannelSel >>= 1u;
        i++;
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Add ADC channel.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] pstcChCfg               Pointer to ADC channel configuration structure.
 ** \arg u32Channel                     The channel(s) you want to configure.
 ** \arg u8Sequence                     The sequence which the channel(s) belong(s) to.
 ** \arg pu8SampTime                    Pointer to sampling time.
 **                                     eg. u32Channel = 1001b
 **                                     pu8SampTime[0] = channel 0's time
 **                                     pu8SampTime[1] = channel 3's time
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_AddAdcChannel(M4_ADC_TypeDef *ADCx,const stc_adc_ch_cfg_t *pstcChCfg)
{
    en_result_t  enRet;
    uint8_t      i;
    uint8_t      j;
    uint32_t     u32ChannelSel;
    __IO uint8_t *io8Sstr;

    if ((NULL == ADCx)      ||
        (NULL == pstcChCfg) ||
        (pstcChCfg->u8Sequence > (uint8_t)AdcSequence_B))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    if (M4_ADC1 == ADCx)
    {
        u32ChannelSel = pstcChCfg->u32Channel & ADC1_CH_ALL;
    }
    else
    {
        u32ChannelSel = pstcChCfg->u32Channel & ADC2_CH_ALL;
    }

    enRet = ADC_AddAnalogChannel(ADCx, pstcChCfg->u8Sequence, u32ChannelSel);
    if (Ok != enRet)
    {
        return enRet;
    }

    /* Set sampling time */
    i = 0u;
    j = 0u;
    io8Sstr = &(ADCx->SSTR0);
    while (0u != u32ChannelSel)
    {
        if (u32ChannelSel & 0x1ul)
        {
            *(io8Sstr+i) = pstcChCfg->pu8SampTime[j++];
        }
        u32ChannelSel >>= 1u;
        i++;
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Delete ADC channel(s).
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] pstcChCfg               Pointer to ADC channel configuration structure.
 ** \arg u32Channel                     The channel(s) you want to delete.
 ** \arg u8Sequence                     (Ignore)
 ** \arg pu8SampTime                    (Ignore)
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ** \note                               You can use this function to delete ADC channel(s)
 **                                     and then set the corresponding pin(s) of the channel(s)
 **                                     to the other mode you need in your application.
 **
 ******************************************************************************/
en_result_t ADC_DelAdcChannel(M4_ADC_TypeDef *ADCx, const stc_adc_ch_cfg_t *pstcChCfg)
{
    uint16_t    u16ChSelR0;
    uint16_t    u16ChSelR1;

    if ((NULL == ADCx)      ||
        (NULL == pstcChCfg) ||
        (pstcChCfg->u8Sequence > (uint8_t)AdcSequence_B))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    ADC_STOP_CONVERT(ADCx);

    u16ChSelR0 = (uint16_t)(pstcChCfg->u32Channel);
    u16ChSelR1 = (uint16_t)(pstcChCfg->u32Channel >> 16u);

    ADCx->CHSELRA0 &= ~u16ChSelR0;
    ADCx->CHSELRB0 &= ~u16ChSelR0;

    if (M4_ADC1 == ADCx)
    {
        ADCx->CHSELRA1 &= ~u16ChSelR1;
        ADCx->CHSELRB1 &= ~u16ChSelR1;
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief ADC interrupt configuration.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u8Seq                   The sequence to be configured.
 **
 ** \param [in] enState                 Enable or Disable sequence conversion done interrupt.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_SeqITCmd(M4_ADC_TypeDef *ADCx,
                         uint8_t u8Seq,
                         en_functional_state_t enState)
{
    uint8_t u8Eocien;

    if ((NULL == ADCx) || (u8Seq > (uint8_t)AdcSequence_B))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    u8Eocien = (Enable == enState) ? AdcEocien_Enable : AdcEocien_Disable;
    u8Eocien <<= u8Seq;
    ADC_STOP_CONVERT(ADCx);
    ADC_REG_CLR_BIT(ADCx->ISR, u8Seq);
    ADC_REG_CLR_BIT(ADCx->ICR, u8Seq);
    ADC_REG_SET_VAL(ADCx->ICR, u8Eocien);

    return Ok;
}

/**
 *******************************************************************************
 ** \brief ADC average conversion configuration.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] enAvgCnt                Average after enAvgCnt conversions.
 **                                     See @ref en_adc_avcnt_t for details.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_ConfigAvg(M4_ADC_TypeDef *ADCx, en_adc_avcnt_t enAvgCnt)
{
    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));
    DDL_ASSERT(IS_ADC_AVCNT(enAvgCnt));

    ADC_STOP_CONVERT(ADCx);
    ADCx->CR0_f.AVCNT = enAvgCnt;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Add average channel(s).
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u32Channel              The channel(s), which will be set as average channel(s).
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ** \note                               The channel must first be configured as an analog channel
 **                                     by function ADC_AddAdcChannel.
 **
 ******************************************************************************/
en_result_t ADC_AddAvgChannel(M4_ADC_TypeDef *ADCx, uint32_t u32Channel)
{
    uint16_t u16AvgChR0;
    uint16_t u16AvgChR1;

    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    if (M4_ADC1 == ADCx)
    {
        u32Channel &= ADC1_CH_ALL;
    }
    else
    {
        u32Channel &= ADC2_CH_ALL;
    }

    u16AvgChR0 = (uint16_t)u32Channel;
    u16AvgChR1 = (uint16_t)(u32Channel >> 16u);

    ADC_STOP_CONVERT(ADCx);

    ADCx->AVCHSELR0 |= u16AvgChR0;
    if (M4_ADC1 == ADCx)
    {
        ADCx->AVCHSELR1 |= u16AvgChR1;
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Delete average channel(s).
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u32Channel              The average channel(s) which you want to delete.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_DelAvgChannel(M4_ADC_TypeDef *ADCx, uint32_t u32Channel)
{
    uint16_t u16AvgChR0;
    uint16_t u16AvgChR1;

    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    u16AvgChR0 = (uint16_t)u32Channel;
    u16AvgChR1 = (uint16_t)(u32Channel >> 16u);

    ADC_STOP_CONVERT(ADCx);

    ADCx->AVCHSELR0 &= ~u16AvgChR0;
    if (M4_ADC1 == ADCx)
    {
        ADCx->AVCHSELR1 &= ~u16AvgChR1;
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief ADC AWD(analog watch dog) configuration.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] pstcAwdCfg              Pointer to the configuration structure.
 **                                     See @ref stc_adc_awd_cfg_t for details.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_ConfigAwd(M4_ADC_TypeDef *ADCx, const stc_adc_awd_cfg_t *pstcAwdCfg)
{
    if ((NULL == ADCx) || (NULL == pstcAwdCfg))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    DDL_ASSERT(IS_ADC_AWDMD(pstcAwdCfg->enAwdmd));
    DDL_ASSERT(IS_ADC_AWDSS(pstcAwdCfg->enAwdss));

    ADC_STOP_CONVERT(ADCx);

    ADCx->AWDCR_f.AWDEN  = AdcAwd_Disable;
    ADCx->AWDCR_f.AWDIEN = AdcAwdInt_Disable;
    ADCx->AWDCR_f.AWDMD  = pstcAwdCfg->enAwdmd;
    ADCx->AWDCR_f.AWDSS  = pstcAwdCfg->enAwdss;

    ADCx->AWDDR0 = pstcAwdCfg->u16AwdDr0;
    ADCx->AWDDR1 = pstcAwdCfg->u16AwdDr1;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Enable or disable ADC AWD(analog watch dog).
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] enState                 Enable or disable AWD.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_AwdCmd(M4_ADC_TypeDef *ADCx, en_functional_state_t enState)
{
    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    ADC_STOP_CONVERT(ADCx);

    ADCx->AWDCR_f.AWDEN = (Enable == enState) ? AdcAwd_Enable : AdcAwd_Disable;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Enable or disable ADC AWD(analog watch dog) interrupt.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] enState                 Enable or disable AWD interrupt.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_AwdITCmd(M4_ADC_TypeDef *ADCx, en_functional_state_t enState)
{
    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    ADC_STOP_CONVERT(ADCx);

    ADCx->AWDCR_f.AWDIEN = (Enable == enState) ? \
                            AdcAwdInt_Enable : AdcAwdInt_Disable;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Add AWD channel(s).
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u32Channel              The channel(s), which will be set as AWD channel(s).
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ** \note                               The channel must first be configured as an analog channel
 **                                     by function ADC_AddAdcChannel.
 **
 ******************************************************************************/
en_result_t ADC_AddAwdChannel(M4_ADC_TypeDef *ADCx, uint32_t u32Channel)
{
    uint16_t    u16Awden;
    uint16_t    u16ChSelR0;
    uint16_t    u16ChSelR1;

    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    if (M4_ADC1 == ADCx)
    {
        u32Channel &= ADC1_CH_ALL;
    }
    else
    {
        u32Channel &= ADC2_CH_ALL;
    }

    u16ChSelR0 = (uint16_t)u32Channel;
    u16ChSelR1 = (uint16_t)(u32Channel >> 16u);

    ADC_STOP_CONVERT(ADCx);

    u16Awden = ADCx->AWDCR_f.AWDEN;
    ADCx->AWDCR_f.AWDEN = AdcAwd_Disable;
    ADCx->AWDCHSR0 |= u16ChSelR0;
    if (M4_ADC1 == ADCx)
    {
        ADCx->AWDCHSR1 |= u16ChSelR1;
    }
    ADCx->AWDCR_f.AWDEN = u16Awden;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Delete AWD channel(s).
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u32Channel              The AWD channel(s) which you are going to delete.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_DelAwdChannel(M4_ADC_TypeDef *ADCx, uint32_t u32Channel)
{
    uint16_t    u16Awden;
    uint16_t    u16ChSelR0;
    uint16_t    u16ChSelR1;

    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    u16ChSelR0 = (uint16_t)u32Channel;
    u16ChSelR1 = (uint16_t)(u32Channel >> 16u);

    ADC_STOP_CONVERT(ADCx);

    u16Awden = ADCx->AWDCR_f.AWDEN;
    ADCx->AWDCR_f.AWDEN = AdcAwd_Disable;
    ADCx->AWDCHSR0 &= ~u16ChSelR0;
    if (M4_ADC1 == ADCx)
    {
        ADCx->AWDCHSR1 &= ~u16ChSelR1;
    }
    ADCx->AWDCR_f.AWDEN = u16Awden;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief ADC programmable gain amplifier(PGA) configuration.
 **
 ** \param [in] pstcPgaCfg              Pointer to PGA configuration structure.
 **                                     See @ref stc_adc_pga_cfg_t for details.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ** \note                               Only ADC1 has PGA.
 **
 ******************************************************************************/
en_result_t ADC_ConfigPga(const stc_adc_pga_cfg_t *pstcPgaCfg)
{
    if (NULL == pstcPgaCfg)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PGA_FACTOR(pstcPgaCfg->enFactor));
    DDL_ASSERT(IS_ADC_PGA_NEGATIVE(pstcPgaCfg->enNegativeIn));

    M4_ADC1->PGAGSR_f.GAIN       = pstcPgaCfg->enFactor;
    M4_ADC1->PGAINSR1_f.PGAVSSEN = pstcPgaCfg->enNegativeIn;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Enable or disable PGA.
 **
 ** \param [in] enState                 Enable or disable PGA.
 **
 ** \retval None.
 **
 ******************************************************************************/
void ADC_PgaCmd(en_functional_state_t enState)
{
    M4_ADC1->PGACR_f.PGACTL = (Enable == enState) ? \
                               AdcPgaCtl_Amplify : AdcPgaCtl_Invalid;
}

/**
 *******************************************************************************
 ** \brief Add PGA channel(s).
 **
 ** \param[in] u32Channel               The channel(s), which you want to gain.
 **
 ** \retval None.
 **
 ** \note                               Only ADC1 has PGA. The channel must first
 **                                     be configured as an analog channel
 **                                     by function ADC_AddAdcChannel
 **
 ******************************************************************************/
void ADC_AddPgaChannel(uint32_t u32Channel)
{
    ADC_STOP_CONVERT(M4_ADC1);

    M4_ADC1->PGAINSR0 |= ((uint16_t)(u32Channel & PGA_CH_ALL));
}

/**
 *******************************************************************************
 ** \brief Delete PGA channel(s).
 **
 ** \param[in] u32Channel               The PGA channel(s) which will be deleted.
 **
 ** \retval None.
 **
 ******************************************************************************/
void ADC_DelPgaChannel(uint32_t u32Channel)
{
    ADC_STOP_CONVERT(M4_ADC1);

    M4_ADC1->PGAINSR0 &= ~((uint16_t)u32Channel);
}

/**
 *******************************************************************************
 ** \brief ADC sync mode configuration.
 **
 ** \param [in] pstcSyncCfg             Pointer to the configuration structure.
 **                                     See @ref stc_adc_sync_cfg_t for detail.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_ConfigSync(const stc_adc_sync_cfg_t *pstcSyncCfg)
{
    uint16_t u16Syncmd;

    if ((NULL == pstcSyncCfg) || (0u == pstcSyncCfg->u8TrgDelay))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_SYNC_CTRL(pstcSyncCfg->enCtrl));
    DDL_ASSERT(IS_ADC_SYNC_MODE(pstcSyncCfg->enMode));
    DDL_ASSERT(IS_ADC_SYNC_SYNCS(pstcSyncCfg->enSyncs));

    u16Syncmd = pstcSyncCfg->enCtrl;
    u16Syncmd |= pstcSyncCfg->enMode;
    u16Syncmd |= pstcSyncCfg->enSyncs;

    M4_ADC1->SYNCCR_f.SYNCEN  = AdcSync_Disable;
    M4_ADC1->SYNCCR_f.SYNCMD  = u16Syncmd;
    M4_ADC1->SYNCCR_f.SYNCDLY = pstcSyncCfg->u8TrgDelay;

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Enable or disable sync mode.
 **
 ** \param [in] enState                 Enable or disable sync mode.
 **
 ** \retval None.
 **
 ******************************************************************************/
void ADC_SyncCmd(en_functional_state_t enState)
{
    M4_ADC1->SYNCCR_f.SYNCEN = (Enable == enState) ? \
                                AdcSync_Enable : AdcSync_Disable;
}

/**
 *******************************************************************************
 ** \brief Start an ADC conversion.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ** \note                               Software startup only support sequence A.
 **
 ******************************************************************************/
en_result_t ADC_StartConvert(M4_ADC_TypeDef *ADCx)
{
    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));
    ADC_START_CONVERT(ADCx);

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Stop an ADC conversion and clear flags.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval ErrorTimeout                Timeout.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_StopConvert(M4_ADC_TypeDef *ADCx)
{
    uint16_t u16Timecount;

    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    /* Make sure the ADC is really stopped. */
    while (ADC_IS_CONVERTING(ADCx))
    {
        ADC_STOP_CONVERT(ADCx);
        if (++u16Timecount > 10000u)
            return ErrorTimeout;
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Get the conversion status flag.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u8Seq                   The sequence which you want to get.
 **                                     it's conversion status flag.
 **
 ** \retval Set                         ADC converted done.
 ** \retval Reset                       ADC is converting or parameter error.
 **
 ******************************************************************************/
en_flag_status_t ADC_GetConvFlag(M4_ADC_TypeDef *ADCx, uint8_t u8Seq)
{
    en_flag_status_t enFlag;

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    if (u8Seq > (uint8_t)AdcSequence_B)
    {
        return Reset;
    }

    enFlag = (ADC_CONVERTING != ADC_REG_READ_BIT(ADCx->ISR, u8Seq)) ? Set : Reset;

    return enFlag;
}

/**
 *******************************************************************************
 ** \brief Clear conversion status flag of sequence A or sequence B.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u8Seq                   The sequence which you want to clear
 **                                     it's conversion status flag.
 **
 ** \retval None.
 **
 ******************************************************************************/
void ADC_ClrConvFlag(M4_ADC_TypeDef *ADCx, uint8_t u8Seq)
{
    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    if (u8Seq > (uint8_t)AdcSequence_B)
    {
        return;
    }

    ADC_REG_CLR_BIT(ADCx->ISR, u8Seq);
}

/**
 *******************************************************************************
 ** \brief Get and clear conversion status flag of sequence u8Seq.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u8Seq                   The sequence which you want to get
 **                                     it's conversion status flag.
 **
 ** \retval Set                         Conversion completed.
 ** \retval Reset                       Parameter error or conversion not completed.
 **
 ******************************************************************************/
en_flag_status_t ADC_GetConvStatus(M4_ADC_TypeDef *ADCx, uint8_t u8Seq)
{
    en_flag_status_t enFlag = Reset;

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    if (u8Seq > (uint8_t)AdcSequence_B)
    {
        return Reset;
    }

    if (ADC_CONVERTING != ADC_REG_READ_BIT(ADCx->ISR, u8Seq))
    {
        enFlag = Set;
        ADC_REG_CLR_BIT(ADCx->ISR, u8Seq);
    }

    return enFlag;
}

/**
 *******************************************************************************
 ** \brief ADC start sequence A and check it's status.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [out] pu16AdcData            The address to store ADC value.
 **                                     The location of the data store depends on
 **                                     the choice of the read data function.
 **                                     All of the ADC data regs will be read.
 **                                     pu16AdcData[0] = Channel 0's data,
 **                                     pu16AdcData[1] = Channel 1's data,
 **                                     pu16AdcData[2] = Channel 2's data,
 **                                                 ...
 **
 ** \param [in] u32Timeout              Timeout(millisecond).
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval ErrorTimeout                Timeout.
 ** \retval OperationInProgress         ADC is converting.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_StartAndCheckSa(M4_ADC_TypeDef *ADCx,
                                uint16_t *pu16AdcData,
                                uint32_t u32Timeout)
{
    en_result_t enRet = Ok;

    if ((NULL == ADCx) || (NULL == pu16AdcData))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    ADC_START_CONVERT(ADCx);

    enRet = ADC_CheckConResult(ADCx, AdcSequence_A, u32Timeout);
    if (Ok == enRet)
    {
        /* Get ADC data. */
        /* You can use function ADC_GetSeqData instead of function ADC_GetValue. */
        ADC_GetValue(ADCx, pu16AdcData);
        ADC_REG_CLR_BIT(ADCx->ISR, AdcSequence_A);
    }

    return enRet;
}

/**
 *******************************************************************************
 ** \brief Checking ADC conversion state and reading ADC data.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in]  u8Seq                  The sequence, it's flag will be cleared after data reading.
 **
 ** \param [out] pu16AdcData            The address where the ADC data will be stored.
 **                                     All of the ADC data regs will be read.
 **                                     pu16AdcData[0] = Channel 0's data,
 **                                     pu16AdcData[1] = Channel 1's data,
 **                                     pu16AdcData[2] = Channel 2's data,
 **                                                 ...
 **
 ** \param [in] u32Timeout              Timeout(millisecond).
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval ErrorTimeout                Timeout.
 ** \retval OperationInProgress         ADC is converting.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_CheckConvert(M4_ADC_TypeDef *ADCx,
                             uint8_t u8Seq,
                             uint16_t *pu16AdcData,
                             uint32_t u32Timeout)
{
    en_result_t enRet;

    if ((NULL == ADCx) || (NULL == pu16AdcData) || (u8Seq > (uint8_t)AdcSequence_B))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    enRet = ADC_CheckConResult(ADCx, u8Seq, u32Timeout);
    if (Ok == enRet)
    {
        /* Get ADC data. */
        ADC_GetValue(ADCx, pu16AdcData);
        ADC_REG_CLR_BIT(ADCx->ISR, u8Seq);
    }

    return enRet;
}

/**
 *******************************************************************************
 ** \brief Checking AWD and getting it's status.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in]  u8Seq                  The sequence, it's flag will be cleared after data reading.
 **
 ** \param [out] pu32AwdRet             The address where the AWD status value will be stored.
 **
 ** \param [in] u32Timeout              Timeout(millisecond).
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval ErrorTimeout                Timeout.
 ** \retval OperationInProgress         ADC is converting.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_CheckAwd(M4_ADC_TypeDef *ADCx,
                         uint8_t u8Seq,
                         uint32_t *pu32AwdRet,
                         uint32_t u32Timeout)
{
    en_result_t enRet;

    if ((NULL == ADCx) || (NULL == pu32AwdRet) || (u8Seq > (uint8_t)AdcSequence_B))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    enRet = ADC_CheckConResult(ADCx, u8Seq, u32Timeout);
    if (Ok == enRet)
    {
        ADC_REG_CLR_BIT(ADCx->ISR, u8Seq);
        if (M4_ADC1 == ADCx)
        {
            *pu32AwdRet = ADCx->AWDSR1;
            *pu32AwdRet <<= 16u;
            *pu32AwdRet |= ADCx->AWDSR0;
        }
        else
        {
            *pu32AwdRet = ADCx->AWDSR0;
        }
    }

    return enRet;
}

/**
 *******************************************************************************
 ** \brief Reading all data regs of an ADC.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [out] pu16AdcData            The address where the data will be stored.
 **                                     pu16AdcData[0] = Channel 0's data,
 **                                     pu16AdcData[1] = Channel 1's data,
 **                                     pu16AdcData[2] = Channel 2's data,
 **                                                 ...
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_GetData(M4_ADC_TypeDef *ADCx, uint16_t *pu16AdcData)
{
    if ((NULL == ADCx) || (NULL == pu16AdcData))
    {
        return ErrorInvalidParameter;
    }
    DDL_ASSERT(IS_ADC_PERIPH(ADCx));
    ADC_GetValue(ADCx, pu16AdcData);

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Reading the data of the specified channel(s).
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base
 ** \arg M4_ADC1                        ADC unit 1 instance register base
 ** \arg M4_ADC2                        ADC unit 2 instance register base
 **
 ** \param [in] u32TargetCh             The specified channel(s)
 **
 ** \param [out] pu16AdcData            The address where the data will be stored.
 **                                     eg. u32TargetCh = 1001b
 **                                     pu16AdcData[0] = Channel 0's data,
 **                                     pu16AdcData[1] = Channel 3's data,
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_GetChData(M4_ADC_TypeDef *ADCx,
                          uint32_t u32TargetCh,
                          uint16_t *pu16AdcData)
{
    if ((NULL == ADCx) || (NULL == pu16AdcData))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    ADC_GetChValue(ADCx, u32TargetCh, pu16AdcData);

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Reading the data of the specified sequence.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u8TargetSeq             The specified sequence.
 **
 ** \param [out] pu16AdcData            The address where the data will be stored.
 **                                     eg. u8TargetSeq channel = 1001b
 **                                     pu16AdcData[0] = Channel 0's data,
 **                                     pu16AdcData[1] = Channel 3's data,
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_GetSeqData(M4_ADC_TypeDef *ADCx,
                           uint8_t u8TargetSeq,
                           uint16_t *pu16AdcData)
{
    uint32_t u32SeqCh;

    if ((NULL == ADCx) || (NULL == pu16AdcData) || (u8TargetSeq > (uint8_t)AdcSequence_B))
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    if (M4_ADC1 == ADCx)
    {
        if (AdcSequence_A == u8TargetSeq)
        {
            u32SeqCh = ADCx->CHSELRA1;
            u32SeqCh <<= 16u;
            u32SeqCh |= ADCx->CHSELRA0;
        }
        else
        {
            u32SeqCh = ADCx->CHSELRB1;
            u32SeqCh <<= 16u;
            u32SeqCh |= ADCx->CHSELRB0;
        }
    }
    else
    {
        if (AdcSequence_A == u8TargetSeq)
        {
            u32SeqCh = ADCx->CHSELRA0;
        }
        else
        {
            u32SeqCh = ADCx->CHSELRB0;
        }
    }

    ADC_GetChValue(ADCx, u32SeqCh, pu16AdcData);

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Get all AWD channels status flags.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \retval u32AwdFlag                  0  -- No ADC channel meets AWD comparison conditions.
 **                                     !0 -- The bit value of the channel that satisfies the
 **                                           AWD condition is 1.
 **
 ******************************************************************************/
uint32_t ADC_GetAwdFlag(M4_ADC_TypeDef *ADCx)
{
    uint32_t u32AwdFlag = 0u;

    if ((M4_ADC1 != ADCx) && (M4_ADC2 != ADCx))
    {
        return 0u;
    }

    if (M4_ADC1 == ADCx)
    {
        u32AwdFlag = ADCx->AWDSR1;
        u32AwdFlag <<= 16u;
        u32AwdFlag |= ADCx->AWDSR0;
    }
    else
    {
        u32AwdFlag = ADCx->AWDSR0;
    }

    return u32AwdFlag;
}

/**
 *******************************************************************************
 ** \brief Clear all AWD channels status flags
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ******************************************************************************/
void ADC_ClrAwdFlag(M4_ADC_TypeDef *ADCx)
{
    if ((M4_ADC1 != ADCx) && (M4_ADC2 != ADCx))
    {
        return;
    }

    ADCx->AWDSR0 = 0u;
    if (M4_ADC1 == ADCx)
    {
        ADCx->AWDSR1 = 0u;
    }
}

/**
 *******************************************************************************
 ** \brief Clear AWD specified channels status flags.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u32AwdCh                The channel(s) which you want to clear it's flag(s).
 **
 **
 ******************************************************************************/
void ADC_ClrAwdChFlag(M4_ADC_TypeDef *ADCx, uint32_t u32AwdCh)
{
    uint16_t u16ChR0;
    uint16_t u16ChR1;

    if ((M4_ADC1 != ADCx) && (M4_ADC2 != ADCx))
    {
        return;
    }

    u16ChR0 = (uint16_t)u32AwdCh;
    u16ChR1 = (uint16_t)(u32AwdCh >> 16u);

    ADCx->AWDSR0 &= ~u16ChR0;
    if (M4_ADC1 == ADCx)
    {
        ADCx->AWDSR1 &= ~u16ChR1;
    }
}

/**
 *******************************************************************************
 ** \brief Remap an ADC pin to channel(s).
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u32DestChannel          Destination channel(s).
 **
 ** \param [in] u8AdcPin                ADC pin number.
 **
 ** \retval ErrorInvalidParameter       Parameter error.
 ** \retval Ok                          No error occurred.
 **
 ******************************************************************************/
en_result_t ADC_ChannleRemap(M4_ADC_TypeDef *ADCx,
                             uint32_t u32DestChannel,
                             uint8_t u8AdcPin)
{
    uint8_t i;
    uint8_t u8OffsetReg;
    uint8_t u8ChPos;
    uint16_t u16AdcPin = u8AdcPin;
    __IO uint16_t *io16Chmuxr = NULL;

    if (NULL == ADCx)
    {
        return ErrorInvalidParameter;
    }

    DDL_ASSERT(IS_ADC_PERIPH(ADCx));

    if (M4_ADC1 == ADCx)
    {
        if (u16AdcPin > ADC1_IN15)
        {
            return ErrorInvalidParameter;
        }
        u32DestChannel &= ADC1_PIN_MASK_ALL;
    }
    else
    {
        if ((u16AdcPin > ADC12_IN11) || (u16AdcPin < ADC12_IN4))
        {
            return ErrorInvalidParameter;
        }
        u16AdcPin -= 4u;
        u32DestChannel &= ADC2_PIN_MASK_ALL;
    }

    ADC_STOP_CONVERT(ADCx);

    i = 0u;
    while (0u != u32DestChannel)
    {
        if (u32DestChannel & 0x1ul)
        {
            u8OffsetReg = i / 4u;
            u8ChPos     = (i % 4u) * 4u;
            io16Chmuxr  = &(ADCx->CHMUXR0) + u8OffsetReg;
            *io16Chmuxr &= ~((uint16_t)0xF << u8ChPos);
            *io16Chmuxr |= (u16AdcPin << u8ChPos);
        }

        u32DestChannel >>= 1u;
        i++;
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Get the number of the pin corresponding to the specified channel.
 **
 ** \param [in] ADCx                    Pointer to ADC instance register base.
 ** \arg M4_ADC1                        ADC unit 1 instance register base.
 ** \arg M4_ADC2                        ADC unit 2 instance register base.
 **
 ** \param [in] u8ChIndex               This channel that you want to get its pin number.
 **
 ** \retval [0, 15]                     The correct ADC pin number.
 ** \retval [0xFF]                      The invalid ADC pin number.
 **
 ******************************************************************************/
uint8_t ADC_GetChannelPinNum(M4_ADC_TypeDef *ADCx, uint8_t u8ChIndex)
{
    uint8_t u8OffsetPin = 0u;
    uint8_t u8OffsetReg;
    uint8_t u8ChPos;
    uint8_t u8AdcPin;
    __IO uint16_t *io16Chmuxr = NULL;

    if ((M4_ADC1 != ADCx) && (M4_ADC2 != ADCx))
    {
        return ADC_PIN_INVALID;
    }

    if (M4_ADC2 == ADCx)
    {
        u8OffsetPin = 4u;
    }

    u8OffsetReg = u8ChIndex / 4u;
    u8ChPos     = (u8ChIndex % 4u) * 4u;
    io16Chmuxr  = &(ADCx->CHMUXR0) + u8OffsetReg;
    u8AdcPin    = (uint8_t)((*io16Chmuxr >> u8ChPos) & ((uint16_t)0xF));
    u8AdcPin    += u8OffsetPin;

    return u8AdcPin;
}

/*******************************************************************************
 * Function implementation - local ('static')
 ******************************************************************************/
static en_result_t ADC_AddAnalogChannel(M4_ADC_TypeDef *ADCx,
                                        uint8_t u8Seq,
                                        uint32_t u32Ch)
{
    uint16_t     u16ChSelR0;
    uint16_t     u16ChSelR1;
    uint16_t     u16SelR0Temp;
    uint16_t     u16SelR1Temp;

    u16ChSelR0 = (uint16_t)u32Ch;
    u16ChSelR1 = (uint16_t)(u32Ch >> 16u);

    ADC_STOP_CONVERT(ADCx);

    /* The following is the basic configuration */
    /* Sequence A and Sequence B cannot set the same channel */
    if (M4_ADC1 == ADCx)
    {
        /* ADC1 channel select register configuration */
        if (AdcSequence_A == u8Seq)
        {
            u16SelR0Temp = ADCx->CHSELRB0;
            u16SelR1Temp = ADCx->CHSELRB1;
            if ((0u == (u16SelR0Temp & u16ChSelR0)) &&
                (0u == (u16SelR1Temp & u16ChSelR1)))
            {
                ADCx->CHSELRA0 |= u16ChSelR0;
                ADCx->CHSELRA1 |= u16ChSelR1;
            }
        }
        else
        {
            u16SelR0Temp = ADCx->CHSELRA0;
            u16SelR1Temp = ADCx->CHSELRA1;
            if ((0u == (u16SelR0Temp & u16ChSelR0)) &&
                (0u == (u16SelR1Temp & u16ChSelR1)))
            {
                ADCx->CHSELRB0 |= u16ChSelR0;
                ADCx->CHSELRB1 |= u16ChSelR1;
            }
        }
    }
    else
    {
        /* ADC2 channel select register configuration */
        if (AdcSequence_A == u8Seq)
        {
            u16SelR0Temp = ADCx->CHSELRB0;
            if (0u == (u16SelR0Temp & u16ChSelR0))
            {
                ADCx->CHSELRA0 |= u16ChSelR0;
            }
        }
        else
        {
            u16SelR0Temp = ADCx->CHSELRA0;
            if (0u == (u16SelR0Temp & u16ChSelR0))
            {
                ADCx->CHSELRB0 |= u16ChSelR0;
            }
        }
    }

    return Ok;
}

/**
 *******************************************************************************
 ** \brief Checking ADC conversion result.
 **
 ******************************************************************************/
static en_result_t ADC_CheckConResult(M4_ADC_TypeDef *ADCx,
                                      uint8_t u8Seq,
                                      uint32_t u32Timeout)
{
    uint32_t u32AdcTimeout;
    uint32_t u32Timecount;

    if (0u == u32Timeout)
    {
        return ((ADC_CONVERTING != ADC_REG_READ_BIT(ADCx->ISR, u8Seq)) ? \
                 Ok : OperationInProgress);
    }

    /* 10 is the number of required instructions cycles for the below loop statement. */
    u32AdcTimeout = u32Timeout * (SystemCoreClock / 10u / 1000u);
    u32Timecount  = 0u;
    while (u32Timecount < u32AdcTimeout)
    {
        if (ADC_CONVERTING != ADC_REG_READ_BIT(ADCx->ISR, u8Seq))
        {
            return Ok;
        }
        u32Timecount++;
    }

    ADC_StopConvert(ADCx);

    return ErrorTimeout;
}

/**
 *******************************************************************************
 ** \brief Read all data of an ADC. pu16AdcData[0] = DR0, pu16AdcData[1] = DR1, ...
 **
 ******************************************************************************/
static void ADC_GetValue(M4_ADC_TypeDef *ADCx, uint16_t *pu16AdcData)
{
    uint8_t u8Offset  = 0u;
    uint8_t u8TotalCh = ADC1_CH_COUNT;
    __IO uint16_t *pu16DataReg;

    if (M4_ADC2 == ADCx)
    {
        u8TotalCh = ADC2_CH_COUNT;
    }

    for (u8Offset = 0u; u8Offset < u8TotalCh; u8Offset++)
    {
        pu16DataReg = &(ADCx->DR0);
        pu16DataReg += u8Offset;
        pu16AdcData[u8Offset] = *pu16DataReg;
    }
}

/**
 *******************************************************************************
 ** \brief
 **
 ******************************************************************************/
static void ADC_GetChValue(M4_ADC_TypeDef *ADCx,
                           uint32_t u32Channel,
                           uint16_t *pu16AdcData)
{
    uint8_t i;
    uint8_t j;
    __IO uint16_t *pu16DataReg;

    if (M4_ADC1 == ADCx)
    {
        u32Channel &= ADC1_CH_ALL;
    }
    else
    {
        u32Channel &= ADC2_CH_ALL;
    }

    i = 0u;
    j = 0u;
    while (0u != u32Channel)
    {
        if (0u != (u32Channel & 0x1ul))
        {
            pu16DataReg    = &(ADCx->DR0);
            pu16DataReg   += i;
            pu16AdcData[j] = *pu16DataReg;
            j++;
        }

        u32Channel >>= 1u;
        i++;
    }
}

/**
 *******************************************************************************
 ** \brief Checking the trigger source of the sequence is available.
 **
 ******************************************************************************/
static en_result_t ADC_CheckTrgSrc(M4_ADC_TypeDef *ADCx,
                                   const stc_adc_trg_cfg_t *pstcTrgCfg)
{
    uint32_t u32AdcxTrgSelR0;
    uint32_t u32AdcxTrgSelR1;
    uint16_t u16Trgsr;
    uint16_t u16OtherOneEnb;
    uint16_t u16OtherOneSel;
    uint8_t  u8AdcIdx;
    const uint16_t au16InvalidTrgsrc[2u][2u] =
    {
        {EVT_ADC1_EOCA, EVT_ADC1_EOCB},
        {EVT_ADC2_EOCA, EVT_ADC2_EOCB}
    };

    if (AdcTrgsel_ADTRGX == pstcTrgCfg->enTrgSel)
    {
        return Ok;
    }

    if (M4_ADC1 == ADCx)
    {
        u32AdcxTrgSelR0 = M4_AOS->ADC1_ITRGSELR0;
        u32AdcxTrgSelR1 = M4_AOS->ADC1_ITRGSELR1;
        u16Trgsr        = M4_ADC1->TRGSR;
        u8AdcIdx        = 0;
    }
    else
    {
        u32AdcxTrgSelR0 = M4_AOS->ADC2_ITRGSELR0;
        u32AdcxTrgSelR1 = M4_AOS->ADC2_ITRGSELR1;
        u16Trgsr        = M4_ADC2->TRGSR;
        u8AdcIdx        = 1u;
    }

    if (AdcSequence_A == pstcTrgCfg->u8Sequence)
    {
        u16Trgsr >>= 8u;
    }
    u16OtherOneEnb = (u16Trgsr >> 7u) & 0x1u;
    u16OtherOneSel = u16Trgsr & 0x3u;

    if ((pstcTrgCfg->enInTrg0 == au16InvalidTrgsrc[u8AdcIdx][pstcTrgCfg->u8Sequence]) ||
        (pstcTrgCfg->enInTrg1 == au16InvalidTrgsrc[u8AdcIdx][pstcTrgCfg->u8Sequence]))
    {
        return ErrorInvalidParameter;
    }

    if ((AdcTrgen_Enable == u16OtherOneEnb) &&
        (pstcTrgCfg->enTrgSel == u16OtherOneSel))
    {
        return ErrorInvalidParameter;
    }

    switch (pstcTrgCfg->enTrgSel)
    {
        case AdcTrgsel_TRGX0:
            if ((AdcTrgsel_TRGX1 == u16OtherOneSel) &&
                (pstcTrgCfg->enInTrg0 == u32AdcxTrgSelR1))
                return ErrorInvalidParameter;
            if ((AdcTrgsel_TRGX0_TRGX1 == u16OtherOneSel) &&
                ((pstcTrgCfg->enInTrg0 == u32AdcxTrgSelR0) || (pstcTrgCfg->enInTrg0 == u32AdcxTrgSelR1)))
                return ErrorInvalidParameter;
            break;

        case AdcTrgsel_TRGX1:
            if ((AdcTrgsel_TRGX0 == u16OtherOneSel) &&
                (pstcTrgCfg->enInTrg1 == u32AdcxTrgSelR0))
                return ErrorInvalidParameter;
            if ((AdcTrgsel_TRGX0_TRGX1 == u16OtherOneSel) &&
                ((pstcTrgCfg->enInTrg1 == u32AdcxTrgSelR0) || (pstcTrgCfg->enInTrg1 == u32AdcxTrgSelR1)))
                return ErrorInvalidParameter;
            break;

        case AdcTrgsel_TRGX0_TRGX1:
            if ((AdcTrgsel_TRGX0 == u16OtherOneSel) &&
                ((pstcTrgCfg->enInTrg0 == u32AdcxTrgSelR0) || (pstcTrgCfg->enInTrg1 == u32AdcxTrgSelR0)))
                return ErrorInvalidParameter;

            if ((AdcTrgsel_TRGX1 == u16OtherOneSel) &&
                ((pstcTrgCfg->enInTrg0 == u32AdcxTrgSelR1) || (pstcTrgCfg->enInTrg1 == u32AdcxTrgSelR1)))
                return ErrorInvalidParameter;
            break;

        default:
            return ErrorInvalidParameter;
    }

    return Ok;
}

//@} // AdcGroup

#endif /* DDL_ADC_ENABLE */

/*******************************************************************************
 * EOF (not truncated)
 ******************************************************************************/
