0.7
2020.2
Oct 14 2022
05:07:14
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/AESL_axi_master_gmem.v,1681811341,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/AESL_axi_slave_BUS_A.v,1681811341,systemVerilog,,,,AESL_axi_slave_BUS_A,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/csv_file_dump.svh,1681811342,verilog,,,,,,,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/dataflow_monitor.sv,1681811342,systemVerilog,/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/upc_loop_interface.svh,,/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/dump_file_agent.svh;/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/csv_file_dump.svh;/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/sample_agent.svh;/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/loop_sample_agent.svh;/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/sample_manager.svh;/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/nodf_module_monitor.svh;/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/upc_loop_interface.svh;/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/dump_file_agent.svh,1681811342,verilog,,,,,,,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example.autotb.v,1681811342,systemVerilog,,,/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/fifo_para.vh,apatb_example_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example.v,1681811137,systemVerilog,,,,example,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_A_RAM_AUTO_1R1W.v,1681811137,systemVerilog,,,,example_A_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_BUS_A_s_axi.v,1681811138,systemVerilog,,,,example_BUS_A_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_1.v,1681811136,systemVerilog,,,,example_example_Pipeline_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_2.v,1681811137,systemVerilog,,,,example_example_Pipeline_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_3.v,1681811137,systemVerilog,,,,example_example_Pipeline_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_5.v,1681811137,systemVerilog,,,,example_example_Pipeline_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3.v,1681811137,systemVerilog,,,,example_example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_flow_control_loop_pipe_sequential_init.v,1681811137,systemVerilog,,,,example_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_gmem_m_axi.v,1681811137,systemVerilog,,,,example_gmem_m_axi;example_gmem_m_axi_fifo;example_gmem_m_axi_load;example_gmem_m_axi_mem;example_gmem_m_axi_read;example_gmem_m_axi_reg_slice;example_gmem_m_axi_srl;example_gmem_m_axi_store;example_gmem_m_axi_throttle;example_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_mac_muladd_9ns_9ns_9ns_18_4_1.v,1681811138,systemVerilog,,,,example_mac_muladd_9ns_9ns_9ns_18_4_1;example_mac_muladd_9ns_9ns_9ns_18_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_mul_32s_32s_32_1_1.v,1681811137,systemVerilog,,,,example_mul_32s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example_mul_9ns_10ns_18_1_1.v,1681811137,systemVerilog,,,,example_mul_9ns_10ns_18_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/fifo_para.vh,1681811342,verilog,,,,,,,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/loop_sample_agent.svh,1681811342,verilog,,,,,,,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/nodf_module_interface.svh,1681811342,verilog,,,,nodf_module_intf,,,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/nodf_module_monitor.svh,1681811342,verilog,,,,,,,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/sample_agent.svh,1681811342,verilog,,,,,,,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/sample_manager.svh,1681811342,verilog,,,,,,,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/upc_loop_interface.svh,1681811342,verilog,,,,upc_loop_intf,,,,,,,,
/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/upc_loop_monitor.svh,1681811342,verilog,,,,,,,,,,,,
