#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May 29 23:30:35 2022
# Process ID: 25616
# Current directory: D:/Vivado/MyProject/CPU_sim_s
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26628 D:\Vivado\MyProject\CPU_sim_s\CPU_sim.xpr
# Log file: D:/Vivado/MyProject/CPU_sim_s/vivado.log
# Journal file: D:/Vivado/MyProject/CPU_sim_s\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/MyProject/CPU_sim_s/CPU_sim.xpr
update_compile_order -fileset sources_1
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/u_cpu_top/count1}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
run all
run all
run all
run all
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim_s/ram_test2.coe}] [get_ips ram_mem]
generate_target all [get_files  D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
catch { config_ip_cache -export [get_ips -all ram_mem] }
catch { [ delete_ip_run [get_ips -all ram_mem] ] }
export_ip_user_files -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
export_simulation -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/u_cpu_top/clk_div}} {{/cpu_tb/u_cpu_top/count1}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
run all
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim_s/ram.coe}] [get_ips ram_mem]
generate_target all [get_files  D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
catch { config_ip_cache -export [get_ips -all ram_mem] }
export_ip_user_files -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
export_simulation -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/clk_div}} {{/cpu_tb/u_cpu_top/count1}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim_s/ram.coe}] [get_ips ram_mem]
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/cpu_tb/u_cpu_top/clk_div}} {{/cpu_tb/u_cpu_top/count1}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
run all
relaunch_sim
run all
close_sim
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim_s/ram_test2.coe}] [get_ips ram_mem]
generate_target all [get_files  D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
catch { config_ip_cache -export [get_ips -all ram_mem] }
export_ip_user_files -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
export_simulation -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/cpu_tb/u_cpu_top/clk_div}} {{/cpu_tb/u_cpu_top/count1}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
run all
run all
close_sim
