{"name":"CCM_ANALOG","description":"CCM_ANALOG","groupName":"CCM_ANALOG","prependToName":"CCM_ANALOG_","baseAddress":"0x400D8000","addressBlock":{"offset":"0","size":"0x180","usage":"registers"},"interrupts":[],"registers":{"PLL_ARM":{"name":"PLL_ARM","description":"Analog ARM PLL control Register","addressOffset":"0","size":32,"access":"read-write","resetValue":"0x13063","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PLL_SEL":{"name":"PLL_SEL","description":"Reserved","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_ARM_SET":{"name":"PLL_ARM_SET","description":"Analog ARM PLL control Register","addressOffset":"0x4","size":32,"access":"read-write","resetValue":"0x13063","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PLL_SEL":{"name":"PLL_SEL","description":"Reserved","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_ARM_CLR":{"name":"PLL_ARM_CLR","description":"Analog ARM PLL control Register","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0x13063","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PLL_SEL":{"name":"PLL_SEL","description":"Reserved","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_ARM_TOG":{"name":"PLL_ARM_TOG","description":"Analog ARM PLL control Register","addressOffset":"0xC","size":32,"access":"read-write","resetValue":"0x13063","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PLL_SEL":{"name":"PLL_SEL","description":"Reserved","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_USB1":{"name":"PLL_USB1","description":"Analog USB1 480MHz PLL Control Register","addressOffset":"0x10","size":32,"access":"read-write","resetValue":"0x12000","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EN_USB_CLKS":{"name":"EN_USB_CLKS","description":"Powers the 9-phase PLL outputs for USBPHYn","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EN_USB_CLKS_0","description":"PLL outputs for USBPHYn off.","value":"0"},{"name":"EN_USB_CLKS_1","description":"PLL outputs for USBPHYn on.","value":"0x1"}]},"POWER":{"name":"POWER","description":"Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_USB1_SET":{"name":"PLL_USB1_SET","description":"Analog USB1 480MHz PLL Control Register","addressOffset":"0x14","size":32,"access":"read-write","resetValue":"0x12000","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EN_USB_CLKS":{"name":"EN_USB_CLKS","description":"Powers the 9-phase PLL outputs for USBPHYn","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EN_USB_CLKS_0","description":"PLL outputs for USBPHYn off.","value":"0"},{"name":"EN_USB_CLKS_1","description":"PLL outputs for USBPHYn on.","value":"0x1"}]},"POWER":{"name":"POWER","description":"Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_USB1_CLR":{"name":"PLL_USB1_CLR","description":"Analog USB1 480MHz PLL Control Register","addressOffset":"0x18","size":32,"access":"read-write","resetValue":"0x12000","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EN_USB_CLKS":{"name":"EN_USB_CLKS","description":"Powers the 9-phase PLL outputs for USBPHYn","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EN_USB_CLKS_0","description":"PLL outputs for USBPHYn off.","value":"0"},{"name":"EN_USB_CLKS_1","description":"PLL outputs for USBPHYn on.","value":"0x1"}]},"POWER":{"name":"POWER","description":"Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_USB1_TOG":{"name":"PLL_USB1_TOG","description":"Analog USB1 480MHz PLL Control Register","addressOffset":"0x1C","size":32,"access":"read-write","resetValue":"0x12000","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EN_USB_CLKS":{"name":"EN_USB_CLKS","description":"Powers the 9-phase PLL outputs for USBPHYn","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EN_USB_CLKS_0","description":"PLL outputs for USBPHYn off.","value":"0"},{"name":"EN_USB_CLKS_1","description":"PLL outputs for USBPHYn on.","value":"0x1"}]},"POWER":{"name":"POWER","description":"Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_USB2":{"name":"PLL_USB2","description":"Analog USB2 480MHz PLL Control Register","addressOffset":"0x20","size":32,"access":"read-write","resetValue":"0x12000","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EN_USB_CLKS":{"name":"EN_USB_CLKS","description":"0: 8-phase PLL outputs for USBPHY1 are powered down","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POWER":{"name":"POWER","description":"Powers up the PLL. This bit will be set automatically when USBPHY1 remote wakeup event happens.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_USB2_SET":{"name":"PLL_USB2_SET","description":"Analog USB2 480MHz PLL Control Register","addressOffset":"0x24","size":32,"access":"read-write","resetValue":"0x12000","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EN_USB_CLKS":{"name":"EN_USB_CLKS","description":"0: 8-phase PLL outputs for USBPHY1 are powered down","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POWER":{"name":"POWER","description":"Powers up the PLL. This bit will be set automatically when USBPHY1 remote wakeup event happens.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_USB2_CLR":{"name":"PLL_USB2_CLR","description":"Analog USB2 480MHz PLL Control Register","addressOffset":"0x28","size":32,"access":"read-write","resetValue":"0x12000","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EN_USB_CLKS":{"name":"EN_USB_CLKS","description":"0: 8-phase PLL outputs for USBPHY1 are powered down","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POWER":{"name":"POWER","description":"Powers up the PLL. This bit will be set automatically when USBPHY1 remote wakeup event happens.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_USB2_TOG":{"name":"PLL_USB2_TOG","description":"Analog USB2 480MHz PLL Control Register","addressOffset":"0x2C","size":32,"access":"read-write","resetValue":"0x12000","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EN_USB_CLKS":{"name":"EN_USB_CLKS","description":"0: 8-phase PLL outputs for USBPHY1 are powered down","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POWER":{"name":"POWER","description":"Powers up the PLL. This bit will be set automatically when USBPHY1 remote wakeup event happens.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL clock output.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_SYS":{"name":"PLL_SYS","description":"Analog System PLL Control Register","addressOffset":"0x30","size":32,"access":"read-write","resetValue":"0x13001","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_SYS_SET":{"name":"PLL_SYS_SET","description":"Analog System PLL Control Register","addressOffset":"0x34","size":32,"access":"read-write","resetValue":"0x13001","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_SYS_CLR":{"name":"PLL_SYS_CLR","description":"Analog System PLL Control Register","addressOffset":"0x38","size":32,"access":"read-write","resetValue":"0x13001","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_SYS_TOG":{"name":"PLL_SYS_TOG","description":"Analog System PLL Control Register","addressOffset":"0x3C","size":32,"access":"read-write","resetValue":"0x13001","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_SYS_SS":{"name":"PLL_SYS_SS","description":"528MHz System PLL Spread Spectrum Register","addressOffset":"0x40","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"STEP":{"name":"STEP","description":"Frequency change step = step/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.","bitOffset":0,"bitWidth":15,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable bit","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENABLE_0","description":"Spread spectrum modulation disabled","value":"0"},{"name":"ENABLE_1","description":"Spread spectrum modulation enabled","value":"0x1"}]},"STOP":{"name":"STOP","description":"Frequency change = stop/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.","bitOffset":16,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"PLL_SYS_NUM":{"name":"PLL_SYS_NUM","description":"Numerator of 528MHz System PLL Fractional Loop Divider Register","addressOffset":"0x50","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"A":{"name":"A","description":"30 bit numerator (A) of fractional loop divider (signed integer).","bitOffset":0,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"PLL_SYS_DENOM":{"name":"PLL_SYS_DENOM","description":"Denominator of 528MHz System PLL Fractional Loop Divider Register","addressOffset":"0x60","size":32,"access":"read-write","resetValue":"0x12","resetMask":"0xFFFFFFFF","fields":{"B":{"name":"B","description":"30 bit denominator (B) of fractional loop divider (unsigned integer).","bitOffset":0,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"PLL_AUDIO":{"name":"PLL_AUDIO","description":"Analog Audio PLL control Register","addressOffset":"0x70","size":32,"access":"read-write","resetValue":"0x11006","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POST_DIV_SELECT":{"name":"POST_DIV_SELECT","description":"These bits implement a divider after the PLL, but before the enable and bypass mux.","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"POST_DIV_SELECT_0","description":"Divide by 4.","value":"0"},{"name":"POST_DIV_SELECT_1","description":"Divide by 2.","value":"0x1"},{"name":"POST_DIV_SELECT_2","description":"Divide by 1.","value":"0x2"}]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_AUDIO_SET":{"name":"PLL_AUDIO_SET","description":"Analog Audio PLL control Register","addressOffset":"0x74","size":32,"access":"read-write","resetValue":"0x11006","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POST_DIV_SELECT":{"name":"POST_DIV_SELECT","description":"These bits implement a divider after the PLL, but before the enable and bypass mux.","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"POST_DIV_SELECT_0","description":"Divide by 4.","value":"0"},{"name":"POST_DIV_SELECT_1","description":"Divide by 2.","value":"0x1"},{"name":"POST_DIV_SELECT_2","description":"Divide by 1.","value":"0x2"}]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_AUDIO_CLR":{"name":"PLL_AUDIO_CLR","description":"Analog Audio PLL control Register","addressOffset":"0x78","size":32,"access":"read-write","resetValue":"0x11006","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POST_DIV_SELECT":{"name":"POST_DIV_SELECT","description":"These bits implement a divider after the PLL, but before the enable and bypass mux.","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"POST_DIV_SELECT_0","description":"Divide by 4.","value":"0"},{"name":"POST_DIV_SELECT_1","description":"Divide by 2.","value":"0x1"},{"name":"POST_DIV_SELECT_2","description":"Divide by 1.","value":"0x2"}]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_AUDIO_TOG":{"name":"PLL_AUDIO_TOG","description":"Analog Audio PLL control Register","addressOffset":"0x7C","size":32,"access":"read-write","resetValue":"0x11006","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POST_DIV_SELECT":{"name":"POST_DIV_SELECT","description":"These bits implement a divider after the PLL, but before the enable and bypass mux.","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"POST_DIV_SELECT_0","description":"Divide by 4.","value":"0"},{"name":"POST_DIV_SELECT_1","description":"Divide by 2.","value":"0x1"},{"name":"POST_DIV_SELECT_2","description":"Divide by 1.","value":"0x2"}]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked. 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_AUDIO_NUM":{"name":"PLL_AUDIO_NUM","description":"Numerator of Audio PLL Fractional Loop Divider Register","addressOffset":"0x80","size":32,"access":"read-write","resetValue":"0x5F5E100","resetMask":"0xFFFFFFFF","fields":{"A":{"name":"A","description":"30 bit numerator of fractional loop divider.","bitOffset":0,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"PLL_AUDIO_DENOM":{"name":"PLL_AUDIO_DENOM","description":"Denominator of Audio PLL Fractional Loop Divider Register","addressOffset":"0x90","size":32,"access":"read-write","resetValue":"0x2964619C","resetMask":"0xFFFFFFFF","fields":{"B":{"name":"B","description":"30 bit denominator of fractional loop divider.","bitOffset":0,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"PLL_VIDEO":{"name":"PLL_VIDEO","description":"Analog Video PLL control Register","addressOffset":"0xA0","size":32,"access":"read-write","resetValue":"0x1100C","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POST_DIV_SELECT":{"name":"POST_DIV_SELECT","description":"These bits implement a divider after the PLL, but before the enable and bypass mux.","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"POST_DIV_SELECT_0","description":"Divide by 4.","value":"0"},{"name":"POST_DIV_SELECT_1","description":"Divide by 2.","value":"0x1"},{"name":"POST_DIV_SELECT_2","description":"Divide by 1.","value":"0x2"}]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_VIDEO_SET":{"name":"PLL_VIDEO_SET","description":"Analog Video PLL control Register","addressOffset":"0xA4","size":32,"access":"read-write","resetValue":"0x1100C","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POST_DIV_SELECT":{"name":"POST_DIV_SELECT","description":"These bits implement a divider after the PLL, but before the enable and bypass mux.","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"POST_DIV_SELECT_0","description":"Divide by 4.","value":"0"},{"name":"POST_DIV_SELECT_1","description":"Divide by 2.","value":"0x1"},{"name":"POST_DIV_SELECT_2","description":"Divide by 1.","value":"0x2"}]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_VIDEO_CLR":{"name":"PLL_VIDEO_CLR","description":"Analog Video PLL control Register","addressOffset":"0xA8","size":32,"access":"read-write","resetValue":"0x1100C","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POST_DIV_SELECT":{"name":"POST_DIV_SELECT","description":"These bits implement a divider after the PLL, but before the enable and bypass mux.","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"POST_DIV_SELECT_0","description":"Divide by 4.","value":"0"},{"name":"POST_DIV_SELECT_1","description":"Divide by 2.","value":"0x1"},{"name":"POST_DIV_SELECT_2","description":"Divide by 1.","value":"0x2"}]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_VIDEO_TOG":{"name":"PLL_VIDEO_TOG","description":"Analog Video PLL control Register","addressOffset":"0xAC","size":32,"access":"read-write","resetValue":"0x1100C","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54.","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable PLL output","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"POST_DIV_SELECT":{"name":"POST_DIV_SELECT","description":"These bits implement a divider after the PLL, but before the enable and bypass mux.","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"POST_DIV_SELECT_0","description":"Divide by 4.","value":"0"},{"name":"POST_DIV_SELECT_1","description":"Divide by 2.","value":"0x1"},{"name":"POST_DIV_SELECT_2","description":"Divide by 1.","value":"0x2"}]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_VIDEO_NUM":{"name":"PLL_VIDEO_NUM","description":"Numerator of Video PLL Fractional Loop Divider Register","addressOffset":"0xB0","size":32,"access":"read-write","resetValue":"0x5F5E100","resetMask":"0xFFFFFFFF","fields":{"A":{"name":"A","description":"30 bit numerator of fractional loop divider (signed number)","bitOffset":0,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"PLL_VIDEO_DENOM":{"name":"PLL_VIDEO_DENOM","description":"Denominator of Video PLL Fractional Loop Divider Register","addressOffset":"0xC0","size":32,"access":"read-write","resetValue":"0x10A24447","resetMask":"0xFFFFFFFF","fields":{"B":{"name":"B","description":"30 bit denominator of fractional loop divider.","bitOffset":0,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"PLL_ENET":{"name":"PLL_ENET","description":"Analog ENET PLL Control Register","addressOffset":"0xE0","size":32,"access":"read-write","resetValue":"0x11001","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"Controls the frequency of the ethernet reference clock","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"ENET2_DIV_SELECT":{"name":"ENET2_DIV_SELECT","description":"Controls the frequency of the ENET2 reference clock.","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"ENET2_DIV_SELECT_0","description":"25MHz","value":"0"},{"name":"ENET2_DIV_SELECT_1","description":"50MHz","value":"0x1"},{"name":"ENET2_DIV_SELECT_2","description":"100MHz (not 50% duty cycle)","value":"0x2"},{"name":"ENET2_DIV_SELECT_3","description":"125MHz","value":"0x3"}]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL providing the ENET reference clock.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENET2_REF_EN":{"name":"ENET2_REF_EN","description":"Enable the PLL providing the ENET2 reference clock","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENET_25M_REF_EN":{"name":"ENET_25M_REF_EN","description":"Enable the PLL providing ENET 25 MHz reference clock","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_ENET_SET":{"name":"PLL_ENET_SET","description":"Analog ENET PLL Control Register","addressOffset":"0xE4","size":32,"access":"read-write","resetValue":"0x11001","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"Controls the frequency of the ethernet reference clock","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"ENET2_DIV_SELECT":{"name":"ENET2_DIV_SELECT","description":"Controls the frequency of the ENET2 reference clock.","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"ENET2_DIV_SELECT_0","description":"25MHz","value":"0"},{"name":"ENET2_DIV_SELECT_1","description":"50MHz","value":"0x1"},{"name":"ENET2_DIV_SELECT_2","description":"100MHz (not 50% duty cycle)","value":"0x2"},{"name":"ENET2_DIV_SELECT_3","description":"125MHz","value":"0x3"}]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL providing the ENET reference clock.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENET2_REF_EN":{"name":"ENET2_REF_EN","description":"Enable the PLL providing the ENET2 reference clock","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENET_25M_REF_EN":{"name":"ENET_25M_REF_EN","description":"Enable the PLL providing ENET 25 MHz reference clock","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_ENET_CLR":{"name":"PLL_ENET_CLR","description":"Analog ENET PLL Control Register","addressOffset":"0xE8","size":32,"access":"read-write","resetValue":"0x11001","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"Controls the frequency of the ethernet reference clock","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"ENET2_DIV_SELECT":{"name":"ENET2_DIV_SELECT","description":"Controls the frequency of the ENET2 reference clock.","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"ENET2_DIV_SELECT_0","description":"25MHz","value":"0"},{"name":"ENET2_DIV_SELECT_1","description":"50MHz","value":"0x1"},{"name":"ENET2_DIV_SELECT_2","description":"100MHz (not 50% duty cycle)","value":"0x2"},{"name":"ENET2_DIV_SELECT_3","description":"125MHz","value":"0x3"}]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL providing the ENET reference clock.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENET2_REF_EN":{"name":"ENET2_REF_EN","description":"Enable the PLL providing the ENET2 reference clock","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENET_25M_REF_EN":{"name":"ENET_25M_REF_EN","description":"Enable the PLL providing ENET 25 MHz reference clock","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PLL_ENET_TOG":{"name":"PLL_ENET_TOG","description":"Analog ENET PLL Control Register","addressOffset":"0xEC","size":32,"access":"read-write","resetValue":"0x11001","resetMask":"0xFFFFFFFF","fields":{"DIV_SELECT":{"name":"DIV_SELECT","description":"Controls the frequency of the ethernet reference clock","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"ENET2_DIV_SELECT":{"name":"ENET2_DIV_SELECT","description":"Controls the frequency of the ENET2 reference clock.","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"ENET2_DIV_SELECT_0","description":"25MHz","value":"0"},{"name":"ENET2_DIV_SELECT_1","description":"50MHz","value":"0x1"},{"name":"ENET2_DIV_SELECT_2","description":"100MHz (not 50% duty cycle)","value":"0x2"},{"name":"ENET2_DIV_SELECT_3","description":"125MHz","value":"0x3"}]},"POWERDOWN":{"name":"POWERDOWN","description":"Powers down the PLL.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enable the PLL providing the ENET reference clock.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS_CLK_SRC":{"name":"BYPASS_CLK_SRC","description":"Determines the bypass source.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"REF_CLK_24M","description":"Select the 24MHz oscillator as source.","value":"0"},{"name":"CLK1","description":"Select the CLK1_N / CLK1_P as source.","value":"0x1"}]},"BYPASS":{"name":"BYPASS","description":"Bypass the PLL.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENET2_REF_EN":{"name":"ENET2_REF_EN","description":"Enable the PLL providing the ENET2 reference clock","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENET_25M_REF_EN":{"name":"ENET_25M_REF_EN","description":"Enable the PLL providing ENET 25 MHz reference clock","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOCK":{"name":"LOCK","description":"1 - PLL is currently locked; 0 - PLL is not currently locked.","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"PFD_480":{"name":"PFD_480","description":"480MHz Clock (PLL3) Phase Fractional Divider Control Register","addressOffset":"0xF0","size":32,"access":"read-write","resetValue":"0x1311100C","resetMask":"0xFFFFFFFF","fields":{"PFD0_FRAC":{"name":"PFD0_FRAC","description":"This field controls the fractional divide value","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD0_STABLE":{"name":"PFD0_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD0_CLKGATE":{"name":"PFD0_CLKGATE","description":"If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD1_FRAC":{"name":"PFD1_FRAC","description":"This field controls the fractional divide value","bitOffset":8,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD1_STABLE":{"name":"PFD1_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD1_CLKGATE":{"name":"PFD1_CLKGATE","description":"IO Clock Gate","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD2_FRAC":{"name":"PFD2_FRAC","description":"This field controls the fractional divide value","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD2_STABLE":{"name":"PFD2_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD2_CLKGATE":{"name":"PFD2_CLKGATE","description":"IO Clock Gate","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD3_FRAC":{"name":"PFD3_FRAC","description":"This field controls the fractional divide value","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD3_STABLE":{"name":"PFD3_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD3_CLKGATE":{"name":"PFD3_CLKGATE","description":"IO Clock Gate","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"PFD_480_SET":{"name":"PFD_480_SET","description":"480MHz Clock (PLL3) Phase Fractional Divider Control Register","addressOffset":"0xF4","size":32,"access":"read-write","resetValue":"0x1311100C","resetMask":"0xFFFFFFFF","fields":{"PFD0_FRAC":{"name":"PFD0_FRAC","description":"This field controls the fractional divide value","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD0_STABLE":{"name":"PFD0_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD0_CLKGATE":{"name":"PFD0_CLKGATE","description":"If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD1_FRAC":{"name":"PFD1_FRAC","description":"This field controls the fractional divide value","bitOffset":8,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD1_STABLE":{"name":"PFD1_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD1_CLKGATE":{"name":"PFD1_CLKGATE","description":"IO Clock Gate","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD2_FRAC":{"name":"PFD2_FRAC","description":"This field controls the fractional divide value","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD2_STABLE":{"name":"PFD2_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD2_CLKGATE":{"name":"PFD2_CLKGATE","description":"IO Clock Gate","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD3_FRAC":{"name":"PFD3_FRAC","description":"This field controls the fractional divide value","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD3_STABLE":{"name":"PFD3_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD3_CLKGATE":{"name":"PFD3_CLKGATE","description":"IO Clock Gate","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"PFD_480_CLR":{"name":"PFD_480_CLR","description":"480MHz Clock (PLL3) Phase Fractional Divider Control Register","addressOffset":"0xF8","size":32,"access":"read-write","resetValue":"0x1311100C","resetMask":"0xFFFFFFFF","fields":{"PFD0_FRAC":{"name":"PFD0_FRAC","description":"This field controls the fractional divide value","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD0_STABLE":{"name":"PFD0_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD0_CLKGATE":{"name":"PFD0_CLKGATE","description":"If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD1_FRAC":{"name":"PFD1_FRAC","description":"This field controls the fractional divide value","bitOffset":8,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD1_STABLE":{"name":"PFD1_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD1_CLKGATE":{"name":"PFD1_CLKGATE","description":"IO Clock Gate","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD2_FRAC":{"name":"PFD2_FRAC","description":"This field controls the fractional divide value","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD2_STABLE":{"name":"PFD2_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD2_CLKGATE":{"name":"PFD2_CLKGATE","description":"IO Clock Gate","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD3_FRAC":{"name":"PFD3_FRAC","description":"This field controls the fractional divide value","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD3_STABLE":{"name":"PFD3_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD3_CLKGATE":{"name":"PFD3_CLKGATE","description":"IO Clock Gate","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"PFD_480_TOG":{"name":"PFD_480_TOG","description":"480MHz Clock (PLL3) Phase Fractional Divider Control Register","addressOffset":"0xFC","size":32,"access":"read-write","resetValue":"0x1311100C","resetMask":"0xFFFFFFFF","fields":{"PFD0_FRAC":{"name":"PFD0_FRAC","description":"This field controls the fractional divide value","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD0_STABLE":{"name":"PFD0_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD0_CLKGATE":{"name":"PFD0_CLKGATE","description":"If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD1_FRAC":{"name":"PFD1_FRAC","description":"This field controls the fractional divide value","bitOffset":8,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD1_STABLE":{"name":"PFD1_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD1_CLKGATE":{"name":"PFD1_CLKGATE","description":"IO Clock Gate","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD2_FRAC":{"name":"PFD2_FRAC","description":"This field controls the fractional divide value","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD2_STABLE":{"name":"PFD2_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD2_CLKGATE":{"name":"PFD2_CLKGATE","description":"IO Clock Gate","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD3_FRAC":{"name":"PFD3_FRAC","description":"This field controls the fractional divide value","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD3_STABLE":{"name":"PFD3_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD3_CLKGATE":{"name":"PFD3_CLKGATE","description":"IO Clock Gate","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"PFD_528":{"name":"PFD_528","description":"528MHz Clock (PLL2) Phase Fractional Divider Control Register","addressOffset":"0x100","size":32,"access":"read-write","resetValue":"0x1018101B","resetMask":"0xFFFFFFFF","fields":{"PFD0_FRAC":{"name":"PFD0_FRAC","description":"This field controls the fractional divide value","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD0_STABLE":{"name":"PFD0_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD0_CLKGATE":{"name":"PFD0_CLKGATE","description":"If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD1_FRAC":{"name":"PFD1_FRAC","description":"This field controls the fractional divide value","bitOffset":8,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD1_STABLE":{"name":"PFD1_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD1_CLKGATE":{"name":"PFD1_CLKGATE","description":"IO Clock Gate","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD2_FRAC":{"name":"PFD2_FRAC","description":"This field controls the fractional divide value","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD2_STABLE":{"name":"PFD2_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD2_CLKGATE":{"name":"PFD2_CLKGATE","description":"IO Clock Gate","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD3_FRAC":{"name":"PFD3_FRAC","description":"This field controls the fractional divide value","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD3_STABLE":{"name":"PFD3_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD3_CLKGATE":{"name":"PFD3_CLKGATE","description":"IO Clock Gate","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"PFD_528_SET":{"name":"PFD_528_SET","description":"528MHz Clock (PLL2) Phase Fractional Divider Control Register","addressOffset":"0x104","size":32,"access":"read-write","resetValue":"0x1018101B","resetMask":"0xFFFFFFFF","fields":{"PFD0_FRAC":{"name":"PFD0_FRAC","description":"This field controls the fractional divide value","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD0_STABLE":{"name":"PFD0_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD0_CLKGATE":{"name":"PFD0_CLKGATE","description":"If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD1_FRAC":{"name":"PFD1_FRAC","description":"This field controls the fractional divide value","bitOffset":8,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD1_STABLE":{"name":"PFD1_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD1_CLKGATE":{"name":"PFD1_CLKGATE","description":"IO Clock Gate","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD2_FRAC":{"name":"PFD2_FRAC","description":"This field controls the fractional divide value","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD2_STABLE":{"name":"PFD2_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD2_CLKGATE":{"name":"PFD2_CLKGATE","description":"IO Clock Gate","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD3_FRAC":{"name":"PFD3_FRAC","description":"This field controls the fractional divide value","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD3_STABLE":{"name":"PFD3_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD3_CLKGATE":{"name":"PFD3_CLKGATE","description":"IO Clock Gate","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"PFD_528_CLR":{"name":"PFD_528_CLR","description":"528MHz Clock (PLL2) Phase Fractional Divider Control Register","addressOffset":"0x108","size":32,"access":"read-write","resetValue":"0x1018101B","resetMask":"0xFFFFFFFF","fields":{"PFD0_FRAC":{"name":"PFD0_FRAC","description":"This field controls the fractional divide value","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD0_STABLE":{"name":"PFD0_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD0_CLKGATE":{"name":"PFD0_CLKGATE","description":"If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD1_FRAC":{"name":"PFD1_FRAC","description":"This field controls the fractional divide value","bitOffset":8,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD1_STABLE":{"name":"PFD1_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD1_CLKGATE":{"name":"PFD1_CLKGATE","description":"IO Clock Gate","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD2_FRAC":{"name":"PFD2_FRAC","description":"This field controls the fractional divide value","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD2_STABLE":{"name":"PFD2_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD2_CLKGATE":{"name":"PFD2_CLKGATE","description":"IO Clock Gate","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD3_FRAC":{"name":"PFD3_FRAC","description":"This field controls the fractional divide value","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD3_STABLE":{"name":"PFD3_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD3_CLKGATE":{"name":"PFD3_CLKGATE","description":"IO Clock Gate","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"PFD_528_TOG":{"name":"PFD_528_TOG","description":"528MHz Clock (PLL2) Phase Fractional Divider Control Register","addressOffset":"0x10C","size":32,"access":"read-write","resetValue":"0x1018101B","resetMask":"0xFFFFFFFF","fields":{"PFD0_FRAC":{"name":"PFD0_FRAC","description":"This field controls the fractional divide value","bitOffset":0,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD0_STABLE":{"name":"PFD0_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD0_CLKGATE":{"name":"PFD0_CLKGATE","description":"If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD1_FRAC":{"name":"PFD1_FRAC","description":"This field controls the fractional divide value","bitOffset":8,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD1_STABLE":{"name":"PFD1_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD1_CLKGATE":{"name":"PFD1_CLKGATE","description":"IO Clock Gate","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD2_FRAC":{"name":"PFD2_FRAC","description":"This field controls the fractional divide value","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD2_STABLE":{"name":"PFD2_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD2_CLKGATE":{"name":"PFD2_CLKGATE","description":"IO Clock Gate","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD3_FRAC":{"name":"PFD3_FRAC","description":"This field controls the fractional divide value","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]},"PFD3_STABLE":{"name":"PFD3_STABLE","description":"This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFD3_CLKGATE":{"name":"PFD3_CLKGATE","description":"IO Clock Gate","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"MISC0":{"name":"MISC0","description":"Miscellaneous Register 0","addressOffset":"0x150","size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":{"REFTOP_PWD":{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_SELFBIASOFF":{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":"0"},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":"0x1"}]},"REFTOP_VBGADJ":{"name":"REFTOP_VBGADJ","description":"Not related to CCM. See Power Management Unit (PMU)","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":"0"},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":"0x1"},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":"0x2"},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":"0x3"},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":"0x4"},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":"0x5"},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":"0x6"},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":"0x7"}]},"REFTOP_VBGUP":{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"STOP_MODE_CONFIG":{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"All analog except RTC powered down on stop mode assertion.","value":"0"},{"name":"STOP_MODE_CONFIG_1","description":"Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on.","value":"0x1"},{"name":"STOP_MODE_CONFIG_2","description":"Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down.","value":"0x2"},{"name":"STOP_MODE_CONFIG_3","description":"Beside RTC, low-power bandgap is selected and the rest analog is powered down.","value":"0x3"}]},"DISCON_HIGH_SNVS":{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":"0"},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":"0x1"}]},"OSC_I":{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":"0"},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":"0x1"},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":"0x2"},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":"0x3"}]},"OSC_XTALOK":{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"OSC_XTALOK_EN":{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLKGATE_CTRL":{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":"0"},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":"0x1"}]},"CLKGATE_DELAY":{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":"0"},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":"0x1"},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":"0x2"},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":"0x3"},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":"0x4"},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":"0x5"},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":"0x6"},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":"0x7"}]},"RTC_XTAL_SOURCE":{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":"0"},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":"0x1"}]},"XTAL_24M_PWD":{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"MISC0_SET":{"name":"MISC0_SET","description":"Miscellaneous Register 0","addressOffset":"0x154","size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":{"REFTOP_PWD":{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_SELFBIASOFF":{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":"0"},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":"0x1"}]},"REFTOP_VBGADJ":{"name":"REFTOP_VBGADJ","description":"Not related to CCM. See Power Management Unit (PMU)","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":"0"},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":"0x1"},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":"0x2"},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":"0x3"},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":"0x4"},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":"0x5"},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":"0x6"},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":"0x7"}]},"REFTOP_VBGUP":{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"STOP_MODE_CONFIG":{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"All analog except RTC powered down on stop mode assertion.","value":"0"},{"name":"STOP_MODE_CONFIG_1","description":"Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on.","value":"0x1"},{"name":"STOP_MODE_CONFIG_2","description":"Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down.","value":"0x2"},{"name":"STOP_MODE_CONFIG_3","description":"Beside RTC, low-power bandgap is selected and the rest analog is powered down.","value":"0x3"}]},"DISCON_HIGH_SNVS":{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":"0"},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":"0x1"}]},"OSC_I":{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":"0"},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":"0x1"},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":"0x2"},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":"0x3"}]},"OSC_XTALOK":{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"OSC_XTALOK_EN":{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLKGATE_CTRL":{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":"0"},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":"0x1"}]},"CLKGATE_DELAY":{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":"0"},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":"0x1"},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":"0x2"},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":"0x3"},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":"0x4"},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":"0x5"},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":"0x6"},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":"0x7"}]},"RTC_XTAL_SOURCE":{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":"0"},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":"0x1"}]},"XTAL_24M_PWD":{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"MISC0_CLR":{"name":"MISC0_CLR","description":"Miscellaneous Register 0","addressOffset":"0x158","size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":{"REFTOP_PWD":{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_SELFBIASOFF":{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":"0"},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":"0x1"}]},"REFTOP_VBGADJ":{"name":"REFTOP_VBGADJ","description":"Not related to CCM. See Power Management Unit (PMU)","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":"0"},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":"0x1"},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":"0x2"},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":"0x3"},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":"0x4"},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":"0x5"},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":"0x6"},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":"0x7"}]},"REFTOP_VBGUP":{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"STOP_MODE_CONFIG":{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"All analog except RTC powered down on stop mode assertion.","value":"0"},{"name":"STOP_MODE_CONFIG_1","description":"Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on.","value":"0x1"},{"name":"STOP_MODE_CONFIG_2","description":"Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down.","value":"0x2"},{"name":"STOP_MODE_CONFIG_3","description":"Beside RTC, low-power bandgap is selected and the rest analog is powered down.","value":"0x3"}]},"DISCON_HIGH_SNVS":{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":"0"},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":"0x1"}]},"OSC_I":{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":"0"},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":"0x1"},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":"0x2"},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":"0x3"}]},"OSC_XTALOK":{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"OSC_XTALOK_EN":{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLKGATE_CTRL":{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":"0"},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":"0x1"}]},"CLKGATE_DELAY":{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":"0"},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":"0x1"},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":"0x2"},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":"0x3"},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":"0x4"},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":"0x5"},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":"0x6"},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":"0x7"}]},"RTC_XTAL_SOURCE":{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":"0"},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":"0x1"}]},"XTAL_24M_PWD":{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"MISC0_TOG":{"name":"MISC0_TOG","description":"Miscellaneous Register 0","addressOffset":"0x15C","size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":{"REFTOP_PWD":{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_SELFBIASOFF":{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":"0"},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":"0x1"}]},"REFTOP_VBGADJ":{"name":"REFTOP_VBGADJ","description":"Not related to CCM. See Power Management Unit (PMU)","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":"0"},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":"0x1"},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":"0x2"},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":"0x3"},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":"0x4"},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":"0x5"},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":"0x6"},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":"0x7"}]},"REFTOP_VBGUP":{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"STOP_MODE_CONFIG":{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"All analog except RTC powered down on stop mode assertion.","value":"0"},{"name":"STOP_MODE_CONFIG_1","description":"Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on.","value":"0x1"},{"name":"STOP_MODE_CONFIG_2","description":"Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down.","value":"0x2"},{"name":"STOP_MODE_CONFIG_3","description":"Beside RTC, low-power bandgap is selected and the rest analog is powered down.","value":"0x3"}]},"DISCON_HIGH_SNVS":{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":"0"},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":"0x1"}]},"OSC_I":{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":"0"},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":"0x1"},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":"0x2"},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":"0x3"}]},"OSC_XTALOK":{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"OSC_XTALOK_EN":{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLKGATE_CTRL":{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":"0"},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":"0x1"}]},"CLKGATE_DELAY":{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":"0"},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":"0x1"},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":"0x2"},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":"0x3"},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":"0x4"},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":"0x5"},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":"0x6"},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":"0x7"}]},"RTC_XTAL_SOURCE":{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":"0"},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":"0x1"}]},"XTAL_24M_PWD":{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"MISC1":{"name":"MISC1","description":"Miscellaneous Register 1","addressOffset":"0x160","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"LVDS1_CLK_SEL":{"name":"LVDS1_CLK_SEL","description":"This field selects the clk to be routed to anaclk1/1b.","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"Arm PLL","value":"0"},{"name":"SYS_PLL","description":"System PLL","value":"0x1"},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":"0x2"},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":"0x3"},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":"0x4"},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":"0x5"},{"name":"AUDIO_PLL","description":"Audio PLL","value":"0x6"},{"name":"VIDEO_PLL","description":"Video PLL","value":"0x7"},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":"0x9"},{"name":"USB1_PLL","description":"USB1 PLL clock","value":"0xC"},{"name":"USB2_PLL","description":"USB2 PLL clock","value":"0xD"},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":"0xE"},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":"0xF"},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":"0x10"},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":"0x11"},{"name":"XTAL","description":"xtal (24M)","value":"0x12"}]},"LVDSCLK1_OBEN":{"name":"LVDSCLK1_OBEN","description":"This enables the LVDS output buffer for anaclk1/1b","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LVDSCLK1_IBEN":{"name":"LVDSCLK1_IBEN","description":"This enables the LVDS input buffer for anaclk1/1b","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD_480_AUTOGATE_EN":{"name":"PFD_480_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD_528_AUTOGATE_EN":{"name":"PFD_528_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPPANIC":{"name":"IRQ_TEMPPANIC","description":"This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPLOW":{"name":"IRQ_TEMPLOW","description":"This status bit is set to one when the temperature sensor low interrupt asserts for low temperature","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPHIGH":{"name":"IRQ_TEMPHIGH","description":"This status bit is set to one when the temperature sensor high interrupt asserts for high temperature","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_ANA_BO":{"name":"IRQ_ANA_BO","description":"This status bit is set to one when when any of the analog regulator brownout interrupts assert","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_DIG_BO":{"name":"IRQ_DIG_BO","description":"This status bit is set to one when when any of the digital regulator brownout interrupts assert","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"MISC1_SET":{"name":"MISC1_SET","description":"Miscellaneous Register 1","addressOffset":"0x164","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"LVDS1_CLK_SEL":{"name":"LVDS1_CLK_SEL","description":"This field selects the clk to be routed to anaclk1/1b.","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"Arm PLL","value":"0"},{"name":"SYS_PLL","description":"System PLL","value":"0x1"},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":"0x2"},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":"0x3"},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":"0x4"},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":"0x5"},{"name":"AUDIO_PLL","description":"Audio PLL","value":"0x6"},{"name":"VIDEO_PLL","description":"Video PLL","value":"0x7"},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":"0x9"},{"name":"USB1_PLL","description":"USB1 PLL clock","value":"0xC"},{"name":"USB2_PLL","description":"USB2 PLL clock","value":"0xD"},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":"0xE"},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":"0xF"},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":"0x10"},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":"0x11"},{"name":"XTAL","description":"xtal (24M)","value":"0x12"}]},"LVDSCLK1_OBEN":{"name":"LVDSCLK1_OBEN","description":"This enables the LVDS output buffer for anaclk1/1b","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LVDSCLK1_IBEN":{"name":"LVDSCLK1_IBEN","description":"This enables the LVDS input buffer for anaclk1/1b","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD_480_AUTOGATE_EN":{"name":"PFD_480_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD_528_AUTOGATE_EN":{"name":"PFD_528_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPPANIC":{"name":"IRQ_TEMPPANIC","description":"This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPLOW":{"name":"IRQ_TEMPLOW","description":"This status bit is set to one when the temperature sensor low interrupt asserts for low temperature","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPHIGH":{"name":"IRQ_TEMPHIGH","description":"This status bit is set to one when the temperature sensor high interrupt asserts for high temperature","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_ANA_BO":{"name":"IRQ_ANA_BO","description":"This status bit is set to one when when any of the analog regulator brownout interrupts assert","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_DIG_BO":{"name":"IRQ_DIG_BO","description":"This status bit is set to one when when any of the digital regulator brownout interrupts assert","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"MISC1_CLR":{"name":"MISC1_CLR","description":"Miscellaneous Register 1","addressOffset":"0x168","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"LVDS1_CLK_SEL":{"name":"LVDS1_CLK_SEL","description":"This field selects the clk to be routed to anaclk1/1b.","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"Arm PLL","value":"0"},{"name":"SYS_PLL","description":"System PLL","value":"0x1"},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":"0x2"},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":"0x3"},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":"0x4"},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":"0x5"},{"name":"AUDIO_PLL","description":"Audio PLL","value":"0x6"},{"name":"VIDEO_PLL","description":"Video PLL","value":"0x7"},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":"0x9"},{"name":"USB1_PLL","description":"USB1 PLL clock","value":"0xC"},{"name":"USB2_PLL","description":"USB2 PLL clock","value":"0xD"},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":"0xE"},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":"0xF"},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":"0x10"},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":"0x11"},{"name":"XTAL","description":"xtal (24M)","value":"0x12"}]},"LVDSCLK1_OBEN":{"name":"LVDSCLK1_OBEN","description":"This enables the LVDS output buffer for anaclk1/1b","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LVDSCLK1_IBEN":{"name":"LVDSCLK1_IBEN","description":"This enables the LVDS input buffer for anaclk1/1b","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD_480_AUTOGATE_EN":{"name":"PFD_480_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD_528_AUTOGATE_EN":{"name":"PFD_528_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPPANIC":{"name":"IRQ_TEMPPANIC","description":"This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPLOW":{"name":"IRQ_TEMPLOW","description":"This status bit is set to one when the temperature sensor low interrupt asserts for low temperature","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPHIGH":{"name":"IRQ_TEMPHIGH","description":"This status bit is set to one when the temperature sensor high interrupt asserts for high temperature","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_ANA_BO":{"name":"IRQ_ANA_BO","description":"This status bit is set to one when when any of the analog regulator brownout interrupts assert","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_DIG_BO":{"name":"IRQ_DIG_BO","description":"This status bit is set to one when when any of the digital regulator brownout interrupts assert","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"MISC1_TOG":{"name":"MISC1_TOG","description":"Miscellaneous Register 1","addressOffset":"0x16C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"LVDS1_CLK_SEL":{"name":"LVDS1_CLK_SEL","description":"This field selects the clk to be routed to anaclk1/1b.","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"Arm PLL","value":"0"},{"name":"SYS_PLL","description":"System PLL","value":"0x1"},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":"0x2"},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":"0x3"},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":"0x4"},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":"0x5"},{"name":"AUDIO_PLL","description":"Audio PLL","value":"0x6"},{"name":"VIDEO_PLL","description":"Video PLL","value":"0x7"},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":"0x9"},{"name":"USB1_PLL","description":"USB1 PLL clock","value":"0xC"},{"name":"USB2_PLL","description":"USB2 PLL clock","value":"0xD"},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":"0xE"},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":"0xF"},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":"0x10"},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":"0x11"},{"name":"XTAL","description":"xtal (24M)","value":"0x12"}]},"LVDSCLK1_OBEN":{"name":"LVDSCLK1_OBEN","description":"This enables the LVDS output buffer for anaclk1/1b","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LVDSCLK1_IBEN":{"name":"LVDSCLK1_IBEN","description":"This enables the LVDS input buffer for anaclk1/1b","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD_480_AUTOGATE_EN":{"name":"PFD_480_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PFD_528_AUTOGATE_EN":{"name":"PFD_528_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPPANIC":{"name":"IRQ_TEMPPANIC","description":"This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPLOW":{"name":"IRQ_TEMPLOW","description":"This status bit is set to one when the temperature sensor low interrupt asserts for low temperature","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_TEMPHIGH":{"name":"IRQ_TEMPHIGH","description":"This status bit is set to one when the temperature sensor high interrupt asserts for high temperature","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_ANA_BO":{"name":"IRQ_ANA_BO","description":"This status bit is set to one when when any of the analog regulator brownout interrupts assert","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IRQ_DIG_BO":{"name":"IRQ_DIG_BO","description":"This status bit is set to one when when any of the digital regulator brownout interrupts assert","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"MISC2":{"name":"MISC2","description":"Miscellaneous Register 2","addressOffset":"0x170","size":32,"access":"read-write","resetValue":"0x272727","resetMask":"0xFFFFFFFF","fields":{"REG0_BO_OFFSET":{"name":"REG0_BO_OFFSET","description":"This field defines the brown out voltage offset for the CORE power domain","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG0_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG0_BO_STATUS":{"name":"REG0_BO_STATUS","description":"Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":"0x1"}]},"REG0_ENABLE_BO":{"name":"REG0_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG0_OK":{"name":"REG0_OK","description":"Arm supply Not related to CCM. See Power Management Unit (PMU)","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PLL3_DISABLE":{"name":"PLL3_DISABLE","description":"When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PLL3_DISABLE_0","description":"PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode","value":"0"},{"name":"PLL3_DISABLE_1","description":"PLL3 can be disabled when the SoC is not in any low power mode","value":"0x1"}]},"REG1_BO_OFFSET":{"name":"REG1_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":8,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG1_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG1_BO_STATUS":{"name":"REG1_BO_STATUS","description":"Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":"0x1"}]},"REG1_ENABLE_BO":{"name":"REG1_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG1_OK":{"name":"REG1_OK","description":"GPU/VPU supply Not related to CCM. See Power Management Unit (PMU)","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"AUDIO_DIV_LSB":{"name":"AUDIO_DIV_LSB","description":"LSB of Post-divider for Audio PLL","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_LSB_0","description":"divide by 1 (Default)","value":"0"},{"name":"AUDIO_DIV_LSB_1","description":"divide by 2","value":"0x1"}]},"REG2_BO_OFFSET":{"name":"REG2_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":16,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG2_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG2_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG2_BO_STATUS":{"name":"REG2_BO_STATUS","description":"Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)","bitOffset":19,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"REG2_ENABLE_BO":{"name":"REG2_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG2_OK":{"name":"REG2_OK","description":"Signals that the voltage is above the brownout level for the SOC supply","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"AUDIO_DIV_MSB":{"name":"AUDIO_DIV_MSB","description":"MSB of Post-divider for Audio PLL","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_MSB_0","description":"divide by 1 (Default)","value":"0"},{"name":"AUDIO_DIV_MSB_1","description":"divide by 2","value":"0x1"}]},"REG0_STEP_TIME":{"name":"REG0_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"REG1_STEP_TIME":{"name":"REG1_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"REG2_STEP_TIME":{"name":"REG2_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"VIDEO_DIV":{"name":"VIDEO_DIV","description":"Post-divider for video","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"VIDEO_DIV_0","description":"divide by 1 (Default)","value":"0"},{"name":"VIDEO_DIV_1","description":"divide by 2","value":"0x1"},{"name":"VIDEO_DIV_2","description":"divide by 1","value":"0x2"},{"name":"VIDEO_DIV_3","description":"divide by 4","value":"0x3"}]}}},"MISC2_SET":{"name":"MISC2_SET","description":"Miscellaneous Register 2","addressOffset":"0x174","size":32,"access":"read-write","resetValue":"0x272727","resetMask":"0xFFFFFFFF","fields":{"REG0_BO_OFFSET":{"name":"REG0_BO_OFFSET","description":"This field defines the brown out voltage offset for the CORE power domain","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG0_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG0_BO_STATUS":{"name":"REG0_BO_STATUS","description":"Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":"0x1"}]},"REG0_ENABLE_BO":{"name":"REG0_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG0_OK":{"name":"REG0_OK","description":"Arm supply Not related to CCM. See Power Management Unit (PMU)","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PLL3_DISABLE":{"name":"PLL3_DISABLE","description":"When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PLL3_DISABLE_0","description":"PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode","value":"0"},{"name":"PLL3_DISABLE_1","description":"PLL3 can be disabled when the SoC is not in any low power mode","value":"0x1"}]},"REG1_BO_OFFSET":{"name":"REG1_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":8,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG1_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG1_BO_STATUS":{"name":"REG1_BO_STATUS","description":"Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":"0x1"}]},"REG1_ENABLE_BO":{"name":"REG1_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG1_OK":{"name":"REG1_OK","description":"GPU/VPU supply Not related to CCM. See Power Management Unit (PMU)","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"AUDIO_DIV_LSB":{"name":"AUDIO_DIV_LSB","description":"LSB of Post-divider for Audio PLL","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_LSB_0","description":"divide by 1 (Default)","value":"0"},{"name":"AUDIO_DIV_LSB_1","description":"divide by 2","value":"0x1"}]},"REG2_BO_OFFSET":{"name":"REG2_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":16,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG2_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG2_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG2_BO_STATUS":{"name":"REG2_BO_STATUS","description":"Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)","bitOffset":19,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"REG2_ENABLE_BO":{"name":"REG2_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG2_OK":{"name":"REG2_OK","description":"Signals that the voltage is above the brownout level for the SOC supply","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"AUDIO_DIV_MSB":{"name":"AUDIO_DIV_MSB","description":"MSB of Post-divider for Audio PLL","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_MSB_0","description":"divide by 1 (Default)","value":"0"},{"name":"AUDIO_DIV_MSB_1","description":"divide by 2","value":"0x1"}]},"REG0_STEP_TIME":{"name":"REG0_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"REG1_STEP_TIME":{"name":"REG1_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"REG2_STEP_TIME":{"name":"REG2_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"VIDEO_DIV":{"name":"VIDEO_DIV","description":"Post-divider for video","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"VIDEO_DIV_0","description":"divide by 1 (Default)","value":"0"},{"name":"VIDEO_DIV_1","description":"divide by 2","value":"0x1"},{"name":"VIDEO_DIV_2","description":"divide by 1","value":"0x2"},{"name":"VIDEO_DIV_3","description":"divide by 4","value":"0x3"}]}}},"MISC2_CLR":{"name":"MISC2_CLR","description":"Miscellaneous Register 2","addressOffset":"0x178","size":32,"access":"read-write","resetValue":"0x272727","resetMask":"0xFFFFFFFF","fields":{"REG0_BO_OFFSET":{"name":"REG0_BO_OFFSET","description":"This field defines the brown out voltage offset for the CORE power domain","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG0_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG0_BO_STATUS":{"name":"REG0_BO_STATUS","description":"Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":"0x1"}]},"REG0_ENABLE_BO":{"name":"REG0_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG0_OK":{"name":"REG0_OK","description":"Arm supply Not related to CCM. See Power Management Unit (PMU)","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PLL3_DISABLE":{"name":"PLL3_DISABLE","description":"When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PLL3_DISABLE_0","description":"PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode","value":"0"},{"name":"PLL3_DISABLE_1","description":"PLL3 can be disabled when the SoC is not in any low power mode","value":"0x1"}]},"REG1_BO_OFFSET":{"name":"REG1_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":8,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG1_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG1_BO_STATUS":{"name":"REG1_BO_STATUS","description":"Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":"0x1"}]},"REG1_ENABLE_BO":{"name":"REG1_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG1_OK":{"name":"REG1_OK","description":"GPU/VPU supply Not related to CCM. See Power Management Unit (PMU)","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"AUDIO_DIV_LSB":{"name":"AUDIO_DIV_LSB","description":"LSB of Post-divider for Audio PLL","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_LSB_0","description":"divide by 1 (Default)","value":"0"},{"name":"AUDIO_DIV_LSB_1","description":"divide by 2","value":"0x1"}]},"REG2_BO_OFFSET":{"name":"REG2_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":16,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG2_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG2_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG2_BO_STATUS":{"name":"REG2_BO_STATUS","description":"Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)","bitOffset":19,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"REG2_ENABLE_BO":{"name":"REG2_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG2_OK":{"name":"REG2_OK","description":"Signals that the voltage is above the brownout level for the SOC supply","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"AUDIO_DIV_MSB":{"name":"AUDIO_DIV_MSB","description":"MSB of Post-divider for Audio PLL","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_MSB_0","description":"divide by 1 (Default)","value":"0"},{"name":"AUDIO_DIV_MSB_1","description":"divide by 2","value":"0x1"}]},"REG0_STEP_TIME":{"name":"REG0_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"REG1_STEP_TIME":{"name":"REG1_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"REG2_STEP_TIME":{"name":"REG2_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"VIDEO_DIV":{"name":"VIDEO_DIV","description":"Post-divider for video","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"VIDEO_DIV_0","description":"divide by 1 (Default)","value":"0"},{"name":"VIDEO_DIV_1","description":"divide by 2","value":"0x1"},{"name":"VIDEO_DIV_2","description":"divide by 1","value":"0x2"},{"name":"VIDEO_DIV_3","description":"divide by 4","value":"0x3"}]}}},"MISC2_TOG":{"name":"MISC2_TOG","description":"Miscellaneous Register 2","addressOffset":"0x17C","size":32,"access":"read-write","resetValue":"0x272727","resetMask":"0xFFFFFFFF","fields":{"REG0_BO_OFFSET":{"name":"REG0_BO_OFFSET","description":"This field defines the brown out voltage offset for the CORE power domain","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG0_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG0_BO_STATUS":{"name":"REG0_BO_STATUS","description":"Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":"0x1"}]},"REG0_ENABLE_BO":{"name":"REG0_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG0_OK":{"name":"REG0_OK","description":"Arm supply Not related to CCM. See Power Management Unit (PMU)","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PLL3_DISABLE":{"name":"PLL3_DISABLE","description":"When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PLL3_DISABLE_0","description":"PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode","value":"0"},{"name":"PLL3_DISABLE_1","description":"PLL3 can be disabled when the SoC is not in any low power mode","value":"0x1"}]},"REG1_BO_OFFSET":{"name":"REG1_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":8,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG1_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG1_BO_STATUS":{"name":"REG1_BO_STATUS","description":"Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":"0x1"}]},"REG1_ENABLE_BO":{"name":"REG1_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG1_OK":{"name":"REG1_OK","description":"GPU/VPU supply Not related to CCM. See Power Management Unit (PMU)","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"AUDIO_DIV_LSB":{"name":"AUDIO_DIV_LSB","description":"LSB of Post-divider for Audio PLL","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_LSB_0","description":"divide by 1 (Default)","value":"0"},{"name":"AUDIO_DIV_LSB_1","description":"divide by 2","value":"0x1"}]},"REG2_BO_OFFSET":{"name":"REG2_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":16,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG2_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":"0x4"},{"name":"REG2_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":"0x7"}]},"REG2_BO_STATUS":{"name":"REG2_BO_STATUS","description":"Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)","bitOffset":19,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"REG2_ENABLE_BO":{"name":"REG2_ENABLE_BO","description":"Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REG2_OK":{"name":"REG2_OK","description":"Signals that the voltage is above the brownout level for the SOC supply","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"AUDIO_DIV_MSB":{"name":"AUDIO_DIV_MSB","description":"MSB of Post-divider for Audio PLL","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_MSB_0","description":"divide by 1 (Default)","value":"0"},{"name":"AUDIO_DIV_MSB_1","description":"divide by 2","value":"0x1"}]},"REG0_STEP_TIME":{"name":"REG0_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"REG1_STEP_TIME":{"name":"REG1_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"REG2_STEP_TIME":{"name":"REG2_STEP_TIME","description":"Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":"0"},{"name":"128_CLOCKS","description":"128","value":"0x1"},{"name":"256_CLOCKS","description":"256","value":"0x2"},{"name":"512_CLOCKS","description":"512","value":"0x3"}]},"VIDEO_DIV":{"name":"VIDEO_DIV","description":"Post-divider for video","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"VIDEO_DIV_0","description":"divide by 1 (Default)","value":"0"},{"name":"VIDEO_DIV_1","description":"divide by 2","value":"0x1"},{"name":"VIDEO_DIV_2","description":"divide by 1","value":"0x2"},{"name":"VIDEO_DIV_3","description":"divide by 4","value":"0x3"}]}}}},"derivedFrom":null}