---
aliases:
  - sequential circuit
  - sequential circuits
  - sequential logic
  - sequential logic circuit
  - sequential logic circuits
tags:
  - flashcard/active/general/eng/sequential_logic
  - language/in/English
---

# sequential logic

- {@{"Sequential circuit"}@} redirects here. For {@{the synthesizer company}@}, see {@{[Sequential Circuits](Sequential%20Circuits.md)}@}. <!--SR:!2025-12-15,229,330!2026-02-21,275,330!2026-03-08,290,330-->

In {@{[automata theory](automata%20theory.md)}@}, {@{__sequential logic__}@} is {@{a type of [logic circuit](logic%20circuit.md) whose output depends on the present value of its input signals and on the [sequence](sequence.md) of past inputs, the input history}@}.<sup>[\[1\]](#^ref-1)</sup><sup>[\[2\]](#^ref-2)</sup><sup>[\[3\]](#^ref-3)</sup><sup>[\[4\]](#^ref-4)</sup> This is in contrast to {@{_[combinational logic](combinational%20logic.md)_}@}, whose {@{output is a function of only the present input}@}. That is, sequential logic has {@{_[state](state%20(computer%20science).md)_ \(_memory_\) while combinational logic does not}@}. <!--SR:!2026-03-08,290,330!2026-03-08,290,330!2026-02-14,268,330!2028-03-11,830,330!2026-01-24,262,330!2026-02-26,280,330-->

Sequential logic is used to {@{construct [finite-state machines](finite-state%20machine.md)}@}, {@{a basic building block in all digital circuitry}@}. {@{Virtually all circuits in practical digital devices}@} are {@{a mixture of combinational and sequential logic}@}. <!--SR:!2026-02-22,276,330!2026-03-02,284,330!2026-03-12,294,330!2026-01-30,267,330-->

{@{A familiar example of a device with sequential logic}@} is {@{a [television set](television%20set.md) with "channel up" and "channel down" buttons}@}.<sup>[\[1\]](#^ref-1)</sup> {@{Pressing the "up" button}@} gives {@{the television an input telling it to switch to the next channel above the one it is currently receiving}@}. If {@{the television is on channel 5}@}, pressing "up" {@{switches it to receive channel 6}@}. However, if {@{the television is on channel 8}@}, pressing "up" {@{switches it to channel "9"}@}. In order for {@{the channel selection to operate correctly}@}, the television must be {@{aware of which channel it is currently receiving}@}, which was {@{determined by past channel selections}@}.<sup>[\[1\]](#^ref-1)</sup> The television stores {@{the current channel as part of its _[state](state%20(computer%20science).md)_}@}. When {@{a "channel up" or "channel down" input is given to it}@}, {@{the sequential logic of the channel selection circuitry}@} {@{calculates the new channel from the input and the current channel}@}. <!--SR:!2026-02-21,275,330!2026-01-28,265,330!2026-02-27,281,330!2026-01-14,252,330!2026-02-18,272,330!2026-01-07,249,330!2026-01-15,253,330!2026-01-27,264,330!2026-02-21,275,330!2026-03-08,290,330!2026-01-18,256,330!2026-03-08,290,330!2026-01-31,268,330!2026-03-08,290,330!2026-01-25,263,330-->

{@{Digital sequential logic circuits}@} are divided into {@{[synchronous](synchronous%20logic.md) and [asynchronous](asynchronous%20logic.md#asynchronous%20logic) types}@}. In {@{synchronous sequential circuits}@}, the state of the device {@{changes only at discrete times in response to a [clock signal](clock%20signal.md)}@}. In {@{asynchronous circuits the state of the device can change at any time in response to changing inputs}@}. <!--SR:!2026-02-26,280,330!2026-03-12,294,330!2026-02-28,282,330!2026-03-12,294,330!2026-03-08,290,330-->

## synchronous sequential logic

{@{Nearly all sequential logic today}@} is {@{_clocked_ or _synchronous_ logic}@}. In {@{a synchronous circuit}@}, {@{an [electronic oscillator](electronic%20oscillator.md) called a _clock_ \(or [clock generator](clock%20generator.md)\)}@} {@{generates a sequence of repetitive pulses called the _[clock signal](clock%20signal.md)_ which is distributed to all the memory elements in the circuit}@}. {@{The basic memory element in synchronous logic}@} is {@{the [flip-flop](flip-flop%20(electronics).md)}@}. {@{The output of each flip-flop}@} {@{only changes when triggered by the clock pulse}@}, so {@{changes to the logic signals throughout the circuit all begin at the same time}@}, at {@{regular intervals, synchronized by the clock}@}. <!--SR:!2026-01-21,259,330!2026-02-18,272,330!2026-03-08,290,330!2026-02-21,275,330!2026-01-16,254,330!2026-03-08,290,330!2026-03-12,294,330!2026-02-22,276,330!2026-02-22,276,330!2026-01-25,263,330!2026-02-25,279,330-->

{@{The output of all the storage elements \(flip-flops\) in the circuit at any given time, the binary data they contain}@}, is called the {@{_[state](state%20(computer%20science).md)_ of the circuit}@}. {@{The state of the synchronous circuit}@} {@{only changes on clock pulses}@}. At each cycle, the next state is {@{determined by the current state and the value of the input signals when the clock pulse occurs}@}. <!--SR:!2026-01-21,259,330!2026-01-25,263,330!2026-02-24,278,330!2026-01-19,257,330!2025-12-18,231,330-->

{@{The main advantage of synchronous logic}@} is {@{its simplicity}@}. {@{The logic gates which perform the operations on the data}@} require {@{a finite amount of time to respond to changes to their inputs}@}. This is called {@{_[propagation delay](propagation%20delay.md)_}@}. {@{The interval between clock pulses must be long enough}@} so that {@{all the logic gates have time to respond to the changes and their outputs "settle" to stable logic values before the next clock pulse occurs}@}. As long as {@{this condition is met \(ignoring certain other details\)}@} the circuit is {@{guaranteed to be stable and reliable}@}. This determines {@{the maximum operating speed of the synchronous circuit}@}. <!--SR:!2026-01-17,255,330!2026-02-21,275,330!2026-03-12,294,330!2026-02-21,275,330!2027-10-19,731,330!2026-02-23,277,330!2026-01-20,258,330!2026-03-12,294,330!2026-02-22,276,330!2026-02-22,276,330-->

Synchronous logic has two main disadvantages:

- {@{The maximum possible clock rate}@} is determined by {@{the slowest logic path in the circuit}@}, otherwise known as {@{the critical path}@}. {@{Every logical calculation, from the simplest to the most complex}@}, must {@{complete in one clock cycle}@}. So {@{logic paths that complete their calculations quickly}@} are {@{idle much of the time, waiting for the next clock pulse}@}. Therefore, synchronous logic {@{can be slower than asynchronous logic}@}. {@{One way to speed up synchronous circuits}@} is to {@{split complex operations into several simple operations which can be performed in successive clock cycles}@}, a technique known as {@{_[pipelining](pipeline%20(computing).md)_}@}. This technique is extensively {@{used in [microprocessor](microprocessor.md) design and helps to improve the performance of modern processors}@}.
- {@{The clock signal}@} must be {@{distributed to every flip-flop in the circuit}@}. As {@{the clock is usually a high-frequency signal}@}, this distribution {@{consumes a relatively large amount of power and dissipates much heat}@}. Even {@{the flip-flops that are doing nothing consume a small amount of power}@}, thereby {@{generating [waste heat](waste%20heat.md) in the chip}@}. In {@{battery-powered devices}@}, {@{additional hardware and software complexity}@} is required to {@{reduce the clock speed or temporarily turn off the clock while the device is not being actively used}@}, in order to {@{maintain a usable battery life}@}. <!--SR:!2026-03-12,294,330!2028-10-14,1035,350!2026-01-13,251,330!2026-02-17,271,330!2026-03-12,294,330!2026-03-02,284,330!2026-02-12,266,330!2026-01-16,254,330!2026-03-03,285,330!2026-01-28,265,330!2026-01-24,262,330!2026-01-21,259,330!2026-03-01,283,330!2026-01-17,255,330!2026-03-01,283,330!2026-02-22,276,330!2026-01-27,264,330!2026-02-28,282,330!2026-02-16,270,330!2026-01-15,253,330!2026-02-27,281,330!2026-02-21,275,330-->

## asynchronous sequential logic

- Main article: ::@:: [Asynchronous circuit](asynchronous%20circuit.md) <!--SR:!2026-02-22,276,330!2026-01-17,255,330-->

{@{_Asynchronous_ \(_clockless_ or _self-timed_\) _sequential logic_}@} is {@{not synchronized by a clock signal}@}; {@{the outputs of the circuit}@} {@{change directly in response to changes in inputs}@}. {@{The advantage of asynchronous logic}@} is that {@{it can be faster than synchronous logic}@}, because {@{the circuit doesn't have to wait for a clock signal to process inputs}@}. {@{The speed of the device}@} is {@{potentially limited only by the [propagation delays](propagation%20delay.md) of the [logic gates](logic%20gate.md) used}@}. <!--SR:!2026-01-25,263,330!2026-01-24,262,330!2026-02-22,276,330!2026-01-14,252,330!2025-12-29,241,330!2026-02-18,272,330!2025-12-31,243,330!2025-12-27,240,330!2026-02-21,275,330-->

However, asynchronous logic is {@{more difficult to design and is subject to problems not encountered in synchronous designs}@}. The main problem is that {@{digital memory elements are sensitive to the order that their input signals arrive}@}; if {@{two signals arrive at a [flip-flop](flip-flop%20(electronics).md) or latch at almost the same time}@}, {@{which state the circuit goes into can depend on which signal gets to the gate first}@}. Therefore, the circuit can {@{go into the wrong state}@}, depending on {@{small differences in the [propagation delays](propagation%20delay.md) of the logic gates}@}. This is called {@{a [race condition](race%20condition.md)}@}. This problem is {@{not as severe in synchronous circuits}@} because {@{the outputs of the memory elements only change at each clock pulse}@}. {@{The interval between clock signals}@} is {@{designed to be long enough to allow the outputs of the memory elements to "settle"}@} so {@{they are not changing when the next clock comes}@}. Therefore, {@{the only timing problems are due to "asynchronous inputs"}@}; inputs to the circuit {@{from other systems which are not synchronized to the clock signal}@}. <!--SR:!2026-03-01,283,330!2026-01-29,266,330!2026-02-15,269,330!2026-07-08,378,310!2026-01-21,259,330!2026-03-03,285,330!2026-03-08,290,330!2026-01-26,263,330!2026-01-24,262,330!2026-01-08,250,330!2026-02-27,281,330!2026-01-06,248,330!2026-01-20,258,330!2026-03-11,293,330-->

Asynchronous sequential circuits are typically {@{used only in a few critical parts of otherwise synchronous systems}@} where {@{speed is at a premium}@}, such as {@{parts of microprocessors and [digital signal processing](digital%20signal%20processing.md) circuits}@}. <!--SR:!2026-02-28,282,330!2026-02-22,276,330!2026-02-26,280,330-->

{@{The design of asynchronous logic}@} uses {@{different mathematical models and techniques from synchronous logic}@}, and is {@{an active area of research}@}. <!--SR:!2025-12-30,242,330!2026-03-12,294,330!2026-02-22,276,330-->

## see also

- [Combinational logic](combinational%20logic.md)
- [Synchronous circuit](synchronous%20circuit.md)
- [Asynchronous circuit](asynchronous%20circuit.md)
- [Logic design](logic%20design.md)
- [Application-specific integrated circuit](application-specific%20integrated%20circuit.md)

## references

This text incorporates [content](https://en.wikipedia.org/wiki/sequential_logic) from [Wikipedia](Wikipedia.md) available under the [CC BY-SA 4.0](https://creativecommons.org/licenses/by-sa/4.0/) license.

1. <a id="CITEREFVai2000"></a> Vai, M. Michael \(2000\). [_VLSI Design_](https://books.google.com/books?id=x9VicwHqocYC&q=%22sequential+logic%22+history+inputs+state&pg=PA147). [CRC Press](CRC%20Press.md). p. 147. [ISBN](ISBN%20(identifier).md) [0-84931876-9](https://en.wikipedia.org/wiki/Special:BookSources/0-84931876-9). <a id="^ref-1"></a>^ref-1
2. <a id="CITEREFCavanagh2006"></a> Cavanagh, Joseph \(2006\). [_Sequential Logic: Analysis and Synthesis_](https://books.google.com/books?id=ryz8UbjBfWAC&q=history+%22sequential+logic&pg=PR11). [CRC Press](CRC%20Press.md). p. ix. [ISBN](ISBN%20(identifier).md) [0-84937564-9](https://en.wikipedia.org/wiki/Special:BookSources/0-84937564-9). <a id="^ref-2"></a>^ref-2
3. <a id="CITEREFLipiansky2012"></a> Lipiansky, Ed \(2012\). [_Electrical, Electronics, and Digital Hardware Essentials for Scientists and Engineers_](https://books.google.com/books?id=oe31X8WoZnAC&q=%22sequential+logic%22+history+inputs&pg=SA8-PA39). [Wiley](Wiley%20(publisher).md). p. 8.39. [ISBN](ISBN%20(identifier).md) [978-1-11841454-5](https://en.wikipedia.org/wiki/Special:BookSources/978-1-11841454-5). <a id="^ref-3"></a>^ref-3
4. <a id="CITEREFDallyHarting2012"></a> [Dally, William James](William%20James%20Dally.md); Harting, R. Curtis \(2012\). [_Digital Design: A Systems Approach_](https://books.google.com/books?id=WLoHOG0MhbIC&q=%22sequential+logic%22+history+inputs&pg=PA291). [Cambridge University Press](Cambridge%20University%20Press.md). p. 291. [ISBN](ISBN%20(identifier).md) [978-0-52119950-6](https://en.wikipedia.org/wiki/Special:BookSources/978-0-52119950-6). <a id="^ref-4"></a>^ref-4

## further reading

- <a id="CITEREFKatzBorriello2005"></a> [Katz, Randy](Randy%20Katz.md); [Borriello, Gaetano](Gaetano%20Borriello.md) \(2005\). _Contemporary Logic Design_ \(2 ed.\). [Prentice Hall](Prentice%20Hall.md). [ISBN](ISBN%20(identifier).md) [0-201-30857-6](https://en.wikipedia.org/wiki/Special:BookSources/0-201-30857-6).
- <a id="CITEREFKohaviJha2009"></a> Kohavi, Zvi; Jha, Niraj K. \(2009\). _Switching and Finite Automata Theory_ \(3 ed.\). [Cambridge University Press](Cambridge%20University%20Press.md). [ISBN](ISBN%20(identifier).md) [978-0-521-85748-2](https://en.wikipedia.org/wiki/Special:BookSources/978-0-521-85748-2).
- <a id="CITEREFVasyukevich2009"></a> Vasyukevich, Vadim O. \(2009\). ["Asynchronous logic elements. Venjunction and sequention"](http://asynlog.balticom.lv/Content/Files/en.pdf) \(PDF\). [Archived](https://web.archive.org/web/20110722160840/http://asynlog.balticom.lv/Content/Files/en.pdf) \(PDF\) from the original on 2011-07-22. \(118 pages\)
- <a id="CITEREFVasyukevich2011"></a> Vasyukevich, Vadim O. \(2011\). Written at Riga, Latvia. _Asynchronous Operators of Sequential Logic: Venjunction & Sequention â€” Digital Circuits Analysis and Design_. Lecture Notes in Electrical Engineering \(LNEE\). Vol. 101 \(1 ed.\). Berlin / Heidelberg, Germany: [Springer-Verlag](Springer-Verlag.md#history). [doi](doi%20(identifier).md):[10.1007/978-3-642-21611-4](https://doi.org/10.1007%2F978-3-642-21611-4). [ISBN](ISBN%20(identifier).md) [978-3-642-21610-7](https://en.wikipedia.org/wiki/Special:BookSources/978-3-642-21610-7). [ISSN](ISSN%20(identifier).md) [1876-1100](https://search.worldcat.org/issn/1876-1100). [LCCN](LCCN%20(identifier).md) [2011929655](https://lccn.loc.gov/2011929655). \(xiii+1+123+7 pages\) \(NB. The back cover of this book erroneously states volume 4, whereas it actually is volume 101.\)

| <!-- hide <p> - [v](https://en.wikipedia.org/wiki/Template:Digital%20electronics) <br/> - [t](https://en.wikipedia.org/wiki/Template%20talk:Digital%20electronics) <br/> - [e](https://en.wikipedia.org/wiki/Special:EditPage/Template%3ADigital%20electronics) <p>  <p>  <br/> --> [Digital electronics](digital%20electronics.md) |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|:-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------:| ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| __[Components](electronic%20component.md)__                                                                                                                                                                                                                                                                                         | - [Transistor](transistor.md) <br/> - [Resistor](resistor.md) <br/> - [Inductor](inductor.md) <br/> - [Capacitor](capacitor.md) <br/> - [Printed electronics](printed%20electronics.md) <br/> - [Printed circuit board](printed%20circuit%20board.md) <br/> - [Electronic circuit](electronic%20circuit.md) <br/> - [Flip-flop](flip-flop%20(electronics).md) <br/> - [Memory cell](memory%20cell%20(computing).md) <br/> - [Combinational logic](combinational%20logic.md) <br/> - [Sequential logic](sequential%20logic.md) <br/> - [Logic gate](logic%20gate.md) <br/> - [Boolean circuit](Boolean%20circuit.md) <br/> - [Integrated circuit](integrated%20circuit.md) \(IC\) <br/> - [Hybrid integrated circuit](hybrid%20integrated%20circuit.md) \(HIC\) <br/> - [Mixed-signal integrated circuit](mixed-signal%20integrated%20circuit.md) <br/> - [Three-dimensional integrated circuit](three-dimensional%20integrated%20circuit.md) \(3D IC\) <br/> - [Emitter-coupled logic](emitter-coupled%20logic.md) \(ECL\) <br/> - [Erasable programmable logic device](erasable%20programmable%20logic%20device.md#EPLDs) \(EPLD\) <br/> - [Macrocell array](macrocell%20array.md) <br/> - [Programmable logic array](programmable%20logic%20array.md) \(PLA\) <br/> - [Programmable logic device](programmable%20logic%20device.md) \(PLD\) <br/> - [Programmable Array Logic](Programmable%20Array%20Logic.md) \(PAL\) <br/> - [Generic Array Logic](Generic%20Array%20Logic.md) \(GAL\) <br/> - [Complex programmable logic device](complex%20programmable%20logic%20device.md) \(CPLD\) <br/> - [Field-programmable gate array](field-programmable%20gate%20array.md) \(FPGA\) <br/> - [Field-programmable object array](field-programmable%20object%20array.md) \(FPOA\) <br/> - [Application-specific integrated circuit](application-specific%20integrated%20circuit.md) \(ASIC\) <br/> - [Tensor Processing Unit](Tensor%20Processing%20Unit.md) \(TPU\) |
| __Theory__                                                                                                                                                                                                                                                                                                                          | - [Digital signal](digital%20signal.md) <br/> - [Boolean algebra](Boolean%20algebra.md) <br/> - [Logic synthesis](logic%20synthesis.md) <br/> - [Logic in computer science](logic%20in%20computer%20science.md) <br/> - [Computer architecture](computer%20architecture.md) <br/> - [Digital signal](digital%20signal%20(signal%20processing).md)  <br/>     - [Digital signal processing](digital%20signal%20processing.md) <p>  <p> - [Circuit minimization](circuit%20minimization%20for%20Boolean%20functions.md#circuit%20minimization%20in%20Boolean%20algebra) <br/> - [Switching circuit theory](switching%20circuit%20theory.md) <br/> - [Gate equivalent](gate%20equivalent.md)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| __[Design](electronics%20design.md)__                                                                                                                                                                                                                                                                                               | - [Logic synthesis](logic%20synthesis.md) <br/> - [Place and route](place%20and%20route.md)  <br/>     - [Placement](placement%20(electronic%20design%20automation).md) <br/>     - [Routing](routing%20(electronic%20design%20automation).md) <p>  <p> - [Transaction-level modeling](transaction-level%20modeling.md) <br/> - [Register-transfer level](register-transfer%20level.md)  <br/>     - [Hardware description language](hardware%20description%20language.md) <br/>     - [High-level synthesis](high-level%20synthesis.md) <p>  <p> - [Formal equivalence checking](formal%20equivalence%20checking.md) <br/> - [Synchronous logic](synchronous%20circuit.md) <br/> - [Asynchronous logic](asynchronous%20circuit.md) <br/> - [Finite-state machine](finite-state%20machine.md)  <br/>     - [Hierarchical state machine](hierarchical%20state%20machine.md#hierarchically%20nested%20states)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| __Applications__                                                                                                                                                                                                                                                                                                                    | - [Computer hardware](computer%20hardware.md)  <br/>     - [Hardware acceleration](hardware%20acceleration.md) <p>  <p> - [Digital audio](digital%20audio.md)  <br/>     - [radio](digital%20radio.md) <p>  <p> - [Digital photography](digital%20photography.md) <br/> - [Digital telephone](telephony.md#digital%20telephony) <br/> - [Digital video](digital%20video.md)  <br/>     - [cinematography](digital%20cinematography.md) <br/>     - [television](digital%20television.md) <p>  <p> - [Electronic literature](electronic%20literature.md)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| __Design issues__                                                                                                                                                                                                                                                                                                                   | - [Metastability](metastability%20(electronics).md) <br/> - [Runt pulse](runt%20pulse.md)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

> [Categories](https://en.wikipedia.org/wiki/Help:Category):
>
> - [Automata \(computation\)](https://en.wikipedia.org/wiki/Category:Automata%20%28computation%29)
> - [Logic in computer science](https://en.wikipedia.org/wiki/Category:Logic%20in%20computer%20science)
> - [Digital electronics](https://en.wikipedia.org/wiki/Category:Digital%20electronics)
