// Seed: 4156074823
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_23, id_24 = -1;
  always id_8 = -1;
  wire id_25;
  final id_22 = id_12;
  assign id_24 = id_23;
  wire id_26;
  assign id_17 = -1'h0;
endmodule
module module_1 #(
    parameter id_7 = 32'd26,
    parameter id_8 = 32'd34,
    parameter id_9 = 32'd58
) (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri id_3, id_4 = -1;
  parameter id_5 = 1;
  initial id_1 <= 1'd0 - id_4;
  wire id_6 = id_6;
  assign id_5 = id_5;
  defparam id_7 = id_7, id_8 = 1, id_9 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_6,
      id_4,
      id_6,
      id_2,
      id_4,
      id_3,
      id_5,
      id_6,
      id_6,
      id_5,
      id_4,
      id_6,
      id_3,
      id_5,
      id_5,
      id_6,
      id_3,
      id_3
  );
endmodule
