#
# For a description of the syntax of this configuration file,
# see scripts/kbuild/config-language.txt.
#

if ARCH_DUOWEN

menu "Emulated RISCV (Duowen) board options"

choice
	prompt "Programmed CPUs"
	help
	  Selects CPUs that compiled sdfirm should run against.

config DUOWEN_IMC
	bool "IMC"
	select CPU_RI5CY

config DUOWEN_APC
	bool "APC"
	select CPU_64G
	select ARCH_HAS_NOVEC
	select ARCH_HAS_BOOT_LOAD

endchoice

if DUOWEN_IMC

choice
	prompt "Program type"

config DUOWEN_ZSBL
	bool "0-stage ROM bootloader (ZSBL)"
	select ARCH_HAS_LOVEC
	select XIP
	select LOAD_DATA

config DUOWEN_FSBL
	bool "1-stage programmable bootloader (FSBL)"
	select ARCH_HAS_NOVEC
	select ARCH_HAS_BOOT_LOAD
	select XIP

endchoice

config DUOWEN_TSC_DW_TIMERS
	bool "Use DesignWare counter as timestamp counter"
	help
	  The SoC always requires DW timers to be enabled to use timestamp
	  features. However user can choose between csr_read(CSR_TIME) and
	  dw_timers_counter(). Enable this option to switch to use
	  dw_timers_counter().

config DUOWEN_CLK_TEST
	bool "Use SoC/DDR PLL/clock power up sequence"
	help
	  Currently, there are RTL sequence ready for PLL/clock bring up.
	  Enabling this option to move the sequence from RTL to C code.
	  However, the sequence contains special cases that waiting on
	  signals rather than on register values.

endif

if DUOWEN_APC

config DUOWEN_APC_RAM_SIZE
	hex "APC RAM Size"
	range 0x40000 0x100000
	default 0x40000

config DUOWEN_APC_RAM_BOOT
	bool "Enable booting from RAM base"

endif

endmenu

endif
