# CMOS.py
 This script takes a gate expression and generates a sim file which can be used with to simulate and test it's behaviour with irsim
 
 # test.py
 This script builds helps in testing the circuit, input is number of inputs, list of inputs and the name of output vector, the generated tcl file "test.tcl" can be run in irsim using `source test.tcl` 
