set NETLIST_CACHE(setting_flag,cells) {{schematic nor2 {}} {schematic flags} {schematic neg} {schematic inverter {}} {schematic nand2 {}}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(setting_flag,level) main
set NETLIST_CACHE(setting_flag,version) MMI_SUE4.4.0
set NETLIST_CACHE(setting_flag) {{* start main CELL setting_flag} {* .SUBCKT setting_flag ALU_Result[0] ALU_Result[1] ALU_Result[2] } {*+ ALU_Result[3] ALU_Result[4] ALU_Result[5] ALU_Result[6] ALU_Result[7] } {*+ ALU_Result[8] ALU_Result[9] ALU_Result[10] ALU_Result[11] ALU_Result[12] } {*+ ALU_Result[13] ALU_Result[14] ALU_Result[15] ALU_Result[16] } {*+ ALU_Result[17] ALU_Result[18] ALU_Result[19] ALU_Result[20] } {*+ ALU_Result[21] ALU_Result[22] ALU_Result[23] ALU_Result[24] } {*+ ALU_Result[25] ALU_Result[26] ALU_Result[27] ALU_Result[28] } {*+ ALU_Result[29] ALU_Result[30] ALU_Result[31] IR[11] IR[30] IR[31] N P Z } {Xneg ALU_Result[0] ALU_Result[1] ALU_Result[2] ALU_Result[3] ALU_Result[4] } {+ ALU_Result[5] ALU_Result[6] ALU_Result[7] ALU_Result[8] ALU_Result[9] } {+ ALU_Result[10] ALU_Result[11] ALU_Result[12] ALU_Result[13] } {+ ALU_Result[14] ALU_Result[15] ALU_Result[16] ALU_Result[17] } {+ ALU_Result[18] ALU_Result[19] ALU_Result[20] ALU_Result[21] } {+ ALU_Result[22] ALU_Result[23] ALU_Result[24] ALU_Result[25] } {+ ALU_Result[26] ALU_Result[27] ALU_Result[28] ALU_Result[29] } {+ ALU_Result[30] ALU_Result[31] net_3 neg } {Xflags net_3 Z net_1 flags } {Xflags_1 ALU_Result[31] N net_1 flags } {Xflags_2 net_5 P net_1 flags } {Xnor2 net_3 ALU_Result[31] net_5 nor2 } {Xnor2_1 IR[30] IR[31] net_2 nor2 } {Xnand2 net_2 IR[11] net_4 nand2 } {Xinverter net_4 net_1 inverter } {* .ENDS	$ setting_flag} {}}
set NETLIST_CACHE(setting_flag,names) {{630 250 {0 net_5}} {770 210 {0 Xflags_2}} {590 30 {0 ALU_Result[31]}} {100 -40 {0 IR[31]} {2 IR[31]}} {580 -80 {0 net_1}} {690 40 {0 Xflags_1}} {340 40 {0 net_4} {1 net_4}} {590 50 {0 net_1}} {790 30 {0 N} {2 N}} {190 -60 {0 net_2}} {370 40 {0 Xinverter}} {120 -60 {0 Xnor2_1}} {100 -80 {0 IR[30]} {2 IR[30]}} {540 230 {0 net_3}} {670 200 {0 net_5}} {520 270 {1 ALU_Result[31]}} {250 20 {0 net_2}} {130 230 {0 ALU_Result[31:0]} {2 ALU_Result[31:0]}} {670 220 {0 net_1}} {870 200 {0 P} {2 P}} {560 250 {0 Xnor2}} {220 240 {0 Xneg}} {420 40 {0 net_1}} {540 270 {0 ALU_Result[31]}} {330 230 {0 net_3}} {580 -100 {0 net_3}} {680 -90 {0 Xflags}} {270 40 {0 Xnand2}} {250 60 {0 IR[11]} {2 IR[11]}} {780 -100 {0 Z} {2 Z}}}
set NETLIST_CACHE(setting_flag,wires) {{520 270 540 270 ALU_Result[31]} {190 -60 220 -60 net_2} {220 -60 220 20 net_2} {220 20 250 20 net_2} {420 40 500 40 net_1} {500 -80 500 40 net_1} {500 -80 580 -80 net_1} {500 40 560 40 net_1} {560 40 560 50 net_1} {560 50 590 50 net_1} {500 40 500 180 net_1} {500 180 640 180 net_1} {640 180 640 220 net_1} {640 220 670 220 net_1} {630 250 650 250 net_5} {650 200 650 250 net_5} {650 200 670 200 net_5} {450 -100 450 230 net_3} {450 -100 580 -100 net_3} {450 230 540 230 net_3} {330 230 450 230 net_3} {520 30 520 270 ALU_Result[31]} {520 30 590 30 ALU_Result[31]}}
