

================================================================
== Vivado HLS Report for 'Loop_out_proc24'
================================================================
* Date:           Sun Feb 16 12:23:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution6_test
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  481201|  481201|  481201|  481201|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- out     |  481200|  481200|       802|          -|          -|   600|    no    |
        | + inner  |     800|     800|         1|          -|          -|   800|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     64|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     84|    -|
|Register         |        -|      -|     35|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     35|    148|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |col_fu_113_p2        |     +    |      0|  0|  17|          10|           1|
    |row_fu_101_p2        |     +    |      0|  0|  17|          10|           1|
    |icmp_ln23_fu_95_p2   |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln25_fu_107_p2  |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  64|          42|          23|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |img_0_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |img_0_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |img_0_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |p_Val2_1_reg_73              |   9|          2|   10|         20|
    |p_Val2_s_reg_84              |   9|          2|   10|         20|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  84|         18|   26|         54|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   3|   0|    3|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |p_Val2_1_reg_73  |  10|   0|   10|          0|
    |p_Val2_s_reg_84  |  10|   0|   10|          0|
    |row_reg_127      |  10|   0|   10|          0|
    |start_once_reg   |   1|   0|    1|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  35|   0|   35|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|ap_done                       | out |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|start_out                     | out |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|start_write                   | out |    1| ap_ctrl_hs |    Loop_out_proc24    | return value |
|img_0_data_stream_0_V_din     | out |    8|   ap_fifo  | img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_0_V_write   | out |    1|   ap_fifo  | img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_1_V_din     | out |    8|   ap_fifo  | img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_1_V_write   | out |    1|   ap_fifo  | img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_2_V_din     | out |    8|   ap_fifo  | img_0_data_stream_2_V |    pointer   |
|img_0_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | img_0_data_stream_2_V |    pointer   |
|img_0_data_stream_2_V_write   | out |    1|   ap_fifo  | img_0_data_stream_2_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

