Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Tue Feb 14 16:20:09 2023
| Host             : ZD-IGS-S042 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu5ev-sfvc784-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.980        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.468        |
| Device Static (W)        | 0.511        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 88.4         |
| Junction Temperature (C) | 36.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.252 |       40 |       --- |             --- |
| CLB Logic                |     0.157 |   238946 |       --- |             --- |
|   LUT as Logic           |     0.108 |    80807 |    117120 |           69.00 |
|   LUT as Shift Register  |     0.019 |     4309 |     57600 |            7.48 |
|   LUT as Distributed RAM |     0.017 |     1978 |     57600 |            3.43 |
|   Register               |     0.009 |   112949 |    234240 |           48.22 |
|   CARRY8                 |     0.004 |     2735 |     14640 |           18.68 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |     5939 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     2269 |    117120 |            1.94 |
| Signals                  |     0.174 |   179028 |       --- |             --- |
| Block RAM                |     0.083 |      113 |       144 |           78.47 |
| MMCM                     |     0.200 |        0 |       --- |             --- |
| PLL                      |     0.050 |        1 |       --- |             --- |
| DSPs                     |     0.003 |       18 |      1248 |            1.44 |
| I/O                      |     0.051 |      116 |       252 |           46.03 |
| GTH                      |     0.443 |        3 |         4 |           75.00 |
| PS8                      |     3.055 |        1 |       --- |             --- |
| Static Power             |     0.511 |          |           |                 |
|   PS Static              |     0.109 |          |           |                 |
|   PL Static              |     0.403 |          |           |                 |
| Total                    |     4.980 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.925 |       0.803 |      0.122 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.061 |       0.024 |      0.037 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.009 |       0.007 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.212 |       0.138 |      0.074 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.043 |       0.012 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.008 |       0.001 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.004 |       0.004 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     1.217 |       1.173 |      0.044 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.266 |      0.009 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.260 |       0.259 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.822 |       0.816 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.677 |       0.643 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.034 |       0.000 |      0.034 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.103 |       0.101 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.284 |       0.279 |      0.005 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                          | Domain                                                                                                                                                                                                                                                                                                                                                          | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Net4                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_25m_out                                                                                                                                                                                                                                                                            |            40.0 |
| Net5                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_125m_out                                                                                                                                                                                                                                                                           |             8.0 |
| Net6                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out                                                                                                                                                                                                                                                                           |           400.0 |
| axi_ethernet_0_userclk_out                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                             |            16.0 |
| clk_10                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk_10                                                                                                                                                                                                                                                                                      |           100.0 |
| clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/clk_wiz_canfd/inst/clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                                                                                                                                     |            25.0 |
| clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                         |             2.7 |
| clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/clk_wiz_canfd/inst/clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                                                                                                                                     |            12.5 |
| clk_out3_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                         |            20.0 |
| clk_pl_0                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                       |            10.0 |
| clk_pl_0                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_pl_1                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                       |            10.0 |
| clk_pl_1                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]                                                                                                                                                                                                                                                                                                          |            10.0 |
| design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon |            16.0 |
| design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                 | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon                 |            16.0 |
| design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                 | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/txoutclkmon                 |            16.0 |
| gt_ref_clk                                                                                                                                                                                                                                                                                                                                                                     | mgt_clk_sw0_clk_p                                                                                                                                                                                                                                                                                                                                               |             8.0 |
| mdio0_mdc_clock                                                                                                                                                                                                                                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/emio_enet0_mdio_mdc                                                                                                                                                                                                                                                                                                           |           480.0 |
| mdio1_mdc_clock                                                                                                                                                                                                                                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/emio_enet1_mdio_mdc                                                                                                                                                                                                                                                                                                           |           480.0 |
| mdio2_mdc_clock                                                                                                                                                                                                                                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/emio_enet2_mdio_mdc                                                                                                                                                                                                                                                                                                           |           480.0 |
| ps_enet0_rxc_clk                                                                                                                                                                                                                                                                                                                                                               | ps_enet0_rxc                                                                                                                                                                                                                                                                                                                                                    |             8.0 |
| ps_enet1_rxc_clk                                                                                                                                                                                                                                                                                                                                                               | ps_enet1_rxc                                                                                                                                                                                                                                                                                                                                                    |             8.0 |
| ps_enet2_rxc_clk                                                                                                                                                                                                                                                                                                                                                               | ps_enet2_rxc                                                                                                                                                                                                                                                                                                                                                    |             8.0 |
| rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                |            16.0 |
| rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                |            16.0 |
| rxoutclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                |            16.0 |
| rxoutclkpcs_out[0]                                                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                             |            16.0 |
| rxoutclkpcs_out[0]_1                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                                             |            16.0 |
| rxoutclkpcs_out[0]_2                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                                             |            16.0 |
| txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/bd_929b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_929b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             8.0 |
| txoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/bd_926b_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_926b_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                |             8.0 |
| txoutclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                |             8.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| design_1_wrapper           |     4.468 |
|   design_1_i               |     4.448 |
|     CHIPDLIN_0             |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_1             |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_10            |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_11            |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_2             |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_3             |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_4             |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_5             |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_6             |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_7             |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_8             |     0.003 |
|       inst                 |     0.003 |
|     CHIPDLIN_9             |     0.003 |
|       inst                 |     0.003 |
|     axi_clu_ipcore         |     0.008 |
|       s01_couplers         |     0.003 |
|       xbar                 |     0.005 |
|     axi_ethernet_0         |     0.202 |
|       inst                 |     0.202 |
|     axi_ethernet_1         |     0.197 |
|       inst                 |     0.197 |
|     axi_ethernet_2         |     0.193 |
|       inst                 |     0.193 |
|     axi_ethernet_sw0_fifo  |     0.005 |
|       U0                   |     0.005 |
|     axi_ethernet_sw0_fifo1 |     0.005 |
|       U0                   |     0.005 |
|     axi_ethernet_sw1_fifo  |     0.005 |
|       U0                   |     0.005 |
|     axi_ethernet_sw1_fifo1 |     0.005 |
|       U0                   |     0.005 |
|     axi_ethernet_sw2_fifo  |     0.005 |
|       U0                   |     0.005 |
|     axi_ethernet_sw2_fifo1 |     0.005 |
|       U0                   |     0.005 |
|     axi_uart16550_0        |     0.001 |
|       U0                   |     0.001 |
|     axi_uart16550_1        |     0.001 |
|       U0                   |     0.001 |
|     axi_uart16550_2        |     0.001 |
|       U0                   |     0.001 |
|     axi_uart16550_3        |     0.001 |
|       U0                   |     0.001 |
|     axi_uart16550_4        |     0.001 |
|       U0                   |     0.001 |
|     axi_uart16550_5        |     0.001 |
|       U0                   |     0.001 |
|     axi_uart16550_6        |     0.001 |
|       U0                   |     0.001 |
|     axi_uart16550_7        |     0.001 |
|       U0                   |     0.001 |
|     axi_xc_canfd_ipcore    |     0.002 |
|       xbar                 |     0.002 |
|     axi_xc_mac0_ipcore     |     0.003 |
|       s01_couplers         |     0.001 |
|       xbar                 |     0.001 |
|     axi_xc_mac1_ipcore     |     0.003 |
|       s01_couplers         |     0.001 |
|       xbar                 |     0.001 |
|     axi_xc_mac2_ipcore     |     0.002 |
|       s01_couplers         |     0.001 |
|       xbar                 |     0.001 |
|     axi_xc_ps_clu          |     0.003 |
|       s00_couplers         |     0.003 |
|     axi_xc_ps_mac          |     0.008 |
|       s00_couplers         |     0.002 |
|       s01_couplers         |     0.002 |
|       s02_couplers         |     0.002 |
|       xbar                 |     0.003 |
|     canfd_0                |     0.011 |
|       inst                 |     0.011 |
|     canfd_1                |     0.009 |
|       inst                 |     0.009 |
|     canfd_10               |     0.008 |
|       inst                 |     0.008 |
|     canfd_11               |     0.008 |
|       inst                 |     0.008 |
|     canfd_2                |     0.008 |
|       inst                 |     0.008 |
|     canfd_3                |     0.008 |
|       inst                 |     0.008 |
|     canfd_4                |     0.008 |
|       inst                 |     0.008 |
|     canfd_5                |     0.011 |
|       inst                 |     0.011 |
|     canfd_6                |     0.008 |
|       inst                 |     0.008 |
|     canfd_7                |     0.008 |
|       inst                 |     0.008 |
|     canfd_8                |     0.008 |
|       inst                 |     0.008 |
|     canfd_9                |     0.008 |
|       inst                 |     0.008 |
|     clk_wiz_0              |     0.111 |
|       inst                 |     0.111 |
|     clk_wiz_canfd          |     0.050 |
|       inst                 |     0.050 |
|     clu_0                  |     0.056 |
|       inst                 |     0.055 |
|     gmii_to_rgmii_0        |     0.114 |
|       U0                   |     0.114 |
|     gmii_to_rgmii_1        |     0.010 |
|       U0                   |     0.010 |
|     gmii_to_rgmii_2        |     0.010 |
|       U0                   |     0.010 |
|     mac_logger_0           |     0.071 |
|       inst                 |     0.071 |
|     mac_logger_1           |     0.073 |
|       inst                 |     0.073 |
|     mac_logger_2           |     0.070 |
|       inst                 |     0.070 |
|     ps8_0_axi_periph       |     0.005 |
|       s00_couplers         |     0.004 |
|       xbar                 |     0.002 |
|     ps8_1_axi_periph       |     0.010 |
|       s00_couplers         |     0.004 |
|       xbar                 |     0.007 |
|     timestamp_0            |     0.001 |
|       inst                 |     0.001 |
|     zynq_ultra_ps_e_0      |     3.066 |
|       inst                 |     3.066 |
+----------------------------+-----------+


