Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/ --output-directory=/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/niosII_system/ --report-file=bsf:/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/niosII_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/niosII_system.qsys
Progress: Loading niosII_microc_tiltmaze/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding on_board_switches [altera_avalon_pio 12.1]
Progress: Parameterizing module on_board_switches
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding dm9000a_0 [dm9000a 7.2]
Progress: Parameterizing module dm9000a_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.on_board_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_system.descriptor_memory: Memory will be initialized from descriptor_memory.hex
Warning: niosII_system.dm9000a_0.clock: Interface has no signals
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/ --output-directory=/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/niosII_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/niosII_system.sopcinfo --report-file=html:/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/niosII_system.html --report-file=qip:/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/niosII_system/synthesis/niosII_system.qip --report-file=cmp:/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/niosII_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/afs/ualberta.ca/home/d/k/dktrotti/AutoTiltMaze/niosII_microc_tiltmaze/niosII_system.qsys
Progress: Loading niosII_microc_tiltmaze/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding on_board_switches [altera_avalon_pio 12.1]
Progress: Parameterizing module on_board_switches
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding dm9000a_0 [dm9000a 7.2]
Progress: Parameterizing module dm9000a_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.on_board_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_system.descriptor_memory: Memory will be initialized from descriptor_memory.hex
Warning: niosII_system.dm9000a_0.clock: Interface has no signals
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: niosII_system: Generating niosII_system "niosII_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 59 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 29 modules, 119 connections
Info: merlin_domain_transform: After transform: 60 modules, 323 connections
Info: merlin_router_transform: After transform: 75 modules, 383 connections
Info: merlin_traffic_limiter_transform: After transform: 77 modules, 393 connections
Info: merlin_burst_transform: After transform: 80 modules, 405 connections
Info: reset_adaptation_transform: After transform: 83 modules, 321 connections
Info: merlin_network_to_switch_transform: After transform: 112 modules, 385 connections
Info: merlin_width_transform: After transform: 118 modules, 403 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src12 and cmd_xbar_mux_012.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_012.src0 and rsp_xbar_mux_001.sink12
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 122 modules, 423 connections
Info: limiter_update_transform: After transform: 122 modules, 425 connections
Info: merlin_interrupt_mapper_transform: After transform: 123 modules, 428 connections
Info: merlin_interrupt_sync_transform: After transform: 124 modules, 433 connections
Warning: niosII_system: "No matching role found for altpll_0:c2:c2 (clk)"
Info: nios2_qsys_0: Starting RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/quartus/sopc_builder/bin -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_nios2_qsys_0 --dir=/tmp/alt7197_7310438930035131613.dir/0006_nios2_qsys_0_gen/ --quartus_dir=/OPT/altera/12.1/quartus --verilog --config=/tmp/alt7197_7310438930035131613.dir/0006_nios2_qsys_0_gen//niosII_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2017.01.31 12:38:04 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.01.31 12:38:04 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.01.31 12:38:05 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/quartus
Info: nios2_qsys_0: # 2017.01.31 12:38:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.01.31 12:38:06 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.01.31 12:38:06 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/quartus
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)     Testbench
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)     Instruction decoding
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)       Instruction fields
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)       Instruction decodes
Info: nios2_qsys_0: # 2017.01.31 12:38:07 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2017.01.31 12:38:08 (*)       Instruction controls
Info: nios2_qsys_0: # 2017.01.31 12:38:08 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2017.01.31 12:38:08 (*)     Pipeline backend
Info: nios2_qsys_0: # 2017.01.31 12:38:10 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.01.31 12:38:13 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2017.01.31 12:38:14 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0: "niosII_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Error: Generation stopped, 113 or more modules remaining
Info: niosII_system: Done niosII_system" with 39 modules, 16 files, 1131865 bytes
Error: ip-generate failed with exit code 1: 1 Error, 5 Warnings
Info: Stopping: Create HDL design files for synthesis
