// Seed: 530269287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_17;
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_4  = 32'd37
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  input wire id_11;
  inout wire _id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  output supply1 id_1;
  always_ff @(negedge id_4);
  logic [1 : id_10] id_12 = "" - -1;
  assign id_5 = id_10;
  logic [1 'b0 : -1 'b0] id_13;
  module_0 modCall_1 (
      id_13,
      id_2,
      id_1,
      id_7,
      id_7,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_8,
      id_13,
      id_13,
      id_8,
      id_9
  );
  assign id_1 = -1;
  wor [1 : id_4] id_14 = -1;
  tri0 [-1 'd0 : -1] id_15 = -1;
  logic [-1 : 1] id_16;
  ;
endmodule
