module mux_4to1_tb;
reg i0,i1,i2,i3;
reg[1:0]s;
wire y;
mux_4to1 dut(.i0(i0), .i1(i1), .i2(i2), .i3(i3), .s(s), .y(y));
initial begin
$display("i0=%b,i1=%b,i2=%b,i3=%b,s=%b,y=%b",i0,i1,i2,i3,s,y);
#20; s=2'b00; i0=1'b0;
#25; s=2'b01; i0=1'b1;
#20; s=2'b10; i0=1'b0;
#25; s=2'b11; i0=1'b1;
#30;
$finish;
end
endmodule
