# -*- coding: iso-8859-1 -*-
##############################################################################
#
#
#         ___           ___           ___           ___
#        /  /\         /  /\         /  /\         /  /\
#       /  /::\       /  /:/_       /  /:/_       /  /::\
#      /  /:/\:\     /  /:/ /\     /  /:/ /\     /  /:/\:\
#     /  /:/~/:/    /  /:/ /:/_   /  /:/ /::\   /  /:/~/:/
#    /__/:/ /:/___ /__/:/ /:/ /\ /__/:/ /:/\:\ /__/:/ /:/
#    \  \:\/:::::/ \  \:\/:/ /:/ \  \:\/:/~/:/ \  \:\/:/
#     \  \::/~~~~   \  \::/ /:/   \  \::/ /:/   \  \::/
#      \  \:\        \  \:\/:/     \__\/ /:/     \  \:\
#       \  \:\        \  \::/        /__/:/       \  \:\
#        \__\/         \__\/         \__\/         \__\/
#
#
#
#
#   This file is part of ReSP.
#
#   This program is free software: you can redistribute it and/or modify
#   it under the terms of the GNU General Public License as published by
#   the Free Software Foundation, either version 3 of the License, or
#   (at your option) any later version.
#
#   This program is distributed in the hope that it will be useful,
#   but WITHOUT ANY WARRANTY; without even the implied warranty of
#   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   GNU General Public License for more details.
#
#   You should have received a copy of the GNU General Public License
#   along with this program.  If not, see <http://www.gnu.org/licenses/>.
#
#
#
#   (c) Giovanni Beltrame, Luca Fossati
#       Giovanni.Beltrame@esa.int fossati@elet.polimi.it
#
#   Architecture written by: Fabio Arlati arlati.fabio@gmail.com
#
##############################################################################

###### GENERAL PARAMETERS #####
PROCESSOR_FREQUENCY = 1000         # MHz
PROCESSOR_NUMBER  = 4             #
try:
    PROCESSOR_NAMESPACE
except:
    PROCESSOR_NAMESPACE = arm9tdmi_funcLT_wrapper.Processor_arm9tdmi_funclt

# Memory/bus
MEMORY_SIZE        = 32              # MBytes
MEM_LATENCY        = 10.0            # ns
BUS_ACTIVE         = False
BUS_LATENCY        = 10.0            # ns
NOC_ACTIVE         = True
NOC_LATENCY        = 10.0            # ns
DATA_CACHE_ACTIVE  = True
INSTR_CACHE_ACTIVE = True
CACHE_SIZE         = 8               # MBytes
CACHE_BLOCK_SIZE   = 32              # words
CACHE_WAYS         = 8
CACHE_REM_POLICY   = CacheLT32.LRU
CACHE_WR_POLICY    = CacheLT32.BACK
CACHE_READ_LAT     = 0.0             # ns
CACHE_WRITE_LAT    = 0.0             # ns
CACHE_LOAD_LAT     = 0.0             # ns
CACHE_STORE_LAT    = 0.0             # ns
CACHE_REMOVE_LAT   = 0.0             # ns

# Software
try:
    SOFTWARE
except:
    SOFTWARE = 'scalopes'

if SOFTWARE:
    try:
        ARGS
    except:
        ARGS = []
        ARGS.append('ffmpeg')
        ARGS.append('-i')
#        ARGS.append('sheep.mpg')
        ARGS.append('software/apps/ffmpeg/minimal.mpg')
        ARGS.append('-b')
        ARGS.append('64000')
        ARGS.append('-threads')
        ARGS.append(str(PROCESSOR_NUMBER))
#        ARGS.append('sheep2.mpg')
        ARGS.append('software/apps/ffmpeg/minimal2.mpg')

OS_EMULATION = True     # True or False

# Modified stats auto-printer
def statsPrinter():
    print '\x1b[34m\x1b[1mSimulated Elapsed Time (nano-seconds):\x1b[0m'
    print '\x1b[31m' + str(controller.get_simulated_time()) + '\x1b[0m'
    if BUS_ACTIVE:
        print '\x1b[34m\x1b[1mBus Accesses:\x1b[0m'
        bus.printAccesses()
#        print '\x1b[31m' + str(bus.numAccesses) + '\x1b[0m'
#        print '\x1b[34m\x1b[1mBus Words:\x1b[0m'
#        print '\x1b[31m' + str(bus.numWords) + '\x1b[0m'
    if NOC_ACTIVE:
        print '\x1b[34m\x1b[1mNOC Accesses:\x1b[0m'
        noc.printAccesses()

################################################
##### AUTO VARIABLE SETUP ######################
################################################

# Find the specified software in the _build_ directory if not an absolute path
if not SOFTWARE or not os.path.isfile(SOFTWARE):
    SOFTWARE = findInFolder(SOFTWARE, 'software/build/arm/')
    if not SOFTWARE:
        raise Exception('Unable to find program')

################################################
##### COMPONENT CREATION #######################
################################################

###### PROCESSOR INSTANTIATION #####
#Processor instantiation; decomment the following line to add a second processor and eventually add similar lines
#for the third, fourth .... processor
processors = []
latency = scwrapper.sc_time(float(1000)/float(PROCESSOR_FREQUENCY),  scwrapper.SC_NS)
for i in range(0, PROCESSOR_NUMBER):
    processors.append(PROCESSOR_NAMESPACE('processor_' + str(i), latency))

##### MEMORY INSTANTIATION #####
memorySize = 1024*1024*MEMORY_SIZE
latencyMem = scwrapper.sc_time(MEM_LATENCY, scwrapper.SC_NS)
mem = MemoryLT32.MemoryLT32( 'mem', memorySize, latencyMem)

################################################
##### INTERCONNECTIONS #########################
################################################

if NOC_ACTIVE and BUS_ACTIVE:
    raise Exception('NOC and BUS cannot be activated at the same time')

if BUS_ACTIVE:
    latencyBus = scwrapper.sc_time(BUS_LATENCY, scwrapper.SC_NS)
    bus  = BusLT32.BusLT32('bus',2*PROCESSOR_NUMBER,latencyBus)
    connectPortsForce(bus, bus.initiatorSocket, mem, mem.targetSocket)
   # Add memory mapping
    bus.addBinding("mem",0x0,memorySize)

if NOC_ACTIVE:
    latencyNoc = scwrapper.sc_time(NOC_LATENCY, scwrapper.SC_NS)
    noc = NocLT32.NocLT32('noc',2*PROCESSOR_NUMBER,1,NocLT32.TREE,latencyNoc)
    connectPortsForce(noc, noc.initiatorSocket, mem, mem.targetSocket)
    # Add memory mapping
    noc.addBinding(0x0,memorySize)

if DATA_CACHE_ACTIVE or INSTR_CACHE_ACTIVE:
    directory = DirectoryLT32.DirectoryLT32('dir',2*PROCESSOR_NUMBER)

##### CACHE, BUS, AND MEMORY CONNECTIONS #####
dataCaches = []
instrCaches = []
for i in range(0, PROCESSOR_NUMBER):
    if DATA_CACHE_ACTIVE:
        dataCaches.append(CoherentCacheLT32.CoherentCacheLT32('dataCache_' + str(i), CACHE_SIZE*1024*1024, memorySize, CACHE_WAYS, CACHE_BLOCK_SIZE, CACHE_REM_POLICY, CACHE_WR_POLICY))
        dataCaches[i].setReadLatency(scwrapper.sc_time(CACHE_READ_LAT,scwrapper.SC_NS))
        dataCaches[i].setWriteLatency(scwrapper.sc_time(CACHE_WRITE_LAT,scwrapper.SC_NS))
        dataCaches[i].setLoadLatency(scwrapper.sc_time(CACHE_LOAD_LAT,scwrapper.SC_NS))
        dataCaches[i].setStoreLatency(scwrapper.sc_time(CACHE_STORE_LAT,scwrapper.SC_NS))
        dataCaches[i].setRemoveLatency(scwrapper.sc_time(CACHE_REMOVE_LAT,scwrapper.SC_NS))
        #dataCaches[i].setScratchpad(4194304,1048576,scwrapper.sc_time(0.001,scwrapper.SC_NS))
        connectPortsForce(processors[i], processors[i].dataMem.initSocket, dataCaches[i], dataCaches[i].targetSocket)
        connectPortsForce(dataCaches[i], dataCaches[i].dirInitSocket, directory, directory.targetSocket)
        connectPortsForce(directory, directory.initSocket, dataCaches[i], dataCaches[i].dirTargetSocket)
        if BUS_ACTIVE:
            connectPortsForce(dataCaches[i], dataCaches[i].initSocket, bus, bus.targetSocket)
        elif NOC_ACTIVE:
            connectPortsForce(dataCaches[i], dataCaches[i].initSocket, noc, noc.targetSocket)
        else:
            connectPortsForce(dataCaches[i], dataCaches[i].initSocket, mem, mem.targetSocket)
    else:
        if BUS_ACTIVE:
            connectPortsForce(processors[i], processors[i].dataMem.initSocket, bus, bus.targetSocket)
        elif NOC_ACTIVE:
            connectPortsForce(processors[i], processors[i].dataMem.initSocket, noc, noc.targetSocket)
        else:
            connectPortsForce(processors[i], processors[i].dataMem.initSocket, mem, mem.targetSocket)

    if INSTR_CACHE_ACTIVE:
        instrCaches.append(CoherentCacheLT32.CoherentCacheLT32('instrCache_' + str(i), CACHE_SIZE*1024*1024, memorySize, CACHE_WAYS, CACHE_BLOCK_SIZE, CACHE_REM_POLICY, CACHE_WR_POLICY))
        instrCaches[i].setReadLatency(scwrapper.sc_time(CACHE_READ_LAT,scwrapper.SC_NS))
        instrCaches[i].setWriteLatency(scwrapper.sc_time(CACHE_WRITE_LAT,scwrapper.SC_NS))
        instrCaches[i].setLoadLatency(scwrapper.sc_time(CACHE_LOAD_LAT,scwrapper.SC_NS))
        instrCaches[i].setStoreLatency(scwrapper.sc_time(CACHE_STORE_LAT,scwrapper.SC_NS))
        instrCaches[i].setRemoveLatency(scwrapper.sc_time(CACHE_REMOVE_LAT,scwrapper.SC_NS))
        #instrCaches[i].setScratchpad(4194304,1048576,scwrapper.sc_time(0.001,scwrapper.SC_NS))
        connectPortsForce(processors[i], processors[i].instrMem.initSocket, instrCaches[i], instrCaches[i].targetSocket)
        connectPortsForce(instrCaches[i], instrCaches[i].dirInitSocket, directory, directory.targetSocket)
        connectPortsForce(directory, directory.initSocket, instrCaches[i], instrCaches[i].dirTargetSocket)
        if BUS_ACTIVE:
            connectPortsForce(instrCaches[i], instrCaches[i].initSocket, bus, bus.targetSocket)
        elif NOC_ACTIVE:
            connectPortsForce(instrCaches[i], instrCaches[i].initSocket, noc, noc.targetSocket)
        else:
            connectPortsForce(instrCaches[i], instrCaches[i].initSocket, mem, mem.targetSocket)
    else:
        if BUS_ACTIVE:
            connectPortsForce(processors[i], processors[i].instrMem.initSocket, bus, bus.targetSocket)
        elif NOC_ACTIVE:
            connectPortsForce(processors[i], processors[i].instrMem.initSocket, noc, noc.targetSocket)
        else:
            connectPortsForce(processors[i], processors[i].instrMem.initSocket, mem, mem.targetSocket)

################################################
##### SYSTEM INIT ##############################
################################################

##### LOAD SOFTWARE #####

import os
if not os.path.exists(SOFTWARE):
    raise Exception('Error, ' + str(SOFTWARE) + ' does not exists')

loader = loader_wrapper.Loader(SOFTWARE)
print "Writing memory"
loader.loadProgInMemory(mem)

print "Setting up CPU registers"
for i in range(0, PROCESSOR_NUMBER):
    processors[i].ENTRY_POINT = loader.getProgStart()
    processors[i].PROGRAM_LIMIT = loader.getProgDim() + loader.getDataStart()
    processors[i].PROGRAM_START = loader.getDataStart()
    # Set the processor ID
    processors[i].resetOp();
    processors[i].MP_ID.immediateWrite(i)

# Now I initialize the OS emulator
print "Setting up OS Emulation"
tools = list()
if OS_EMULATION:
    trapwrapper.OSEmulatorBase.set_program_args(ARGS)
    for i in range(0, PROCESSOR_NUMBER):
        curEmu = trapwrapper.OSEmulator32(processors[i].getInterface())
        curEmu.initSysCalls(SOFTWARE)
        processors[i].toolManager.addTool(curEmu)
        ##### CONCURRENCY MANAGEMENT #####
        concurrentEmu = cm_wrapper.ConcurrencyEmulator32(processors[i].getInterface(),memorySize)
        concurrentEmu.initSysCalls(SOFTWARE,True)
        processors[i].toolManager.addTool(concurrentEmu)
        tools.append(curEmu)
        tools.append(concurrentEmu)
    # OpenMP Support
    trapwrapper.OSEmulatorBase.set_environ('OMP_NUM_THREADS', str(PROCESSOR_NUMBER)) 

# We can finally run the simulation
run_simulation()
