#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10a6220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10e91a0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x10a4550 .functor NOT 1, L_0x111d4c0, C4<0>, C4<0>, C4<0>;
L_0x111d1d0 .functor XOR 8, L_0x111cf70, L_0x111d130, C4<00000000>, C4<00000000>;
L_0x111d3b0 .functor XOR 8, L_0x111d1d0, L_0x111d2e0, C4<00000000>, C4<00000000>;
v0x111abe0_0 .net *"_ivl_10", 7 0, L_0x111d2e0;  1 drivers
v0x111ace0_0 .net *"_ivl_12", 7 0, L_0x111d3b0;  1 drivers
v0x111adc0_0 .net *"_ivl_2", 7 0, L_0x111ced0;  1 drivers
v0x111ae80_0 .net *"_ivl_4", 7 0, L_0x111cf70;  1 drivers
v0x111af60_0 .net *"_ivl_6", 7 0, L_0x111d130;  1 drivers
v0x111b090_0 .net *"_ivl_8", 7 0, L_0x111d1d0;  1 drivers
v0x111b170_0 .net "areset", 0 0, L_0x10a4960;  1 drivers
v0x111b210_0 .var "clk", 0 0;
v0x111b2b0_0 .net "predict_history_dut", 6 0, v0x1119cf0_0;  1 drivers
v0x111b370_0 .net "predict_history_ref", 6 0, L_0x111cd40;  1 drivers
v0x111b410_0 .net "predict_pc", 6 0, L_0x111bfd0;  1 drivers
v0x111b4b0_0 .net "predict_taken_dut", 0 0, v0x1119f70_0;  1 drivers
v0x111b550_0 .net "predict_taken_ref", 0 0, L_0x111cb80;  1 drivers
v0x111b5f0_0 .net "predict_valid", 0 0, v0x11171b0_0;  1 drivers
v0x111b690_0 .var/2u "stats1", 223 0;
v0x111b730_0 .var/2u "strobe", 0 0;
v0x111b7f0_0 .net "tb_match", 0 0, L_0x111d4c0;  1 drivers
v0x111b9a0_0 .net "tb_mismatch", 0 0, L_0x10a4550;  1 drivers
v0x111ba40_0 .net "train_history", 6 0, L_0x111c580;  1 drivers
v0x111bb00_0 .net "train_mispredicted", 0 0, L_0x111c420;  1 drivers
v0x111bba0_0 .net "train_pc", 6 0, L_0x111c710;  1 drivers
v0x111bc60_0 .net "train_taken", 0 0, L_0x111c200;  1 drivers
v0x111bd00_0 .net "train_valid", 0 0, v0x1117b30_0;  1 drivers
v0x111bda0_0 .net "wavedrom_enable", 0 0, v0x1117c00_0;  1 drivers
v0x111be40_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1117ca0_0;  1 drivers
v0x111bee0_0 .net "wavedrom_title", 511 0, v0x1117d80_0;  1 drivers
L_0x111ced0 .concat [ 7 1 0 0], L_0x111cd40, L_0x111cb80;
L_0x111cf70 .concat [ 7 1 0 0], L_0x111cd40, L_0x111cb80;
L_0x111d130 .concat [ 7 1 0 0], v0x1119cf0_0, v0x1119f70_0;
L_0x111d2e0 .concat [ 7 1 0 0], L_0x111cd40, L_0x111cb80;
L_0x111d4c0 .cmp/eeq 8, L_0x111ced0, L_0x111d3b0;
S_0x10a38d0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x10e91a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x10f45a0 .param/l "LNT" 0 3 22, C4<01>;
P_0x10f45e0 .param/l "LT" 0 3 22, C4<10>;
P_0x10f4620 .param/l "SNT" 0 3 22, C4<00>;
P_0x10f4660 .param/l "ST" 0 3 22, C4<11>;
P_0x10f46a0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x10a4e40 .functor XOR 7, v0x1115350_0, L_0x111bfd0, C4<0000000>, C4<0000000>;
L_0x10cf7d0 .functor XOR 7, L_0x111c580, L_0x111c710, C4<0000000>, C4<0000000>;
v0x10e23e0_0 .net *"_ivl_11", 0 0, L_0x111ca90;  1 drivers
L_0x7f5605fd81c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10e26b0_0 .net *"_ivl_12", 0 0, L_0x7f5605fd81c8;  1 drivers
L_0x7f5605fd8210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x10a45c0_0 .net *"_ivl_16", 6 0, L_0x7f5605fd8210;  1 drivers
v0x10a4800_0 .net *"_ivl_4", 1 0, L_0x111c8a0;  1 drivers
v0x10a49d0_0 .net *"_ivl_6", 8 0, L_0x111c9a0;  1 drivers
L_0x7f5605fd8180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10a4f30_0 .net *"_ivl_9", 1 0, L_0x7f5605fd8180;  1 drivers
v0x1115030_0 .net "areset", 0 0, L_0x10a4960;  alias, 1 drivers
v0x11150f0_0 .net "clk", 0 0, v0x111b210_0;  1 drivers
v0x11151b0 .array "pht", 0 127, 1 0;
v0x1115270_0 .net "predict_history", 6 0, L_0x111cd40;  alias, 1 drivers
v0x1115350_0 .var "predict_history_r", 6 0;
v0x1115430_0 .net "predict_index", 6 0, L_0x10a4e40;  1 drivers
v0x1115510_0 .net "predict_pc", 6 0, L_0x111bfd0;  alias, 1 drivers
v0x11155f0_0 .net "predict_taken", 0 0, L_0x111cb80;  alias, 1 drivers
v0x11156b0_0 .net "predict_valid", 0 0, v0x11171b0_0;  alias, 1 drivers
v0x1115770_0 .net "train_history", 6 0, L_0x111c580;  alias, 1 drivers
v0x1115850_0 .net "train_index", 6 0, L_0x10cf7d0;  1 drivers
v0x1115930_0 .net "train_mispredicted", 0 0, L_0x111c420;  alias, 1 drivers
v0x11159f0_0 .net "train_pc", 6 0, L_0x111c710;  alias, 1 drivers
v0x1115ad0_0 .net "train_taken", 0 0, L_0x111c200;  alias, 1 drivers
v0x1115b90_0 .net "train_valid", 0 0, v0x1117b30_0;  alias, 1 drivers
E_0x10b5060 .event posedge, v0x1115030_0, v0x11150f0_0;
L_0x111c8a0 .array/port v0x11151b0, L_0x111c9a0;
L_0x111c9a0 .concat [ 7 2 0 0], L_0x10a4e40, L_0x7f5605fd8180;
L_0x111ca90 .part L_0x111c8a0, 1, 1;
L_0x111cb80 .functor MUXZ 1, L_0x7f5605fd81c8, L_0x111ca90, v0x11171b0_0, C4<>;
L_0x111cd40 .functor MUXZ 7, L_0x7f5605fd8210, v0x1115350_0, v0x11171b0_0, C4<>;
S_0x10a7a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x10a38d0;
 .timescale -12 -12;
v0x10e1fc0_0 .var/i "i", 31 0;
S_0x1115db0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x10e91a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1115f60 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x10a4960 .functor BUFZ 1, v0x1117280_0, C4<0>, C4<0>, C4<0>;
L_0x7f5605fd80a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1116a40_0 .net *"_ivl_10", 0 0, L_0x7f5605fd80a8;  1 drivers
L_0x7f5605fd80f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1116b20_0 .net *"_ivl_14", 6 0, L_0x7f5605fd80f0;  1 drivers
L_0x7f5605fd8138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1116c00_0 .net *"_ivl_18", 6 0, L_0x7f5605fd8138;  1 drivers
L_0x7f5605fd8018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1116cc0_0 .net *"_ivl_2", 6 0, L_0x7f5605fd8018;  1 drivers
L_0x7f5605fd8060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1116da0_0 .net *"_ivl_6", 0 0, L_0x7f5605fd8060;  1 drivers
v0x1116ed0_0 .net "areset", 0 0, L_0x10a4960;  alias, 1 drivers
v0x1116f70_0 .net "clk", 0 0, v0x111b210_0;  alias, 1 drivers
v0x1117040_0 .net "predict_pc", 6 0, L_0x111bfd0;  alias, 1 drivers
v0x1117110_0 .var "predict_pc_r", 6 0;
v0x11171b0_0 .var "predict_valid", 0 0;
v0x1117280_0 .var "reset", 0 0;
v0x1117320_0 .net "tb_match", 0 0, L_0x111d4c0;  alias, 1 drivers
v0x11173e0_0 .net "train_history", 6 0, L_0x111c580;  alias, 1 drivers
v0x11174d0_0 .var "train_history_r", 6 0;
v0x1117590_0 .net "train_mispredicted", 0 0, L_0x111c420;  alias, 1 drivers
v0x1117660_0 .var "train_mispredicted_r", 0 0;
v0x1117700_0 .net "train_pc", 6 0, L_0x111c710;  alias, 1 drivers
v0x1117900_0 .var "train_pc_r", 6 0;
v0x11179c0_0 .net "train_taken", 0 0, L_0x111c200;  alias, 1 drivers
v0x1117a90_0 .var "train_taken_r", 0 0;
v0x1117b30_0 .var "train_valid", 0 0;
v0x1117c00_0 .var "wavedrom_enable", 0 0;
v0x1117ca0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1117d80_0 .var "wavedrom_title", 511 0;
E_0x10b4500/0 .event negedge, v0x11150f0_0;
E_0x10b4500/1 .event posedge, v0x11150f0_0;
E_0x10b4500 .event/or E_0x10b4500/0, E_0x10b4500/1;
L_0x111bfd0 .functor MUXZ 7, L_0x7f5605fd8018, v0x1117110_0, v0x11171b0_0, C4<>;
L_0x111c200 .functor MUXZ 1, L_0x7f5605fd8060, v0x1117a90_0, v0x1117b30_0, C4<>;
L_0x111c420 .functor MUXZ 1, L_0x7f5605fd80a8, v0x1117660_0, v0x1117b30_0, C4<>;
L_0x111c580 .functor MUXZ 7, L_0x7f5605fd80f0, v0x11174d0_0, v0x1117b30_0, C4<>;
L_0x111c710 .functor MUXZ 7, L_0x7f5605fd8138, v0x1117900_0, v0x1117b30_0, C4<>;
S_0x1116020 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1115db0;
 .timescale -12 -12;
v0x1116280_0 .var/2u "arfail", 0 0;
v0x1116360_0 .var "async", 0 0;
v0x1116420_0 .var/2u "datafail", 0 0;
v0x11164c0_0 .var/2u "srfail", 0 0;
E_0x10b42b0 .event posedge, v0x11150f0_0;
E_0x10969f0 .event negedge, v0x11150f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x10b42b0;
    %wait E_0x10b42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117280_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10b42b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x10969f0;
    %load/vec4 v0x1117320_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1116420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117280_0, 0;
    %wait E_0x10b42b0;
    %load/vec4 v0x1117320_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1116280_0, 0, 1;
    %wait E_0x10b42b0;
    %load/vec4 v0x1117320_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11164c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117280_0, 0;
    %load/vec4 v0x11164c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1116280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1116360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1116420_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1116360_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1116580 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1115db0;
 .timescale -12 -12;
v0x1116780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1116860 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1115db0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1118000 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x10e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x10be3e0 .functor XOR 7, L_0x111bfd0, v0x1119a40_0, C4<0000000>, C4<0000000>;
L_0x10f5900 .functor XOR 7, L_0x111c710, L_0x111c580, C4<0000000>, C4<0000000>;
v0x1118760 .array "PHT", 0 127, 1 0;
v0x1119840_0 .net "areset", 0 0, L_0x10a4960;  alias, 1 drivers
v0x1119950_0 .net "clk", 0 0, v0x111b210_0;  alias, 1 drivers
v0x1119a40_0 .var "global_history", 6 0;
v0x1119ae0_0 .var/i "i", 31 0;
v0x1119c10_0 .var "predict_counter", 1 0;
v0x1119cf0_0 .var "predict_history", 6 0;
v0x1119dd0_0 .net "predict_index", 6 0, L_0x10be3e0;  1 drivers
v0x1119eb0_0 .net "predict_pc", 6 0, L_0x111bfd0;  alias, 1 drivers
v0x1119f70_0 .var "predict_taken", 0 0;
v0x111a030_0 .net "predict_valid", 0 0, v0x11171b0_0;  alias, 1 drivers
v0x111a120_0 .net "train_history", 6 0, L_0x111c580;  alias, 1 drivers
v0x111a230_0 .net "train_index", 6 0, L_0x10f5900;  1 drivers
v0x111a310_0 .net "train_mispredicted", 0 0, L_0x111c420;  alias, 1 drivers
v0x111a400_0 .net "train_pc", 6 0, L_0x111c710;  alias, 1 drivers
v0x111a510_0 .net "train_taken", 0 0, L_0x111c200;  alias, 1 drivers
v0x111a600_0 .net "train_valid", 0 0, v0x1117b30_0;  alias, 1 drivers
v0x1118760_0 .array/port v0x1118760, 0;
E_0x10facd0/0 .event anyedge, v0x11156b0_0, v0x1119a40_0, v0x1119dd0_0, v0x1118760_0;
v0x1118760_1 .array/port v0x1118760, 1;
v0x1118760_2 .array/port v0x1118760, 2;
v0x1118760_3 .array/port v0x1118760, 3;
v0x1118760_4 .array/port v0x1118760, 4;
E_0x10facd0/1 .event anyedge, v0x1118760_1, v0x1118760_2, v0x1118760_3, v0x1118760_4;
v0x1118760_5 .array/port v0x1118760, 5;
v0x1118760_6 .array/port v0x1118760, 6;
v0x1118760_7 .array/port v0x1118760, 7;
v0x1118760_8 .array/port v0x1118760, 8;
E_0x10facd0/2 .event anyedge, v0x1118760_5, v0x1118760_6, v0x1118760_7, v0x1118760_8;
v0x1118760_9 .array/port v0x1118760, 9;
v0x1118760_10 .array/port v0x1118760, 10;
v0x1118760_11 .array/port v0x1118760, 11;
v0x1118760_12 .array/port v0x1118760, 12;
E_0x10facd0/3 .event anyedge, v0x1118760_9, v0x1118760_10, v0x1118760_11, v0x1118760_12;
v0x1118760_13 .array/port v0x1118760, 13;
v0x1118760_14 .array/port v0x1118760, 14;
v0x1118760_15 .array/port v0x1118760, 15;
v0x1118760_16 .array/port v0x1118760, 16;
E_0x10facd0/4 .event anyedge, v0x1118760_13, v0x1118760_14, v0x1118760_15, v0x1118760_16;
v0x1118760_17 .array/port v0x1118760, 17;
v0x1118760_18 .array/port v0x1118760, 18;
v0x1118760_19 .array/port v0x1118760, 19;
v0x1118760_20 .array/port v0x1118760, 20;
E_0x10facd0/5 .event anyedge, v0x1118760_17, v0x1118760_18, v0x1118760_19, v0x1118760_20;
v0x1118760_21 .array/port v0x1118760, 21;
v0x1118760_22 .array/port v0x1118760, 22;
v0x1118760_23 .array/port v0x1118760, 23;
v0x1118760_24 .array/port v0x1118760, 24;
E_0x10facd0/6 .event anyedge, v0x1118760_21, v0x1118760_22, v0x1118760_23, v0x1118760_24;
v0x1118760_25 .array/port v0x1118760, 25;
v0x1118760_26 .array/port v0x1118760, 26;
v0x1118760_27 .array/port v0x1118760, 27;
v0x1118760_28 .array/port v0x1118760, 28;
E_0x10facd0/7 .event anyedge, v0x1118760_25, v0x1118760_26, v0x1118760_27, v0x1118760_28;
v0x1118760_29 .array/port v0x1118760, 29;
v0x1118760_30 .array/port v0x1118760, 30;
v0x1118760_31 .array/port v0x1118760, 31;
v0x1118760_32 .array/port v0x1118760, 32;
E_0x10facd0/8 .event anyedge, v0x1118760_29, v0x1118760_30, v0x1118760_31, v0x1118760_32;
v0x1118760_33 .array/port v0x1118760, 33;
v0x1118760_34 .array/port v0x1118760, 34;
v0x1118760_35 .array/port v0x1118760, 35;
v0x1118760_36 .array/port v0x1118760, 36;
E_0x10facd0/9 .event anyedge, v0x1118760_33, v0x1118760_34, v0x1118760_35, v0x1118760_36;
v0x1118760_37 .array/port v0x1118760, 37;
v0x1118760_38 .array/port v0x1118760, 38;
v0x1118760_39 .array/port v0x1118760, 39;
v0x1118760_40 .array/port v0x1118760, 40;
E_0x10facd0/10 .event anyedge, v0x1118760_37, v0x1118760_38, v0x1118760_39, v0x1118760_40;
v0x1118760_41 .array/port v0x1118760, 41;
v0x1118760_42 .array/port v0x1118760, 42;
v0x1118760_43 .array/port v0x1118760, 43;
v0x1118760_44 .array/port v0x1118760, 44;
E_0x10facd0/11 .event anyedge, v0x1118760_41, v0x1118760_42, v0x1118760_43, v0x1118760_44;
v0x1118760_45 .array/port v0x1118760, 45;
v0x1118760_46 .array/port v0x1118760, 46;
v0x1118760_47 .array/port v0x1118760, 47;
v0x1118760_48 .array/port v0x1118760, 48;
E_0x10facd0/12 .event anyedge, v0x1118760_45, v0x1118760_46, v0x1118760_47, v0x1118760_48;
v0x1118760_49 .array/port v0x1118760, 49;
v0x1118760_50 .array/port v0x1118760, 50;
v0x1118760_51 .array/port v0x1118760, 51;
v0x1118760_52 .array/port v0x1118760, 52;
E_0x10facd0/13 .event anyedge, v0x1118760_49, v0x1118760_50, v0x1118760_51, v0x1118760_52;
v0x1118760_53 .array/port v0x1118760, 53;
v0x1118760_54 .array/port v0x1118760, 54;
v0x1118760_55 .array/port v0x1118760, 55;
v0x1118760_56 .array/port v0x1118760, 56;
E_0x10facd0/14 .event anyedge, v0x1118760_53, v0x1118760_54, v0x1118760_55, v0x1118760_56;
v0x1118760_57 .array/port v0x1118760, 57;
v0x1118760_58 .array/port v0x1118760, 58;
v0x1118760_59 .array/port v0x1118760, 59;
v0x1118760_60 .array/port v0x1118760, 60;
E_0x10facd0/15 .event anyedge, v0x1118760_57, v0x1118760_58, v0x1118760_59, v0x1118760_60;
v0x1118760_61 .array/port v0x1118760, 61;
v0x1118760_62 .array/port v0x1118760, 62;
v0x1118760_63 .array/port v0x1118760, 63;
v0x1118760_64 .array/port v0x1118760, 64;
E_0x10facd0/16 .event anyedge, v0x1118760_61, v0x1118760_62, v0x1118760_63, v0x1118760_64;
v0x1118760_65 .array/port v0x1118760, 65;
v0x1118760_66 .array/port v0x1118760, 66;
v0x1118760_67 .array/port v0x1118760, 67;
v0x1118760_68 .array/port v0x1118760, 68;
E_0x10facd0/17 .event anyedge, v0x1118760_65, v0x1118760_66, v0x1118760_67, v0x1118760_68;
v0x1118760_69 .array/port v0x1118760, 69;
v0x1118760_70 .array/port v0x1118760, 70;
v0x1118760_71 .array/port v0x1118760, 71;
v0x1118760_72 .array/port v0x1118760, 72;
E_0x10facd0/18 .event anyedge, v0x1118760_69, v0x1118760_70, v0x1118760_71, v0x1118760_72;
v0x1118760_73 .array/port v0x1118760, 73;
v0x1118760_74 .array/port v0x1118760, 74;
v0x1118760_75 .array/port v0x1118760, 75;
v0x1118760_76 .array/port v0x1118760, 76;
E_0x10facd0/19 .event anyedge, v0x1118760_73, v0x1118760_74, v0x1118760_75, v0x1118760_76;
v0x1118760_77 .array/port v0x1118760, 77;
v0x1118760_78 .array/port v0x1118760, 78;
v0x1118760_79 .array/port v0x1118760, 79;
v0x1118760_80 .array/port v0x1118760, 80;
E_0x10facd0/20 .event anyedge, v0x1118760_77, v0x1118760_78, v0x1118760_79, v0x1118760_80;
v0x1118760_81 .array/port v0x1118760, 81;
v0x1118760_82 .array/port v0x1118760, 82;
v0x1118760_83 .array/port v0x1118760, 83;
v0x1118760_84 .array/port v0x1118760, 84;
E_0x10facd0/21 .event anyedge, v0x1118760_81, v0x1118760_82, v0x1118760_83, v0x1118760_84;
v0x1118760_85 .array/port v0x1118760, 85;
v0x1118760_86 .array/port v0x1118760, 86;
v0x1118760_87 .array/port v0x1118760, 87;
v0x1118760_88 .array/port v0x1118760, 88;
E_0x10facd0/22 .event anyedge, v0x1118760_85, v0x1118760_86, v0x1118760_87, v0x1118760_88;
v0x1118760_89 .array/port v0x1118760, 89;
v0x1118760_90 .array/port v0x1118760, 90;
v0x1118760_91 .array/port v0x1118760, 91;
v0x1118760_92 .array/port v0x1118760, 92;
E_0x10facd0/23 .event anyedge, v0x1118760_89, v0x1118760_90, v0x1118760_91, v0x1118760_92;
v0x1118760_93 .array/port v0x1118760, 93;
v0x1118760_94 .array/port v0x1118760, 94;
v0x1118760_95 .array/port v0x1118760, 95;
v0x1118760_96 .array/port v0x1118760, 96;
E_0x10facd0/24 .event anyedge, v0x1118760_93, v0x1118760_94, v0x1118760_95, v0x1118760_96;
v0x1118760_97 .array/port v0x1118760, 97;
v0x1118760_98 .array/port v0x1118760, 98;
v0x1118760_99 .array/port v0x1118760, 99;
v0x1118760_100 .array/port v0x1118760, 100;
E_0x10facd0/25 .event anyedge, v0x1118760_97, v0x1118760_98, v0x1118760_99, v0x1118760_100;
v0x1118760_101 .array/port v0x1118760, 101;
v0x1118760_102 .array/port v0x1118760, 102;
v0x1118760_103 .array/port v0x1118760, 103;
v0x1118760_104 .array/port v0x1118760, 104;
E_0x10facd0/26 .event anyedge, v0x1118760_101, v0x1118760_102, v0x1118760_103, v0x1118760_104;
v0x1118760_105 .array/port v0x1118760, 105;
v0x1118760_106 .array/port v0x1118760, 106;
v0x1118760_107 .array/port v0x1118760, 107;
v0x1118760_108 .array/port v0x1118760, 108;
E_0x10facd0/27 .event anyedge, v0x1118760_105, v0x1118760_106, v0x1118760_107, v0x1118760_108;
v0x1118760_109 .array/port v0x1118760, 109;
v0x1118760_110 .array/port v0x1118760, 110;
v0x1118760_111 .array/port v0x1118760, 111;
v0x1118760_112 .array/port v0x1118760, 112;
E_0x10facd0/28 .event anyedge, v0x1118760_109, v0x1118760_110, v0x1118760_111, v0x1118760_112;
v0x1118760_113 .array/port v0x1118760, 113;
v0x1118760_114 .array/port v0x1118760, 114;
v0x1118760_115 .array/port v0x1118760, 115;
v0x1118760_116 .array/port v0x1118760, 116;
E_0x10facd0/29 .event anyedge, v0x1118760_113, v0x1118760_114, v0x1118760_115, v0x1118760_116;
v0x1118760_117 .array/port v0x1118760, 117;
v0x1118760_118 .array/port v0x1118760, 118;
v0x1118760_119 .array/port v0x1118760, 119;
v0x1118760_120 .array/port v0x1118760, 120;
E_0x10facd0/30 .event anyedge, v0x1118760_117, v0x1118760_118, v0x1118760_119, v0x1118760_120;
v0x1118760_121 .array/port v0x1118760, 121;
v0x1118760_122 .array/port v0x1118760, 122;
v0x1118760_123 .array/port v0x1118760, 123;
v0x1118760_124 .array/port v0x1118760, 124;
E_0x10facd0/31 .event anyedge, v0x1118760_121, v0x1118760_122, v0x1118760_123, v0x1118760_124;
v0x1118760_125 .array/port v0x1118760, 125;
v0x1118760_126 .array/port v0x1118760, 126;
v0x1118760_127 .array/port v0x1118760, 127;
E_0x10facd0/32 .event anyedge, v0x1118760_125, v0x1118760_126, v0x1118760_127, v0x1119c10_0;
E_0x10facd0 .event/or E_0x10facd0/0, E_0x10facd0/1, E_0x10facd0/2, E_0x10facd0/3, E_0x10facd0/4, E_0x10facd0/5, E_0x10facd0/6, E_0x10facd0/7, E_0x10facd0/8, E_0x10facd0/9, E_0x10facd0/10, E_0x10facd0/11, E_0x10facd0/12, E_0x10facd0/13, E_0x10facd0/14, E_0x10facd0/15, E_0x10facd0/16, E_0x10facd0/17, E_0x10facd0/18, E_0x10facd0/19, E_0x10facd0/20, E_0x10facd0/21, E_0x10facd0/22, E_0x10facd0/23, E_0x10facd0/24, E_0x10facd0/25, E_0x10facd0/26, E_0x10facd0/27, E_0x10facd0/28, E_0x10facd0/29, E_0x10facd0/30, E_0x10facd0/31, E_0x10facd0/32;
S_0x111a9c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x10e91a0;
 .timescale -12 -12;
E_0x10fafc0 .event anyedge, v0x111b730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x111b730_0;
    %nor/r;
    %assign/vec4 v0x111b730_0, 0;
    %wait E_0x10fafc0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1115db0;
T_4 ;
    %wait E_0x10b42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117280_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11171b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117660_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x11174d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1117900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11171b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1117110_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1116360_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1116020;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1116860;
    %join;
    %wait E_0x10b42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11171b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1117110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11171b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11174d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1117900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117660_0, 0;
    %wait E_0x10969f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117280_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x11174d0_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10b42b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11174d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10b42b0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1116860;
    %join;
    %wait E_0x10b42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117280_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1117110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11171b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11174d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1117900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117660_0, 0;
    %wait E_0x10969f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117280_0, 0;
    %wait E_0x10b42b0;
    %wait E_0x10b42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x11174d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117a90_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10b42b0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x11174d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x11174d0_0, 0;
    %wait E_0x10b42b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1117b30_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10b42b0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1116860;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10b4500;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1117b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1117a90_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1117900_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1117110_0, 0;
    %assign/vec4 v0x11171b0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x11174d0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1117660_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x10a38d0;
T_5 ;
    %wait E_0x10b5060;
    %load/vec4 v0x1115030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x10a7a50;
    %jmp t_0;
    .scope S_0x10a7a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10e1fc0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x10e1fc0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x10e1fc0_0;
    %store/vec4a v0x11151b0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x10e1fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10e1fc0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x10a38d0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1115350_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11156b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1115350_0;
    %load/vec4 v0x11155f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1115350_0, 0;
T_5.5 ;
    %load/vec4 v0x1115b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1115850_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11151b0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1115ad0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1115850_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11151b0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1115850_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11151b0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1115850_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11151b0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1115ad0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1115850_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x11151b0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1115850_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11151b0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1115930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1115770_0;
    %load/vec4 v0x1115ad0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1115350_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1118000;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1119ae0_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x1119ae0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x1119ae0_0;
    %store/vec4a v0x1118760, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x1119ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1119ae0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x1118000;
T_7 ;
    %wait E_0x10facd0;
    %load/vec4 v0x111a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1119a40_0;
    %store/vec4 v0x1119cf0_0, 0, 7;
    %load/vec4 v0x1119dd0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1118760, 4;
    %store/vec4 v0x1119c10_0, 0, 2;
    %load/vec4 v0x1119c10_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1119f70_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1119cf0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1119f70_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1118000;
T_8 ;
    %wait E_0x10b5060;
    %load/vec4 v0x1119840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1119a40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x111a600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x111a310_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x111a120_0;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x1119a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x111a510_0;
    %pad/u 7;
    %or;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0x1119a40_0, 0;
    %load/vec4 v0x111a230_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1118760, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x111a510_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %load/vec4 v0x111a230_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1118760, 0, 4;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x111a510_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %load/vec4 v0x111a230_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1118760, 0, 4;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x111a510_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %load/vec4 v0x111a230_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1118760, 0, 4;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x111a510_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %load/vec4 v0x111a230_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1118760, 0, 4;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x111a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %load/vec4 v0x1119a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1119f70_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x1119a40_0, 0;
T_8.19 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x10e91a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111b210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x111b730_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x10e91a0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x111b210_0;
    %inv;
    %store/vec4 v0x111b210_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x10e91a0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1116f70_0, v0x111b9a0_0, v0x111b210_0, v0x111b170_0, v0x111b5f0_0, v0x111b410_0, v0x111bd00_0, v0x111bc60_0, v0x111bb00_0, v0x111ba40_0, v0x111bba0_0, v0x111b550_0, v0x111b4b0_0, v0x111b370_0, v0x111b2b0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x10e91a0;
T_12 ;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x111b690_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x10e91a0;
T_13 ;
    %wait E_0x10b4500;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x111b690_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111b690_0, 4, 32;
    %load/vec4 v0x111b7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111b690_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x111b690_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111b690_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x111b550_0;
    %load/vec4 v0x111b550_0;
    %load/vec4 v0x111b4b0_0;
    %xor;
    %load/vec4 v0x111b550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111b690_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111b690_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x111b370_0;
    %load/vec4 v0x111b370_0;
    %load/vec4 v0x111b2b0_0;
    %xor;
    %load/vec4 v0x111b370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111b690_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x111b690_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x111b690_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter0/response4/top_module.sv";
