C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/registers.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/registers.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/testbench.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/testbench.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/cpu_top.sv {2 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/cpu_top.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling package cpu_top_sv_unit
-- Importing package pa_microcode
-- Compiling module cpu_top
** Warning: C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/cpu_top.sv(67): (vlog-2576) [BSOB] - Bit-select into 'control_word' is out of bounds.


Top level modules:
	cpu_top

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/front_panel.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/front_panel.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/front_panel.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/front_panel.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling module clock

Top level modules:
	clock

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/alu.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/alu.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv {0 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv(25): (vlog-2730) Undefined variable: 'control_word'.


} {3.0 4.0} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/clock.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/clock.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling module clock

Top level modules:
	clock

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/registers.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/registers.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/pa_microcode.sv {1 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/pa_microcode.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
-- Compiling package pa_microcode

Top level modules:
	--none--

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv {0 {vlog -work work -sv C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv(67): (vlog-2730) Undefined variable: 'ctrl_CF_IN_SRC'.

** Error: C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv(73): (vlog-2730) Undefined variable: 'ALU_CF_IN_INVERT'.


} {3.0 4.0 5.0 6.0} {}}
