$date
	Wed May 22 14:06:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_tb $end
$var wire 1 ! q $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % t $end
$scope module UUT $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
0%
1$
0#
0!
$end
#50000
0$
1#
#100000
0#
#150000
1#
#200000
0#
#250000
1#
#300000
0#
#350000
1#
#400000
0#
#450000
1#
#500000
0#
1%
#550000
1!
1#
#600000
0#
#650000
0!
1#
#700000
0#
#750000
1!
1#
#800000
0#
#850000
0!
1#
#900000
0#
#950000
1!
1#
#1000000
0#
0%
#1050000
1#
