arch                  	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname	rundir                                                                                                                             	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	common       	3.36                 	     	0.05           	9144        	3        	0.18          	-1          	-1          	35988      	-1      	-1         	70     	99    	1           	0       	v8.0.0-rc1-1520-g9ed9fa425	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_timing/run021/k6_N10_mem32K_40nm.xml/ch_intrinsics.v/common	29380      	99                	130                	363                	493                  	1                 	255                 	300                   	12          	12           	144              	clb                      	auto       	0.05     	647                  	0.60      	2.15623       	-208.713            	-2.15623            	44            	1247             	27                                    	5.66058e+06           	4.32058e+06          	345583.                          	2399.88                             	1.50                     	1126                       	20                               	947                        	1421                              	240063                     	71940                    	2.35525            	-229.651 	-2.35525 	0       	0       	450074.                     	3125.51                        	0.05                
k6_N10_mem32K_40nm.xml	diffeq1.v      	common       	11.63                	     	0.04           	8852        	15       	0.29          	-1          	-1          	34488      	-1      	-1         	52     	162   	0           	5       	v8.0.0-rc1-1520-g9ed9fa425	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_timing/run021/k6_N10_mem32K_40nm.xml/diffeq1.v/common      	42972      	162               	96                 	999                	932                  	1                 	707                 	315                   	16          	16           	256              	mult_36                  	auto       	0.16     	5378                 	1.61      	20.1645       	-1753.25            	-20.1645            	58            	9693             	29                                    	1.21132e+07           	4.78249e+06          	864808.                          	3378.16                             	7.40                     	8821                       	26                               	4017                       	8173                              	3139906                    	747428                   	21.7644            	-1920.1  	-21.7644 	0       	0       	1.10183e+06                 	4304.04                        	0.51                
