Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 21 23:24:05 2023
| Host         : JAIRE running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file cantavi_streamer_project_wrapper_timing_summary_routed.rpt -pb cantavi_streamer_project_wrapper_timing_summary_routed.pb -rpx cantavi_streamer_project_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cantavi_streamer_project_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: adau1761_bclk_0 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_EVEN_OutDAC/GrayCounter_pRd/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_EVEN_OutDAC/GrayCounter_pRd/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_EVEN_OutDAC/GrayCounter_pWr/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_EVEN_OutDAC/GrayCounter_pWr/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pRd/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pRd/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pWr/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pWr/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pRd/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pRd/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pWr/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pWr/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pRd/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pRd/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/BinaryCountRdCache_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/RdCachedCaptured_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/RdCached_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_L_OutDAC/fifo_writes_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/BinaryCountRdCache_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/RdCachedCaptured_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/RdCached_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/LIFO_R_OutDAC/fifo_writes_reg[9]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/newsample_div2_reg_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/newsample_in_div2_reg/Q (HIGH)

 There are 10776 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/newsample_reg_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/pkt_end_sim_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/replace_pkt_exit_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/replace_pkt_raw_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/replace_pkt_set_reg/Q (HIGH)

 There are 9120 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/startRead_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 10777 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/ZedCodec/i2s_receiver_from_codec_adc_0/inst/next_adc_sample_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/eth_axis_tx_inst/m_axis_tlast_reg_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/eth_axis_tx_inst/m_axis_tvalid_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/pkt_in_axis_arb_mux_inst/m_udp_payload_axis_tlast_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tlast_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_EVEN_InADC/GrayCounter_pRd/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_EVEN_InADC/GrayCounter_pRd/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_EVEN_InADC/GrayCounter_pWr/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_EVEN_InADC/GrayCounter_pWr/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_ODD_InADC/GrayCounter_pRd/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_ODD_InADC/GrayCounter_pRd/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_ODD_InADC/GrayCounter_pWr/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/org_audio2eth_interl_0/U0/FIFO_ODD_InADC/GrayCounter_pWr/q_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/org_audio2eth_interl_0/U0/tlast_reg/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/mvn_avg_inst/o_data_valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/path_dly_mvn_avg_inst/o_data_valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/path_m_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/path_m_counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/tc_sync_en_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/time_sync_block_0/U0/tlast_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_axis_gmii_rx_inst/m_axis_tlast_reg_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_axis_gmii_rx_inst/m_axis_tvalid_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70464 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.077        0.000                      0                53843        0.024        0.000                      0                53843        2.750        0.000                       0                 19704  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
clk_100_in                                       {0.000 5.000}        10.000          100.000         
  clk_out1_cantavi_streamer_project_clk_wiz_0_0  {0.000 40.687}       81.375          12.289          
  clk_out2_cantavi_streamer_project_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
    clk90_mmcm_out                               {2.000 6.000}        8.000           125.000         
    clk_mmcm_out                                 {0.000 4.000}        8.000           125.000         
    mmcm_clkfb                                   {0.000 5.000}        10.000          100.000         
  clkfbout_cantavi_streamer_project_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
clk_fpga_0                                       {0.000 5.000}        10.000          100.000         
clk_fpga_1                                       {0.000 5.500}        11.000          90.909          
clk_fpga_2                                       {0.000 4.000}        8.000           125.000         
clk_fpga_3                                       {0.000 2.500}        5.000           200.000         
phy_rx_clk_0                                     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_in                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_cantavi_streamer_project_clk_wiz_0_0                                                                                                                                                   79.220        0.000                       0                     2  
  clk_out2_cantavi_streamer_project_clk_wiz_0_0                                                                                                                                                    3.000        0.000                       0                     3  
    clk90_mmcm_out                                                                                                                                                                                 5.845        0.000                       0                     3  
    clk_mmcm_out                                       0.077        0.000                      0                26789        0.028        0.000                      0                26789        2.750        0.000                       0                 10089  
    mmcm_clkfb                                                                                                                                                                                     8.751        0.000                       0                     2  
  clkfbout_cantavi_streamer_project_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  
clk_fpga_0                                             0.126        0.000                      0                26172        0.024        0.000                      0                26172        4.020        0.000                       0                  9392  
phy_rx_clk_0                                           0.462        0.000                      0                  467        0.124        0.000                      0                  467        3.020        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.288        0.000                      0                   97        0.505        0.000                      0                   97  
**async_default**  clk_mmcm_out       clk_mmcm_out             0.981        0.000                      0                  315        0.755        0.000                      0                  315  
**async_default**  phy_rx_clk_0       phy_rx_clk_0             4.885        0.000                      0                    3        0.858        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_in
  To Clock:  clk_100_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cantavi_streamer_project_clk_wiz_0_0
  To Clock:  clk_out1_cantavi_streamer_project_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cantavi_streamer_project_clk_wiz_0_0
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y2    cantavi_streamer_project_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cantavi_streamer_project_clk_wiz_0_0
  To Clock:  clk_out2_cantavi_streamer_project_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cantavi_streamer_project_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15   cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk90_mmcm_out
  To Clock:  clk90_mmcm_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_mmcm_out
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk90_bufg_inst/I
Min Period  n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y44     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 2.152ns (27.730%)  route 5.609ns (72.270%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 9.981 - 8.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.828     3.098    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X5Y4          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     3.980 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/mem_reg_0/DOPBDOP[0]
                         net (fo=1, routed)           2.143     6.123    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/to_mux_ch1_fifo_axis_tlast[27]
    SLICE_X79Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.247 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_30/O
                         net (fo=1, routed)           0.000     6.247    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_30_n_0
    SLICE_X79Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_10/O
                         net (fo=1, routed)           1.331     7.790    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_10_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I0_O)        0.299     8.089 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_4/O
                         net (fo=1, routed)           0.000     8.089    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_4_n_0
    SLICE_X61Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     8.301 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_2/O
                         net (fo=5, routed)           1.052     9.354    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_2_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I2_O)        0.299     9.653 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[62]_i_2/O
                         net (fo=32, routed)          1.082    10.735    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[62]_i_2_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.859 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.859    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_next[0]
    SLICE_X58Y35         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.546     9.981    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/fm_udp_s_axis_aclk
    SLICE_X58Y35         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[0]/C
                         clock pessimism              0.949    10.930    
                         clock uncertainty           -0.072    10.858    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.077    10.935    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 2.152ns (28.100%)  route 5.506ns (71.900%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.987 - 8.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.828     3.098    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X5Y4          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     3.980 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/mem_reg_0/DOPBDOP[0]
                         net (fo=1, routed)           2.143     6.123    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/to_mux_ch1_fifo_axis_tlast[27]
    SLICE_X79Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.247 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_30/O
                         net (fo=1, routed)           0.000     6.247    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_30_n_0
    SLICE_X79Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_10/O
                         net (fo=1, routed)           1.331     7.790    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_10_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I0_O)        0.299     8.089 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_4/O
                         net (fo=1, routed)           0.000     8.089    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_4_n_0
    SLICE_X61Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     8.301 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_2/O
                         net (fo=5, routed)           1.132     9.433    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_2_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I1_O)        0.299     9.732 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[63]_i_2/O
                         net (fo=32, routed)          0.900    10.632    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[63]_i_2_n_0
    SLICE_X65Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.756 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.756    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_next[5]
    SLICE_X65Y40         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.552     9.987    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/fm_udp_s_axis_aclk
    SLICE_X65Y40         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[5]/C
                         clock pessimism              0.949    10.936    
                         clock uncertainty           -0.072    10.864    
    SLICE_X65Y40         FDRE (Setup_fdre_C_D)        0.031    10.895    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 2.152ns (28.174%)  route 5.486ns (71.826%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 9.983 - 8.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.828     3.098    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X5Y4          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     3.980 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[27].from_dmux_to_mux_payload_fifo/mem_reg_0/DOPBDOP[0]
                         net (fo=1, routed)           2.143     6.123    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/to_mux_ch1_fifo_axis_tlast[27]
    SLICE_X79Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.247 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_30/O
                         net (fo=1, routed)           0.000     6.247    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_30_n_0
    SLICE_X79Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_10/O
                         net (fo=1, routed)           1.331     7.790    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_10_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I0_O)        0.299     8.089 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_4/O
                         net (fo=1, routed)           0.000     8.089    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_i_4_n_0
    SLICE_X61Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     8.301 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_2/O
                         net (fo=5, routed)           1.052     9.354    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/frame_reg_reg_i_2_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I2_O)        0.299     9.653 f  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[62]_i_2/O
                         net (fo=32, routed)          0.959    10.612    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[62]_i_2_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.736 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[50]_i_1/O
                         net (fo=1, routed)           0.000    10.736    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg[50]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.548     9.983    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/fm_udp_s_axis_aclk
    SLICE_X60Y36         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[50]/C
                         clock pessimism              0.949    10.932    
                         clock uncertainty           -0.072    10.860    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.029    10.889    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_mux/s_axis_tready_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.114ns (29.793%)  route 4.982ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 9.910 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.734     3.003    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X87Y39         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/Q
                         net (fo=4, routed)           1.119     4.578    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]
    SLICE_X86Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.702 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28/O
                         net (fo=1, routed)           0.000     4.702    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.235 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28/CO[3]
                         net (fo=2, routed)           0.000     5.235    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28_n_0
    SLICE_X86Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.558 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_1__28/O[1]
                         net (fo=3, routed)           0.999     6.557    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/from_dmux_ch1_fifo_axis_tready[29]
    SLICE_X72Y35         LUT4 (Prop_lut4_I2_O)        0.306     6.863 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49/O
                         net (fo=1, routed)           0.459     7.322    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49_n_0
    SLICE_X71Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.446 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27/O
                         net (fo=1, routed)           1.160     8.606    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.730 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7/O
                         net (fo=40, routed)          0.566     9.296    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.420 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1/O
                         net (fo=64, routed)          0.679    10.099    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.475     9.910    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/fm_udp_s_axis_aclk
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[19]/C
                         clock pessimism              0.949    10.859    
                         clock uncertainty           -0.072    10.787    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    10.263    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.114ns (29.793%)  route 4.982ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 9.910 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.734     3.003    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X87Y39         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/Q
                         net (fo=4, routed)           1.119     4.578    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]
    SLICE_X86Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.702 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28/O
                         net (fo=1, routed)           0.000     4.702    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.235 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28/CO[3]
                         net (fo=2, routed)           0.000     5.235    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28_n_0
    SLICE_X86Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.558 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_1__28/O[1]
                         net (fo=3, routed)           0.999     6.557    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/from_dmux_ch1_fifo_axis_tready[29]
    SLICE_X72Y35         LUT4 (Prop_lut4_I2_O)        0.306     6.863 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49/O
                         net (fo=1, routed)           0.459     7.322    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49_n_0
    SLICE_X71Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.446 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27/O
                         net (fo=1, routed)           1.160     8.606    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.730 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7/O
                         net (fo=40, routed)          0.566     9.296    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.420 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1/O
                         net (fo=64, routed)          0.679    10.099    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.475     9.910    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/fm_udp_s_axis_aclk
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[23]/C
                         clock pessimism              0.949    10.859    
                         clock uncertainty           -0.072    10.787    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    10.263    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.114ns (29.793%)  route 4.982ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 9.910 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.734     3.003    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X87Y39         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/Q
                         net (fo=4, routed)           1.119     4.578    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]
    SLICE_X86Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.702 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28/O
                         net (fo=1, routed)           0.000     4.702    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.235 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28/CO[3]
                         net (fo=2, routed)           0.000     5.235    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28_n_0
    SLICE_X86Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.558 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_1__28/O[1]
                         net (fo=3, routed)           0.999     6.557    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/from_dmux_ch1_fifo_axis_tready[29]
    SLICE_X72Y35         LUT4 (Prop_lut4_I2_O)        0.306     6.863 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49/O
                         net (fo=1, routed)           0.459     7.322    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49_n_0
    SLICE_X71Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.446 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27/O
                         net (fo=1, routed)           1.160     8.606    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.730 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7/O
                         net (fo=40, routed)          0.566     9.296    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.420 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1/O
                         net (fo=64, routed)          0.679    10.099    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.475     9.910    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/fm_udp_s_axis_aclk
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[2]/C
                         clock pessimism              0.949    10.859    
                         clock uncertainty           -0.072    10.787    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    10.263    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.114ns (29.793%)  route 4.982ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 9.910 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.734     3.003    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X87Y39         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/Q
                         net (fo=4, routed)           1.119     4.578    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]
    SLICE_X86Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.702 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28/O
                         net (fo=1, routed)           0.000     4.702    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.235 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28/CO[3]
                         net (fo=2, routed)           0.000     5.235    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28_n_0
    SLICE_X86Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.558 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_1__28/O[1]
                         net (fo=3, routed)           0.999     6.557    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/from_dmux_ch1_fifo_axis_tready[29]
    SLICE_X72Y35         LUT4 (Prop_lut4_I2_O)        0.306     6.863 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49/O
                         net (fo=1, routed)           0.459     7.322    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49_n_0
    SLICE_X71Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.446 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27/O
                         net (fo=1, routed)           1.160     8.606    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.730 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7/O
                         net (fo=40, routed)          0.566     9.296    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.420 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1/O
                         net (fo=64, routed)          0.679    10.099    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.475     9.910    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/fm_udp_s_axis_aclk
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[34]/C
                         clock pessimism              0.949    10.859    
                         clock uncertainty           -0.072    10.787    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    10.263    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.114ns (29.793%)  route 4.982ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 9.910 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.734     3.003    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X87Y39         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/Q
                         net (fo=4, routed)           1.119     4.578    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]
    SLICE_X86Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.702 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28/O
                         net (fo=1, routed)           0.000     4.702    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.235 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28/CO[3]
                         net (fo=2, routed)           0.000     5.235    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28_n_0
    SLICE_X86Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.558 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_1__28/O[1]
                         net (fo=3, routed)           0.999     6.557    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/from_dmux_ch1_fifo_axis_tready[29]
    SLICE_X72Y35         LUT4 (Prop_lut4_I2_O)        0.306     6.863 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49/O
                         net (fo=1, routed)           0.459     7.322    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49_n_0
    SLICE_X71Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.446 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27/O
                         net (fo=1, routed)           1.160     8.606    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.730 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7/O
                         net (fo=40, routed)          0.566     9.296    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.420 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1/O
                         net (fo=64, routed)          0.679    10.099    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.475     9.910    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/fm_udp_s_axis_aclk
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[59]/C
                         clock pessimism              0.949    10.859    
                         clock uncertainty           -0.072    10.787    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    10.263    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.114ns (29.793%)  route 4.982ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 9.910 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.734     3.003    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X87Y39         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/Q
                         net (fo=4, routed)           1.119     4.578    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]
    SLICE_X86Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.702 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28/O
                         net (fo=1, routed)           0.000     4.702    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.235 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28/CO[3]
                         net (fo=2, routed)           0.000     5.235    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28_n_0
    SLICE_X86Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.558 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_1__28/O[1]
                         net (fo=3, routed)           0.999     6.557    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/from_dmux_ch1_fifo_axis_tready[29]
    SLICE_X72Y35         LUT4 (Prop_lut4_I2_O)        0.306     6.863 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49/O
                         net (fo=1, routed)           0.459     7.322    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49_n_0
    SLICE_X71Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.446 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27/O
                         net (fo=1, routed)           1.160     8.606    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.730 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7/O
                         net (fo=40, routed)          0.566     9.296    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.420 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1/O
                         net (fo=64, routed)          0.679    10.099    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.475     9.910    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/fm_udp_s_axis_aclk
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[62]/C
                         clock pessimism              0.949    10.859    
                         clock uncertainty           -0.072    10.787    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    10.263    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.114ns (29.793%)  route 4.982ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 9.910 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.734     3.003    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X87Y39         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y39         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]/Q
                         net (fo=4, routed)           1.119     4.578    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg[3]
    SLICE_X86Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.702 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28/O
                         net (fo=1, routed)           0.000     4.702    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_8__28_n_0
    SLICE_X86Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.235 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28/CO[3]
                         net (fo=2, routed)           0.000     5.235    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_4__28_n_0
    SLICE_X86Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.558 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[29].from_dmux_to_mux_payload_fifo/mem_reg_0_i_1__28/O[1]
                         net (fo=3, routed)           0.999     6.557    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/from_dmux_ch1_fifo_axis_tready[29]
    SLICE_X72Y35         LUT4 (Prop_lut4_I2_O)        0.306     6.863 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49/O
                         net (fo=1, routed)           0.459     7.322    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_49_n_0
    SLICE_X71Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.446 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27/O
                         net (fo=1, routed)           1.160     8.606    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_27_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.730 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7/O
                         net (fo=40, routed)          0.566     9.296    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_7_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.420 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1/O
                         net (fo=64, routed)          0.679    10.099    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg[63]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.475     9.910    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/fm_udp_s_axis_aclk
    SLICE_X50Y37         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[63]/C
                         clock pessimism              0.949    10.859    
                         clock uncertainty           -0.072    10.787    
    SLICE_X50Y37         FDRE (Setup_fdre_C_R)       -0.524    10.263    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/temp_m_axis_tvalid_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  0.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_axis_gmii_rx_inst/m_axis_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_rx_fifo_inst/mem_reg_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.967%)  route 0.218ns (57.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.594     0.615    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_axis_gmii_rx_inst/clk_125_out
    SLICE_X8Y5           FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_axis_gmii_rx_inst/m_axis_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.779 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_axis_gmii_rx_inst/m_axis_tdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.218     0.997    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_rx_fifo_inst/s_axis[7]
    RAMB36_X0Y1          RAMB36E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_rx_fifo_inst/mem_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.904     0.740    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_rx_fifo_inst/clk_125_out
    RAMB36_X0Y1          RAMB36E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_rx_fifo_inst/mem_reg_0_7/CLKARDCLK
                         clock pessimism             -0.067     0.672    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.968    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_ps_rx_fifo_inst/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.553     0.574    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_125_in
    SLICE_X39Y18         FDRE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[18]/Q
                         net (fo=2, routed)           0.070     0.785    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg_0_7_18_23/DIA0
    SLICE_X38Y18         RAMD32                                       r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.818     0.653    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg_0_7_18_23/WCLK
    SLICE_X38Y18         RAMD32                                       r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.066     0.587    
    SLICE_X38Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.734    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.585     0.606    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X23Y30         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[8]/Q
                         net (fo=1, routed)           0.157     0.904    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep__0__0[8]
    RAMB36_X1Y6          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.894     0.730    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.066     0.663    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.846    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[1].from_dmux_to_mux_payload_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.748%)  route 0.387ns (70.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.561     0.582    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X36Y47         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[5]/Q
                         net (fo=1, routed)           0.387     1.133    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep__0[5]
    RAMB36_X2Y11         RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.869     0.705    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X2Y11         RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.186     0.891    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.074    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.553     0.574    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X33Y20         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[8]/Q
                         net (fo=1, routed)           0.158     0.873    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep__0[8]
    RAMB36_X2Y4          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.858     0.694    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.064     0.629    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.812    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[12].from_dmux_to_mux_payload_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.598     0.619    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X91Y26         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y26         FDRE (Prop_fdre_C_Q)         0.141     0.760 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[7]/Q
                         net (fo=1, routed)           0.158     0.918    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep__0[7]
    RAMB36_X4Y5          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.906     0.742    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X4Y5          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.067     0.674    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.857    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[28].from_dmux_to_mux_payload_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.511%)  route 0.392ns (70.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.561     0.582    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    SLICE_X36Y48         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep[11]/Q
                         net (fo=1, routed)           0.392     1.138    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/rd_ptr_reg_reg_rep__0[11]
    RAMB36_X2Y11         RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/mem_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.869     0.705    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X2Y11         RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.186     0.891    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.074    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[48].from_dmux_to_mux_payload_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/m_axis_tdata_reg_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.986%)  route 0.136ns (49.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.719ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.575     0.596    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/fm_udp_s_axis_aclk
    SLICE_X55Y33         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/m_axis_tdata_reg_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/m_axis_tdata_reg_reg[7]_rep__1/Q
                         net (fo=16, routed)          0.136     0.872    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/s_axis_tdata[7]
    RAMB36_X3Y6          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.883     0.719    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.066     0.652    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.807    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/eth_axis_tx_inst/m_axis_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_cs_rx_fifo_inst/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.359%)  route 0.275ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.590     0.611    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/eth_axis_tx_inst/clk_125_in
    SLICE_X10Y14         FDRE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/eth_axis_tx_inst/m_axis_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     0.775 r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/eth_axis_tx_inst/m_axis_tdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.275     1.050    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_cs_rx_fifo_inst/s_from_cs_axis_tdata[2]
    RAMB18_X0Y4          RAMB18E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_cs_rx_fifo_inst/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.900     0.736    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_cs_rx_fifo_inst/clk_125_out
    RAMB18_X0Y4          RAMB18E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_cs_rx_fifo_inst/mem_reg/CLKARDCLK
                         clock pessimism             -0.047     0.688    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.984    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/from_cs_rx_fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/m_axis_tdata_reg_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.802%)  route 0.137ns (49.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.719ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.575     0.596    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/fm_udp_s_axis_aclk
    SLICE_X55Y33         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/m_axis_tdata_reg_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/packet_demux/m_axis_tdata_reg_reg[5]_rep__1/Q
                         net (fo=16, routed)          0.137     0.873    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/s_axis_tdata[5]
    RAMB36_X3Y6          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/mem_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.883     0.719    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/fm_udp_s_axis_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.066     0.652    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.807    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[3].from_dmux_to_mux_payload_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y8      cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[55].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y14     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[56].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y12     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[57].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y12     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[58].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y17     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[59].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y9      cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[5].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y16     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[60].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y17     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[61].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y13     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[62].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y15     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_fm_udp_s_axis_inst/ch1_fifo_bank[63].from_dmux_to_mux_payload_fifo/mem_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y51     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y51     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y51     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y51     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y19     cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y19     cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y19     cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y19     cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y19     cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y19     cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y54     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y54     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y54     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y54     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y54     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y54     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y54     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y54     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y53     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y53     cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_axis_rx_switch_inst/from_phy_to_upper_payload_fifo/mem_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cantavi_streamer_project_clk_wiz_0_0
  To Clock:  clkfbout_cantavi_streamer_project_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cantavi_streamer_project_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y14   cantavi_streamer_project_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg1C_arp_mac3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.487ns  (logic 1.450ns (15.283%)  route 8.037ns (84.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=217, routed)         8.037    12.518    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/S_AXI_WDATA[0]
    SLICE_X31Y4          FDSE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg1C_arp_mac3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.571    12.750    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X31Y4          FDSE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg1C_arp_mac3_reg[0]/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X31Y4          FDSE (Setup_fdse_C_D)       -0.067    12.644    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg1C_arp_mac3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg34_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.463ns  (logic 1.450ns (15.322%)  route 8.013ns (84.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=199, routed)         8.013    12.494    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X85Y11         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg34_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.559    12.738    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y11         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg34_reg[28]/C
                         clock pessimism              0.115    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X85Y11         FDRE (Setup_fdre_C_D)       -0.072    12.627    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg34_reg[28]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg1_mac_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 1.450ns (15.266%)  route 8.048ns (84.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=217, routed)         8.048    12.529    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/S_AXI_WDATA[0]
    SLICE_X14Y19         FDSE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg1_mac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.569    12.748    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X14Y19         FDSE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg1_mac_reg[0]/C
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X14Y19         FDSE (Setup_fdse_C_D)       -0.047    12.662    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg1_mac_reg[0]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg63_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 1.450ns (15.317%)  route 8.017ns (84.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=196, routed)         8.017    12.498    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_wdata[19]
    SLICE_X80Y4          FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg63_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.562    12.741    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y4          FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg63_reg[19]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X80Y4          FDRE (Setup_fdre_C_D)       -0.067    12.635    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg63_reg[19]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg13_arp_ip2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 1.450ns (15.274%)  route 8.043ns (84.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=217, routed)         8.043    12.524    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/S_AXI_WDATA[0]
    SLICE_X26Y6          FDRE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg13_arp_ip2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.572    12.752    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X26Y6          FDRE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg13_arp_ip2_reg[0]/C
                         clock pessimism              0.115    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X26Y6          FDRE (Setup_fdre_C_D)       -0.047    12.665    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg13_arp_ip2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg56_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 1.450ns (15.433%)  route 7.946ns (84.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=217, routed)         7.946    12.426    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X40Y2          FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg56_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.496    12.675    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y2          FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg56_reg[0]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)       -0.067    12.569    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg56_reg[0]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg60_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.390ns  (logic 1.450ns (15.442%)  route 7.940ns (84.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=217, routed)         7.940    12.421    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X41Y2          FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg60_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.496    12.675    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y2          FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg60_reg[0]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X41Y2          FDRE (Setup_fdre_C_D)       -0.067    12.569    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg60_reg[0]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg20_arp_mac5_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 1.450ns (15.310%)  route 8.021ns (84.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=217, routed)         8.021    12.501    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/S_AXI_WDATA[0]
    SLICE_X23Y5          FDSE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg20_arp_mac5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.578    12.757    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X23Y5          FDSE                                         r  cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg20_arp_mac5_reg[0]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y5          FDSE (Setup_fdse_C_D)       -0.067    12.651    cantavi_streamer_project_i/eth_udp_axi_arp_stack_0/inst/eth_controller_v1_0_S00_AXI_inst/slv_reg20_arp_mac5_reg[0]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 1.450ns (15.427%)  route 7.949ns (84.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=217, routed)         7.949    12.430    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X55Y8          FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.552    12.731    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y8          FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg10_reg[0]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X55Y8          FDRE (Setup_fdre_C_D)       -0.103    12.589    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg10_reg[0]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg57_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 1.450ns (15.359%)  route 7.991ns (84.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.737     3.031    cantavi_streamer_project_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=199, routed)         7.991    12.472    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X81Y18         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg57_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.552    12.731    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y18         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg57_reg[28]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X81Y18         FDRE (Setup_fdre_C_D)       -0.061    12.631    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg57_reg[28]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  0.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.074%)  route 0.220ns (60.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.556     0.892    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15_reg[31]/Q
                         net (fo=2, routed)           0.220     1.252    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[31]
    SLICE_X51Y95         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.820     1.186    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.078     1.229    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][15][7]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.302%)  route 0.218ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.554     0.890    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9_reg[23]/Q
                         net (fo=2, routed)           0.218     1.248    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[23]
    SLICE_X52Y91         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.819     1.185    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y91         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][6][7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.072     1.222    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][6][7]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.509%)  route 0.207ns (59.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.557     0.893    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y98         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=2, routed)           0.207     1.241    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[16]
    SLICE_X51Y99         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.821     1.187    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][14][0]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.057     1.209    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][14][0]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.218%)  route 0.228ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.639     0.975    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=2, routed)           0.228     1.344    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[16]
    SLICE_X52Y100        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.907     1.273    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y100        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][0]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.070     1.304    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg16_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.226ns (53.721%)  route 0.195ns (46.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.551     0.887    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y85         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg16_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg16_reg[6]/Q
                         net (fo=1, routed)           0.195     1.209    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg16_reg_n_0_[6]
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.098     1.307 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.307    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X50Y85         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.815     1.181    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y85         FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.121     1.267    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.497%)  route 0.235ns (62.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.638     0.974    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y101        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13_reg[19]/Q
                         net (fo=2, routed)           0.235     1.350    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13[19]
    SLICE_X51Y103        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.906     1.272    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y103        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][3]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.075     1.308    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][3]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.484%)  route 0.225ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.639     0.975    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y102        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4_reg[22]/Q
                         net (fo=2, routed)           0.225     1.341    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[22]
    SLICE_X53Y103        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.906     1.272    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y103        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][2][6]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X53Y103        FDRE (Hold_fdre_C_D)         0.066     1.299    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.636     0.972    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y108        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10_reg[30]/Q
                         net (fo=2, routed)           0.232     1.345    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10[30]
    SLICE_X53Y109        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.905     1.271    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y109        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][11][6]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.070     1.302    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][11][6]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.090%)  route 0.229ns (61.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.638     0.974    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           0.229     1.344    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X53Y102        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.907     1.273    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y102        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][2][6]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.066     1.300    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[0][2][6]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.778%)  route 0.232ns (62.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.638     0.974    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y106        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5_reg[24]/Q
                         net (fo=2, routed)           0.232     1.347    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[24]
    SLICE_X53Y105        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.906     1.272    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y105        FDRE                                         r  cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][7][0]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.070     1.303    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][7][0]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y50    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y50    cantavi_streamer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y25    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_stage_over_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y6     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg27_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X75Y8     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg27_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y10    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg27_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y10    cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg27_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X74Y7     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg28_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X75Y9     cantavi_streamer_project_i/AudioProcessingChannel/user_org_plc_seq_ip_0/inst/user_org_plc_seq_ip_v1_0_S00_AXI_inst/slv_reg28_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y106   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y106   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y106   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y106   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y102   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y102   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y104   cantavi_streamer_project_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk_0
  To Clock:  phy_rx_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 1.564ns (22.318%)  route 5.444ns (77.682%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.795ns = ( 13.795 - 8.000 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.751     6.305    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X22Y48         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.518     6.823 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           1.006     7.830    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg_n_0_[3]
    SLICE_X23Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.954    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry_i_3__1_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.504 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry/CO[3]
                         net (fo=2, routed)           0.953     9.457    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0__3
    SLICE_X24Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.581 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_i_5/O
                         net (fo=8, routed)           0.732    10.313    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur__1
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.437 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_i_1/O
                         net (fo=7, routed)           1.005    11.442    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_next114_out
    SLICE_X27Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.566 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           1.747    13.313    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1_ENARDEN_cooolgate_en_sig_11
    RAMB18_X2Y40         RAMB18E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.699    13.795    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    RAMB18_X2Y40         RAMB18E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1/CLKARDCLK
                         clock pessimism              0.458    14.253    
                         clock uncertainty           -0.035    14.218    
    RAMB18_X2Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.775    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 1.564ns (22.899%)  route 5.266ns (77.101%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.751     6.305    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X22Y48         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.518     6.823 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           1.006     7.830    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg_n_0_[3]
    SLICE_X23Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.954    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry_i_3__1_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.504 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry/CO[3]
                         net (fo=2, routed)           0.953     9.457    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0__3
    SLICE_X24Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.581 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_i_5/O
                         net (fo=8, routed)           0.732    10.313    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur__1
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.437 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_i_1/O
                         net (fo=7, routed)           0.979    11.416    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_next114_out
    SLICE_X27Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.540 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           1.595    13.135    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_ENARDEN_cooolgate_en_sig_10
    RAMB36_X2Y19         RAMB36E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.525    13.622    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    RAMB36_X2Y19         RAMB36E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0/CLKARDCLK
                         clock pessimism              0.458    14.080    
                         clock uncertainty           -0.035    14.044    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.601    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         13.601    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.527ns (22.042%)  route 5.401ns (77.958%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.754     6.308    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X18Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518     6.826 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/Q
                         net (fo=6, routed)           1.078     7.905    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg_n_0_[0]
    SLICE_X20Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.029 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.029    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.542 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry/CO[3]
                         net (fo=5, routed)           1.367     9.908    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.032 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[0]_i_2/O
                         net (fo=7, routed)           0.870    10.902    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_next1__0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.026 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_2__1/O
                         net (fo=12, routed)          0.926    11.952    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_2__1_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.076 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[2]_i_1__2/O
                         net (fo=2, routed)           1.160    13.236    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[2]_i_1__2_n_0
    SLICE_X26Y56         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.524    13.620    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X26Y56         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[2]/C
                         clock pessimism              0.458    14.078    
                         clock uncertainty           -0.035    14.043    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)       -0.031    14.012    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.012    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.440ns (21.932%)  route 5.126ns (78.068%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.795ns = ( 13.795 - 8.000 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.751     6.305    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X22Y48         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.518     6.823 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           1.006     7.830    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg_n_0_[3]
    SLICE_X23Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.954    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry_i_3__1_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.504 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry/CO[3]
                         net (fo=2, routed)           0.953     9.457    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0__3
    SLICE_X24Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.581 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_i_5/O
                         net (fo=8, routed)           0.825    10.406    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur__1
    SLICE_X26Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.530 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_i_4/O
                         net (fo=2, routed)           2.341    12.871    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/write
    RAMB18_X2Y40         RAMB18E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.699    13.795    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    RAMB18_X2Y40         RAMB18E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1/CLKARDCLK
                         clock pessimism              0.458    14.253    
                         clock uncertainty           -0.035    14.218    
    RAMB18_X2Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    13.686    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 1.440ns (22.758%)  route 4.888ns (77.242%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.305ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.751     6.305    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X22Y48         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.518     6.823 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           1.006     7.830    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg_n_0_[3]
    SLICE_X23Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.954    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry_i_3__1_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.504 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0_carry/CO[3]
                         net (fo=2, routed)           0.953     9.457    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur0__3
    SLICE_X24Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.581 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_i_5/O
                         net (fo=8, routed)           0.825    10.406    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_cur__1
    SLICE_X26Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.530 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0_i_4/O
                         net (fo=2, routed)           2.103    12.633    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/write
    RAMB36_X2Y19         RAMB36E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.525    13.622    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    RAMB36_X2Y19         RAMB36E1                                     r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0/CLKARDCLK
                         clock pessimism              0.458    14.080    
                         clock uncertainty           -0.035    14.044    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    13.512    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.527ns (22.615%)  route 5.225ns (77.385%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.754     6.308    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X18Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518     6.826 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/Q
                         net (fo=6, routed)           1.078     7.905    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg_n_0_[0]
    SLICE_X20Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.029 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.029    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.542 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry/CO[3]
                         net (fo=5, routed)           1.367     9.908    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.032 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[0]_i_2/O
                         net (fo=7, routed)           0.870    10.902    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_next1__0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.026 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_2__1/O
                         net (fo=12, routed)          0.802    11.828    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_2__1_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.952 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[5]_i_1__2/O
                         net (fo=2, routed)           1.109    13.061    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[5]_i_1__2_n_0
    SLICE_X26Y56         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.524    13.620    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X26Y56         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[5]/C
                         clock pessimism              0.458    14.078    
                         clock uncertainty           -0.035    14.043    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)       -0.045    13.998    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.998    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 1.527ns (22.567%)  route 5.239ns (77.433%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.754     6.308    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X18Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518     6.826 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/Q
                         net (fo=6, routed)           1.078     7.905    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg_n_0_[0]
    SLICE_X20Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.029 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.029    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.542 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry/CO[3]
                         net (fo=5, routed)           1.367     9.908    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.032 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[0]_i_2/O
                         net (fo=7, routed)           0.870    10.902    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_next1__0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.026 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_2__1/O
                         net (fo=12, routed)          1.002    12.028    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_2__1_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.152 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[9]_i_1__1/O
                         net (fo=2, routed)           0.923    13.075    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[9]_i_1__1_n_0
    SLICE_X26Y56         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.524    13.620    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X26Y56         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[9]/C
                         clock pessimism              0.458    14.078    
                         clock uncertainty           -0.035    14.043    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)       -0.028    14.015    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.015    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 1.527ns (23.066%)  route 5.093ns (76.934%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.754     6.308    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X18Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518     6.826 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/Q
                         net (fo=6, routed)           1.078     7.905    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg_n_0_[0]
    SLICE_X20Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.029 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.029    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.542 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry/CO[3]
                         net (fo=5, routed)           1.367     9.908    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.032 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[0]_i_2/O
                         net (fo=7, routed)           1.159    11.191    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_next1__0
    SLICE_X19Y49         LUT6 (Prop_lut6_I2_O)        0.124    11.315 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_addr_reg[11]_i_4/O
                         net (fo=12, routed)          0.662    11.977    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[1]_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.101 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_1__1/O
                         net (fo=2, routed)           0.828    12.928    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_1__1_n_0
    SLICE_X33Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.493    13.590    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X33Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[11]/C
                         clock pessimism              0.572    14.162    
                         clock uncertainty           -0.035    14.127    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.081    14.046    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.527ns (23.054%)  route 5.097ns (76.946%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.754     6.308    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X18Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518     6.826 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/Q
                         net (fo=6, routed)           1.078     7.905    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg_n_0_[0]
    SLICE_X20Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.029 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.029    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.542 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry/CO[3]
                         net (fo=5, routed)           1.367     9.908    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.032 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[0]_i_2/O
                         net (fo=7, routed)           1.159    11.191    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_ptr_next1__0
    SLICE_X19Y49         LUT6 (Prop_lut6_I2_O)        0.124    11.315 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/wr_addr_reg[11]_i_4/O
                         net (fo=12, routed)          0.665    11.980    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[1]_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[10]_i_1__1/O
                         net (fo=2, routed)           0.828    12.932    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[10]_i_1__1_n_0
    SLICE_X33Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.493    13.590    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X33Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[10]/C
                         clock pessimism              0.572    14.162    
                         clock uncertainty           -0.035    14.127    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.067    14.060    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 1.527ns (22.977%)  route 5.119ns (77.023%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 13.666 - 8.000 ) 
    Source Clock Delay      (SCD):    6.308ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.754     6.308    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X18Y49         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518     6.826 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg[0]/Q
                         net (fo=6, routed)           1.078     7.905    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_cur_reg_reg_n_0_[0]
    SLICE_X20Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.029 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.029    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_i_4__1_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.542 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry/CO[3]
                         net (fo=5, routed)           1.367     9.908    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/full_wr0_carry_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.032 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[0]_i_2/O
                         net (fo=7, routed)           0.870    10.902    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_ptr_next1__0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.026 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_2__1/O
                         net (fo=12, routed)          1.056    12.082    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[11]_i_2__1_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[4]_i_1__2/O
                         net (fo=2, routed)           0.749    12.954    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg[4]_i_1__2_n_0
    SLICE_X29Y48         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.569    13.666    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X29Y48         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[4]/C
                         clock pessimism              0.572    14.238    
                         clock uncertainty           -0.035    14.203    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.061    14.142    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/wr_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                  1.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.590     2.278    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     2.419 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[2]/Q
                         net (fo=1, routed)           0.059     2.477    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg_n_0_[2]
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.858     2.909    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[2]/C
                         clock pessimism             -0.631     2.278    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.076     2.354    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.590     2.278    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     2.419 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[5]/Q
                         net (fo=1, routed)           0.062     2.480    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg_n_0_[5]
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.858     2.909    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[5]/C
                         clock pessimism             -0.631     2.278    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.078     2.356    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.590     2.278    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     2.419 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[12]/Q
                         net (fo=1, routed)           0.058     2.476    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg_n_0_[12]
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.858     2.909    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[12]/C
                         clock pessimism             -0.631     2.278    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.071     2.349    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.590     2.278    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     2.419 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg[11]/Q
                         net (fo=1, routed)           0.065     2.484    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync1_reg_reg_n_0_[11]
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.858     2.909    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X24Y47         FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[11]/C
                         clock pessimism             -0.631     2.278    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.075     2.353    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/rd_ptr_gray_sync2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.619     2.307    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     2.448 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[6]/Q
                         net (fo=2, routed)           0.124     2.572    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3[6]
    SLICE_X4Y36          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.887     2.938    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X4Y36          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[6]/C
                         clock pessimism             -0.616     2.322    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.063     2.385    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.619     2.307    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     2.448 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[0]/Q
                         net (fo=2, routed)           0.122     2.570    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2[0]
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.888     2.939    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]/C
                         clock pessimism             -0.632     2.307    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.072     2.379    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.620     2.308    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X3Y37          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     2.449 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[4]/Q
                         net (fo=2, routed)           0.122     2.571    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2[4]
    SLICE_X3Y37          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.889     2.940    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X3Y37          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[4]/C
                         clock pessimism             -0.632     2.308    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.072     2.380    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.619     2.307    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     2.448 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[1]/Q
                         net (fo=2, routed)           0.128     2.576    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2[1]
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.888     2.939    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[1]/C
                         clock pessimism             -0.632     2.307    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.075     2.382    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.619     2.307    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     2.448 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[0]/Q
                         net (fo=2, routed)           0.128     2.576    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3[0]
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.888     2.939    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[0]/C
                         clock pessimism             -0.632     2.307    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.071     2.378    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.272%)  route 0.114ns (44.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.619     2.307    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     2.448 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1_reg[0]/Q
                         net (fo=2, routed)           0.114     2.562    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d1[0]
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.888     2.939    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X1Y35          FDRE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[0]/C
                         clock pessimism             -0.632     2.307    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.047     2.354    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_rx_clk_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_rx_clk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y19   cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y40   cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y34   cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y32   cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y29   cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y31   cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y28   cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X2Y38    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y38    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y31    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y31    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_2_reg_srl2/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y38    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y38    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y38    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y38    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y38    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y38    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y35    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y35    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y31    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y31    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_2_reg_srl2/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y34    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y34    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y34    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y34    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y34    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y34    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y37    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y37    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tdata_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 0.773ns (9.548%)  route 7.323ns (90.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         3.069    11.040    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X41Y56         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.479    12.658    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X41Y56         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[30]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 0.773ns (9.548%)  route 7.323ns (90.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         3.069    11.040    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X41Y56         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.479    12.658    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X41Y56         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[31]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.773ns (9.629%)  route 7.255ns (90.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         3.001    10.972    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X45Y59         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.476    12.655    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X45Y59         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[26]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X45Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.325    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 0.773ns (9.547%)  route 7.323ns (90.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         3.070    11.040    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X38Y55         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.479    12.658    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X38Y55         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[25]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319    12.414    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.773ns (9.649%)  route 7.238ns (90.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         2.984    10.955    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X46Y57         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.477    12.656    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X46Y57         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[23]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.361    12.370    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.773ns (9.649%)  route 7.238ns (90.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         2.984    10.955    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X46Y57         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.477    12.656    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X46Y57         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[28]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.361    12.370    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/packet_count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/resetADCLeftFifo_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.773ns (9.649%)  route 7.238ns (90.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         2.984    10.955    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X47Y57         FDPE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/resetADCLeftFifo_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.477    12.656    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X47Y57         FDPE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/resetADCLeftFifo_reg/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X47Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    12.372    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/resetADCLeftFifo_reg
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/enablePacketCount_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.773ns (9.705%)  route 7.192ns (90.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         2.938    10.909    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X48Y55         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/enablePacketCount_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.477    12.656    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X48Y55         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/enablePacketCount_reg/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/enablePacketCount_reg
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/stream_send_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.773ns (9.705%)  route 7.192ns (90.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         2.938    10.909    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X48Y55         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/stream_send_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.477    12.656    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X48Y55         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/stream_send_reg/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/stream_send_reg
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/test_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.773ns (9.705%)  route 7.192ns (90.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.650     2.944    cantavi_streamer_project_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  cantavi_streamer_project_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=146, routed)         4.254     7.676    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.295     7.971 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/org_audio2eth_interleaved_packetizer_v1_0_S00_AXI_inst/payload_length[15]_i_2/O
                         net (fo=141, routed)         2.938    10.909    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/clear
    SLICE_X48Y55         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/test_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        1.477    12.656    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/s00_axi_aclk
    SLICE_X48Y55         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/test_mode_reg/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/test_mode_reg
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  1.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.311%)  route 0.408ns (68.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.639     0.975    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X43Y102        FDSE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/Q
                         net (fo=4, routed)           0.258     1.374    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s_trigger
    SLICE_X43Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.419 f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0/O
                         net (fo=2, routed)           0.150     1.569    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0_n_0
    SLICE_X43Y99         FDCE                                         f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.825     1.191    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X43Y99         FDCE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.311%)  route 0.408ns (68.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.639     0.975    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X43Y102        FDSE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s_trigger_reg/Q
                         net (fo=4, routed)           0.258     1.374    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s_trigger
    SLICE_X43Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.419 f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0/O
                         net (fo=2, routed)           0.150     1.569    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0_n_0
    SLICE_X43Y99         FDPE                                         f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.825     1.191    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X43Y99         FDPE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDPE (Remov_fdpe_C_PRE)     -0.095     1.061    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.466%)  route 0.310ns (62.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.549     0.885    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X37Y24         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[1]/Q
                         net (fo=11, routed)          0.149     1.175    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[1]
    SLICE_X38Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.220 f  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=2, routed)           0.161     1.381    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X36Y23         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.814     1.180    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X36Y23         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/C
                         clock pessimism             -0.281     0.899    
    SLICE_X36Y23         FDCE (Remov_fdce_C_CLR)     -0.067     0.832    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.466%)  route 0.310ns (62.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.549     0.885    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X37Y24         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[1]/Q
                         net (fo=11, routed)          0.149     1.175    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[1]
    SLICE_X38Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.220 f  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=2, routed)           0.161     1.381    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X36Y23         FDPE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.814     1.180    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X36Y23         FDPE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_reg/C
                         clock pessimism             -0.281     0.899    
    SLICE_X36Y23         FDPE (Remov_fdpe_C_PRE)     -0.071     0.828    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.959%)  route 0.289ns (58.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.556     0.892    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/Q
                         net (fo=9, routed)           0.170     1.226    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.271 f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=2, routed)           0.119     1.390    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X41Y94         FDCE                                         f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.824     1.190    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X41Y94         FDCE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/C
                         clock pessimism             -0.282     0.908    
    SLICE_X41Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/state_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.564%)  route 0.309ns (62.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.639     0.975    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/s00_axi_aclk
    SLICE_X41Y102        FDRE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/state_reg_reg/Q
                         net (fo=11, routed)          0.132     1.248    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/state_reg
    SLICE_X40Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.293 f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_recalc_i_2/O
                         net (fo=2, routed)           0.177     1.470    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_recalc_i_2_n_0
    SLICE_X40Y102        FDCE                                         f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.911     1.277    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/s00_axi_aclk
    SLICE_X40Y102        FDCE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/C
                         clock pessimism             -0.289     0.988    
    SLICE_X40Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.896    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.959%)  route 0.289ns (58.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.556     0.892    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/q_reg_reg[0]/Q
                         net (fo=9, routed)           0.170     1.226    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/q_reg_reg__0[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.271 f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1/O
                         net (fo=2, routed)           0.119     1.390    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_i_2__1_n_0
    SLICE_X41Y94         FDPE                                         f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.824     1.190    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/s00_axi_aclk
    SLICE_X41Y94         FDPE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_reg/C
                         clock pessimism             -0.282     0.908    
    SLICE_X41Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     0.813    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_recalc_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/state_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_recalc_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.564%)  route 0.309ns (62.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.639     0.975    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/s00_axi_aclk
    SLICE_X41Y102        FDRE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/state_reg_reg/Q
                         net (fo=11, routed)          0.132     1.248    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/state_reg
    SLICE_X40Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.293 f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_recalc_i_2/O
                         net (fo=2, routed)           0.177     1.470    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_recalc_i_2_n_0
    SLICE_X40Y102        FDPE                                         f  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_recalc_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.911     1.277    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/s00_axi_aclk
    SLICE_X40Y102        FDPE                                         r  cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_recalc_reg/C
                         clock pessimism             -0.289     0.988    
    SLICE_X40Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     0.893    cantavi_streamer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_recalc_reg
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.610%)  route 0.319ns (60.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.550     0.886    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/s00_axi_aclk
    SLICE_X42Y23         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/q_reg_reg[1]/Q
                         net (fo=11, routed)          0.159     1.208    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/q_reg_reg__0[1]
    SLICE_X45Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.253 f  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_recalc_i_2__4/O
                         net (fo=2, routed)           0.160     1.413    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_recalc_i_2__4_n_0
    SLICE_X47Y23         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.814     1.180    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/s00_axi_aclk
    SLICE_X47Y23         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/C
                         clock pessimism             -0.263     0.916    
    SLICE_X47Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.882%)  route 0.302ns (59.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.559     0.895    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X46Y12         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/q_reg_reg[2]/Q
                         net (fo=11, routed)          0.130     1.188    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/q_reg_reg__0[2]
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.233 f  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2/O
                         net (fo=2, routed)           0.173     1.406    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2_n_0
    SLICE_X47Y12         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cantavi_streamer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cantavi_streamer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cantavi_streamer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9392, routed)        0.825     1.191    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/s00_axi_aclk
    SLICE_X47Y12         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/C
                         clock pessimism             -0.283     0.908    
    SLICE_X47Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    cantavi_streamer_project_i/AudioProcessingChannel/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.590    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/full_reg/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.713ns (25.940%)  route 4.891ns (74.060%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 10.039 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        2.296     6.161    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pRd/q_reg[0]_0
    SLICE_X106Y106       LUT5 (Prop_lut5_I0_O)        0.124     6.285 r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pRd/Status_reg_i_2__2/O
                         net (fo=1, routed)           0.340     6.625    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pRd_n_8
    SLICE_X107Y107       LDCE (SetClr_ldce_CLR_Q)     0.885     7.510 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/Status_reg/Q
                         net (fo=2, routed)           1.308     8.818    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pWr/Status
    SLICE_X101Y88        LUT3 (Prop_lut3_I1_O)        0.124     8.942 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pWr/full_i_1/O
                         net (fo=1, routed)           0.634     9.576    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/GrayCounter_pWr_n_0
    SLICE_X101Y84        FDPE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/full_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.605    10.039    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/CLK_125
    SLICE_X101Y84        FDPE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/full_reg/C
                         clock pessimism              0.949    10.988    
                         clock uncertainty           -0.072    10.916    
    SLICE_X101Y84        FDPE (Recov_fdpe_C_PRE)     -0.359    10.557    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_EVEN_OutDAC/full_reg
  -------------------------------------------------------------------
                         required time                         10.557    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.580ns (8.738%)  route 6.058ns (91.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.295 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        5.745     9.610    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]_0
    SLICE_X106Y105       FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.860    10.295    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/CLK_125
    SLICE_X106Y105       FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[1]/C
                         clock pessimism              0.849    11.143    
                         clock uncertainty           -0.072    11.071    
    SLICE_X106Y105       FDCE (Recov_fdce_C_CLR)     -0.405    10.666    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.580ns (8.738%)  route 6.058ns (91.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.295 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        5.745     9.610    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]_0
    SLICE_X106Y105       FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.860    10.295    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/CLK_125
    SLICE_X106Y105       FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[2]/C
                         clock pessimism              0.849    11.143    
                         clock uncertainty           -0.072    11.071    
    SLICE_X106Y105       FDCE (Recov_fdce_C_CLR)     -0.405    10.666    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.580ns (8.738%)  route 6.058ns (91.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.295 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        5.745     9.610    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]_0
    SLICE_X106Y105       FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.860    10.295    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/CLK_125
    SLICE_X106Y105       FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[4]/C
                         clock pessimism              0.849    11.143    
                         clock uncertainty           -0.072    11.071    
    SLICE_X106Y105       FDCE (Recov_fdce_C_CLR)     -0.405    10.666    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[4]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.580ns (8.744%)  route 6.053ns (91.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.295 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        5.741     9.606    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]_0
    SLICE_X107Y105       FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.860    10.295    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/CLK_125
    SLICE_X107Y105       FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[3]/C
                         clock pessimism              0.849    11.143    
                         clock uncertainty           -0.072    11.071    
    SLICE_X107Y105       FDCE (Recov_fdce_C_CLR)     -0.405    10.666    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[3]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.580ns (8.738%)  route 6.058ns (91.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.295 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        5.745     9.610    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]_0
    SLICE_X106Y105       FDPE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.860    10.295    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/CLK_125
    SLICE_X106Y105       FDPE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]/C
                         clock pessimism              0.849    11.143    
                         clock uncertainty           -0.072    11.071    
    SLICE_X106Y105       FDPE (Recov_fdpe_C_PRE)     -0.359    10.712    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/full_reg/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.739ns (29.130%)  route 4.231ns (70.870%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 9.966 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        1.317     5.181    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pRd/q_reg[1]_0
    SLICE_X60Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pRd/Status_reg_i_2/O
                         net (fo=1, routed)           0.630     5.935    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pRd_n_8
    SLICE_X60Y100        LDCE (SetClr_ldce_CLR_Q)     0.885     6.820 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/Status_reg/Q
                         net (fo=3, routed)           1.276     8.096    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pWr/Status
    SLICE_X60Y84         LUT3 (Prop_lut3_I1_O)        0.150     8.246 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pWr/full_i_1__2/O
                         net (fo=1, routed)           0.696     8.942    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/GrayCounter_pWr_n_1
    SLICE_X63Y79         FDPE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/full_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.532     9.966    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/CLK_125
    SLICE_X63Y79         FDPE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/full_reg/C
                         clock pessimism              0.984    10.950    
                         clock uncertainty           -0.072    10.878    
    SLICE_X63Y79         FDPE (Recov_fdpe_C_PRE)     -0.561    10.317    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/full_reg
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/full_reg/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 1.709ns (28.955%)  route 4.193ns (71.045%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 10.044 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        1.924     5.789    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]_0
    SLICE_X107Y96        LUT5 (Prop_lut5_I0_O)        0.124     5.913 r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/Status_reg_i_2__1/O
                         net (fo=1, routed)           0.528     6.440    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr_n_10
    SLICE_X107Y96        LDCE (SetClr_ldce_CLR_Q)     0.885     7.325 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/Status_reg/Q
                         net (fo=2, routed)           0.699     8.025    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/Status
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.120     8.145 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/full_i_1__0/O
                         net (fo=1, routed)           0.730     8.875    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr_n_0
    SLICE_X105Y90        FDPE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/full_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.610    10.044    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/CLK_125
    SLICE_X105Y90        FDPE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/full_reg/C
                         clock pessimism              0.949    10.993    
                         clock uncertainty           -0.072    10.921    
    SLICE_X105Y90        FDPE (Recov_fdpe_C_PRE)     -0.562    10.359    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/full_reg
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 0.580ns (9.416%)  route 5.580ns (90.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.295 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        5.267     9.132    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]_0
    SLICE_X106Y104       FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.860    10.295    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/CLK_125
    SLICE_X106Y104       FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[6]/C
                         clock pessimism              0.849    11.143    
                         clock uncertainty           -0.072    11.071    
    SLICE_X106Y104       FDCE (Recov_fdce_C_CLR)     -0.405    10.666    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[6]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 0.580ns (9.416%)  route 5.580ns (90.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 10.295 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.803    -0.809    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.721 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.168    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.269 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.703     2.972    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.312     3.741    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     3.865 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        5.267     9.132    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[0]_0
    SLICE_X106Y104       FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     8.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     3.144 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.835    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     4.926 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.609     6.536    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.619 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.344    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.435 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       1.860    10.295    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/CLK_125
    SLICE_X106Y104       FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[7]/C
                         clock pessimism              0.849    11.143    
                         clock uncertainty           -0.072    11.071    
    SLICE_X106Y104       FDCE (Recov_fdce_C_CLR)     -0.405    10.666    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_RIGHT_ODD_OutDAC/GrayCounter_pWr/q_reg[7]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  1.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[0]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.514%)  route 0.490ns (72.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.571     0.592    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.126     0.859    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.904 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        0.364     1.268    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/q_reg[0]
    SLICE_X61Y77         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.837     0.672    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/CLK_125
    SLICE_X61Y77         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[0]/C
                         clock pessimism             -0.067     0.605    
    SLICE_X61Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[2]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.514%)  route 0.490ns (72.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.571     0.592    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.126     0.859    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.904 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        0.364     1.268    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/q_reg[0]
    SLICE_X61Y77         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.837     0.672    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/CLK_125
    SLICE_X61Y77         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[2]/C
                         clock pessimism             -0.067     0.605    
    SLICE_X61Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[3]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.514%)  route 0.490ns (72.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.571     0.592    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.126     0.859    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.904 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        0.364     1.268    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/q_reg[0]
    SLICE_X61Y77         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.837     0.672    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/CLK_125
    SLICE_X61Y77         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[3]/C
                         clock pessimism             -0.067     0.605    
    SLICE_X61Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[4]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.514%)  route 0.490ns (72.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.571     0.592    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.126     0.859    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.904 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        0.364     1.268    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/q_reg[0]
    SLICE_X61Y77         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.837     0.672    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/CLK_125
    SLICE_X61Y77         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[4]/C
                         clock pessimism             -0.067     0.605    
    SLICE_X61Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[0]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.514%)  route 0.490ns (72.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.571     0.592    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.126     0.859    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.904 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        0.364     1.268    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/q_reg[0]
    SLICE_X61Y77         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.837     0.672    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/CLK_125
    SLICE_X61Y77         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[0]/C
                         clock pessimism             -0.067     0.605    
    SLICE_X61Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[2]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.514%)  route 0.490ns (72.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.571     0.592    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.126     0.859    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.904 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        0.364     1.268    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/q_reg[0]
    SLICE_X61Y77         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.837     0.672    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/CLK_125
    SLICE_X61Y77         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[2]/C
                         clock pessimism             -0.067     0.605    
    SLICE_X61Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[3]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.514%)  route 0.490ns (72.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.571     0.592    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.126     0.859    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.904 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        0.364     1.268    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/q_reg[0]
    SLICE_X61Y77         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.837     0.672    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/CLK_125
    SLICE_X61Y77         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[3]/C
                         clock pessimism             -0.067     0.605    
    SLICE_X61Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[4]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.514%)  route 0.490ns (72.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.571     0.592    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X63Y78         FDRE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/clearFifos_reg/Q
                         net (fo=3, routed)           0.126     0.859    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/clearFifos_reg_3
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.904 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/rst_out_INST_0/O
                         net (fo=2795, routed)        0.364     1.268    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/q_reg[0]
    SLICE_X61Y77         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.837     0.672    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/CLK_125
    SLICE_X61Y77         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[4]/C
                         clock pessimism             -0.067     0.605    
    SLICE_X61Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.513    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/FIFO_LEFT_ODD_OutDAC/fifo_reads_125_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/org_audio2eth_interl_0/U0/curr_tx_time_code_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.794%)  route 0.535ns (74.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.579     0.600    cantavi_streamer_project_i/time_sync_block_0/U0/CLK_125
    SLICE_X63Y35         FDCE                                         r  cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.141     0.741 r  cantavi_streamer_project_i/time_sync_block_0/U0/sync_time_code_reg[5]/Q
                         net (fo=31, routed)          0.339     1.080    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/tx_time_code_in[5]
    SLICE_X74Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.125 f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/curr_tx_time_code_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.196     1.321    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/curr_tx_time_code_reg[5]_LDC_i_2_n_0
    SLICE_X74Y43         FDCE                                         f  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/curr_tx_time_code_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.853     0.688    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/CLK_125
    SLICE_X74Y43         FDCE                                         r  cantavi_streamer_project_i/org_audio2eth_interl_0/U0/curr_tx_time_code_reg[5]_C/C
                         clock pessimism             -0.047     0.641    
    SLICE_X74Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.549    cantavi_streamer_project_i/org_audio2eth_interl_0/U0/curr_tx_time_code_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/media_timer_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/media_timer_count_reg[28]/CLR
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.183ns (27.791%)  route 0.475ns (72.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.595    -0.584    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.534 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.005    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.021 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.575     0.596    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X67Y67         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/media_timer_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDCE (Prop_fdce_C_Q)         0.141     0.737 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/media_timer_reset_reg/Q
                         net (fo=4, routed)           0.168     0.905    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/media_timer_count_reg_31_sn_1
    SLICE_X67Y67         LUT2 (Prop_lut2_I0_O)        0.042     0.947 f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst/media_timer_count[0]_i_3/O
                         net (fo=32, routed)          0.307     1.254    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/eth_to_audio_interface_v2_0_S00_AXI_inst_n_26
    SLICE_X81Y67         FDCE                                         f  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/media_timer_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100_in (IN)
                         net (fo=0)                   0.000     0.000    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cantavi_streamer_project_i/clk_wiz_0/inst/clk_in1_cantavi_streamer_project_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  cantavi_streamer_project_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    cantavi_streamer_project_i/clk_wiz_0/inst/clk_out2_cantavi_streamer_project_clk_wiz_0_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cantavi_streamer_project_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.862    -0.823    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_100_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.770 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.194    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.165 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/clk_bufg_inst/O
                         net (fo=10089, routed)       0.846     0.681    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/CLK_125
    SLICE_X81Y67         FDCE                                         r  cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/media_timer_count_reg[28]/C
                         clock pessimism             -0.048     0.633    
    SLICE_X81Y67         FDCE (Remov_fdce_C_CLR)     -0.154     0.479    cantavi_streamer_project_i/AudioProcessingChannel/eth_to_audio_plc_com_0/U0/media_timer_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.775    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  phy_rx_clk_0
  To Clock:  phy_rx_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.642ns (24.787%)  route 1.948ns (75.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.672ns = ( 13.672 - 8.000 ) 
    Source Clock Delay      (SCD):    6.375ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.821     6.375    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X6Y20          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDPE (Prop_fdpe_C_Q)         0.518     6.893 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=13, routed)          0.275     7.169    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync3_reg_reg[0]
    SLICE_X7Y20          LUT2 (Prop_lut2_I1_O)        0.124     7.293 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           1.673     8.966    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/async_rst0
    SLICE_X17Y39         FDPE                                         f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.575    13.672    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X17Y39         FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism              0.572    14.244    
                         clock uncertainty           -0.035    14.209    
    SLICE_X17Y39         FDPE (Recov_fdpe_C_PRE)     -0.359    13.850    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.642ns (28.888%)  route 1.580ns (71.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.375ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.821     6.375    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X6Y20          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDPE (Prop_fdpe_C_Q)         0.518     6.893 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=13, routed)          0.275     7.169    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync3_reg_reg[0]
    SLICE_X7Y20          LUT2 (Prop_lut2_I1_O)        0.124     7.293 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           1.305     8.598    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/async_rst0
    SLICE_X6Y39          FDPE                                         f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.653    13.750    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X6Y39          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism              0.572    14.322    
                         clock uncertainty           -0.035    14.287    
    SLICE_X6Y39          FDPE (Recov_fdpe_C_PRE)     -0.361    13.926    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk_0 rise@8.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.642ns (28.888%)  route 1.580ns (71.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 13.750 - 8.000 ) 
    Source Clock Delay      (SCD):    6.375ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.601     1.601 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.453    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.554 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.821     6.375    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X6Y20          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDPE (Prop_fdpe_C_Q)         0.518     6.893 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=13, routed)          0.275     7.169    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync3_reg_reg[0]
    SLICE_X7Y20          LUT2 (Prop_lut2_I1_O)        0.124     7.293 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           1.305     8.598    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/async_rst0
    SLICE_X6Y39          FDPE                                         f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      8.000     8.000 r  
    W10                                               0.000     8.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         1.530     9.530 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.476    12.006    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.097 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         1.653    13.750    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X6Y39          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism              0.572    14.322    
                         clock uncertainty           -0.035    14.287    
    SLICE_X6Y39          FDPE (Recov_fdpe_C_PRE)     -0.361    13.926    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.209ns (25.169%)  route 0.621ns (74.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.614     2.302    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X6Y20          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDPE (Prop_fdpe_C_Q)         0.164     2.466 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=13, routed)          0.096     2.562    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync3_reg_reg[0]
    SLICE_X7Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.607 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.525     3.132    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/async_rst0
    SLICE_X6Y39          FDPE                                         f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.890     2.941    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X6Y39          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.596     2.345    
    SLICE_X6Y39          FDPE (Remov_fdpe_C_PRE)     -0.071     2.274    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.209ns (25.169%)  route 0.621ns (74.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.614     2.302    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X6Y20          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDPE (Prop_fdpe_C_Q)         0.164     2.466 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=13, routed)          0.096     2.562    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync3_reg_reg[0]
    SLICE_X7Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.607 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.525     3.132    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/async_rst0
    SLICE_X6Y39          FDPE                                         f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.890     2.941    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X6Y39          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.596     2.345    
    SLICE_X6Y39          FDPE (Remov_fdpe_C_PRE)     -0.071     2.274    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock phy_rx_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk_0 rise@0.000ns - phy_rx_clk_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.209ns (19.960%)  route 0.838ns (80.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.662    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.688 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.614     2.302    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X6Y20          FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDPE (Prop_fdpe_C_Q)         0.164     2.466 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=13, routed)          0.096     2.562    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync3_reg_reg[0]
    SLICE_X7Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.607 f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/sync_reset_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.742     3.349    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/async_rst0
    SLICE_X17Y39         FDPE                                         f  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk_0 rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  phy_rx_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk_0
    W10                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  phy_rx_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.022    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/phy_rx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.051 r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufg/O
                         net (fo=208, routed)         0.861     2.912    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_clk
    SLICE_X17Y39         FDPE                                         r  cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.596     2.316    
    SLICE_X17Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     2.221    cantavi_streamer_project_i/user_cross_layer_swi_0/inst/eth_mac_inst/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  1.128    





