Analysis & Synthesis report for internal_toplevel
Sat Apr 02 23:20:48 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS0
 12. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS1
 13. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS2
 14. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS3
 15. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS4
 16. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_ts5
 17. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_ts6
 18. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_ts7
 19. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS8
 20. Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS9
 21. Parameter Settings for User Entity Instance: alu_addrpath:u_addrpath|alu_tristate:U_TS0
 22. Parameter Settings for User Entity Instance: alu_addrpath:u_addrpath|alu_tristate:U_TS1
 23. Parameter Settings for User Entity Instance: alu_addrpath:u_addrpath|alu_tristate:U_TS2
 24. Parameter Settings for User Entity Instance: alu_addrpath:u_addrpath|alu_tristate:U_TS3
 25. Port Connectivity Checks: "alu_8bitreg:u_aluout_reg"
 26. Port Connectivity Checks: "alu_dindex_add:u_displaceindex_add"
 27. Port Connectivity Checks: "alu_status_registers:u_statusreg"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 02 23:20:48 2016   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; internal_toplevel                       ;
; Top-level Entity Name              ; internal_toplevel                       ;
; Family                             ; Cyclone III                             ;
; Total logic elements               ; 420                                     ;
;     Total combinational functions  ; 380                                     ;
;     Dedicated logic registers      ; 105                                     ;
; Total registers                    ; 105                                     ;
; Total pins                         ; 72                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; internal_toplevel  ; internal_toplevel  ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                    ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                       ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+
; alu_small8.vhd                   ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_small8.vhd           ;
; alu_lib.vhd                      ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_lib.vhd              ;
; alu_status_registers.vhd         ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_status_registers.vhd ;
; alu_pcounter.vhd                 ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_pcounter.vhd         ;
; alu_stackp.vhd                   ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_stackp.vhd           ;
; alu_index.vhd                    ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_index.vhd            ;
; alu_ar.vhd                       ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_ar.vhd               ;
; alu_8bitreg.vhd                  ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_8bitreg.vhd          ;
; alu_datapath.vhd                 ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_datapath.vhd         ;
; alu_tristate.vhd                 ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_tristate.vhd         ;
; internal_toplevel.vhd            ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/internal_toplevel.vhd    ;
; alu_addrpath.vhd                 ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_addrpath.vhd         ;
; alu_dindex_add.vhd               ; yes             ; User VHDL File  ; C:/altera/91/quartus/Lab7/alu_dindex_add.vhd       ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 420       ;
;                                             ;           ;
; Total combinational functions               ; 380       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 186       ;
;     -- 3 input functions                    ; 109       ;
;     -- <=2 input functions                  ; 85        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 283       ;
;     -- arithmetic mode                      ; 97        ;
;                                             ;           ;
; Total registers                             ; 105       ;
;     -- Dedicated logic registers            ; 105       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 72        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 105       ;
; Total fan-out                               ; 1786      ;
; Average fan-out                             ; 2.84      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; |internal_toplevel                      ; 380 (0)           ; 105 (0)      ; 0           ; 0            ; 0       ; 0         ; 72   ; 0            ; |internal_toplevel                                            ; work         ;
;    |alu_8bitreg:u_accreg|               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_8bitreg:u_accreg                       ; work         ;
;    |alu_8bitreg:u_aluout_reg|           ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_8bitreg:u_aluout_reg                   ; work         ;
;    |alu_8bitreg:u_datareg|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_8bitreg:u_datareg                      ; work         ;
;    |alu_8bitreg:u_displacereg|          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_8bitreg:u_displacereg                  ; work         ;
;    |alu_8bitreg:u_insreg|               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_8bitreg:u_insreg                       ; work         ;
;    |alu_addrpath:u_addrpath|            ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_addrpath:u_addrpath                    ; work         ;
;       |alu_tristate:U_TS0|              ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_addrpath:u_addrpath|alu_tristate:U_TS0 ; work         ;
;       |alu_tristate:U_TS1|              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_addrpath:u_addrpath|alu_tristate:U_TS1 ; work         ;
;    |alu_ar:u_addreg|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_ar:u_addreg                            ; work         ;
;    |alu_datapath:u_datapath|            ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_datapath:u_datapath                    ; work         ;
;       |alu_tristate:U_TS0|              ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_datapath:u_datapath|alu_tristate:U_TS0 ; work         ;
;       |alu_tristate:U_TS3|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_datapath:u_datapath|alu_tristate:U_TS3 ; work         ;
;       |alu_tristate:U_TS4|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_datapath:u_datapath|alu_tristate:U_TS4 ; work         ;
;       |alu_tristate:U_ts6|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_datapath:u_datapath|alu_tristate:U_ts6 ; work         ;
;    |alu_dindex_add:u_displaceindex_add| ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_dindex_add:u_displaceindex_add         ; work         ;
;    |alu_index:u_indexreg|               ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_index:u_indexreg                       ; work         ;
;    |alu_pcounter:u_pcounter|            ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_pcounter:u_pcounter                    ; work         ;
;    |alu_small8:u_alu|                   ; 140 (140)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_small8:u_alu                           ;              ;
;    |alu_stackp:u_stackpointer|          ; 34 (34)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_stackp:u_stackpointer                  ; work         ;
;    |alu_status_registers:u_statusreg|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |internal_toplevel|alu_status_registers:u_statusreg           ; work         ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------+----------------------------------------------------+
; Register name                          ; Reason for Removal                                 ;
+----------------------------------------+----------------------------------------------------+
; alu_index:u_indexreg|out_temp[0]       ; Merged with alu_index:u_indexreg|x_l[0]            ;
; alu_index:u_indexreg|X_h[7]            ; Merged with alu_index:u_indexreg|out_temp[15]      ;
; alu_index:u_indexreg|X_h[6]            ; Merged with alu_index:u_indexreg|out_temp[14]      ;
; alu_index:u_indexreg|X_h[5]            ; Merged with alu_index:u_indexreg|out_temp[13]      ;
; alu_index:u_indexreg|X_h[4]            ; Merged with alu_index:u_indexreg|out_temp[12]      ;
; alu_index:u_indexreg|X_h[3]            ; Merged with alu_index:u_indexreg|out_temp[11]      ;
; alu_index:u_indexreg|X_h[2]            ; Merged with alu_index:u_indexreg|out_temp[10]      ;
; alu_index:u_indexreg|X_h[1]            ; Merged with alu_index:u_indexreg|out_temp[9]       ;
; alu_index:u_indexreg|X_h[0]            ; Merged with alu_index:u_indexreg|out_temp[8]       ;
; alu_index:u_indexreg|x_l[7]            ; Merged with alu_index:u_indexreg|out_temp[7]       ;
; alu_index:u_indexreg|x_l[6]            ; Merged with alu_index:u_indexreg|out_temp[6]       ;
; alu_index:u_indexreg|x_l[5]            ; Merged with alu_index:u_indexreg|out_temp[5]       ;
; alu_index:u_indexreg|x_l[4]            ; Merged with alu_index:u_indexreg|out_temp[4]       ;
; alu_index:u_indexreg|x_l[3]            ; Merged with alu_index:u_indexreg|out_temp[3]       ;
; alu_index:u_indexreg|x_l[2]            ; Merged with alu_index:u_indexreg|out_temp[2]       ;
; alu_index:u_indexreg|x_l[1]            ; Merged with alu_index:u_indexreg|out_temp[1]       ;
; alu_stackp:u_stackpointer|out_temp[0]  ; Merged with alu_stackp:u_stackpointer|spl_out[0]   ;
; alu_stackp:u_stackpointer|sph_out[7]   ; Merged with alu_stackp:u_stackpointer|out_temp[15] ;
; alu_stackp:u_stackpointer|sph_out[6]   ; Merged with alu_stackp:u_stackpointer|out_temp[14] ;
; alu_stackp:u_stackpointer|sph_out[5]   ; Merged with alu_stackp:u_stackpointer|out_temp[13] ;
; alu_stackp:u_stackpointer|sph_out[4]   ; Merged with alu_stackp:u_stackpointer|out_temp[12] ;
; alu_stackp:u_stackpointer|sph_out[3]   ; Merged with alu_stackp:u_stackpointer|out_temp[11] ;
; alu_stackp:u_stackpointer|sph_out[2]   ; Merged with alu_stackp:u_stackpointer|out_temp[10] ;
; alu_stackp:u_stackpointer|sph_out[1]   ; Merged with alu_stackp:u_stackpointer|out_temp[9]  ;
; alu_stackp:u_stackpointer|sph_out[0]   ; Merged with alu_stackp:u_stackpointer|out_temp[8]  ;
; alu_stackp:u_stackpointer|spl_out[7]   ; Merged with alu_stackp:u_stackpointer|out_temp[7]  ;
; alu_stackp:u_stackpointer|spl_out[6]   ; Merged with alu_stackp:u_stackpointer|out_temp[6]  ;
; alu_stackp:u_stackpointer|spl_out[5]   ; Merged with alu_stackp:u_stackpointer|out_temp[5]  ;
; alu_stackp:u_stackpointer|spl_out[4]   ; Merged with alu_stackp:u_stackpointer|out_temp[4]  ;
; alu_stackp:u_stackpointer|spl_out[3]   ; Merged with alu_stackp:u_stackpointer|out_temp[3]  ;
; alu_stackp:u_stackpointer|spl_out[2]   ; Merged with alu_stackp:u_stackpointer|out_temp[2]  ;
; alu_stackp:u_stackpointer|spl_out[1]   ; Merged with alu_stackp:u_stackpointer|out_temp[1]  ;
; alu_pcounter:u_pcounter|pch_out[7]     ; Merged with alu_pcounter:u_pcounter|out_temp[15]   ;
; alu_pcounter:u_pcounter|pch_out[6]     ; Merged with alu_pcounter:u_pcounter|out_temp[14]   ;
; alu_pcounter:u_pcounter|pch_out[5]     ; Merged with alu_pcounter:u_pcounter|out_temp[13]   ;
; alu_pcounter:u_pcounter|pch_out[4]     ; Merged with alu_pcounter:u_pcounter|out_temp[12]   ;
; alu_pcounter:u_pcounter|pch_out[3]     ; Merged with alu_pcounter:u_pcounter|out_temp[11]   ;
; alu_pcounter:u_pcounter|pch_out[2]     ; Merged with alu_pcounter:u_pcounter|out_temp[10]   ;
; alu_pcounter:u_pcounter|pch_out[1]     ; Merged with alu_pcounter:u_pcounter|out_temp[9]    ;
; alu_pcounter:u_pcounter|pch_out[0]     ; Merged with alu_pcounter:u_pcounter|out_temp[8]    ;
; alu_pcounter:u_pcounter|pcl_out[7]     ; Merged with alu_pcounter:u_pcounter|out_temp[7]    ;
; alu_pcounter:u_pcounter|pcl_out[6]     ; Merged with alu_pcounter:u_pcounter|out_temp[6]    ;
; alu_pcounter:u_pcounter|pcl_out[5]     ; Merged with alu_pcounter:u_pcounter|out_temp[5]    ;
; alu_pcounter:u_pcounter|pcl_out[4]     ; Merged with alu_pcounter:u_pcounter|out_temp[4]    ;
; alu_pcounter:u_pcounter|pcl_out[3]     ; Merged with alu_pcounter:u_pcounter|out_temp[3]    ;
; alu_pcounter:u_pcounter|pcl_out[2]     ; Merged with alu_pcounter:u_pcounter|out_temp[2]    ;
; alu_pcounter:u_pcounter|pcl_out[1]     ; Merged with alu_pcounter:u_pcounter|out_temp[1]    ;
; alu_pcounter:u_pcounter|pcl_out[0]     ; Merged with alu_pcounter:u_pcounter|out_temp[0]    ;
; Total Number of Removed Registers = 48 ;                                                    ;
+----------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 105   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 105   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 72    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |internal_toplevel|alu_index:u_indexreg|out_temp[13]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |internal_toplevel|alu_index:u_indexreg|out_temp[5]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |internal_toplevel|alu_pcounter:u_pcounter|out_temp[14]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |internal_toplevel|alu_pcounter:u_pcounter|out_temp[6]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |internal_toplevel|alu_stackp:u_stackpointer|out_temp[14] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |internal_toplevel|alu_stackp:u_stackpointer|out_temp[5]  ;
; 76:1               ; 6 bits    ; 300 LEs       ; 42 LEs               ; 258 LEs                ; Yes        ; |internal_toplevel|alu_8bitreg:u_aluout_reg|output[1]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS4 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_ts5 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_ts6 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_ts7 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS8 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_datapath:u_datapath|alu_tristate:U_TS9 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_addrpath:u_addrpath|alu_tristate:U_TS0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_addrpath:u_addrpath|alu_tristate:U_TS1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_addrpath:u_addrpath|alu_tristate:U_TS2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_addrpath:u_addrpath|alu_tristate:U_TS3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Port Connectivity Checks: "alu_8bitreg:u_aluout_reg" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; en   ; Input ; Info     ; Stuck at VCC               ;
+------+-------+----------+----------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "alu_dindex_add:u_displaceindex_add" ;
+------------+-------+----------+--------------------------------+
; Port       ; Type  ; Severity ; Details                        ;
+------------+-------+----------+--------------------------------+
; in2[15..8] ; Input ; Info     ; Stuck at GND                   ;
+------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_status_registers:u_statusreg"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; v_flag_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_flag_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_flag_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Apr 02 23:20:45 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off internal_toplevel -c internal_toplevel
Info: Found 2 design units, including 1 entities, in source file fa.vhd
    Info: Found design unit 1: fa-BHV
    Info: Found entity 1: fa
Info: Found 2 design units, including 1 entities, in source file alu_small8.vhd
    Info: Found design unit 1: alu_small8-try
    Info: Found entity 1: alu_small8
Info: Found 1 design units, including 0 entities, in source file alu_lib.vhd
    Info: Found design unit 1: alu_lib
Info: Found 2 design units, including 1 entities, in source file alu_adder.vhd
    Info: Found design unit 1: alu_adder-RIPPLE_CARRY
    Info: Found entity 1: alu_adder
Info: Found 2 design units, including 1 entities, in source file alu_status_registers.vhd
    Info: Found design unit 1: alu_status_registers-build
    Info: Found entity 1: alu_status_registers
Info: Found 3 design units, including 1 entities, in source file alu_pcounter.vhd
    Info: Found design unit 1: alu_pcounter-counter
    Info: Found design unit 2: alu_pcounter-fix_one
    Info: Found entity 1: alu_pcounter
Info: Found 3 design units, including 1 entities, in source file alu_stackp.vhd
    Info: Found design unit 1: alu_stackp-counter
    Info: Found design unit 2: alu_stackp-fix_one
    Info: Found entity 1: alu_stackp
Info: Found 2 design units, including 1 entities, in source file alu_index.vhd
    Info: Found design unit 1: alu_index-reg
    Info: Found entity 1: alu_index
Info: Found 2 design units, including 1 entities, in source file alu_ar.vhd
    Info: Found design unit 1: alu_ar-reg
    Info: Found entity 1: alu_ar
Info: Found 2 design units, including 1 entities, in source file alu_8bitreg.vhd
    Info: Found design unit 1: alu_8bitreg-reg
    Info: Found entity 1: alu_8bitreg
Info: Found 2 design units, including 1 entities, in source file alu_datapath.vhd
    Info: Found design unit 1: alu_datapath-data
    Info: Found entity 1: alu_datapath
Info: Found 2 design units, including 1 entities, in source file alu_tristate.vhd
    Info: Found design unit 1: alu_tristate-BHV
    Info: Found entity 1: alu_tristate
Info: Found 2 design units, including 1 entities, in source file internal_toplevel.vhd
    Info: Found design unit 1: internal_toplevel-not_going_towork
    Info: Found entity 1: internal_toplevel
Info: Found 2 design units, including 1 entities, in source file alu_addrpath.vhd
    Info: Found design unit 1: alu_addrpath-addrpath
    Info: Found entity 1: alu_addrpath
Info: Found 2 design units, including 1 entities, in source file internal_toplevel_tb.vhd
    Info: Found design unit 1: internal_toplevel_tb-TB
    Info: Found entity 1: internal_toplevel_tb
Info: Found 2 design units, including 1 entities, in source file datapath_tb.vhd
    Info: Found design unit 1: datapath_tb-TB
    Info: Found entity 1: datapath_tb
Info: Found 2 design units, including 1 entities, in source file alu_tbalu.vhd
    Info: Found design unit 1: alu_tbalu-TB
    Info: Found entity 1: alu_tbalu
Info: Found 2 design units, including 1 entities, in source file alu_dindex_add.vhd
    Info: Found design unit 1: alu_dindex_add-add
    Info: Found entity 1: alu_dindex_add
Info: Elaborating entity "internal_toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at internal_toplevel.vhd(27): object "v_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at internal_toplevel.vhd(27): object "s_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at internal_toplevel.vhd(27): object "z_out" assigned a value but never read
Info: Elaborating entity "alu_small8" for hierarchy "alu_small8:u_alu"
Info: Elaborating entity "alu_status_registers" for hierarchy "alu_status_registers:u_statusreg"
Info: Elaborating entity "alu_pcounter" for hierarchy "alu_pcounter:u_pcounter"
Info: Elaborating entity "alu_stackp" for hierarchy "alu_stackp:u_stackpointer"
Info: Elaborating entity "alu_8bitreg" for hierarchy "alu_8bitreg:u_accreg"
Info: Elaborating entity "alu_index" for hierarchy "alu_index:u_indexreg"
Info: Elaborating entity "alu_dindex_add" for hierarchy "alu_dindex_add:u_displaceindex_add"
Info: Elaborating entity "alu_ar" for hierarchy "alu_ar:u_addreg"
Info: Elaborating entity "alu_datapath" for hierarchy "alu_datapath:u_datapath"
Info: Elaborating entity "alu_tristate" for hierarchy "alu_datapath:u_datapath|alu_tristate:U_TS0"
Info: Elaborating entity "alu_addrpath" for hierarchy "alu_addrpath:u_addrpath"
Info: Elaborating entity "alu_tristate" for hierarchy "alu_addrpath:u_addrpath|alu_tristate:U_TS0"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "alu_datapath:u_datapath|alu_tristate:U_TS0|output[0]" to the node "alu_8bitreg:u_accreg|output[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu_datapath:u_datapath|alu_tristate:U_TS0|output[1]" to the node "alu_small8:u_alu|temp" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu_datapath:u_datapath|alu_tristate:U_TS0|output[2]" to the node "alu_small8:u_alu|temp" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu_datapath:u_datapath|alu_tristate:U_TS0|output[3]" to the node "alu_small8:u_alu|temp" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu_datapath:u_datapath|alu_tristate:U_TS0|output[4]" to the node "alu_small8:u_alu|temp" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu_datapath:u_datapath|alu_tristate:U_TS0|output[5]" to the node "alu_small8:u_alu|temp" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu_datapath:u_datapath|alu_tristate:U_TS0|output[6]" to the node "alu_small8:u_alu|temp" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu_datapath:u_datapath|alu_tristate:U_TS0|output[7]" to the node "alu_small8:u_alu|temp" into an OR gate
Info: Timing-Driven Synthesis is running
Warning: Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "control[0]"
    Warning (15610): No output dependent on input pin "control[1]"
    Warning (15610): No output dependent on input pin "control[2]"
    Warning (15610): No output dependent on input pin "control[3]"
    Warning (15610): No output dependent on input pin "control[4]"
    Warning (15610): No output dependent on input pin "control[5]"
    Warning (15610): No output dependent on input pin "control[6]"
Info: Implemented 500 device resources after synthesis - the final resource count might be different
    Info: Implemented 48 input pins
    Info: Implemented 24 output pins
    Info: Implemented 428 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Sat Apr 02 23:20:48 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


