#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e11430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e25d00 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x1e118c0 .functor NOT 1, L_0x1e961e0, C4<0>, C4<0>, C4<0>;
L_0x1e96060 .functor XOR 12, L_0x1e95e90, L_0x1e95f30, C4<000000000000>, C4<000000000000>;
L_0x1e96170 .functor XOR 12, L_0x1e96060, L_0x1e960d0, C4<000000000000>, C4<000000000000>;
v0x1e81330_0 .net *"_ivl_10", 11 0, L_0x1e960d0;  1 drivers
v0x1e81430_0 .net *"_ivl_12", 11 0, L_0x1e96170;  1 drivers
v0x1e81510_0 .net *"_ivl_2", 11 0, L_0x1e95df0;  1 drivers
v0x1e815d0_0 .net *"_ivl_4", 11 0, L_0x1e95e90;  1 drivers
v0x1e816b0_0 .net *"_ivl_6", 11 0, L_0x1e95f30;  1 drivers
v0x1e817e0_0 .net *"_ivl_8", 11 0, L_0x1e96060;  1 drivers
v0x1e818c0_0 .var "clk", 0 0;
v0x1e81960_0 .net "in", 0 0, v0x1e7f120_0;  1 drivers
v0x1e81a00_0 .net "next_state_dut", 9 0, v0x1e80c60_0;  1 drivers
v0x1e81aa0_0 .net "next_state_ref", 9 0, L_0x1e84a50;  1 drivers
v0x1e81bb0_0 .net "out1_dut", 0 0, L_0x1e95790;  1 drivers
v0x1e81c50_0 .net "out1_ref", 0 0, L_0x1e14710;  1 drivers
v0x1e81cf0_0 .net "out2_dut", 0 0, L_0x1e95c60;  1 drivers
v0x1e81d90_0 .net "out2_ref", 0 0, L_0x1e155b0;  1 drivers
v0x1e81e60_0 .net "state", 9 0, v0x1e7f450_0;  1 drivers
v0x1e81f00_0 .var/2u "stats1", 287 0;
v0x1e81fa0_0 .var/2u "strobe", 0 0;
v0x1e82150_0 .net "tb_match", 0 0, L_0x1e961e0;  1 drivers
v0x1e82220_0 .net "tb_mismatch", 0 0, L_0x1e118c0;  1 drivers
v0x1e822c0_0 .net "wavedrom_enable", 0 0, v0x1e7f690_0;  1 drivers
v0x1e82390_0 .net "wavedrom_title", 511 0, v0x1e7f750_0;  1 drivers
L_0x1e95df0 .concat [ 1 1 10 0], L_0x1e155b0, L_0x1e14710, L_0x1e84a50;
L_0x1e95e90 .concat [ 1 1 10 0], L_0x1e155b0, L_0x1e14710, L_0x1e84a50;
L_0x1e95f30 .concat [ 1 1 10 0], L_0x1e95c60, L_0x1e95790, v0x1e80c60_0;
L_0x1e960d0 .concat [ 1 1 10 0], L_0x1e155b0, L_0x1e14710, L_0x1e84a50;
L_0x1e961e0 .cmp/eeq 12, L_0x1e95df0, L_0x1e96170;
S_0x1e25e90 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x1e25d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1e14710 .functor OR 1, L_0x1e824e0, L_0x1e82580, C4<0>, C4<0>;
L_0x1e155b0 .functor OR 1, L_0x1e82710, L_0x1e827b0, C4<0>, C4<0>;
L_0x1e15d00 .functor OR 1, L_0x1e82c90, L_0x1e82d30, C4<0>, C4<0>;
L_0x1e12710 .functor OR 1, L_0x1e15d00, L_0x1e82ec0, C4<0>, C4<0>;
L_0x1e33a10 .functor OR 1, L_0x1e12710, L_0x1e83030, C4<0>, C4<0>;
L_0x1e55ab0 .functor AND 1, L_0x1e82970, L_0x1e33a10, C4<1>, C4<1>;
L_0x1e83410 .functor OR 1, L_0x1e83260, L_0x1e83300, C4<0>, C4<0>;
L_0x1e835c0 .functor OR 1, L_0x1e83410, L_0x1e83520, C4<0>, C4<0>;
L_0x1e83720 .functor AND 1, v0x1e7f120_0, L_0x1e835c0, C4<1>, C4<1>;
L_0x1e833a0 .functor AND 1, v0x1e7f120_0, L_0x1e837e0, C4<1>, C4<1>;
L_0x1e83c60 .functor AND 1, v0x1e7f120_0, L_0x1e839b0, C4<1>, C4<1>;
L_0x1e83e00 .functor AND 1, v0x1e7f120_0, L_0x1e83cd0, C4<1>, C4<1>;
L_0x1e83fd0 .functor AND 1, v0x1e7f120_0, L_0x1e83f30, C4<1>, C4<1>;
L_0x1e84200 .functor AND 1, v0x1e7f120_0, L_0x1e840c0, C4<1>, C4<1>;
L_0x1e83ec0 .functor OR 1, L_0x1e84370, L_0x1e84410, C4<0>, C4<0>;
L_0x1e84660 .functor AND 1, v0x1e7f120_0, L_0x1e83ec0, C4<1>, C4<1>;
L_0x1e84910 .functor AND 1, L_0x1e84160, L_0x1e847b0, C4<1>, C4<1>;
L_0x1e84fd0 .functor AND 1, L_0x1e84dc0, L_0x1e84f30, C4<1>, C4<1>;
v0x1e148c0_0 .net *"_ivl_1", 0 0, L_0x1e824e0;  1 drivers
v0x1e156c0_0 .net *"_ivl_100", 0 0, L_0x1e84dc0;  1 drivers
v0x1e15760_0 .net *"_ivl_102", 0 0, L_0x1e84f30;  1 drivers
v0x1e15f70_0 .net *"_ivl_104", 0 0, L_0x1e84fd0;  1 drivers
v0x1e16010_0 .net *"_ivl_15", 0 0, L_0x1e82970;  1 drivers
v0x1e12860_0 .net *"_ivl_17", 4 0, L_0x1e82aa0;  1 drivers
v0x1e12900_0 .net *"_ivl_19", 0 0, L_0x1e82c90;  1 drivers
v0x1e7bc20_0 .net *"_ivl_21", 0 0, L_0x1e82d30;  1 drivers
v0x1e7bd00_0 .net *"_ivl_22", 0 0, L_0x1e15d00;  1 drivers
v0x1e7bde0_0 .net *"_ivl_25", 0 0, L_0x1e82ec0;  1 drivers
v0x1e7bec0_0 .net *"_ivl_26", 0 0, L_0x1e12710;  1 drivers
v0x1e7bfa0_0 .net *"_ivl_29", 0 0, L_0x1e83030;  1 drivers
v0x1e7c080_0 .net *"_ivl_3", 0 0, L_0x1e82580;  1 drivers
v0x1e7c160_0 .net *"_ivl_30", 0 0, L_0x1e33a10;  1 drivers
v0x1e7c240_0 .net *"_ivl_33", 0 0, L_0x1e55ab0;  1 drivers
v0x1e7c300_0 .net *"_ivl_37", 0 0, L_0x1e83260;  1 drivers
v0x1e7c3e0_0 .net *"_ivl_39", 0 0, L_0x1e83300;  1 drivers
v0x1e7c4c0_0 .net *"_ivl_40", 0 0, L_0x1e83410;  1 drivers
v0x1e7c5a0_0 .net *"_ivl_43", 0 0, L_0x1e83520;  1 drivers
v0x1e7c680_0 .net *"_ivl_44", 0 0, L_0x1e835c0;  1 drivers
v0x1e7c760_0 .net *"_ivl_47", 0 0, L_0x1e83720;  1 drivers
v0x1e7c820_0 .net *"_ivl_51", 0 0, L_0x1e837e0;  1 drivers
v0x1e7c900_0 .net *"_ivl_53", 0 0, L_0x1e833a0;  1 drivers
v0x1e7c9c0_0 .net *"_ivl_57", 0 0, L_0x1e839b0;  1 drivers
v0x1e7caa0_0 .net *"_ivl_59", 0 0, L_0x1e83c60;  1 drivers
v0x1e7cb60_0 .net *"_ivl_63", 0 0, L_0x1e83cd0;  1 drivers
v0x1e7cc40_0 .net *"_ivl_65", 0 0, L_0x1e83e00;  1 drivers
v0x1e7cd00_0 .net *"_ivl_69", 0 0, L_0x1e83f30;  1 drivers
v0x1e7cde0_0 .net *"_ivl_7", 0 0, L_0x1e82710;  1 drivers
v0x1e7cec0_0 .net *"_ivl_71", 0 0, L_0x1e83fd0;  1 drivers
v0x1e7cf80_0 .net *"_ivl_75", 0 0, L_0x1e840c0;  1 drivers
v0x1e7d060_0 .net *"_ivl_77", 0 0, L_0x1e84200;  1 drivers
v0x1e7d120_0 .net *"_ivl_81", 0 0, L_0x1e84370;  1 drivers
v0x1e7d410_0 .net *"_ivl_83", 0 0, L_0x1e84410;  1 drivers
v0x1e7d4f0_0 .net *"_ivl_84", 0 0, L_0x1e83ec0;  1 drivers
v0x1e7d5d0_0 .net *"_ivl_87", 0 0, L_0x1e84660;  1 drivers
v0x1e7d690_0 .net *"_ivl_9", 0 0, L_0x1e827b0;  1 drivers
v0x1e7d770_0 .net *"_ivl_91", 0 0, L_0x1e84160;  1 drivers
v0x1e7d830_0 .net *"_ivl_93", 0 0, L_0x1e847b0;  1 drivers
v0x1e7d910_0 .net *"_ivl_95", 0 0, L_0x1e84910;  1 drivers
v0x1e7d9d0_0 .net "in", 0 0, v0x1e7f120_0;  alias, 1 drivers
v0x1e7da90_0 .net "next_state", 9 0, L_0x1e84a50;  alias, 1 drivers
v0x1e7db70_0 .net "out1", 0 0, L_0x1e14710;  alias, 1 drivers
v0x1e7dc30_0 .net "out2", 0 0, L_0x1e155b0;  alias, 1 drivers
v0x1e7dcf0_0 .net "state", 9 0, v0x1e7f450_0;  alias, 1 drivers
L_0x1e824e0 .part v0x1e7f450_0, 8, 1;
L_0x1e82580 .part v0x1e7f450_0, 9, 1;
L_0x1e82710 .part v0x1e7f450_0, 7, 1;
L_0x1e827b0 .part v0x1e7f450_0, 9, 1;
L_0x1e82970 .reduce/nor v0x1e7f120_0;
L_0x1e82aa0 .part v0x1e7f450_0, 0, 5;
L_0x1e82c90 .reduce/or L_0x1e82aa0;
L_0x1e82d30 .part v0x1e7f450_0, 7, 1;
L_0x1e82ec0 .part v0x1e7f450_0, 8, 1;
L_0x1e83030 .part v0x1e7f450_0, 9, 1;
L_0x1e83260 .part v0x1e7f450_0, 0, 1;
L_0x1e83300 .part v0x1e7f450_0, 8, 1;
L_0x1e83520 .part v0x1e7f450_0, 9, 1;
L_0x1e837e0 .part v0x1e7f450_0, 1, 1;
L_0x1e839b0 .part v0x1e7f450_0, 2, 1;
L_0x1e83cd0 .part v0x1e7f450_0, 3, 1;
L_0x1e83f30 .part v0x1e7f450_0, 4, 1;
L_0x1e840c0 .part v0x1e7f450_0, 5, 1;
L_0x1e84370 .part v0x1e7f450_0, 6, 1;
L_0x1e84410 .part v0x1e7f450_0, 7, 1;
L_0x1e84160 .reduce/nor v0x1e7f120_0;
L_0x1e847b0 .part v0x1e7f450_0, 5, 1;
LS_0x1e84a50_0_0 .concat8 [ 1 1 1 1], L_0x1e55ab0, L_0x1e83720, L_0x1e833a0, L_0x1e83c60;
LS_0x1e84a50_0_4 .concat8 [ 1 1 1 1], L_0x1e83e00, L_0x1e83fd0, L_0x1e84200, L_0x1e84660;
LS_0x1e84a50_0_8 .concat8 [ 1 1 0 0], L_0x1e84910, L_0x1e84fd0;
L_0x1e84a50 .concat8 [ 4 4 2 0], LS_0x1e84a50_0_0, LS_0x1e84a50_0_4, LS_0x1e84a50_0_8;
L_0x1e84dc0 .reduce/nor v0x1e7f120_0;
L_0x1e84f30 .part v0x1e7f450_0, 6, 1;
S_0x1e7de70 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x1e25d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1e7eea0_0 .net "clk", 0 0, v0x1e818c0_0;  1 drivers
v0x1e7ef80_0 .var/2s "errored1", 31 0;
v0x1e7f060_0 .var/2s "errored2", 31 0;
v0x1e7f120_0 .var "in", 0 0;
v0x1e7f1c0_0 .net "next_state_dut", 9 0, v0x1e80c60_0;  alias, 1 drivers
v0x1e7f2d0_0 .net "next_state_ref", 9 0, L_0x1e84a50;  alias, 1 drivers
v0x1e7f390_0 .var/2s "onehot_error", 31 0;
v0x1e7f450_0 .var "state", 9 0;
v0x1e7f510_0 .var "state_error", 9 0;
v0x1e7f5d0_0 .net "tb_match", 0 0, L_0x1e961e0;  alias, 1 drivers
v0x1e7f690_0 .var "wavedrom_enable", 0 0;
v0x1e7f750_0 .var "wavedrom_title", 511 0;
E_0x1e21a00 .event negedge, v0x1e7eea0_0;
E_0x1e21c50 .event posedge, v0x1e7eea0_0;
S_0x1e7e0b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x1e7de70;
 .timescale -12 -12;
v0x1e7e2f0_0 .var/2s "i", 31 0;
E_0x1e212d0/0 .event negedge, v0x1e7eea0_0;
E_0x1e212d0/1 .event posedge, v0x1e7eea0_0;
E_0x1e212d0 .event/or E_0x1e212d0/0, E_0x1e212d0/1;
S_0x1e7e3f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x1e7de70;
 .timescale -12 -12;
v0x1e7e5f0_0 .var/2s "i", 31 0;
S_0x1e7e6d0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x1e7de70;
 .timescale -12 -12;
v0x1e7e8b0_0 .var/2s "i", 31 0;
S_0x1e7e990 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x1e7de70;
 .timescale -12 -12;
v0x1e7eb70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e7ec70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x1e7de70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e7f930 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x1e25d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1e95430 .functor OR 1, L_0x1e95250, L_0x1e95340, C4<0>, C4<0>;
L_0x1e95630 .functor OR 1, L_0x1e95430, L_0x1e95540, C4<0>, C4<0>;
L_0x1e95b50 .functor OR 1, L_0x1e95970, L_0x1e95a60, C4<0>, C4<0>;
v0x1e7fbc0_0 .net *"_ivl_11", 0 0, L_0x1e95430;  1 drivers
L_0x7fd79d98e0a8 .functor BUFT 1, C4<0010000000>, C4<0>, C4<0>, C4<0>;
v0x1e7fca0_0 .net/2u *"_ivl_12", 9 0, L_0x7fd79d98e0a8;  1 drivers
v0x1e7fd80_0 .net *"_ivl_14", 0 0, L_0x1e95540;  1 drivers
v0x1e7fe50_0 .net *"_ivl_17", 0 0, L_0x1e95630;  1 drivers
L_0x7fd79d98e0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e7ff10_0 .net/2u *"_ivl_18", 0 0, L_0x7fd79d98e0f0;  1 drivers
L_0x7fd79d98e018 .functor BUFT 1, C4<0000001010>, C4<0>, C4<0>, C4<0>;
v0x1e80040_0 .net/2u *"_ivl_2", 9 0, L_0x7fd79d98e018;  1 drivers
L_0x7fd79d98e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e80120_0 .net/2u *"_ivl_20", 0 0, L_0x7fd79d98e138;  1 drivers
L_0x7fd79d98e180 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x1e80200_0 .net/2u *"_ivl_24", 9 0, L_0x7fd79d98e180;  1 drivers
v0x1e802e0_0 .net *"_ivl_26", 0 0, L_0x1e95970;  1 drivers
L_0x7fd79d98e1c8 .functor BUFT 1, C4<0010000000>, C4<0>, C4<0>, C4<0>;
v0x1e80430_0 .net/2u *"_ivl_28", 9 0, L_0x7fd79d98e1c8;  1 drivers
v0x1e80510_0 .net *"_ivl_30", 0 0, L_0x1e95a60;  1 drivers
v0x1e805d0_0 .net *"_ivl_33", 0 0, L_0x1e95b50;  1 drivers
L_0x7fd79d98e210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e80690_0 .net/2u *"_ivl_34", 0 0, L_0x7fd79d98e210;  1 drivers
L_0x7fd79d98e258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e80770_0 .net/2u *"_ivl_36", 0 0, L_0x7fd79d98e258;  1 drivers
v0x1e80850_0 .net *"_ivl_4", 0 0, L_0x1e95250;  1 drivers
L_0x7fd79d98e060 .functor BUFT 1, C4<0001000000>, C4<0>, C4<0>, C4<0>;
v0x1e80910_0 .net/2u *"_ivl_6", 9 0, L_0x7fd79d98e060;  1 drivers
v0x1e809f0_0 .net *"_ivl_8", 0 0, L_0x1e95340;  1 drivers
v0x1e80bc0_0 .net "in", 0 0, v0x1e7f120_0;  alias, 1 drivers
v0x1e80c60_0 .var "next", 9 0;
v0x1e80d40_0 .net "next_state", 9 0, v0x1e80c60_0;  alias, 1 drivers
v0x1e80e00_0 .net "out1", 0 0, L_0x1e95790;  alias, 1 drivers
v0x1e80ea0_0 .net "out2", 0 0, L_0x1e95c60;  alias, 1 drivers
v0x1e80f60_0 .net "state", 9 0, v0x1e7f450_0;  alias, 1 drivers
E_0x1e07a20 .event anyedge, v0x1e7dcf0_0;
L_0x1e95250 .cmp/eq 10, v0x1e7f450_0, L_0x7fd79d98e018;
L_0x1e95340 .cmp/eq 10, v0x1e7f450_0, L_0x7fd79d98e060;
L_0x1e95540 .cmp/eq 10, v0x1e7f450_0, L_0x7fd79d98e0a8;
L_0x1e95790 .functor MUXZ 1, L_0x7fd79d98e138, L_0x7fd79d98e0f0, L_0x1e95630, C4<>;
L_0x1e95970 .cmp/eq 10, v0x1e7f450_0, L_0x7fd79d98e180;
L_0x1e95a60 .cmp/eq 10, v0x1e7f450_0, L_0x7fd79d98e1c8;
L_0x1e95c60 .functor MUXZ 1, L_0x7fd79d98e258, L_0x7fd79d98e210, L_0x1e95b50, C4<>;
S_0x1e81110 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x1e25d00;
 .timescale -12 -12;
E_0x1e5e2b0 .event anyedge, v0x1e81fa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e81fa0_0;
    %nor/r;
    %assign/vec4 v0x1e81fa0_0, 0;
    %wait E_0x1e5e2b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e7de70;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7ef80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7f060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7f390_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1e7f510_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x1e7de70;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e21c50;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x1e212d0;
    %load/vec4 v0x1e7f510_0;
    %load/vec4 v0x1e7f2d0_0;
    %load/vec4 v0x1e7f1c0_0;
    %xor;
    %or;
    %assign/vec4 v0x1e7f510_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x1e7de70;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1e7f450_0, 0;
    %wait E_0x1e21a00;
    %fork t_1, S_0x1e7e0b0;
    %jmp t_0;
    .scope S_0x1e7e0b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7e2f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e7e2f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e212d0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1e7e2f0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1e7f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e7f120_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7e2f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7e2f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e7de70;
t_0 %join;
    %fork t_3, S_0x1e7e3f0;
    %jmp t_2;
    .scope S_0x1e7e3f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7e5f0_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x1e7e5f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x1e212d0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1e7e5f0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1e7f450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e7f120_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7e5f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7e5f0_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x1e7de70;
t_2 %join;
    %wait E_0x1e21a00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e7ec70;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e212d0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1e7f450_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1e7f120_0, 0;
    %load/vec4 v0x1e7f5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7f390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7f390_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7ef80_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e212d0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x1e7f450_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1e7f120_0, 0;
    %load/vec4 v0x1e7f5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7ef80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7ef80_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1e7f390_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x1e7ef80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7f060_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e212d0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1e7f450_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1e7f120_0, 0;
    %load/vec4 v0x1e7f5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7f060_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7f060_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x1e7f390_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x1e7f060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x1e7f390_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x1e7ef80_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x1e7f060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x1e7e6d0;
    %jmp t_4;
    .scope S_0x1e7e6d0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7e8b0_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x1e7e8b0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x1e7f510_0;
    %load/vec4 v0x1e7e8b0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x1e7e8b0_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7e8b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7e8b0_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x1e7de70;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e7f930;
T_6 ;
    %wait E_0x1e07a20;
    %load/vec4 v0x1e80f60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.0 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.1 ;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.2 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.3 ;
    %pushi/vec4 128, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.4 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.5 ;
    %pushi/vec4 32, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.6 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.7 ;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.8 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.9 ;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.10 ;
    %pushi/vec4 128, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.11 ;
    %pushi/vec4 64, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.12 ;
    %pushi/vec4 256, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.13 ;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.14 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.15 ;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.16 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.17 ;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.18 ;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.19 ;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.20 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.21 ;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x1e80c60_0, 0, 10;
    %jmp T_6.23;
T_6.23 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1e25d00;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e81fa0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1e25d00;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e818c0_0;
    %inv;
    %store/vec4 v0x1e818c0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1e25d00;
T_9 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e7eea0_0, v0x1e82220_0, v0x1e81960_0, v0x1e81e60_0, v0x1e81aa0_0, v0x1e81a00_0, v0x1e81c50_0, v0x1e81bb0_0, v0x1e81d90_0, v0x1e81cf0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1e25d00;
T_10 ;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_10.3 ;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_10.5 ;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1e25d00;
T_11 ;
    %wait E_0x1e212d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e81f00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81f00_0, 4, 32;
    %load/vec4 v0x1e82150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81f00_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e81f00_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81f00_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1e81aa0_0;
    %load/vec4 v0x1e81aa0_0;
    %load/vec4 v0x1e81a00_0;
    %xor;
    %load/vec4 v0x1e81aa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81f00_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81f00_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x1e81c50_0;
    %load/vec4 v0x1e81c50_0;
    %load/vec4 v0x1e81bb0_0;
    %xor;
    %load/vec4 v0x1e81c50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81f00_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81f00_0, 4, 32;
T_11.8 ;
    %load/vec4 v0x1e81d90_0;
    %load/vec4 v0x1e81d90_0;
    %load/vec4 v0x1e81cf0_0;
    %xor;
    %load/vec4 v0x1e81d90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.12, 6;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81f00_0, 4, 32;
T_11.14 ;
    %load/vec4 v0x1e81f00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81f00_0, 4, 32;
T_11.12 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/fsm_onehot/iter4/response0/top_module.sv";
