# Practical lesson 2
## Notes
### Note 1. Do not use negedge when you check sequential logic (sdf constraints delay can be bigger than PERIOD/2)

### Note 2. Do not use `<=` and `=` assignments simultaneusly
```
              __   |__   |__    __    __    __    __
         
    clk     _|  |__|  |__|  |__|  |__|  |__|  |__|  |__|      

                   |_____|_____|_____|_____|_____|_____|

    a       _______|     |     |     |     |     |     |
```
```systemverilog
initial begin
    a = 0;
    @(posedge clk);
    a = 1;
    b <= a;
end
```

 Regions:

Active  | NBA
----|-----
a = 1   |  b <= a (a = 0(old) or 1(new), result is not determined)

### Note 3.
malibox `get()` method is blocking

queue `pop_front()` or `pop_back()` method is non blocking

### Task 02_ricsv report
#### I_IMM
```
 (35) i_imm bad!

 cur: 01111111111111111111100011010011

 exp: 11111111111111111111100011010011
```
>error: [31] is not dublicated

 ---------
#### S_IMM
```
 (35) s_imm bad!

 cur: 11111111111111111111000011001110

 exp: 11111111111111111111100011001110
```
>error: s_imm swap b_imm

 ---------
#### B_IMM
```
(35) b_imm bad!

 cur: 11111111111111111111100011001110

 exp: 11111111111111111111000011001110
```
>error: s_imm swap b_imm

 ---------
#### U_IMM
```
 (35) u_imm bad!

 cur: 01000110100111101000000000000000

 exp: 10001101001111010000000000000000
```
>error: shifted right >> 1

 ---------
#### J_IMM
```
 (35) j_imm bad!

 cur: 11111111111111111111010000110010

 exp: 11111111111111010000100011010010
```
>error: missed part of instruction [30:25]