

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Tue Aug 11 15:12:57 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_proj_v2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                         |        ?|        ?|  35 ~ 53 |          -|          -|      ?|    no    |
        | + Loop 1.1                      |       33|       51|  11 ~ 17 |          -|          -|      3|    no    |
        |  ++ Loop 1.1.1                  |        9|       15|   3 ~ 5  |          -|          -|      3|    no    |
        |   +++ Loop 1.1.1.1              |        1|        3|         1|          -|          -| 1 ~ 3 |    no    |
        |- Loop 2                         |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 2.1                      |        ?|        ?|         ?|          -|          -|      3|    no    |
        |  ++ Loop 2.1.1                  |        ?|        ?|         ?|          -|          -|      ?|    no    |
        |   +++ Loop 2.1.1.1              |        ?|        ?|         1|          -|          -|      ?|    no    |
        |- Loop 3                         |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 3.1                      |        ?|        ?|         ?|          -|          -|      ?|    no    |
        |  ++ Loop 3.1.1                  |        ?|        ?|         ?|          -|          -|      ?|    no    |
        |   +++ Loop 3.1.1.1              |        ?|        ?|       336|          -|          -|      ?|    no    |
        |    ++++ Loop 3.1.1.1.1          |      333|      333|       111|          -|          -|      3|    no    |
        |     +++++ Loop 3.1.1.1.1.1      |      105|      105|        35|          -|          -|      3|    no    |
        |      ++++++ Loop 3.1.1.1.1.1.1  |       33|       33|        11|          -|          -|      3|    no    |
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 3 
5 --> 5 4 
6 --> 7 10 
7 --> 8 6 
8 --> 9 7 
9 --> 9 8 
10 --> 11 
11 --> 12 10 
12 --> 13 11 
13 --> 14 12 
14 --> 31 15 
15 --> 27 16 
16 --> 17 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 16 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 14 
31 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_last = alloca i1"   --->   Operation 32 'alloca' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %stream_filter_V_data), !map !21"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_filter_V_last), !map !27"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %stream_input_V_data), !map !31"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_input_V_last), !map !35"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %stream_output_V_data), !map !39"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_output_V_last), !map !43"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_size), !map !47"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_number), !map !53"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %filter_number), !map !57"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%filter_number_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %filter_number)"   --->   Operation 43 'read' 'filter_number_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%input_number_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_number)"   --->   Operation 44 'read' 'input_number_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%input_size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_size)"   --->   Operation 45 'read' 'input_size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_0 = alloca [12288 x float], align 4" [src_code_v2/conv2d.cpp:22]   --->   Operation 46 'alloca' 'input_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%filter = alloca [81 x float], align 4" [src_code_v2/conv2d.cpp:23]   --->   Operation 47 'alloca' 'filter' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_filter_V_data, i1* %stream_filter_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:8]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_input_V_data, i1* %stream_input_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:9]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_output_V_data, i1* %stream_output_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:10]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_size, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:11]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_number, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:12]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %filter_number, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:13]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v2/conv2d.cpp:14]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "br label %.loopexit9" [src_code_v2/conv2d.cpp:27]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%count_0 = phi i31 [ 0, %0 ], [ %count, %.loopexit9.loopexit ]"   --->   Operation 56 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_last_load = load i1* %tmp_last"   --->   Operation 57 'load' 'tmp_last_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %count_0 to i32" [src_code_v2/conv2d.cpp:27]   --->   Operation 58 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln27 = icmp slt i32 %zext_ln27, %filter_number_read" [src_code_v2/conv2d.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.52ns)   --->   "%count = add i31 %count_0, 1" [src_code_v2/conv2d.cpp:27]   --->   Operation 60 'add' 'count' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %.preheader21.preheader, label %.preheader18.preheader" [src_code_v2/conv2d.cpp:27]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i31 %count_0 to i34" [src_code_v2/conv2d.cpp:32]   --->   Operation 62 'zext' 'zext_ln32' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i33 @_ssdm_op_BitConcatenate.i33.i31.i2(i31 %count_0, i2 0)" [src_code_v2/conv2d.cpp:32]   --->   Operation 63 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i33 %tmp_2 to i34" [src_code_v2/conv2d.cpp:32]   --->   Operation 64 'zext' 'zext_ln32_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.59ns)   --->   "%sub_ln32 = sub i34 %zext_ln32_1, %zext_ln32" [src_code_v2/conv2d.cpp:32]   --->   Operation 65 'sub' 'sub_ln32' <Predicate = (icmp_ln27)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i34 %sub_ln32 to i35" [src_code_v2/conv2d.cpp:32]   --->   Operation 66 'sext' 'sext_ln32' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader21" [src_code_v2/conv2d.cpp:28]   --->   Operation 67 'br' <Predicate = (icmp_ln27)> <Delay = 1.76>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_last_1 = alloca i1"   --->   Operation 68 'alloca' 'tmp_last_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "store i1 %tmp_last_load, i1* %tmp_last_1" [src_code_v2/conv2d.cpp:39]   --->   Operation 69 'store' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader18" [src_code_v2/conv2d.cpp:39]   --->   Operation 70 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%channel_0 = phi i2 [ 0, %.preheader21.preheader ], [ %channel, %.preheader21.loopexit ]"   --->   Operation 71 'phi' 'channel_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.95ns)   --->   "%icmp_ln28 = icmp eq i2 %channel_0, -1" [src_code_v2/conv2d.cpp:28]   --->   Operation 72 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.56ns)   --->   "%channel = add i2 %channel_0, 1" [src_code_v2/conv2d.cpp:28]   --->   Operation 74 'add' 'channel' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.loopexit9.loopexit, label %.preheader20.preheader" [src_code_v2/conv2d.cpp:28]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i2 %channel_0 to i35" [src_code_v2/conv2d.cpp:32]   --->   Operation 76 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.63ns)   --->   "%add_ln32 = add i35 %sext_ln32, %zext_ln32_3" [src_code_v2/conv2d.cpp:32]   --->   Operation 77 'add' 'add_ln32' <Predicate = (!icmp_ln28)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i35 %add_ln32 to i64" [src_code_v2/conv2d.cpp:32]   --->   Operation 78 'sext' 'sext_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = call i37 @_ssdm_op_BitConcatenate.i37.i35.i2(i35 %add_ln32, i2 0)" [src_code_v2/conv2d.cpp:32]   --->   Operation 79 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i37 %tmp_3 to i64" [src_code_v2/conv2d.cpp:32]   --->   Operation 80 'sext' 'sext_ln32_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.75ns)   --->   "%sub_ln32_1 = sub i64 %sext_ln32_2, %sext_ln32_1" [src_code_v2/conv2d.cpp:32]   --->   Operation 81 'sub' 'sub_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader20" [src_code_v2/conv2d.cpp:29]   --->   Operation 82 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 83 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.71>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%row_0 = phi i2 [ %row, %.critedge ], [ 0, %.preheader20.preheader ]"   --->   Operation 84 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.95ns)   --->   "%icmp_ln29 = icmp eq i2 %row_0, -1" [src_code_v2/conv2d.cpp:29]   --->   Operation 85 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 86 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.56ns)   --->   "%row = add i2 %row_0, 1" [src_code_v2/conv2d.cpp:29]   --->   Operation 87 'add' 'row' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader21.loopexit, label %.preheader19.preheader" [src_code_v2/conv2d.cpp:29]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i2 %row_0 to i64" [src_code_v2/conv2d.cpp:32]   --->   Operation 89 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.79ns)   --->   "%add_ln32_1 = add i64 %sub_ln32_1, %zext_ln32_2" [src_code_v2/conv2d.cpp:32]   --->   Operation 90 'add' 'add_ln32_1' <Predicate = (!icmp_ln29)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i64 %add_ln32_1 to i8" [src_code_v2/conv2d.cpp:32]   --->   Operation 91 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i64 %add_ln32_1 to i6" [src_code_v2/conv2d.cpp:32]   --->   Operation 92 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln32_1, i2 0)" [src_code_v2/conv2d.cpp:32]   --->   Operation 93 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.91ns)   --->   "%sub_ln32_2 = sub i8 %p_shl2_cast, %trunc_ln32" [src_code_v2/conv2d.cpp:32]   --->   Operation 94 'sub' 'sub_ln32_2' <Predicate = (!icmp_ln29)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.76ns)   --->   "br label %.preheader19" [src_code_v2/conv2d.cpp:30]   --->   Operation 95 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader21"   --->   Operation 96 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%col_0 = phi i2 [ %col, %2 ], [ 0, %.preheader19.preheader ]"   --->   Operation 97 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.95ns)   --->   "%icmp_ln30 = icmp eq i2 %col_0, -1" [src_code_v2/conv2d.cpp:30]   --->   Operation 98 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)"   --->   Operation 99 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.56ns)   --->   "%col = add i2 %col_0, 1" [src_code_v2/conv2d.cpp:30]   --->   Operation 100 'add' 'col' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.critedge, label %1" [src_code_v2/conv2d.cpp:30]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.floatP.i1P(float* %stream_filter_V_data, i1* %stream_filter_V_last, i32 1)" [src_code_v2/conv2d.cpp:30]   --->   Operation 102 'nbreadreq' 'tmp' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.critedge" [src_code_v2/conv2d.cpp:30]   --->   Operation 103 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%empty_5 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %stream_filter_V_data, i1* %stream_filter_V_last)" [src_code_v2/conv2d.cpp:31]   --->   Operation 104 'read' 'empty_5' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { float, i1 } %empty_5, 0" [src_code_v2/conv2d.cpp:31]   --->   Operation 105 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_last_5 = extractvalue { float, i1 } %empty_5, 1" [src_code_v2/conv2d.cpp:31]   --->   Operation 106 'extractvalue' 'tmp_last_5' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i2 %col_0 to i8" [src_code_v2/conv2d.cpp:32]   --->   Operation 107 'zext' 'zext_ln32_4' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln32_2 = add i8 %sub_ln32_2, %zext_ln32_4" [src_code_v2/conv2d.cpp:32]   --->   Operation 108 'add' 'add_ln32_2' <Predicate = (!icmp_ln30 & tmp)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i8 %add_ln32_2 to i64" [src_code_v2/conv2d.cpp:32]   --->   Operation 109 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%filter_addr = getelementptr [81 x float]* %filter, i64 0, i64 %zext_ln32_5" [src_code_v2/conv2d.cpp:32]   --->   Operation 110 'getelementptr' 'filter_addr' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (3.25ns)   --->   "store float %tmp_data_1, float* %filter_addr, align 4" [src_code_v2/conv2d.cpp:32]   --->   Operation 111 'store' <Predicate = (!icmp_ln30 & tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "store i1 %tmp_last_5, i1* %tmp_last" [src_code_v2/conv2d.cpp:30]   --->   Operation 112 'store' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader19" [src_code_v2/conv2d.cpp:30]   --->   Operation 113 'br' <Predicate = (!icmp_ln30 & tmp)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader20" [src_code_v2/conv2d.cpp:29]   --->   Operation 114 'br' <Predicate = (!tmp) | (icmp_ln30)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.55>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%count_1 = phi i31 [ 0, %.preheader18.preheader ], [ %count_2, %.preheader18.loopexit ]"   --->   Operation 115 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i31 %count_1 to i32" [src_code_v2/conv2d.cpp:39]   --->   Operation 116 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp slt i32 %zext_ln39, %input_number_read" [src_code_v2/conv2d.cpp:39]   --->   Operation 117 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (2.52ns)   --->   "%count_2 = add i31 %count_1, 1" [src_code_v2/conv2d.cpp:39]   --->   Operation 118 'add' 'count_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.preheader17.preheader, label %5" [src_code_v2/conv2d.cpp:39]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.76ns)   --->   "br label %.preheader17" [src_code_v2/conv2d.cpp:40]   --->   Operation 120 'br' <Predicate = (icmp_ln39)> <Delay = 1.76>
ST_6 : Operation 121 [1/1] (2.55ns)   --->   "%map_boundary = add nsw i32 %input_size_read, -2" [src_code_v2/conv2d.cpp:52]   --->   Operation 121 'add' 'map_boundary' <Predicate = (!icmp_ln39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.76ns)   --->   "br label %.loopexit" [src_code_v2/conv2d.cpp:56]   --->   Operation 122 'br' <Predicate = (!icmp_ln39)> <Delay = 1.76>

State 7 <SV = 3> <Delay = 1.76>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%channel_1 = phi i2 [ %channel_3, %.preheader17.loopexit ], [ 0, %.preheader17.preheader ]"   --->   Operation 123 'phi' 'channel_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.95ns)   --->   "%icmp_ln40 = icmp eq i2 %channel_1, -1" [src_code_v2/conv2d.cpp:40]   --->   Operation 124 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 125 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (1.56ns)   --->   "%channel_3 = add i2 %channel_1, 1" [src_code_v2/conv2d.cpp:40]   --->   Operation 126 'add' 'channel_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader18.loopexit, label %.preheader16.preheader" [src_code_v2/conv2d.cpp:40]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %channel_1, i6 0)" [src_code_v2/conv2d.cpp:44]   --->   Operation 128 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.76ns)   --->   "br label %.preheader16" [src_code_v2/conv2d.cpp:41]   --->   Operation 129 'br' <Predicate = (!icmp_ln40)> <Delay = 1.76>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader18"   --->   Operation 130 'br' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.52>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%row_1 = phi i31 [ %row_4, %.critedge9 ], [ 0, %.preheader16.preheader ]"   --->   Operation 131 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i31 %row_1 to i32" [src_code_v2/conv2d.cpp:41]   --->   Operation 132 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp slt i32 %zext_ln41, %input_size_read" [src_code_v2/conv2d.cpp:41]   --->   Operation 133 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (2.52ns)   --->   "%row_4 = add i31 %row_1, 1" [src_code_v2/conv2d.cpp:41]   --->   Operation 134 'add' 'row_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %.preheader15.preheader, label %.preheader17.loopexit" [src_code_v2/conv2d.cpp:41]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %row_1 to i9" [src_code_v2/conv2d.cpp:44]   --->   Operation 136 'trunc' 'trunc_ln44' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i8 %tmp_5 to i9" [src_code_v2/conv2d.cpp:44]   --->   Operation 137 'zext' 'zext_ln44' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.82ns)   --->   "%add_ln44 = add i9 %zext_ln44, %trunc_ln44" [src_code_v2/conv2d.cpp:44]   --->   Operation 138 'add' 'add_ln44' <Predicate = (icmp_ln41)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %add_ln44, i6 0)" [src_code_v2/conv2d.cpp:42]   --->   Operation 139 'bitconcatenate' 'tmp_8_cast' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.76ns)   --->   "br label %.preheader15" [src_code_v2/conv2d.cpp:42]   --->   Operation 140 'br' <Predicate = (icmp_ln41)> <Delay = 1.76>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader17"   --->   Operation 141 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 5.19>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%col_1 = phi i32 [ %col_3, %4 ], [ 0, %.preheader15.preheader ]"   --->   Operation 142 'phi' 'col_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp slt i32 %col_1, %input_size_read" [src_code_v2/conv2d.cpp:42]   --->   Operation 143 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (2.55ns)   --->   "%col_3 = add nsw i32 %col_1, 1" [src_code_v2/conv2d.cpp:42]   --->   Operation 144 'add' 'col_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %3, label %.critedge9" [src_code_v2/conv2d.cpp:42]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.floatP.i1P(float* %stream_input_V_data, i1* %stream_input_V_last, i32 1)" [src_code_v2/conv2d.cpp:42]   --->   Operation 146 'nbreadreq' 'tmp_1' <Predicate = (icmp_ln42)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %4, label %.critedge9" [src_code_v2/conv2d.cpp:42]   --->   Operation 147 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%empty_7 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %stream_input_V_data, i1* %stream_input_V_last)" [src_code_v2/conv2d.cpp:43]   --->   Operation 148 'read' 'empty_7' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_2 = extractvalue { float, i1 } %empty_7, 0" [src_code_v2/conv2d.cpp:43]   --->   Operation 149 'extractvalue' 'tmp_data_2' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_last_6 = extractvalue { float, i1 } %empty_7, 1" [src_code_v2/conv2d.cpp:43]   --->   Operation 150 'extractvalue' 'tmp_last_6' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i32 %col_1 to i15" [src_code_v2/conv2d.cpp:44]   --->   Operation 151 'trunc' 'trunc_ln44_1' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.94ns)   --->   "%add_ln44_1 = add i15 %tmp_8_cast, %trunc_ln44_1" [src_code_v2/conv2d.cpp:44]   --->   Operation 152 'add' 'add_ln44_1' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i15 %add_ln44_1 to i64" [src_code_v2/conv2d.cpp:44]   --->   Operation 153 'zext' 'zext_ln44_1' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [12288 x float]* %input_0, i64 0, i64 %zext_ln44_1" [src_code_v2/conv2d.cpp:44]   --->   Operation 154 'getelementptr' 'input_0_addr' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (3.25ns)   --->   "store float %tmp_data_2, float* %input_0_addr, align 4" [src_code_v2/conv2d.cpp:44]   --->   Operation 155 'store' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_9 : Operation 156 [1/1] (1.76ns)   --->   "store i1 %tmp_last_6, i1* %tmp_last_1" [src_code_v2/conv2d.cpp:42]   --->   Operation 156 'store' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 1.76>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "br label %.preheader15" [src_code_v2/conv2d.cpp:42]   --->   Operation 157 'br' <Predicate = (icmp_ln42 & tmp_1)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader16" [src_code_v2/conv2d.cpp:41]   --->   Operation 158 'br' <Predicate = (!tmp_1) | (!icmp_ln42)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 2.52>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%input_count_0 = phi i31 [ 0, %5 ], [ %input_count, %.loopexit.loopexit ]"   --->   Operation 159 'phi' 'input_count_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i31 %input_count_0 to i32" [src_code_v2/conv2d.cpp:56]   --->   Operation 160 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp slt i32 %zext_ln56, %input_number_read" [src_code_v2/conv2d.cpp:56]   --->   Operation 161 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (2.52ns)   --->   "%input_count = add i31 %input_count_0, 1" [src_code_v2/conv2d.cpp:56]   --->   Operation 162 'add' 'input_count' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %.preheader14.preheader, label %9" [src_code_v2/conv2d.cpp:56]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.76ns)   --->   "br label %.preheader14" [src_code_v2/conv2d.cpp:57]   --->   Operation 164 'br' <Predicate = (icmp_ln56)> <Delay = 1.76>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "ret void" [src_code_v2/conv2d.cpp:80]   --->   Operation 165 'ret' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.59>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%filter_count_0 = phi i31 [ %filter_count, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 166 'phi' 'filter_count_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i31 %filter_count_0 to i32" [src_code_v2/conv2d.cpp:57]   --->   Operation 167 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp slt i32 %zext_ln57, %filter_number_read" [src_code_v2/conv2d.cpp:57]   --->   Operation 168 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (2.52ns)   --->   "%filter_count = add i31 %filter_count_0, 1" [src_code_v2/conv2d.cpp:57]   --->   Operation 169 'add' 'filter_count' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %.preheader13.preheader, label %.loopexit.loopexit" [src_code_v2/conv2d.cpp:57]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i31 %filter_count_0 to i34" [src_code_v2/conv2d.cpp:67]   --->   Operation 171 'zext' 'zext_ln67' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_9 = call i33 @_ssdm_op_BitConcatenate.i33.i31.i2(i31 %filter_count_0, i2 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 172 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i33 %tmp_9 to i34" [src_code_v2/conv2d.cpp:67]   --->   Operation 173 'zext' 'zext_ln67_1' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (2.59ns)   --->   "%sub_ln67 = sub i34 %zext_ln67_1, %zext_ln67" [src_code_v2/conv2d.cpp:67]   --->   Operation 174 'sub' 'sub_ln67' <Predicate = (icmp_ln57)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i34 %sub_ln67 to i35" [src_code_v2/conv2d.cpp:67]   --->   Operation 175 'sext' 'sext_ln67' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.76ns)   --->   "br label %.preheader13" [src_code_v2/conv2d.cpp:60]   --->   Operation 176 'br' <Predicate = (icmp_ln57)> <Delay = 1.76>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 177 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 2.52>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%row_2 = phi i31 [ 0, %.preheader13.preheader ], [ %row_3, %.preheader13.loopexit ]"   --->   Operation 178 'phi' 'row_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i31 %row_2 to i32" [src_code_v2/conv2d.cpp:60]   --->   Operation 179 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln60 = icmp slt i32 %zext_ln60, %map_boundary" [src_code_v2/conv2d.cpp:60]   --->   Operation 180 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (2.52ns)   --->   "%row_3 = add i31 %row_2, 1" [src_code_v2/conv2d.cpp:60]   --->   Operation 181 'add' 'row_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader12.preheader, label %.preheader14.loopexit" [src_code_v2/conv2d.cpp:60]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (1.76ns)   --->   "br label %.preheader12" [src_code_v2/conv2d.cpp:61]   --->   Operation 183 'br' <Predicate = (icmp_ln60)> <Delay = 1.76>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 184 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.55>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%col_2 = phi i32 [ %col_4, %8 ], [ 0, %.preheader12.preheader ]"   --->   Operation 185 'phi' 'col_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (2.47ns)   --->   "%icmp_ln61 = icmp eq i32 %col_2, %map_boundary" [src_code_v2/conv2d.cpp:61]   --->   Operation 186 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (2.55ns)   --->   "%col_4 = add nsw i32 %col_2, 1" [src_code_v2/conv2d.cpp:61]   --->   Operation 187 'add' 'col_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %.preheader13.loopexit, label %.preheader11.preheader" [src_code_v2/conv2d.cpp:61]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (1.76ns)   --->   "br label %.preheader11" [src_code_v2/conv2d.cpp:63]   --->   Operation 189 'br' <Predicate = (!icmp_ln61)> <Delay = 1.76>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader13"   --->   Operation 190 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 5.38>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%channel_2 = phi i2 [ %channel_4, %7 ], [ 0, %.preheader11.preheader ]"   --->   Operation 191 'phi' 'channel_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%axi_tmp_data = phi float [ %sum, %7 ], [ 0.000000e+00, %.preheader11.preheader ]"   --->   Operation 192 'phi' 'axi_tmp_data' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp eq i2 %channel_2, -1" [src_code_v2/conv2d.cpp:63]   --->   Operation 193 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 194 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (1.56ns)   --->   "%channel_4 = add i2 %channel_2, 1" [src_code_v2/conv2d.cpp:63]   --->   Operation 195 'add' 'channel_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %8, label %.preheader10.preheader" [src_code_v2/conv2d.cpp:63]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i2 %channel_2 to i35" [src_code_v2/conv2d.cpp:67]   --->   Operation 197 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %channel_2, i6 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 198 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i8 %tmp_s to i9" [src_code_v2/conv2d.cpp:67]   --->   Operation 199 'zext' 'zext_ln67_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (2.63ns)   --->   "%add_ln67 = add i35 %zext_ln67_3, %sext_ln67" [src_code_v2/conv2d.cpp:67]   --->   Operation 200 'add' 'add_ln67' <Predicate = (!icmp_ln63)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i35 %add_ln67 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 201 'sext' 'sext_ln67_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_4 = call i37 @_ssdm_op_BitConcatenate.i37.i35.i2(i35 %add_ln67, i2 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 202 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i37 %tmp_4 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 203 'sext' 'sext_ln67_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (2.75ns)   --->   "%sub_ln67_1 = sub i64 %sext_ln67_2, %sext_ln67_1" [src_code_v2/conv2d.cpp:67]   --->   Operation 204 'sub' 'sub_ln67_1' <Predicate = (!icmp_ln63)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (1.76ns)   --->   "br label %.preheader10" [src_code_v2/conv2d.cpp:65]   --->   Operation 205 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_last_1_load = load i1* %tmp_last_1" [src_code_v2/conv2d.cpp:73]   --->   Operation 206 'load' 'tmp_last_1_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 207 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %stream_output_V_data, i1* %stream_output_V_last, float %axi_tmp_data, i1 %tmp_last_1_load)" [src_code_v2/conv2d.cpp:73]   --->   Operation 207 'write' <Predicate = (icmp_ln63)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 8> <Delay = 7.25>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%m_0 = phi i2 [ 0, %.preheader10.preheader ], [ %m, %.preheader10.loopexit ]"   --->   Operation 208 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%x_0 = phi float [ 0.000000e+00, %.preheader10.preheader ], [ %x_1, %.preheader10.loopexit ]" [src_code_v2/conv2d.cpp:67]   --->   Operation 209 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.95ns)   --->   "%icmp_ln65 = icmp eq i2 %m_0, -1" [src_code_v2/conv2d.cpp:65]   --->   Operation 210 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 211 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (1.56ns)   --->   "%m = add i2 %m_0, 1" [src_code_v2/conv2d.cpp:65]   --->   Operation 212 'add' 'm' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %7, label %.preheader.preheader" [src_code_v2/conv2d.cpp:65]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i2 %m_0 to i9" [src_code_v2/conv2d.cpp:67]   --->   Operation 214 'zext' 'zext_ln67_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i31 %row_2 to i9" [src_code_v2/conv2d.cpp:67]   --->   Operation 215 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_1 = add i9 %trunc_ln67, %zext_ln67_5" [src_code_v2/conv2d.cpp:67]   --->   Operation 216 'add' 'add_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 217 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln67_2 = add i9 %add_ln67_1, %zext_ln67_4" [src_code_v2/conv2d.cpp:67]   --->   Operation 217 'add' 'add_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %add_ln67_2, i6 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 218 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i2 %m_0 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 219 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (2.79ns)   --->   "%add_ln67_3 = add i64 %zext_ln67_2, %sub_ln67_1" [src_code_v2/conv2d.cpp:67]   --->   Operation 220 'add' 'add_ln67_3' <Predicate = (!icmp_ln65)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i64 %add_ln67_3 to i8" [src_code_v2/conv2d.cpp:67]   --->   Operation 221 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i64 %add_ln67_3 to i6" [src_code_v2/conv2d.cpp:67]   --->   Operation 222 'trunc' 'trunc_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln67_2, i2 0)" [src_code_v2/conv2d.cpp:67]   --->   Operation 223 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (1.91ns)   --->   "%sub_ln67_2 = sub i8 %p_shl5_cast, %trunc_ln67_1" [src_code_v2/conv2d.cpp:67]   --->   Operation 224 'sub' 'sub_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader" [src_code_v2/conv2d.cpp:66]   --->   Operation 225 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_15 : Operation 226 [5/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 226 'fadd' 'sum' <Predicate = (icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 7.12>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%n_0 = phi i2 [ %n, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 227 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%x_1 = phi float [ %x, %6 ], [ %x_0, %.preheader.preheader ]"   --->   Operation 228 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp eq i2 %n_0, -1" [src_code_v2/conv2d.cpp:66]   --->   Operation 229 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 230 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (1.56ns)   --->   "%n = add i2 %n_0, 1" [src_code_v2/conv2d.cpp:66]   --->   Operation 231 'add' 'n' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader10.loopexit, label %6" [src_code_v2/conv2d.cpp:66]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln67_6 = zext i2 %n_0 to i15" [src_code_v2/conv2d.cpp:67]   --->   Operation 233 'zext' 'zext_ln67_6' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i32 %col_2 to i15" [src_code_v2/conv2d.cpp:67]   --->   Operation 234 'trunc' 'trunc_ln67_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i15 %trunc_ln67_3, %zext_ln67_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 235 'add' 'add_ln67_4' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 236 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln67_5 = add i15 %add_ln67_4, %tmp_13_cast" [src_code_v2/conv2d.cpp:67]   --->   Operation 236 'add' 'add_ln67_5' <Predicate = (!icmp_ln66)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln67_7 = zext i15 %add_ln67_5 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 237 'zext' 'zext_ln67_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [12288 x float]* %input_0, i64 0, i64 %zext_ln67_7" [src_code_v2/conv2d.cpp:67]   --->   Operation 238 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 239 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr_1, align 4" [src_code_v2/conv2d.cpp:67]   --->   Operation 239 'load' 'input_0_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln67_8 = zext i2 %n_0 to i8" [src_code_v2/conv2d.cpp:67]   --->   Operation 240 'zext' 'zext_ln67_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (1.91ns)   --->   "%add_ln67_6 = add i8 %zext_ln67_8, %sub_ln67_2" [src_code_v2/conv2d.cpp:67]   --->   Operation 241 'add' 'add_ln67_6' <Predicate = (!icmp_ln66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln67_9 = zext i8 %add_ln67_6 to i64" [src_code_v2/conv2d.cpp:67]   --->   Operation 242 'zext' 'zext_ln67_9' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%filter_addr_1 = getelementptr [81 x float]* %filter, i64 0, i64 %zext_ln67_9" [src_code_v2/conv2d.cpp:67]   --->   Operation 243 'getelementptr' 'filter_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_16 : Operation 244 [2/2] (3.25ns)   --->   "%filter_load = load float* %filter_addr_1, align 4" [src_code_v2/conv2d.cpp:67]   --->   Operation 244 'load' 'filter_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 245 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 17 <SV = 10> <Delay = 3.25>
ST_17 : Operation 246 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr_1, align 4" [src_code_v2/conv2d.cpp:67]   --->   Operation 246 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_17 : Operation 247 [1/2] (3.25ns)   --->   "%filter_load = load float* %filter_addr_1, align 4" [src_code_v2/conv2d.cpp:67]   --->   Operation 247 'load' 'filter_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>

State 18 <SV = 11> <Delay = 5.70>
ST_18 : Operation 248 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %input_0_load, %filter_load" [src_code_v2/conv2d.cpp:67]   --->   Operation 248 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 5.70>
ST_19 : Operation 249 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %input_0_load, %filter_load" [src_code_v2/conv2d.cpp:67]   --->   Operation 249 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 5.70>
ST_20 : Operation 250 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %input_0_load, %filter_load" [src_code_v2/conv2d.cpp:67]   --->   Operation 250 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 5.70>
ST_21 : Operation 251 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %input_0_load, %filter_load" [src_code_v2/conv2d.cpp:67]   --->   Operation 251 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 7.25>
ST_22 : Operation 252 [5/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 252 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 7.25>
ST_23 : Operation 253 [4/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 253 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 7.25>
ST_24 : Operation 254 [3/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 254 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 7.25>
ST_25 : Operation 255 [2/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 255 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 7.25>
ST_26 : Operation 256 [1/5] (7.25ns)   --->   "%x = fadd float %x_1, %tmp_6" [src_code_v2/conv2d.cpp:67]   --->   Operation 256 'fadd' 'x' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "br label %.preheader" [src_code_v2/conv2d.cpp:66]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 9> <Delay = 7.25>
ST_27 : Operation 258 [4/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 258 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 7.25>
ST_28 : Operation 259 [3/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 259 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 7.25>
ST_29 : Operation 260 [2/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 260 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 7.25>
ST_30 : Operation 261 [1/5] (7.25ns)   --->   "%sum = fadd float %axi_tmp_data, %x_0" [src_code_v2/conv2d.cpp:70]   --->   Operation 261 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "br label %.preheader11" [src_code_v2/conv2d.cpp:63]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 8> <Delay = 0.00>
ST_31 : Operation 263 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %stream_output_V_data, i1* %stream_output_V_last, float %axi_tmp_data, i1 %tmp_last_1_load)" [src_code_v2/conv2d.cpp:73]   --->   Operation 263 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 264 [1/1] (0.00ns)   --->   "br label %.preheader12" [src_code_v2/conv2d.cpp:61]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('count') with incoming values : ('count', src_code_v2/conv2d.cpp:27) [35]  (1.77 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'phi' operation ('count') with incoming values : ('count', src_code_v2/conv2d.cpp:27) [35]  (0 ns)
	'sub' operation ('sub_ln32', src_code_v2/conv2d.cpp:32) [45]  (2.59 ns)

 <State 3>: 5.39ns
The critical path consists of the following:
	'phi' operation ('channel') with incoming values : ('channel', src_code_v2/conv2d.cpp:28) [49]  (0 ns)
	'add' operation ('add_ln32', src_code_v2/conv2d.cpp:32) [56]  (2.63 ns)
	'sub' operation ('sub_ln32_1', src_code_v2/conv2d.cpp:32) [60]  (2.76 ns)

 <State 4>: 4.71ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', src_code_v2/conv2d.cpp:29) [63]  (0 ns)
	'add' operation ('add_ln32_1', src_code_v2/conv2d.cpp:32) [70]  (2.8 ns)
	'sub' operation ('sub_ln32_2', src_code_v2/conv2d.cpp:32) [74]  (1.92 ns)

 <State 5>: 5.17ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', src_code_v2/conv2d.cpp:30) [77]  (0 ns)
	'add' operation ('add_ln32_2', src_code_v2/conv2d.cpp:32) [90]  (1.92 ns)
	'getelementptr' operation ('filter_addr', src_code_v2/conv2d.cpp:32) [92]  (0 ns)
	'store' operation ('store_ln32', src_code_v2/conv2d.cpp:32) of variable 'tmp.data', src_code_v2/conv2d.cpp:31 on array 'filter', src_code_v2/conv2d.cpp:23 [93]  (3.25 ns)

 <State 6>: 2.55ns
The critical path consists of the following:
	'add' operation ('map_boundary', src_code_v2/conv2d.cpp:52) [161]  (2.55 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row') with incoming values : ('row', src_code_v2/conv2d.cpp:41) [124]  (1.77 ns)

 <State 8>: 2.52ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', src_code_v2/conv2d.cpp:41) [124]  (0 ns)
	'add' operation ('row', src_code_v2/conv2d.cpp:41) [127]  (2.52 ns)

 <State 9>: 5.2ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', src_code_v2/conv2d.cpp:42) [136]  (0 ns)
	'add' operation ('add_ln44_1', src_code_v2/conv2d.cpp:44) [148]  (1.94 ns)
	'getelementptr' operation ('input_0_addr', src_code_v2/conv2d.cpp:44) [150]  (0 ns)
	'store' operation ('store_ln44', src_code_v2/conv2d.cpp:44) of variable 'tmp.data', src_code_v2/conv2d.cpp:43 on array 'input[0]', src_code_v2/conv2d.cpp:22 [151]  (3.25 ns)

 <State 10>: 2.52ns
The critical path consists of the following:
	'phi' operation ('input_count') with incoming values : ('input_count', src_code_v2/conv2d.cpp:56) [164]  (0 ns)
	'add' operation ('input_count', src_code_v2/conv2d.cpp:56) [167]  (2.52 ns)

 <State 11>: 2.59ns
The critical path consists of the following:
	'phi' operation ('filter_count') with incoming values : ('filter_count', src_code_v2/conv2d.cpp:57) [172]  (0 ns)
	'sub' operation ('sub_ln67', src_code_v2/conv2d.cpp:67) [181]  (2.59 ns)

 <State 12>: 2.52ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', src_code_v2/conv2d.cpp:60) [185]  (0 ns)
	'add' operation ('row', src_code_v2/conv2d.cpp:60) [188]  (2.52 ns)

 <State 13>: 2.55ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', src_code_v2/conv2d.cpp:61) [193]  (0 ns)
	'add' operation ('col', src_code_v2/conv2d.cpp:61) [195]  (2.55 ns)

 <State 14>: 5.39ns
The critical path consists of the following:
	'phi' operation ('channel') with incoming values : ('channel', src_code_v2/conv2d.cpp:63) [200]  (0 ns)
	'add' operation ('add_ln67', src_code_v2/conv2d.cpp:67) [210]  (2.63 ns)
	'sub' operation ('sub_ln67_1', src_code_v2/conv2d.cpp:67) [214]  (2.76 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'phi' operation ('x_0', src_code_v2/conv2d.cpp:67) with incoming values : ('x', src_code_v2/conv2d.cpp:67) [218]  (0 ns)
	'fadd' operation ('sum', src_code_v2/conv2d.cpp:70) [262]  (7.26 ns)

 <State 16>: 7.13ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', src_code_v2/conv2d.cpp:66) [237]  (0 ns)
	'add' operation ('add_ln67_4', src_code_v2/conv2d.cpp:67) [246]  (0 ns)
	'add' operation ('add_ln67_5', src_code_v2/conv2d.cpp:67) [247]  (3.87 ns)
	'getelementptr' operation ('input_0_addr_1', src_code_v2/conv2d.cpp:67) [249]  (0 ns)
	'load' operation ('input_0_load', src_code_v2/conv2d.cpp:67) on array 'input[0]', src_code_v2/conv2d.cpp:22 [250]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_0_load', src_code_v2/conv2d.cpp:67) on array 'input[0]', src_code_v2/conv2d.cpp:22 [250]  (3.25 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', src_code_v2/conv2d.cpp:67) [256]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', src_code_v2/conv2d.cpp:67) [256]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', src_code_v2/conv2d.cpp:67) [256]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', src_code_v2/conv2d.cpp:67) [256]  (5.7 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', src_code_v2/conv2d.cpp:67) [257]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', src_code_v2/conv2d.cpp:67) [257]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', src_code_v2/conv2d.cpp:67) [257]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', src_code_v2/conv2d.cpp:67) [257]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', src_code_v2/conv2d.cpp:67) [257]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', src_code_v2/conv2d.cpp:70) [262]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', src_code_v2/conv2d.cpp:70) [262]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', src_code_v2/conv2d.cpp:70) [262]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', src_code_v2/conv2d.cpp:70) [262]  (7.26 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
