// Seed: 3191769977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_8;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    input wand id_5,
    input tri id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    output wor id_11,
    input supply1 id_12,
    input wand id_13,
    input wire id_14,
    output uwire id_15,
    input tri0 id_16,
    input tri0 id_17
    , id_27,
    input tri1 id_18,
    output wor id_19,
    input tri id_20,
    input tri0 id_21
    , id_28,
    input tri id_22,
    input wire id_23,
    output tri id_24
    , id_29,
    output wire id_25
);
  tri0 id_30, id_31 = 1 && (id_20);
  supply0 id_32 = 1'd0;
  module_0(
      id_28, id_32, id_28, id_27, id_32, id_30, id_28
  );
endmodule
