module counter( 
input clk,
input reset,
output reg [3:0] q
); 
always @(posedge clk) begin
if (reset)
q <= 1;
else if (q == 12)
q <= 1;
else
q <= q + 1;
end
endmodule