

================================================================
== Synthesis Summary Report of 'complex_matmul'
================================================================
+ General Information: 
    * Date:           Fri Feb  3 20:10:15 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        complex_proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+-----------+---------+-----------+-----------+-----+
    |                              Modules                             | Issue|      | Latency |  Latency  | Iteration|         |   Trip  |          |           |         |           |           |     |
    |                              & Loops                             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count  | Pipelined|   BRAM    |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+-----------+---------+-----------+-----------+-----+
    |+ complex_matmul                                                  |     -|  0.00|  6130059|  6.130e+07|         -|  6130060|        -|        no|  160 (57%)|  14 (6%)|  3163 (2%)|  4614 (8%)|    -|
    | + complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS                  |     -|  0.00|    30015|  3.002e+05|         -|    30015|        -|        no|          -|  2 (~0%)|  602 (~0%)|   596 (1%)|    -|
    |  o MAT_A_ROWS_MAT_A_COLS                                         |    II|  7.30|    30013|  3.001e+05|        16|        2|    15000|       yes|          -|        -|          -|          -|    -|
    | + complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT        |     -|  1.00|    20004|  2.000e+05|         -|    20004|        -|        no|          -|  1 (~0%)|   53 (~0%)|  161 (~0%)|    -|
    |  o MAT_C_ROWS_INIT_MAT_C_COLS_INIT                               |     -|  7.30|    20002|  2.000e+05|         4|        1|    20000|       yes|          -|        -|          -|          -|    -|
    | + complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS                  |     -|  0.00|    60015|  6.002e+05|         -|    60015|        -|        no|          -|  2 (~0%)|  608 (~0%)|   601 (1%)|    -|
    |  o MAT_B_ROWS_MAT_B_COLS                                         |    II|  7.30|    60013|  6.001e+05|        16|        2|    30000|       yes|          -|        -|          -|          -|    -|
    | + complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_VITIS_LOOP_65_1  |     -|  0.62|  6000009|  6.000e+07|         -|  6000009|        -|        no|          -|   7 (3%)|  457 (~0%)|  509 (~0%)|    -|
    |  o OUTER_ROWS_OUTER_COLS_VITIS_LOOP_65_1                         |    II|  7.30|  6000007|  6.000e+07|        10|        2|  3000000|       yes|          -|        -|          -|          -|    -|
    | + complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS                  |     -|  0.00|    40013|  4.001e+05|         -|    40013|        -|        no|          -|  2 (~0%)|  248 (~0%)|   540 (1%)|    -|
    |  o MAT_C_ROWS_MAT_C_COLS                                         |    II|  7.30|    40011|  4.001e+05|        14|        2|    20000|       yes|          -|        -|          -|          -|    -|
    +------------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+-----------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | MatA_DRAM_1 | 0x10   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatA_DRAM_2 | 0x14   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_1 | 0x1c   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_2 | 0x20   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_1 | 0x28   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_2 | 0x2c   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+------------+
| Argument  | Direction | Datatype   |
+-----------+-----------+------------+
| MatA_DRAM | inout     | complex_t* |
| MatB_DRAM | inout     | complex_t* |
| MatC_DRAM | inout     | complex_t* |
+-----------+-----------+------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-----------+---------------+-----------+----------+---------------------------------------+
| MatA_DRAM | m_axi_mem     | interface |          |                                       |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_1 offset=0x10 range=32 |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_2 offset=0x14 range=32 |
| MatB_DRAM | m_axi_mem     | interface |          |                                       |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_1 offset=0x1c range=32 |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_2 offset=0x20 range=32 |
| MatC_DRAM | m_axi_mem     | interface |          |                                       |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_1 offset=0x28 range=32 |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_2 offset=0x2c range=32 |
+-----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+--------------------------+
| HW Interface | Direction | Length   | Width | Location                 |
+--------------+-----------+----------+-------+--------------------------+
| m_axi_mem    | read      | variable | 32    | complex_matmul.cpp:36:24 |
| m_axi_mem    | read      | variable | 32    | complex_matmul.cpp:45:24 |
| m_axi_mem    | write     | variable | 32    | complex_matmul.cpp:82:29 |
+--------------+-----------+----------+-------+--------------------------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------------+-----+--------+-------------------+-----+--------+---------+
| Name                                                             | DSP | Pragma | Variable          | Op  | Impl   | Latency |
+------------------------------------------------------------------+-----+--------+-------------------+-----+--------+---------+
| + complex_matmul                                                 | 14  |        |                   |     |        |         |
|  + complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS                 | 2   |        |                   |     |        |         |
|    add_ln33_1_fu_216_p2                                          | -   |        | add_ln33_1        | add | fabric | 0       |
|    add_ln33_fu_228_p2                                            | -   |        | add_ln33          | add | fabric | 0       |
|    mac_muladd_7ns_8ns_8ns_14_4_1_U2                              | 1   |        | mul_ln33_1        | mul | dsp48  | 3       |
|    mul_mul_7ns_10ns_17_4_1_U1                                    | 1   |        | mul_ln33          | mul | dsp48  | 3       |
|    mac_muladd_7ns_8ns_8ns_14_4_1_U2                              | 1   |        | add_ln36_2        | add | dsp48  | 3       |
|    add_ln35_fu_263_p2                                            | -   |        | add_ln35          | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT       | 1   |        |                   |     |        |         |
|    add_ln51_1_fu_110_p2                                          | -   |        | add_ln51_1        | add | fabric | 0       |
|    add_ln51_fu_122_p2                                            | -   |        | add_ln51          | add | fabric | 0       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U23                             | 1   |        | mul_ln54          | mul | dsp48  | 3       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U23                             | 1   |        | add_ln54          | add | dsp48  | 3       |
|    add_ln53_fu_154_p2                                            | -   |        | add_ln53          | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS                 | 2   |        |                   |     |        |         |
|    add_ln42_1_fu_212_p2                                          | -   |        | add_ln42_1        | add | fabric | 0       |
|    add_ln42_fu_224_p2                                            | -   |        | add_ln42          | add | fabric | 0       |
|    mac_muladd_8ns_8ns_8ns_15_4_1_U13                             | 1   |        | mul_ln42_1        | mul | dsp48  | 3       |
|    mul_mul_8ns_10ns_18_4_1_U12                                   | 1   |        | mul_ln42          | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_8ns_15_4_1_U13                             | 1   |        | add_ln45_2        | add | dsp48  | 3       |
|    add_ln44_fu_259_p2                                            | -   |        | add_ln44          | add | fabric | 0       |
|  + complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_VITIS_LOOP_65_1 | 7   |        |                   |     |        |         |
|    add_ln60_1_fu_216_p2                                          | -   |        | add_ln60_1        | add | fabric | 0       |
|    add_ln60_fu_228_p2                                            | -   |        | add_ln60          | add | fabric | 0       |
|    mac_muladd_7ns_8ns_8ns_14_4_1_U27                             | 1   |        | mul_ln72_1        | mul | dsp48  | 3       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U29                             | 1   |        | mul_ln72          | mul | dsp48  | 3       |
|    add_ln62_fu_343_p2                                            | -   |        | add_ln62          | add | fabric | 0       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U29                             | 1   |        | add_ln72          | add | dsp48  | 3       |
|    mac_muladd_7ns_8ns_8ns_14_4_1_U27                             | 1   |        | add_ln232         | add | dsp48  | 3       |
|    mac_muladd_8ns_8ns_8ns_15_4_1_U28                             | 1   |        | mul_ln232         | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_8ns_15_4_1_U28                             | 1   |        | add_ln232_1       | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U30                            | 1   |        | mul_ln886         | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U32                            | 1   |        | mul_ln886_1       | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U30                            | 1   |        | cijLocal_real_V_3 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U32                            | 1   |        | cijLocal_real_V_2 | sub | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U31                                    | 1   |        | mul_ln886_2       | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U33                            | 1   |        | mul_ln886_3       | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U33                            | 1   |        | add_ln886_1       | add | dsp48  | 3       |
|    cijLocal_imag_V_1_fu_403_p2                                   | -   |        | cijLocal_imag_V_1 | add | fabric | 0       |
|    add_ln65_fu_291_p2                                            | -   |        | add_ln65          | add | fabric | 0       |
|    add_ln62_1_fu_302_p2                                          | -   |        | add_ln62_1        | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS                 | 2   |        |                   |     |        |         |
|    add_ln79_1_fu_241_p2                                          | -   |        | add_ln79_1        | add | fabric | 0       |
|    add_ln79_fu_253_p2                                            | -   |        | add_ln79          | add | fabric | 0       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U44                             | 1   |        | mul_ln82          | mul | dsp48  | 3       |
|    mul_mul_7ns_10ns_17_4_1_U43                                   | 1   |        | mul_ln79          | mul | dsp48  | 3       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U44                             | 1   |        | add_ln82_2        | add | dsp48  | 3       |
|    add_ln81_fu_285_p2                                            | -   |        | add_ln81          | add | fabric | 0       |
+------------------------------------------------------------------+-----+--------+-------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+-------------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+------------------+------+------+--------+-------------+---------+------+---------+
| + complex_matmul | 160  | 0    |        |             |         |      |         |
|   MatA_real_V_U  | 16   | -    |        | MatA_real_V | ram_1p  | auto | 1       |
|   MatA_imag_V_U  | 16   | -    |        | MatA_imag_V | ram_1p  | auto | 1       |
|   MatB_real_V_U  | 32   | -    |        | MatB_real_V | ram_1p  | auto | 1       |
|   MatB_imag_V_U  | 32   | -    |        | MatB_imag_V | ram_1p  | auto | 1       |
|   MatC_real_V_U  | 32   | -    |        | MatC_real_V | ram_1p  | auto | 1       |
|   MatC_imag_V_U  | 32   | -    |        | MatC_imag_V | ram_1p  | auto | 1       |
+------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+----------------------------------------------------+
| Type      | Options                                              | Location                                           |
+-----------+------------------------------------------------------+----------------------------------------------------+
| interface | m_axi depth=1 port=MatA_DRAM offset=slave bundle=mem | complex_matmul.cpp:18 in complex_matmul, MatA_DRAM |
| interface | m_axi depth=1 port=MatB_DRAM offset=slave bundle=mem | complex_matmul.cpp:19 in complex_matmul, MatB_DRAM |
| interface | m_axi depth=1 port=MatC_DRAM offset=slave bundle=mem | complex_matmul.cpp:20 in complex_matmul, MatC_DRAM |
| interface | s_axilite port=return                                | complex_matmul.cpp:22 in complex_matmul, return    |
+-----------+------------------------------------------------------+----------------------------------------------------+


