var pipelineJSON='{"1058932464":{"nodes":[{"name":"Entry", "id":1440296496, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1470952464, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"288", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1440296496, "to":1470952464, "details":[{"type":"table", "Width":"264"}]}]}, "1070113168":{"nodes":[{"name":"Entry", "id":1145069632, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1252103568, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Src", "id":1433988288, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"+", "id":1433994944, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"_H_extent_0", "id":1434040976, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":71}]], "type":"inst"}, {"name":"/", "id":1434047840, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":93}]], "type":"inst"}, {"name":"FFwd Src", "id":1443805712, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"FFwd Src", "id":1443858752, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"FFwd Src", "id":1443878720, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]], "type":"inst"}, {"name":"FFwd Src", "id":1443885376, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"+", "id":1443888704, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Select", "id":1443898688, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Compare", "id":1443905344, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"+", "id":1443912000, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"+", "id":1443925312, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Select", "id":1443931968, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Compare", "id":1443938624, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"And", "id":1443945280, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"+", "id":1443951936, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]], "type":"inst"}, {"name":"<<", "id":1443968400, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"10 (0xA)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]], "type":"inst"}, {"name":"+", "id":1443975184, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]], "type":"inst"}, {"name":"<<", "id":1443995024, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"9 (0x9)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]], "type":"inst"}, {"name":"<<", "id":1444008336, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"8 (0x8)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]], "type":"inst"}, {"name":"Compare", "id":1444015120, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"/", "id":1444034960, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]], "type":"inst"}, {"name":"_H_extent_0", "id":1444061584, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":71}]], "type":"inst"}, {"name":"Compare", "id":1444068240, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"_R_extent_1", "id":1444094864, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":72}]], "type":"inst"}, {"name":"_R_extent_1", "id":1444108176, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":72}]], "type":"inst"}], "links":[{"from":1433994944, "to":1443888704, "details":[{"type":"table", "Width":"32"}]}, {"from":1434040976, "to":1444015120, "details":[{"type":"table", "Width":"32"}]}, {"from":1434047840, "to":1443898688, "details":[{"type":"table", "Width":"32"}]}, {"from":1434047840, "to":1443905344, "details":[{"type":"table", "Width":"32"}]}, {"from":1443888704, "to":1443805712, "details":[{"type":"table", "Width":"33"}]}, {"from":1443898688, "to":1433994944, "details":[{"type":"table", "Width":"32"}]}, {"from":1443905344, "to":1443898688, "details":[{"type":"table", "Width":"1"}]}, {"from":1443912000, "to":1433988288, "details":[{"type":"table", "Width":"33"}]}, {"from":1443925312, "to":1443912000, "details":[{"type":"table", "Width":"32"}]}, {"from":1443931968, "to":1443925312, "details":[{"type":"table", "Width":"32"}]}, {"from":1443938624, "to":1443931968, "details":[{"type":"table", "Width":"1"}]}, {"from":1443945280, "to":1443858752, "details":[{"type":"table", "Width":"1"}]}, {"from":1443951936, "to":1443878720, "details":[{"type":"table", "Width":"32"}]}, {"from":1443968400, "to":1443951936, "details":[{"type":"table", "Width":"32"}]}, {"from":1443975184, "to":1443951936, "details":[{"type":"table", "Width":"32"}]}, {"from":1443995024, "to":1443975184, "details":[{"type":"table", "Width":"32"}]}, {"from":1444008336, "to":1443975184, "details":[{"type":"table", "Width":"32"}]}, {"from":1444015120, "to":1443945280, "details":[{"type":"table", "Width":"1"}]}, {"from":1444034960, "to":1443931968, "details":[{"type":"table", "Width":"32"}]}, {"from":1444034960, "to":1443938624, "details":[{"type":"table", "Width":"32"}]}, {"from":1444034960, "to":1443968400, "details":[{"type":"table", "Width":"32"}]}, {"from":1444034960, "to":1443995024, "details":[{"type":"table", "Width":"32"}]}, {"from":1444034960, "to":1444008336, "details":[{"type":"table", "Width":"32"}]}, {"from":1444061584, "to":1444034960, "details":[{"type":"table", "Width":"32"}]}, {"from":1444068240, "to":1443885376, "details":[{"type":"table", "Width":"1"}]}, {"from":1444068240, "to":1443945280, "details":[{"type":"table", "Width":"1"}]}, {"from":1444094864, "to":1444068240, "details":[{"type":"table", "Width":"32"}]}, {"from":1444108176, "to":1434047840, "details":[{"type":"table", "Width":"32"}]}]}, "1070302208":{"nodes":[{"name":"Entry", "id":1145048320, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Loop Orch", "id":1158636080, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Loop Orch", "id":1443533184, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"And", "id":1443539840, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"FFwd Dest", "id":1443566464, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Select", "id":1443573248, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":92}]], "type":"inst"}, {"name":"FFwd Dest", "id":1443613056, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Exit", "id":1500734000, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1158636080, "to":1443573248, "details":[{"type":"table", "Width":"1"}]}, {"from":1158636080, "to":1500734000, "details":[{"type":"table", "Width":"1"}]}, {"from":1443533184, "to":1500734000, "details":[{"type":"table", "Width":"1"}]}, {"from":1443539840, "to":1158636080, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1443539840, "to":1443533184, "details":[{"type":"table", "Width":"1"}]}, {"from":1443539840, "to":1443573248, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1443539840, "to":1500734000, "details":[{"type":"table", "Width":"1"}]}, {"from":1443566464, "to":1443539840, "details":[{"type":"table", "Width":"1"}]}, {"from":1443573248, "to":1443539840, "details":[{"type":"table", "Width":"33"}]}, {"from":1443573248, "to":1443573248, "details":[{"type":"table", "Width":"33"}]}, {"from":1443613056, "to":1443573248, "details":[{"type":"table", "Width":"33"}]}]}, "1070480944":{"nodes":[{"name":"Exit", "id":1158893568, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"80", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Loop Orch", "id":1159083616, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"Feedback", "id":1443049088, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"?", "id":1443062544, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Loop Orch", "id":1443155664, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"And", "id":1443162528, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"FFwd Dest", "id":1443195520, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"Select", "id":1443209040, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":92}]], "type":"inst"}, {"name":"FFwd Dest", "id":1443251920, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Entry", "id":1443365216, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1159083616, "to":1158893568, "details":[{"type":"table", "Width":"1"}]}, {"from":1159083616, "to":1443062544, "details":[{"type":"table", "Width":"1"}]}, {"from":1159083616, "to":1443209040, "details":[{"type":"table", "Width":"1"}]}, {"from":1443049088, "to":1443062544, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1443062544, "to":1158893568, "details":[{"type":"table", "Width":"1"}]}, {"from":1443062544, "to":1443049088, "details":[{"type":"table", "Width":"1"}]}, {"from":1443155664, "to":1158893568, "details":[{"type":"table", "Width":"1"}]}, {"from":1443162528, "to":1158893568, "details":[{"type":"table", "Width":"1"}]}, {"from":1443162528, "to":1159083616, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1443162528, "to":1443049088, "details":[{"type":"table", "Width":"1"}]}, {"from":1443162528, "to":1443155664, "details":[{"type":"table", "Width":"1"}]}, {"from":1443162528, "to":1443209040, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1443195520, "to":1443162528, "details":[{"type":"table", "Width":"1"}]}, {"from":1443209040, "to":1443162528, "details":[{"type":"table", "Width":"33"}]}, {"from":1443209040, "to":1443209040, "details":[{"type":"table", "Width":"33"}]}, {"from":1443251920, "to":1443209040, "details":[{"type":"table", "Width":"33"}]}, {"from":1443365216, "to":1158893568, "details":[{"type":"table", "Width":"40"}]}, {"from":1443365216, "to":1159083616, "details":[{"type":"table", "Width":"40"}]}, {"from":1443365216, "to":1443062544, "details":[{"type":"table", "Width":"40"}]}]}, "1070904096":{"nodes":[{"name":"32-bit Integer Remainder", "id":1084069120, "details":[{"type":"table", "Instruction":"32-bit Integer Remainder"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":106}]], "type":"inst"}, {"name":"_R_serializer_mem_channel", "id":1144991488, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_serializer_mem_channel\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":73}]], "type":"inst"}, {"name":"Exit", "id":1418149184, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"128", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Loop Orch", "id":1432195152, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Feedback", "id":1432293776, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"Loop Orch", "id":1432531504, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":1432844976, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":99}]], "type":"inst"}, {"name":"Loop Orch", "id":1440466096, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"?", "id":1440580688, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "type":"inst"}, {"name":"FFwd Dest", "id":1440607440, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"Feedback", "id":1440680528, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_36,_addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":146}]], "type":"inst"}, {"name":"And", "id":1440926240, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":99}]], "type":"inst"}, {"name":"FFwd Dest", "id":1440932896, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"+", "id":1440952864, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1440966176, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":108}]], "type":"inst"}, {"name":"+", "id":1440979488, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":107}]], "type":"inst"}, {"name":"+", "id":1442528768, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":104}]], "type":"inst"}, {"name":"<<", "id":1442542080, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"10 (0xA)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":104}]], "type":"inst"}, {"name":"+", "id":1442548864, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":104}]], "type":"inst"}, {"name":"<<", "id":1442562176, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"9 (0x9)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":104}]], "type":"inst"}, {"name":"<<", "id":1442575360, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"8 (0x8)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":104}]], "type":"inst"}, {"name":"/", "id":1442582224, "details":[{"type":"table", "Instruction":"32-bit Integer Divide"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":104}]], "type":"inst"}, {"name":"\'_36,_addr_temp\'", "id":1442595328, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_36,_addr_temp\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":92}]], "type":"inst"}, {"name":"FFwd Dest", "id":1442621952, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]], "type":"inst"}, {"name":"Xor", "id":1442628864, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"FFwd Dest", "id":1442651792, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "type":"inst"}, {"name":"Entry", "id":1442816896, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1144991488, "to":1440966176, "details":[{"type":"table", "Width":"64"}]}, {"from":1432195152, "to":1440680528, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1432293776, "to":1440580688, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1432531504, "to":1442595328, "details":[{"type":"table", "Width":"1"}]}, {"from":1432844976, "to":1418149184, "details":[{"type":"table", "Width":"1"}]}, {"from":1440466096, "to":1418149184, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1440580688, "to":1418149184, "details":[{"type":"table", "Width":"1"}]}, {"from":1440580688, "to":1432293776, "details":[{"type":"table", "Width":"1"}]}, {"from":1440680528, "to":1442595328, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1440926240, "to":1418149184, "details":[{"type":"table", "Width":"1"}]}, {"from":1440926240, "to":1432195152, "details":[{"type":"table", "Width":"1"}]}, {"from":1440926240, "to":1432293776, "details":[{"type":"table", "Width":"1"}]}, {"from":1440926240, "to":1432531504, "details":[{"type":"table", "Width":"1"}]}, {"from":1440926240, "to":1432844976, "details":[{"type":"table", "Width":"1"}]}, {"from":1440926240, "to":1440466096, "details":[{"type":"table", "Width":"1"}]}, {"from":1440926240, "to":1440926240, "details":[{"type":"table", "Width":"1"}]}, {"from":1440932896, "to":1440926240, "details":[{"type":"table", "Width":"1"}]}, {"from":1440952864, "to":1440680528, "details":[{"type":"table", "Width":"32"}]}, {"from":1440966176, "to":1418149184, "details":[{"type":"table", "Width":"64"}]}, {"from":1440979488, "to":1440966176, "details":[{"type":"table", "Width":"32"}]}, {"from":1084069120, "to":1440979488, "details":[{"type":"table", "Width":"32"}]}, {"from":1442528768, "to":1440979488, "details":[{"type":"table", "Width":"32"}]}, {"from":1442542080, "to":1442528768, "details":[{"type":"table", "Width":"32"}]}, {"from":1442548864, "to":1442528768, "details":[{"type":"table", "Width":"32"}]}, {"from":1442562176, "to":1442548864, "details":[{"type":"table", "Width":"32"}]}, {"from":1442575360, "to":1442548864, "details":[{"type":"table", "Width":"32"}]}, {"from":1442582224, "to":1442542080, "details":[{"type":"table", "Width":"32"}]}, {"from":1442582224, "to":1442562176, "details":[{"type":"table", "Width":"32"}]}, {"from":1442582224, "to":1442575360, "details":[{"type":"table", "Width":"32"}]}, {"from":1442595328, "to":1084069120, "details":[{"type":"table", "Width":"32"}]}, {"from":1442595328, "to":1440952864, "details":[{"type":"table", "Width":"32"}]}, {"from":1442595328, "to":1084069120, "details":[{"type":"table", "Width":"32"}]}, {"from":1442595328, "to":1084069120, "details":[{"type":"table", "Width":"32"}]}, {"from":1442595328, "to":1442582224, "details":[{"type":"table", "Width":"32"}]}, {"from":1442621952, "to":1442582224, "details":[{"type":"table", "Width":"32"}]}, {"from":1442628864, "to":1418149184, "details":[{"type":"table", "Width":"1"}]}, {"from":1442651792, "to":1442628864, "details":[{"type":"table", "Width":"1"}]}, {"from":1442816896, "to":1418149184, "details":[{"type":"table", "Width":"88"}]}, {"from":1442816896, "to":1432195152, "details":[{"type":"table", "Width":"88"}]}, {"from":1442816896, "to":1432531504, "details":[{"type":"table", "Width":"88"}]}, {"from":1442816896, "to":1440466096, "details":[{"type":"table", "Width":"88"}]}, {"from":1442816896, "to":1440580688, "details":[{"type":"table", "Width":"88"}]}, {"from":1442816896, "to":1440926240, "details":[{"type":"table", "Width":"88"}]}]}, "1084498576":{"nodes":[{"name":"Loop Orch", "id":1439433376, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"Feedback", "id":1439473312, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_336,_rFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":489}]], "type":"inst"}, {"name":"And", "id":1439480096, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"FFwd Dest", "id":1439499936, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"+", "id":1439513248, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":489}]], "type":"inst"}, {"name":"Xor", "id":1439519904, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"And", "id":1439526768, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"FFwd Dest", "id":1439559840, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"And", "id":1439566496, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":215}]], "type":"inst"}, {"name":"Compare", "id":1439573408, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":214}]], "type":"inst"}, {"name":"FFwd Dest", "id":1439596272, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]], "type":"inst"}, {"name":"Compare", "id":1439602928, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":208}]], "type":"inst"}, {"name":"+", "id":1439609584, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":207}]], "type":"inst"}, {"name":"*", "id":1439616240, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"-50176 (0xFFFF3C00)"}], "type":"inst"}, {"name":"/", "id":1439622896, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"50176 (0xC400)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":209}]], "type":"inst"}, {"name":"\'_336,_rFeeder_cycle_temp\'", "id":1439629552, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_336,_rFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":205}]], "type":"inst"}, {"name":"Select", "id":1439636208, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":158}]], "type":"inst"}, {"name":"FFwd Dest", "id":1439682928, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"Loop Orch", "id":1439702768, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"Entry", "id":1439782848, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1661442944, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1439433376, "to":1661442944, "details":[{"type":"table", "Width":"1"}]}, {"from":1439473312, "to":1439629552, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1439480096, "to":1439433376, "details":[{"type":"table", "Width":"1"}]}, {"from":1439480096, "to":1439473312, "details":[{"type":"table", "Width":"1"}]}, {"from":1439480096, "to":1439636208, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1439480096, "to":1439702768, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1439480096, "to":1661442944, "details":[{"type":"table", "Width":"1"}]}, {"from":1439499936, "to":1439480096, "details":[{"type":"table", "Width":"1"}]}, {"from":1439513248, "to":1439473312, "details":[{"type":"table", "Width":"32"}]}, {"from":1439519904, "to":1661442944, "details":[{"type":"table", "Width":"1"}]}, {"from":1439526768, "to":1439519904, "details":[{"type":"table", "Width":"1"}]}, {"from":1439559840, "to":1439526768, "details":[{"type":"table", "Width":"1"}]}, {"from":1439566496, "to":1439526768, "details":[{"type":"table", "Width":"1"}]}, {"from":1439566496, "to":1661442944, "details":[{"type":"table", "Width":"1"}]}, {"from":1439573408, "to":1439566496, "details":[{"type":"table", "Width":"1"}]}, {"from":1439596272, "to":1439573408, "details":[{"type":"table", "Width":"32"}]}, {"from":1439602928, "to":1439566496, "details":[{"type":"table", "Width":"1"}]}, {"from":1439609584, "to":1439602928, "details":[{"type":"table", "Width":"32"}]}, {"from":1439616240, "to":1439609584, "details":[{"type":"table", "Width":"32"}]}, {"from":1439622896, "to":1439573408, "details":[{"type":"table", "Width":"32"}]}, {"from":1439622896, "to":1439616240, "details":[{"type":"table", "Width":"32"}]}, {"from":1439629552, "to":1439513248, "details":[{"type":"table", "Width":"32"}]}, {"from":1439629552, "to":1439609584, "details":[{"type":"table", "Width":"32"}]}, {"from":1439629552, "to":1439622896, "details":[{"type":"table", "Width":"32"}]}, {"from":1439629552, "to":1661442944, "details":[{"type":"table", "Width":"32"}]}, {"from":1439636208, "to":1439480096, "details":[{"type":"table", "Width":"33"}]}, {"from":1439636208, "to":1439636208, "details":[{"type":"table", "Width":"33"}]}, {"from":1439682928, "to":1439636208, "details":[{"type":"table", "Width":"33"}]}, {"from":1439702768, "to":1439629552, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1439702768, "to":1439636208, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1439702768, "to":1661442944, "reverse":1, "details":[{"type":"table", "Width":"1"}]}]}, "1085394432":{"nodes":[{"name":"+", "id":1144913344, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"50176 (0xC400)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":201}]], "type":"inst"}, {"name":"Exit", "id":1200352144, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":1432590896, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]], "type":"inst"}, {"name":"FFwd Src", "id":1439890976, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"FFwd Src", "id":1439917680, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"FFwd Src", "id":1439924128, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]], "type":"inst"}, {"name":"+", "id":1439930784, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"+", "id":1439944096, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"Select", "id":1439950752, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"Compare", "id":1439957408, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"Compare", "id":1439964064, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "type":"inst"}, {"name":"<<", "id":1439970720, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"15 (0xF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]], "type":"inst"}, {"name":"+", "id":1439977376, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]], "type":"inst"}, {"name":"<<", "id":1439990688, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]], "type":"inst"}, {"name":"<<", "id":1440004000, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"10 (0xA)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]], "type":"inst"}, {"name":"*", "id":1440010656, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]], "type":"inst"}, {"name":"/", "id":1440017440, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":198}]], "type":"inst"}, {"name":"_H_extent_0", "id":1440037280, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":155}]], "type":"inst"}, {"name":"/", "id":1440043936, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":197}]], "type":"inst"}, {"name":"_R_extent_1", "id":1440103264, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":156}]], "type":"inst"}, {"name":"Entry", "id":1440109920, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1144913344, "to":1439950752, "details":[{"type":"table", "Width":"32"}]}, {"from":1144913344, "to":1439957408, "details":[{"type":"table", "Width":"32"}]}, {"from":1144913344, "to":1439964064, "details":[{"type":"table", "Width":"32"}]}, {"from":1432590896, "to":1144913344, "details":[{"type":"table", "Width":"32"}]}, {"from":1439930784, "to":1439890976, "details":[{"type":"table", "Width":"33"}]}, {"from":1439944096, "to":1439930784, "details":[{"type":"table", "Width":"32"}]}, {"from":1439950752, "to":1439944096, "details":[{"type":"table", "Width":"32"}]}, {"from":1439957408, "to":1439950752, "details":[{"type":"table", "Width":"1"}]}, {"from":1439964064, "to":1439917680, "details":[{"type":"table", "Width":"1"}]}, {"from":1439970720, "to":1432590896, "details":[{"type":"table", "Width":"32"}]}, {"from":1439977376, "to":1432590896, "details":[{"type":"table", "Width":"32"}]}, {"from":1439990688, "to":1439977376, "details":[{"type":"table", "Width":"32"}]}, {"from":1440004000, "to":1439977376, "details":[{"type":"table", "Width":"32"}]}, {"from":1440010656, "to":1439924128, "details":[{"type":"table", "Width":"32"}]}, {"from":1440010656, "to":1439970720, "details":[{"type":"table", "Width":"32"}]}, {"from":1440010656, "to":1439990688, "details":[{"type":"table", "Width":"32"}]}, {"from":1440010656, "to":1440004000, "details":[{"type":"table", "Width":"32"}]}, {"from":1440017440, "to":1440010656, "details":[{"type":"table", "Width":"32"}]}, {"from":1440037280, "to":1440017440, "details":[{"type":"table", "Width":"32"}]}, {"from":1440043936, "to":1440010656, "details":[{"type":"table", "Width":"32"}]}, {"from":1440103264, "to":1440043936, "details":[{"type":"table", "Width":"32"}]}]}, "1092467968":{"nodes":[{"name":"Loop Orch", "id":1121753472, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Feedback", "id":1121781024, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"?", "id":1121787472, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"And", "id":1121868800, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"Loop Orch", "id":1121869200, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"FFwd Dest", "id":1121956464, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"Select", "id":1121970496, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1328}]], "type":"inst"}, {"name":"FFwd Dest", "id":1121997424, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Entry", "id":1122092192, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1444608496, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"80", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1121753472, "to":1121787472, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1121753472, "to":1121970496, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1121753472, "to":1444608496, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1121781024, "to":1121787472, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1121787472, "to":1121781024, "details":[{"type":"table", "Width":"1"}]}, {"from":1121787472, "to":1444608496, "details":[{"type":"table", "Width":"1"}]}, {"from":1121868800, "to":1121753472, "details":[{"type":"table", "Width":"1"}]}, {"from":1121868800, "to":1121781024, "details":[{"type":"table", "Width":"1"}]}, {"from":1121868800, "to":1121869200, "details":[{"type":"table", "Width":"1"}]}, {"from":1121868800, "to":1121970496, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1121868800, "to":1444608496, "details":[{"type":"table", "Width":"1"}]}, {"from":1121869200, "to":1444608496, "details":[{"type":"table", "Width":"1"}]}, {"from":1121956464, "to":1121868800, "details":[{"type":"table", "Width":"1"}]}, {"from":1121970496, "to":1121868800, "details":[{"type":"table", "Width":"33"}]}, {"from":1121970496, "to":1121970496, "details":[{"type":"table", "Width":"33"}]}, {"from":1121997424, "to":1121970496, "details":[{"type":"table", "Width":"33"}]}, {"from":1122092192, "to":1121753472, "details":[{"type":"table", "Width":"40"}]}, {"from":1122092192, "to":1121787472, "details":[{"type":"table", "Width":"40"}]}, {"from":1122092192, "to":1444608496, "details":[{"type":"table", "Width":"40"}]}]}, "1093207504":{"nodes":[], "links":[], "message":"Graph contains too many nodes to render."}, "1207274992":{"nodes":[{"name":"Select", "id":1069312144, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":501}]], "type":"inst"}, {"name":"?", "id":1153292768, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"FFwd Dest", "id":1193378224, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"And", "id":1195393584, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"Loop Orch", "id":1195393888, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"Loop Orch", "id":1215597824, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"FFwd Dest", "id":1229524912, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"Entry", "id":1450627728, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Feedback", "id":1463332608, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"Exit", "id":1776451648, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"80", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1069312144, "to":1069312144, "details":[{"type":"table", "Width":"33"}]}, {"from":1069312144, "to":1195393584, "details":[{"type":"table", "Width":"33"}]}, {"from":1153292768, "to":1463332608, "details":[{"type":"table", "Width":"1"}]}, {"from":1153292768, "to":1776451648, "details":[{"type":"table", "Width":"1"}]}, {"from":1193378224, "to":1195393584, "details":[{"type":"table", "Width":"1"}]}, {"from":1195393584, "to":1069312144, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1195393584, "to":1195393888, "details":[{"type":"table", "Width":"1"}]}, {"from":1195393584, "to":1215597824, "details":[{"type":"table", "Width":"1"}]}, {"from":1195393584, "to":1463332608, "details":[{"type":"table", "Width":"1"}]}, {"from":1195393584, "to":1776451648, "details":[{"type":"table", "Width":"1"}]}, {"from":1195393888, "to":1776451648, "details":[{"type":"table", "Width":"1"}]}, {"from":1215597824, "to":1069312144, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1215597824, "to":1153292768, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1215597824, "to":1776451648, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1229524912, "to":1069312144, "details":[{"type":"table", "Width":"33"}]}, {"from":1450627728, "to":1153292768, "details":[{"type":"table", "Width":"40"}]}, {"from":1450627728, "to":1215597824, "details":[{"type":"table", "Width":"40"}]}, {"from":1450627728, "to":1776451648, "details":[{"type":"table", "Width":"40"}]}, {"from":1463332608, "to":1153292768, "reverse":1, "details":[{"type":"table", "Width":"1"}]}]}, "1207461904":{"nodes":[], "links":[], "message":"Graph contains too many nodes to render."}, "1210200224":{"nodes":[{"name":"Exit", "id":1152554224, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"_R_extent_1", "id":1489482816, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":527}]], "type":"inst"}, {"name":"FFwd Src", "id":1578525744, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"FFwd Src", "id":1599047008, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]], "type":"inst"}, {"name":"Select", "id":1605536144, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"+", "id":1605536448, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"Entry", "id":1610966992, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":1640330656, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"/", "id":1643586768, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":545}]], "type":"inst"}, {"name":"_H_extent_0", "id":1643587072, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":526}]], "type":"inst"}, {"name":"<<", "id":1706268288, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]], "type":"inst"}, {"name":"Compare", "id":1708341696, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"Compare", "id":1708342000, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"/", "id":1709036512, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":546}]], "type":"inst"}, {"name":"+", "id":1793520448, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]], "type":"inst"}, {"name":"+", "id":1794645120, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]], "type":"inst"}, {"name":"+", "id":1794645424, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"50176 (0xC400)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":549}]], "type":"inst"}, {"name":"*", "id":1795163488, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]], "type":"inst"}, {"name":"<<", "id":1795163792, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"10 (0xA)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]], "type":"inst"}, {"name":"<<", "id":1796577216, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"15 (0xF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]], "type":"inst"}, {"name":"FFwd Src", "id":1898617392, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}], "links":[{"from":1489482816, "to":1643586768, "details":[{"type":"table", "Width":"32"}]}, {"from":1605536144, "to":1605536448, "details":[{"type":"table", "Width":"32"}]}, {"from":1605536448, "to":1640330656, "details":[{"type":"table", "Width":"32"}]}, {"from":1640330656, "to":1578525744, "details":[{"type":"table", "Width":"33"}]}, {"from":1643586768, "to":1795163488, "details":[{"type":"table", "Width":"32"}]}, {"from":1643587072, "to":1709036512, "details":[{"type":"table", "Width":"32"}]}, {"from":1706268288, "to":1793520448, "details":[{"type":"table", "Width":"32"}]}, {"from":1708341696, "to":1898617392, "details":[{"type":"table", "Width":"1"}]}, {"from":1708342000, "to":1605536144, "details":[{"type":"table", "Width":"1"}]}, {"from":1709036512, "to":1795163488, "details":[{"type":"table", "Width":"32"}]}, {"from":1793520448, "to":1794645120, "details":[{"type":"table", "Width":"32"}]}, {"from":1794645120, "to":1794645424, "details":[{"type":"table", "Width":"32"}]}, {"from":1794645424, "to":1605536144, "details":[{"type":"table", "Width":"32"}]}, {"from":1794645424, "to":1708341696, "details":[{"type":"table", "Width":"32"}]}, {"from":1794645424, "to":1708342000, "details":[{"type":"table", "Width":"32"}]}, {"from":1795163488, "to":1599047008, "details":[{"type":"table", "Width":"32"}]}, {"from":1795163488, "to":1706268288, "details":[{"type":"table", "Width":"32"}]}, {"from":1795163488, "to":1795163792, "details":[{"type":"table", "Width":"32"}]}, {"from":1795163488, "to":1796577216, "details":[{"type":"table", "Width":"32"}]}, {"from":1795163792, "to":1793520448, "details":[{"type":"table", "Width":"32"}]}, {"from":1796577216, "to":1794645120, "details":[{"type":"table", "Width":"32"}]}]}, "1221131168":{"nodes":[{"name":"_H_extent_0", "id":1076784912, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":496}]], "type":"inst"}, {"name":"+", "id":1203674096, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"+", "id":1206736128, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]], "type":"inst"}, {"name":"<<", "id":1206736432, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"12 (0xC)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]], "type":"inst"}, {"name":"+", "id":1226548240, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"+", "id":1228217664, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"Compare", "id":1228217968, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"+", "id":1229953808, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]], "type":"inst"}, {"name":"And", "id":1229954112, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"Compare", "id":1235322080, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"Select", "id":1235322384, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"FFwd Src", "id":1241661280, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"<<", "id":1246649024, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"10 (0xA)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]], "type":"inst"}, {"name":"Compare", "id":1255378304, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"<<", "id":1255378608, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"8 (0x8)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]], "type":"inst"}, {"name":"/", "id":1283451968, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":502}]], "type":"inst"}, {"name":"_R_extent_1", "id":1283452272, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":497}]], "type":"inst"}, {"name":"Select", "id":1288010432, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"+", "id":1288010736, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"FFwd Src", "id":1437008224, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"FFwd Src", "id":1441179008, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"FFwd Src", "id":1442395824, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"/", "id":1442698512, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]], "type":"inst"}, {"name":"_H_extent_0", "id":1442698816, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":496}]], "type":"inst"}, {"name":"Compare", "id":1445275328, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"FFwd Src", "id":1446529360, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]], "type":"inst"}, {"name":"Entry", "id":1458158464, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1766246144, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"_R_extent_1", "id":1786120320, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":497}]], "type":"inst"}], "links":[{"from":1076784912, "to":1442698512, "details":[{"type":"table", "Width":"32"}]}, {"from":1203674096, "to":1442395824, "details":[{"type":"table", "Width":"33"}]}, {"from":1206736128, "to":1229953808, "details":[{"type":"table", "Width":"32"}]}, {"from":1206736432, "to":1229953808, "details":[{"type":"table", "Width":"32"}]}, {"from":1226548240, "to":1228217664, "details":[{"type":"table", "Width":"32"}]}, {"from":1228217664, "to":1441179008, "details":[{"type":"table", "Width":"33"}]}, {"from":1228217968, "to":1288010432, "details":[{"type":"table", "Width":"1"}]}, {"from":1229953808, "to":1446529360, "details":[{"type":"table", "Width":"32"}]}, {"from":1229954112, "to":1437008224, "details":[{"type":"table", "Width":"1"}]}, {"from":1235322080, "to":1235322384, "details":[{"type":"table", "Width":"1"}]}, {"from":1235322384, "to":1226548240, "details":[{"type":"table", "Width":"32"}]}, {"from":1246649024, "to":1206736128, "details":[{"type":"table", "Width":"32"}]}, {"from":1255378304, "to":1229954112, "details":[{"type":"table", "Width":"1"}]}, {"from":1255378608, "to":1206736128, "details":[{"type":"table", "Width":"32"}]}, {"from":1283451968, "to":1228217968, "details":[{"type":"table", "Width":"32"}]}, {"from":1283451968, "to":1288010432, "details":[{"type":"table", "Width":"32"}]}, {"from":1283452272, "to":1445275328, "details":[{"type":"table", "Width":"32"}]}, {"from":1288010432, "to":1288010736, "details":[{"type":"table", "Width":"32"}]}, {"from":1288010736, "to":1203674096, "details":[{"type":"table", "Width":"32"}]}, {"from":1442698512, "to":1206736432, "details":[{"type":"table", "Width":"32"}]}, {"from":1442698512, "to":1235322080, "details":[{"type":"table", "Width":"32"}]}, {"from":1442698512, "to":1235322384, "details":[{"type":"table", "Width":"32"}]}, {"from":1442698512, "to":1246649024, "details":[{"type":"table", "Width":"32"}]}, {"from":1442698512, "to":1255378608, "details":[{"type":"table", "Width":"32"}]}, {"from":1442698816, "to":1255378304, "details":[{"type":"table", "Width":"32"}]}, {"from":1445275328, "to":1229954112, "details":[{"type":"table", "Width":"1"}]}, {"from":1445275328, "to":1241661280, "details":[{"type":"table", "Width":"1"}]}, {"from":1786120320, "to":1283451968, "details":[{"type":"table", "Width":"32"}]}]}, "1276575632":{"nodes":[{"name":"FFwd Dest", "id":1125471664, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"FFwd Dest", "id":1130081040, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"Select", "id":1130344464, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":501}]], "type":"inst"}, {"name":"Loop Orch", "id":1131145344, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"And", "id":1153109376, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"Loop Orch", "id":1153109680, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"Entry", "id":1796035376, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1796813872, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1125471664, "to":1153109376, "details":[{"type":"table", "Width":"1"}]}, {"from":1130081040, "to":1130344464, "details":[{"type":"table", "Width":"33"}]}, {"from":1130344464, "to":1130344464, "details":[{"type":"table", "Width":"33"}]}, {"from":1130344464, "to":1153109376, "details":[{"type":"table", "Width":"33"}]}, {"from":1131145344, "to":1130344464, "details":[{"type":"table", "Width":"1"}]}, {"from":1131145344, "to":1796813872, "details":[{"type":"table", "Width":"1"}]}, {"from":1153109376, "to":1130344464, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1153109376, "to":1131145344, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1153109376, "to":1153109680, "details":[{"type":"table", "Width":"1"}]}, {"from":1153109376, "to":1796813872, "details":[{"type":"table", "Width":"1"}]}, {"from":1153109680, "to":1796813872, "details":[{"type":"table", "Width":"1"}]}]}, "1289340128":{"nodes":[{"name":"32-bit Integer Remainder", "id":1092427072, "details":[{"type":"table", "Instruction":"32-bit Integer Remainder"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":513}]], "type":"inst"}, {"name":"Loop Orch", "id":1098968352, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Entry", "id":1162398768, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Feedback", "id":1407576752, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"Loop Orch", "id":1489531952, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"Loop Orch", "id":1566699504, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"FFwd Dest", "id":1571357360, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]], "type":"inst"}, {"name":"?", "id":1578307120, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578600240, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578618864, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"Feedback", "id":1609080992, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_344,_addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":517}]], "type":"inst"}, {"name":"Loop Orch", "id":1613396432, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":508}]], "type":"inst"}, {"name":"+", "id":1619805424, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":517}]], "type":"inst"}, {"name":"FFwd Dest", "id":1691353520, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"Exit", "id":1795392464, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"128", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"_H_serializer_mem_channel", "id":1881994528, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_serializer_mem_channel\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":498}]], "type":"inst"}, {"name":"Xor", "id":1883193552, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "type":"inst"}, {"name":"\'_344,_addr_temp\'", "id":1891162240, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_344,_addr_temp\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":501}]], "type":"inst"}, {"name":"And", "id":1906495040, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":508}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1932131968, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":514}]], "type":"inst"}], "links":[{"from":1098968352, "to":1891162240, "details":[{"type":"table", "Width":"1"}]}, {"from":1162398768, "to":1098968352, "details":[{"type":"table", "Width":"88"}]}, {"from":1162398768, "to":1489531952, "details":[{"type":"table", "Width":"88"}]}, {"from":1162398768, "to":1566699504, "details":[{"type":"table", "Width":"88"}]}, {"from":1162398768, "to":1578307120, "details":[{"type":"table", "Width":"88"}]}, {"from":1162398768, "to":1795392464, "details":[{"type":"table", "Width":"88"}]}, {"from":1162398768, "to":1906495040, "details":[{"type":"table", "Width":"88"}]}, {"from":1407576752, "to":1578307120, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1489531952, "to":1609080992, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1566699504, "to":1795392464, "details":[{"type":"table", "Width":"1"}]}, {"from":1571357360, "to":1092427072, "details":[{"type":"table", "Width":"32"}]}, {"from":1571357360, "to":1092427072, "details":[{"type":"table", "Width":"32"}]}, {"from":1571357360, "to":1092427072, "details":[{"type":"table", "Width":"32"}]}, {"from":1578307120, "to":1407576752, "details":[{"type":"table", "Width":"1"}]}, {"from":1578307120, "to":1795392464, "details":[{"type":"table", "Width":"1"}]}, {"from":1578618864, "to":1906495040, "details":[{"type":"table", "Width":"1"}]}, {"from":1609080992, "to":1891162240, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1613396432, "to":1795392464, "details":[{"type":"table", "Width":"1"}]}, {"from":1619805424, "to":1609080992, "details":[{"type":"table", "Width":"32"}]}, {"from":1691353520, "to":1883193552, "details":[{"type":"table", "Width":"1"}]}, {"from":1881994528, "to":1932131968, "details":[{"type":"table", "Width":"64"}]}, {"from":1883193552, "to":1795392464, "details":[{"type":"table", "Width":"1"}]}, {"from":1092427072, "to":1932131968, "details":[{"type":"table", "Width":"32"}]}, {"from":1891162240, "to":1092427072, "details":[{"type":"table", "Width":"32"}]}, {"from":1891162240, "to":1092427072, "details":[{"type":"table", "Width":"32"}]}, {"from":1891162240, "to":1092427072, "details":[{"type":"table", "Width":"32"}]}, {"from":1891162240, "to":1619805424, "details":[{"type":"table", "Width":"32"}]}, {"from":1906495040, "to":1098968352, "details":[{"type":"table", "Width":"1"}]}, {"from":1906495040, "to":1407576752, "details":[{"type":"table", "Width":"1"}]}, {"from":1906495040, "to":1489531952, "details":[{"type":"table", "Width":"1"}]}, {"from":1906495040, "to":1566699504, "details":[{"type":"table", "Width":"1"}]}, {"from":1906495040, "to":1613396432, "details":[{"type":"table", "Width":"1"}]}, {"from":1906495040, "to":1795392464, "details":[{"type":"table", "Width":"1"}]}, {"from":1906495040, "to":1906495040, "details":[{"type":"table", "Width":"1"}]}, {"from":1932131968, "to":1795392464, "details":[{"type":"table", "Width":"64"}]}]}, "1297928032":{"nodes":[{"name":"FFwd Dest", "id":1092531584, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]], "type":"inst"}, {"name":"Exit", "id":1152500352, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Loop Orch", "id":1152538240, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"\'_456,_hFeeder_cycle_temp\'", "id":1152568432, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_456,_hFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":533}]], "type":"inst"}, {"name":"Select", "id":1574056944, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":529}]], "type":"inst"}, {"name":"+", "id":1585905024, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":682}]], "type":"inst"}, {"name":"And", "id":1608515568, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"Feedback", "id":1608515872, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_456,_hFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":682}]], "type":"inst"}, {"name":"And", "id":1683569136, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"Loop Orch", "id":1686252576, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"FFwd Dest", "id":1693102656, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"/", "id":1706499696, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"50176 (0xC400)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":557}]], "type":"inst"}, {"name":"*", "id":1706500000, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"-50176 (0xFFFF3C00)"}], "type":"inst"}, {"name":"+", "id":1709576400, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":555}]], "type":"inst"}, {"name":"Compare", "id":1709576704, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":556}]], "type":"inst"}, {"name":"FFwd Dest", "id":1812399616, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"Entry", "id":1825667872, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Compare", "id":1878375024, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":562}]], "type":"inst"}, {"name":"And", "id":1878375328, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":563}]], "type":"inst"}, {"name":"FFwd Dest", "id":1886680496, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"Xor", "id":1901921696, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "type":"inst"}, {"name":"reg", "id":1901922000, "details":[{"type":"table", "Instruction":"reg"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":596}]], "type":"inst"}], "links":[{"from":1092531584, "to":1878375024, "details":[{"type":"table", "Width":"32"}]}, {"from":1152538240, "to":1152500352, "details":[{"type":"table", "Width":"1"}]}, {"from":1152538240, "to":1152568432, "details":[{"type":"table", "Width":"1"}]}, {"from":1152538240, "to":1574056944, "details":[{"type":"table", "Width":"1"}]}, {"from":1152568432, "to":1585905024, "details":[{"type":"table", "Width":"32"}]}, {"from":1152568432, "to":1706499696, "details":[{"type":"table", "Width":"32"}]}, {"from":1152568432, "to":1709576400, "details":[{"type":"table", "Width":"32"}]}, {"from":1152568432, "to":1901922000, "details":[{"type":"table", "Width":"32"}]}, {"from":1574056944, "to":1574056944, "details":[{"type":"table", "Width":"33"}]}, {"from":1574056944, "to":1608515568, "details":[{"type":"table", "Width":"33"}]}, {"from":1585905024, "to":1608515872, "details":[{"type":"table", "Width":"32"}]}, {"from":1608515568, "to":1152500352, "details":[{"type":"table", "Width":"1"}]}, {"from":1608515568, "to":1152538240, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1608515568, "to":1574056944, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1608515568, "to":1608515872, "details":[{"type":"table", "Width":"1"}]}, {"from":1608515568, "to":1686252576, "details":[{"type":"table", "Width":"1"}]}, {"from":1608515872, "to":1152568432, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1683569136, "to":1901921696, "details":[{"type":"table", "Width":"1"}]}, {"from":1686252576, "to":1152500352, "details":[{"type":"table", "Width":"1"}]}, {"from":1693102656, "to":1608515568, "details":[{"type":"table", "Width":"1"}]}, {"from":1706499696, "to":1706500000, "details":[{"type":"table", "Width":"32"}]}, {"from":1706499696, "to":1878375024, "details":[{"type":"table", "Width":"32"}]}, {"from":1706500000, "to":1709576400, "details":[{"type":"table", "Width":"32"}]}, {"from":1709576400, "to":1709576704, "details":[{"type":"table", "Width":"32"}]}, {"from":1709576704, "to":1878375328, "details":[{"type":"table", "Width":"1"}]}, {"from":1812399616, "to":1574056944, "details":[{"type":"table", "Width":"33"}]}, {"from":1878375024, "to":1878375328, "details":[{"type":"table", "Width":"1"}]}, {"from":1878375328, "to":1152500352, "details":[{"type":"table", "Width":"1"}]}, {"from":1878375328, "to":1683569136, "details":[{"type":"table", "Width":"1"}]}, {"from":1886680496, "to":1683569136, "details":[{"type":"table", "Width":"1"}]}, {"from":1901921696, "to":1152500352, "details":[{"type":"table", "Width":"1"}]}, {"from":1901922000, "to":1152500352, "details":[{"type":"table", "Width":"32"}]}]}, "1562271072":{"nodes":[], "links":[], "message":"Graph contains too many nodes to render."}, "1573153552":{"nodes":[{"name":"Entry", "id":1059607360, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1444148112, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1059607360, "to":1444148112, "details":[{"type":"table", "Width":"64"}]}]}, "1573208080":{"nodes":[{"name":"Feedback", "id":1059671600, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_819,_addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1343}]], "type":"inst"}, {"name":"+", "id":1059678816, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1343}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1059692256, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1341}]], "type":"inst"}, {"name":"_unloader_mem_channel", "id":1059711872, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_unloader_mem_channel\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1324}]], "type":"inst"}, {"name":"\'_819,_addr_temp\'", "id":1059745872, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_819,_addr_temp\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1328}]], "type":"inst"}, {"name":"Entry", "id":1059752736, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1444243184, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1059671600, "to":1059745872, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1059678816, "to":1059671600, "details":[{"type":"table", "Width":"32"}]}, {"from":1059692256, "to":1444243184, "details":[{"type":"table", "Width":"64"}]}, {"from":1059711872, "to":1059692256, "details":[{"type":"table", "Width":"64"}]}, {"from":1059745872, "to":1059678816, "details":[{"type":"table", "Width":"32"}]}, {"from":1059745872, "to":1059692256, "details":[{"type":"table", "Width":"32"}]}, {"from":1059752736, "to":1059671600, "details":[{"type":"table", "Width":"24"}]}, {"from":1059752736, "to":1059745872, "details":[{"type":"table", "Width":"24"}]}]}, "1573544336":{"nodes":[{"name":"Loop Orch", "id":1121064704, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"And", "id":1121069744, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1335}]], "type":"inst"}, {"name":"FFwd Dest", "id":1121288912, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"FFwd Dest", "id":1121405296, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"Loop Orch", "id":1121438992, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Entry", "id":1121534096, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Feedback", "id":1121632672, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"FFwd Dest", "id":1121931616, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"Loop Orch", "id":1122736544, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"?", "id":1123387808, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Xor", "id":1124214784, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"Loop Orch", "id":1124858080, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1335}]], "type":"inst"}, {"name":"Exit", "id":1444356256, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"88", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1121064704, "to":1444356256, "details":[{"type":"table", "Width":"1"}]}, {"from":1121069744, "to":1121064704, "details":[{"type":"table", "Width":"1"}]}, {"from":1121069744, "to":1121069744, "details":[{"type":"table", "Width":"1"}]}, {"from":1121069744, "to":1121438992, "details":[{"type":"table", "Width":"1"}]}, {"from":1121069744, "to":1121632672, "details":[{"type":"table", "Width":"1"}]}, {"from":1121069744, "to":1122736544, "details":[{"type":"table", "Width":"1"}]}, {"from":1121069744, "to":1124858080, "details":[{"type":"table", "Width":"1"}]}, {"from":1121069744, "to":1444356256, "details":[{"type":"table", "Width":"1"}]}, {"from":1121288912, "to":1121069744, "details":[{"type":"table", "Width":"1"}]}, {"from":1121405296, "to":1124214784, "details":[{"type":"table", "Width":"1"}]}, {"from":1121438992, "to":1444356256, "details":[{"type":"table", "Width":"1"}]}, {"from":1121534096, "to":1121064704, "details":[{"type":"table", "Width":"88"}]}, {"from":1121534096, "to":1121069744, "details":[{"type":"table", "Width":"88"}]}, {"from":1121534096, "to":1121438992, "details":[{"type":"table", "Width":"88"}]}, {"from":1121534096, "to":1122736544, "details":[{"type":"table", "Width":"88"}]}, {"from":1121534096, "to":1123387808, "details":[{"type":"table", "Width":"88"}]}, {"from":1121534096, "to":1444356256, "details":[{"type":"table", "Width":"88"}]}, {"from":1121632672, "to":1123387808, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1122736544, "to":1444356256, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1123387808, "to":1121632672, "details":[{"type":"table", "Width":"1"}]}, {"from":1123387808, "to":1444356256, "details":[{"type":"table", "Width":"1"}]}, {"from":1124214784, "to":1444356256, "details":[{"type":"table", "Width":"1"}]}, {"from":1124858080, "to":1444356256, "details":[{"type":"table", "Width":"1"}]}]}, "1597952816":{"nodes":[{"name":"Exit", "id":1110871088, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"104", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Feedback", "id":1132205568, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Loop Orch", "id":1194001376, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1202258944, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Entry", "id":1204224384, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":1214444480, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"And", "id":1215008032, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Loop Orch", "id":1246297664, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Select", "id":1248990704, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":693}]], "type":"inst"}, {"name":"?", "id":1269283968, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"?", "id":1436437936, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Feedback", "id":1445673328, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Loop Orch", "id":1450601104, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}], "links":[{"from":1132205568, "to":1269283968, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1194001376, "to":1110871088, "details":[{"type":"table", "Width":"1"}]}, {"from":1202258944, "to":1215008032, "details":[{"type":"table", "Width":"1"}]}, {"from":1204224384, "to":1110871088, "details":[{"type":"table", "Width":"56"}]}, {"from":1204224384, "to":1246297664, "details":[{"type":"table", "Width":"56"}]}, {"from":1204224384, "to":1248990704, "details":[{"type":"table", "Width":"56"}]}, {"from":1204224384, "to":1269283968, "details":[{"type":"table", "Width":"56"}]}, {"from":1204224384, "to":1436437936, "details":[{"type":"table", "Width":"56"}]}, {"from":1204224384, "to":1450601104, "details":[{"type":"table", "Width":"56"}]}, {"from":1214444480, "to":1248990704, "details":[{"type":"table", "Width":"33"}]}, {"from":1215008032, "to":1110871088, "details":[{"type":"table", "Width":"1"}]}, {"from":1215008032, "to":1132205568, "details":[{"type":"table", "Width":"1"}]}, {"from":1215008032, "to":1194001376, "details":[{"type":"table", "Width":"1"}]}, {"from":1215008032, "to":1246297664, "details":[{"type":"table", "Width":"1"}]}, {"from":1215008032, "to":1248990704, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1215008032, "to":1445673328, "details":[{"type":"table", "Width":"1"}]}, {"from":1215008032, "to":1450601104, "details":[{"type":"table", "Width":"1"}]}, {"from":1246297664, "to":1110871088, "details":[{"type":"table", "Width":"1"}]}, {"from":1248990704, "to":1215008032, "details":[{"type":"table", "Width":"33"}]}, {"from":1248990704, "to":1248990704, "details":[{"type":"table", "Width":"33"}]}, {"from":1269283968, "to":1110871088, "details":[{"type":"table", "Width":"1"}]}, {"from":1269283968, "to":1132205568, "details":[{"type":"table", "Width":"1"}]}, {"from":1436437936, "to":1110871088, "details":[{"type":"table", "Width":"1"}]}, {"from":1436437936, "to":1445673328, "details":[{"type":"table", "Width":"1"}]}, {"from":1445673328, "to":1436437936, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1450601104, "to":1110871088, "details":[{"type":"table", "Width":"1"}]}]}, "1630581360":{"nodes":[{"name":"FFwd Dest", "id":1069657872, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1069801168, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1069837120, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1074559008, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1076222288, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1076240832, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1076769616, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1076949312, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1077119776, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1077709424, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1078178928, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1084274784, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"?", "id":1105724112, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Loop Orch", "id":1120410400, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":1131283440, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"?", "id":1131283792, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Entry", "id":1131648272, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":1132927152, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Exit", "id":1141917888, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":1194005184, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1194587376, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1195949024, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1198212896, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1199283536, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1199338992, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1199693120, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1199711536, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1199729952, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1200525008, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1200649760, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1201068416, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1202034400, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1202296672, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1202377264, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1202547280, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Loop Orch", "id":1202948608, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":735}]], "type":"inst"}, {"name":"FFwd Dest", "id":1203051120, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1203152400, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1203186784, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1203211072, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1203309248, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1203418128, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1204412992, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1204492256, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1204524720, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1206681152, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1211520976, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1211601472, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1211700256, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1211743776, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1212284800, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1212585248, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1212657840, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1212702016, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1212762416, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1212906992, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1212925296, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1213221728, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Loop Orch", "id":1213320832, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1213376512, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1213438640, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1213853232, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1214205936, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Feedback", "id":1214230240, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"FFwd Dest", "id":1214591936, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Feedback", "id":1214754592, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"FFwd Dest", "id":1214885344, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1214913088, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1214989872, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1215355136, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1215438624, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1215461152, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1215928272, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1216156432, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1216731936, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1216789392, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1217002624, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1217088208, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1217580512, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1217770544, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1219676176, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1219953392, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1220854080, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1223338608, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1224558144, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1225087840, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1226344976, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1229716384, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1230222528, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1230360368, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1233447136, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1233544304, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1233668688, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1235026000, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1239458304, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1241507648, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1244382672, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1246539792, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1249171616, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1249226448, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1252792608, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1253363808, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1253569568, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1257181648, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1265638976, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1278818704, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1285672672, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1286021952, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"?", "id":1286364464, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"FFwd Dest", "id":1290925776, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1372032976, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1432411200, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"And", "id":1438273264, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":735}]], "type":"inst"}, {"name":"Xor", "id":1444761408, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Feedback", "id":1447896336, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}], "links":[{"from":1105724112, "to":1141917888, "details":[{"type":"table", "Width":"1"}]}, {"from":1105724112, "to":1214230240, "details":[{"type":"table", "Width":"1"}]}, {"from":1120410400, "to":1141917888, "details":[{"type":"table", "Width":"1"}]}, {"from":1131283440, "to":1141917888, "details":[{"type":"table", "Width":"1"}]}, {"from":1131283792, "to":1141917888, "details":[{"type":"table", "Width":"1"}]}, {"from":1131283792, "to":1447896336, "details":[{"type":"table", "Width":"1"}]}, {"from":1131648272, "to":1105724112, "details":[{"type":"table", "Width":"112"}]}, {"from":1131648272, "to":1120410400, "details":[{"type":"table", "Width":"112"}]}, {"from":1131648272, "to":1131283440, "details":[{"type":"table", "Width":"112"}]}, {"from":1131648272, "to":1131283792, "details":[{"type":"table", "Width":"112"}]}, {"from":1131648272, "to":1141917888, "details":[{"type":"table", "Width":"112"}]}, {"from":1131648272, "to":1213320832, "details":[{"type":"table", "Width":"112"}]}, {"from":1131648272, "to":1286364464, "details":[{"type":"table", "Width":"112"}]}, {"from":1131648272, "to":1438273264, "details":[{"type":"table", "Width":"112"}]}, {"from":1132927152, "to":1444761408, "details":[{"type":"table", "Width":"1"}]}, {"from":1202948608, "to":1141917888, "details":[{"type":"table", "Width":"1"}]}, {"from":1213320832, "to":1141917888, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1214230240, "to":1105724112, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1214754592, "to":1286364464, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1286364464, "to":1141917888, "details":[{"type":"table", "Width":"1"}]}, {"from":1286364464, "to":1214754592, "details":[{"type":"table", "Width":"1"}]}, {"from":1432411200, "to":1438273264, "details":[{"type":"table", "Width":"1"}]}, {"from":1438273264, "to":1120410400, "details":[{"type":"table", "Width":"1"}]}, {"from":1438273264, "to":1131283440, "details":[{"type":"table", "Width":"1"}]}, {"from":1438273264, "to":1141917888, "details":[{"type":"table", "Width":"1"}]}, {"from":1438273264, "to":1202948608, "details":[{"type":"table", "Width":"1"}]}, {"from":1438273264, "to":1213320832, "details":[{"type":"table", "Width":"1"}]}, {"from":1438273264, "to":1214230240, "details":[{"type":"table", "Width":"1"}]}, {"from":1438273264, "to":1214754592, "details":[{"type":"table", "Width":"1"}]}, {"from":1438273264, "to":1438273264, "details":[{"type":"table", "Width":"1"}]}, {"from":1438273264, "to":1447896336, "details":[{"type":"table", "Width":"1"}]}, {"from":1444761408, "to":1141917888, "details":[{"type":"table", "Width":"1"}]}, {"from":1447896336, "to":1131283792, "reverse":1, "details":[{"type":"table", "Width":"1"}]}]}, "1685292928":{"nodes":[{"name":"FFwd Dest", "id":1069328048, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Feedback", "id":1069346800, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Entry", "id":1069517504, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1097929488, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Select", "id":1217301872, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":693}]], "type":"inst"}, {"name":"?", "id":1217854144, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Dest", "id":1228805952, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Loop Orch", "id":1254255104, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"And", "id":1442754080, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}], "links":[{"from":1069328048, "to":1217301872, "details":[{"type":"table", "Width":"33"}]}, {"from":1069346800, "to":1217854144, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1069517504, "to":1097929488, "details":[{"type":"table", "Width":"24"}]}, {"from":1069517504, "to":1217301872, "details":[{"type":"table", "Width":"24"}]}, {"from":1069517504, "to":1217854144, "details":[{"type":"table", "Width":"24"}]}, {"from":1217301872, "to":1217301872, "details":[{"type":"table", "Width":"33"}]}, {"from":1217301872, "to":1442754080, "details":[{"type":"table", "Width":"33"}]}, {"from":1217854144, "to":1069346800, "details":[{"type":"table", "Width":"1"}]}, {"from":1217854144, "to":1097929488, "details":[{"type":"table", "Width":"1"}]}, {"from":1228805952, "to":1442754080, "details":[{"type":"table", "Width":"1"}]}, {"from":1254255104, "to":1097929488, "details":[{"type":"table", "Width":"1"}]}, {"from":1442754080, "to":1069346800, "details":[{"type":"table", "Width":"1"}]}, {"from":1442754080, "to":1097929488, "details":[{"type":"table", "Width":"1"}]}, {"from":1442754080, "to":1217301872, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1442754080, "to":1254255104, "details":[{"type":"table", "Width":"1"}]}]}, "1770383856":{"nodes":[{"name":"Exit", "id":1095408928, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Entry", "id":1095687264, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"_R_extent_1", "id":1102078832, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":689}]], "type":"inst"}, {"name":"_R_extent_1", "id":1106041072, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":689}]], "type":"inst"}, {"name":"/", "id":1107325568, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":729}]], "type":"inst"}, {"name":"Select", "id":1113599632, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Compare", "id":1202271360, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"FFwd Src", "id":1202894768, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"_H_extent_0", "id":1204290352, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":688}]], "type":"inst"}, {"name":"FFwd Src", "id":1214488064, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"FFwd Src", "id":1216334464, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"+", "id":1216537776, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"_H_extent_0", "id":1222568880, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":688}]], "type":"inst"}, {"name":"+", "id":1223693376, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Compare", "id":1223693840, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"+", "id":1235986368, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"FFwd Src", "id":1235986832, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Compare", "id":1241226544, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"And", "id":1241226944, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Select", "id":1243098064, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"+", "id":1243098528, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"Xor", "id":1265377344, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "type":"inst"}, {"name":"Compare", "id":1265377744, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}, {"name":"/", "id":1296378608, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":732}]], "type":"inst"}], "links":[{"from":1102078832, "to":1202271360, "details":[{"type":"table", "Width":"32"}]}, {"from":1106041072, "to":1107325568, "details":[{"type":"table", "Width":"32"}]}, {"from":1107325568, "to":1223693840, "details":[{"type":"table", "Width":"32"}]}, {"from":1107325568, "to":1243098064, "details":[{"type":"table", "Width":"32"}]}, {"from":1113599632, "to":1216537776, "details":[{"type":"table", "Width":"32"}]}, {"from":1202271360, "to":1235986832, "details":[{"type":"table", "Width":"1"}]}, {"from":1202271360, "to":1241226944, "details":[{"type":"table", "Width":"1"}]}, {"from":1204290352, "to":1241226544, "details":[{"type":"table", "Width":"32"}]}, {"from":1216537776, "to":1223693376, "details":[{"type":"table", "Width":"32"}]}, {"from":1222568880, "to":1296378608, "details":[{"type":"table", "Width":"32"}]}, {"from":1223693376, "to":1216334464, "details":[{"type":"table", "Width":"33"}]}, {"from":1223693840, "to":1243098064, "details":[{"type":"table", "Width":"1"}]}, {"from":1235986368, "to":1202894768, "details":[{"type":"table", "Width":"33"}]}, {"from":1241226544, "to":1241226944, "details":[{"type":"table", "Width":"1"}]}, {"from":1241226944, "to":1214488064, "details":[{"type":"table", "Width":"1"}]}, {"from":1241226944, "to":1265377344, "details":[{"type":"table", "Width":"1"}]}, {"from":1243098064, "to":1243098528, "details":[{"type":"table", "Width":"32"}]}, {"from":1243098528, "to":1235986368, "details":[{"type":"table", "Width":"32"}]}, {"from":1265377344, "to":1095408928, "details":[{"type":"table", "Width":"1"}]}, {"from":1265377744, "to":1113599632, "details":[{"type":"table", "Width":"1"}]}, {"from":1296378608, "to":1113599632, "details":[{"type":"table", "Width":"32"}]}, {"from":1296378608, "to":1265377744, "details":[{"type":"table", "Width":"32"}]}]}, "1890027248":{"nodes":[{"name":"And", "id":1122284320, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Loop Orch", "id":1122284624, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"FFwd Dest", "id":1122311920, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Select", "id":1122318576, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1328}]], "type":"inst"}, {"name":"FFwd Dest", "id":1122352704, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Loop Orch", "id":1122365728, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Entry", "id":1122426912, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1283665984, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1122284320, "to":1122284624, "details":[{"type":"table", "Width":"1"}]}, {"from":1122284320, "to":1122318576, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1122284320, "to":1122365728, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1122284320, "to":1283665984, "details":[{"type":"table", "Width":"1"}]}, {"from":1122284624, "to":1283665984, "details":[{"type":"table", "Width":"1"}]}, {"from":1122311920, "to":1122284320, "details":[{"type":"table", "Width":"1"}]}, {"from":1122318576, "to":1122284320, "details":[{"type":"table", "Width":"33"}]}, {"from":1122318576, "to":1122318576, "details":[{"type":"table", "Width":"33"}]}, {"from":1122352704, "to":1122318576, "details":[{"type":"table", "Width":"33"}]}, {"from":1122365728, "to":1122318576, "details":[{"type":"table", "Width":"1"}]}, {"from":1122365728, "to":1283665984, "details":[{"type":"table", "Width":"1"}]}]}, "2070863200":{"nodes":[{"name":"FFwd Src", "id":1122555616, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"FFwd Src", "id":1122575760, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"FFwd Src", "id":1122595984, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"+", "id":1122623104, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"FFwd Src", "id":1122623568, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"+", "id":1122629888, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Select", "id":1122636688, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"+", "id":1122643360, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Compare", "id":1122643824, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"+", "id":1122650144, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Compare", "id":1122656928, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Select", "id":1122657328, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"Compare", "id":1122664048, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}, {"name":"_H_extent_0", "id":1122684064, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1322}]], "type":"inst"}, {"name":"/", "id":1122691184, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1332}]], "type":"inst"}, {"name":"Compare", "id":1122711200, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "type":"inst"}, {"name":"_H_extent_0", "id":1122711600, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_H_extent_0\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1322}]], "type":"inst"}, {"name":"_R_extent_1", "id":1122731648, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1323}]], "type":"inst"}, {"name":"/", "id":1122741664, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1329}]], "type":"inst"}, {"name":"_R_extent_1", "id":1122828800, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_R_extent_1\'"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1323}]], "type":"inst"}, {"name":"Entry", "id":1122835920, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":1583949040, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"And", "id":1701695744, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "type":"inst"}], "links":[{"from":1122623104, "to":1122555616, "details":[{"type":"table", "Width":"33"}]}, {"from":1122629888, "to":1122623104, "details":[{"type":"table", "Width":"32"}]}, {"from":1122636688, "to":1122629888, "details":[{"type":"table", "Width":"32"}]}, {"from":1122643360, "to":1122575760, "details":[{"type":"table", "Width":"33"}]}, {"from":1122643824, "to":1122636688, "details":[{"type":"table", "Width":"1"}]}, {"from":1122650144, "to":1122643360, "details":[{"type":"table", "Width":"32"}]}, {"from":1122656928, "to":1122657328, "details":[{"type":"table", "Width":"1"}]}, {"from":1122657328, "to":1122650144, "details":[{"type":"table", "Width":"32"}]}, {"from":1122664048, "to":1701695744, "details":[{"type":"table", "Width":"1"}]}, {"from":1122684064, "to":1122664048, "details":[{"type":"table", "Width":"32"}]}, {"from":1122691184, "to":1122656928, "details":[{"type":"table", "Width":"32"}]}, {"from":1122691184, "to":1122657328, "details":[{"type":"table", "Width":"32"}]}, {"from":1122711200, "to":1122623568, "details":[{"type":"table", "Width":"1"}]}, {"from":1122711200, "to":1701695744, "details":[{"type":"table", "Width":"1"}]}, {"from":1122711600, "to":1122691184, "details":[{"type":"table", "Width":"32"}]}, {"from":1122731648, "to":1122711200, "details":[{"type":"table", "Width":"32"}]}, {"from":1122741664, "to":1122636688, "details":[{"type":"table", "Width":"32"}]}, {"from":1122741664, "to":1122643824, "details":[{"type":"table", "Width":"32"}]}, {"from":1122828800, "to":1122741664, "details":[{"type":"table", "Width":"32"}]}, {"from":1701695744, "to":1122595984, "details":[{"type":"table", "Width":"1"}]}]}}';
var treeJSON='{"nodes":[{"name":"kernel_hFeeder", "id":1035184520, "type":"kernel", "children":[{"name":"kernel_hFeeder.B2", "id":1037805248, "type":"bb", "children":[{"name":"Cluster 14", "id":1207461904, "type":"cluster"}, {"name":"Cluster 13", "id":1297928032, "type":"cluster"}]}, {"name":"kernel_hFeeder.B1", "id":1035796816, "type":"bb"}, {"name":"kernel_hFeeder.B0", "id":1037473984, "type":"bb", "children":[{"name":"Cluster 12", "id":1210200224, "type":"cluster"}]}]}, {"name":"kernel_Out", "id":1035208008, "type":"kernel", "children":[{"name":"kernel_Out.B2", "id":1041167008, "type":"bb", "children":[{"name":"Cluster 16", "id":1685292928, "type":"cluster"}]}, {"name":"kernel_Out.B6", "id":1041167328, "type":"bb", "children":[{"name":"Cluster 18", "id":1630581360, "type":"cluster"}, {"name":"Cluster 19", "id":1562271072, "type":"cluster"}]}, {"name":"kernel_Out.B1", "id":1040595808, "type":"bb"}, {"name":"kernel_Out.B3", "id":1041167088, "type":"bb", "children":[{"name":"Cluster 17", "id":1597952816, "type":"cluster"}]}, {"name":"kernel_Out.B0", "id":1038042432, "type":"bb", "children":[{"name":"Cluster 15", "id":1770383856, "type":"cluster"}]}, {"name":"kernel_Out.B5", "id":1041167248, "type":"bb"}, {"name":"kernel_Out.B4", "id":1041167168, "type":"bb"}]}, {"name":"kernel_unloader", "id":1035189544, "type":"kernel", "children":[{"name":"kernel_unloader.B2", "id":1049250592, "type":"bb", "children":[{"name":"Cluster 21", "id":1890027248, "type":"cluster"}]}, {"name":"kernel_unloader.B4", "id":1042904912, "type":"bb"}, {"name":"kernel_unloader.B6", "id":1049251248, "type":"bb", "children":[{"name":"Cluster 25", "id":1573153552, "type":"cluster"}, {"name":"Cluster 24", "id":1573208080, "type":"cluster"}, {"name":"Cluster 23", "id":1573544336, "type":"cluster"}]}, {"name":"kernel_unloader.B5", "id":1049251168, "type":"bb"}, {"name":"kernel_unloader.B1", "id":1049250512, "type":"bb"}, {"name":"kernel_unloader.B3", "id":1049250672, "type":"bb", "children":[{"name":"Cluster 22", "id":1092467968, "type":"cluster"}]}, {"name":"kernel_unloader.B0", "id":1048901808, "type":"bb", "children":[{"name":"Cluster 20", "id":2070863200, "type":"cluster"}]}]}, {"name":"kernel_hLoader", "id":1035195272, "type":"kernel", "children":[{"name":"kernel_hLoader.B1", "id":1037298304, "type":"bb"}, {"name":"kernel_hLoader.B0", "id":1035986096, "type":"bb", "children":[{"name":"Cluster 8", "id":1221131168, "type":"cluster"}]}, {"name":"kernel_hLoader.B6", "id":1037458512, "type":"bb", "children":[{"name":"Cluster 11", "id":1289340128, "type":"cluster"}]}, {"name":"kernel_hLoader.B4", "id":1037458352, "type":"bb"}, {"name":"kernel_hLoader.B2", "id":1037458192, "type":"bb", "children":[{"name":"Cluster 9", "id":1276575632, "type":"cluster"}]}, {"name":"kernel_hLoader.B3", "id":1037458272, "type":"bb", "children":[{"name":"Cluster 10", "id":1207274992, "type":"cluster"}]}, {"name":"kernel_hLoader.B5", "id":1037458432, "type":"bb"}]}, {"name":"kernel_rFeeder_beta_gap_im", "id":1035174120, "type":"kernel", "children":[{"name":"kernel_rFeeder_beta_gap_im.B1", "id":1035526736, "type":"bb"}, {"name":"kernel_rFeeder_beta_gap_im.B2", "id":1035569872, "type":"bb", "children":[{"name":"Cluster 7", "id":1093207504, "type":"cluster"}, {"name":"Cluster 6", "id":1084498576, "type":"cluster"}]}, {"name":"kernel_rFeeder_beta_gap_im.B0", "id":1035439744, "type":"bb", "children":[{"name":"Cluster 5", "id":1085394432, "type":"cluster"}]}]}, {"name":"kernel_rLoader_beta_gap_im", "id":1035167656, "type":"kernel", "children":[{"name":"kernel_rLoader_beta_gap_im.B1", "id":1035215664, "type":"bb"}, {"name":"kernel_rLoader_beta_gap_im.B5", "id":1035223968, "type":"bb"}, {"name":"kernel_rLoader_beta_gap_im.B0", "id":1035215584, "type":"bb", "children":[{"name":"Cluster 0", "id":1070113168, "type":"cluster"}]}, {"name":"kernel_rLoader_beta_gap_im.B3", "id":1035223456, "type":"bb", "children":[{"name":"Cluster 2", "id":1070480944, "type":"cluster"}]}, {"name":"kernel_rLoader_beta_gap_im.B4", "id":1035223536, "type":"bb"}, {"name":"kernel_rLoader_beta_gap_im.B2", "id":1035281584, "type":"bb", "children":[{"name":"Cluster 1", "id":1070302208, "type":"cluster"}]}, {"name":"kernel_rLoader_beta_gap_im.B6", "id":1035224048, "type":"bb", "children":[{"name":"Cluster 3", "id":1070904096, "type":"cluster"}, {"name":"Cluster 4", "id":1058932464, "type":"cluster"}]}]}], "links":[]}';
var new_lmvJSON='{"nodes":[{"name":"kernel_rFeeder_beta_gap_im", "id":1035174120, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"_rFeeder_DB_f0_0_ibuffer", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"177"}]}], "Requested size":"3584 bytes", "Implemented size":"4096 bytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"8 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"W", "id":6, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":7, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"bank", "children":[{"name":"Replicate 0", "id":8, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"replicate", "children":[{"name":"R", "id":9, "type":"port"}, {"name":"W", "id":10, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":11, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"bank", "children":[{"name":"Replicate 0", "id":12, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"replicate", "children":[{"name":"R", "id":13, "type":"port"}, {"name":"W", "id":14, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":15, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"bank", "children":[{"name":"Replicate 0", "id":16, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"replicate", "children":[{"name":"R", "id":17, "type":"port"}, {"name":"W", "id":18, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":19, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"bank", "children":[{"name":"Replicate 0", "id":20, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"replicate", "children":[{"name":"R", "id":21, "type":"port"}, {"name":"W", "id":22, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":23, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"bank", "children":[{"name":"Replicate 0", "id":24, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"replicate", "children":[{"name":"R", "id":25, "type":"port"}, {"name":"W", "id":26, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":27, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"bank", "children":[{"name":"Replicate 0", "id":28, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"replicate", "children":[{"name":"R", "id":29, "type":"port"}, {"name":"W", "id":30, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":31, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"bank", "children":[{"name":"Replicate 0", "id":32, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "type":"replicate", "children":[{"name":"R", "id":33, "type":"port"}, {"name":"W", "id":34, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f0_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}]}}]}]}, {"name":"_rFeeder_DB_f1_0_ibuffer", "id":35, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"176"}]}], "Requested size":"14 kilobytes", "Implemented size":"16 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"32 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"memsys", "children":[{"name":"Bank 0", "id":36, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"bank", "children":[{"name":"Replicate 0", "id":37, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"replicate", "children":[{"name":"R", "id":38, "type":"port"}, {"name":"W", "id":39, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":40, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"bank", "children":[{"name":"Replicate 0", "id":41, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"replicate", "children":[{"name":"R", "id":42, "type":"port"}, {"name":"W", "id":43, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":44, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"bank", "children":[{"name":"Replicate 0", "id":45, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"replicate", "children":[{"name":"R", "id":46, "type":"port"}, {"name":"W", "id":47, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":48, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"bank", "children":[{"name":"Replicate 0", "id":49, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"replicate", "children":[{"name":"R", "id":50, "type":"port"}, {"name":"W", "id":51, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":52, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"bank", "children":[{"name":"Replicate 0", "id":53, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"replicate", "children":[{"name":"R", "id":54, "type":"port"}, {"name":"W", "id":55, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":56, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"bank", "children":[{"name":"Replicate 0", "id":57, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"replicate", "children":[{"name":"R", "id":58, "type":"port"}, {"name":"W", "id":59, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":60, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"bank", "children":[{"name":"Replicate 0", "id":61, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"replicate", "children":[{"name":"R", "id":62, "type":"port"}, {"name":"W", "id":63, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":64, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"bank", "children":[{"name":"Replicate 0", "id":65, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "type":"replicate", "children":[{"name":"R", "id":66, "type":"port"}, {"name":"W", "id":67, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f1_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_rFeeder_DB_f2_0_ibuffer", "id":68, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"175"}]}], "Requested size":"14 kilobytes", "Implemented size":"16 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"32 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"memsys", "children":[{"name":"Bank 0", "id":69, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"bank", "children":[{"name":"Replicate 0", "id":70, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"replicate", "children":[{"name":"R", "id":71, "type":"port"}, {"name":"W", "id":72, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":73, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"bank", "children":[{"name":"Replicate 0", "id":74, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"replicate", "children":[{"name":"R", "id":75, "type":"port"}, {"name":"W", "id":76, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":77, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"bank", "children":[{"name":"Replicate 0", "id":78, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"replicate", "children":[{"name":"R", "id":79, "type":"port"}, {"name":"W", "id":80, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":81, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"bank", "children":[{"name":"Replicate 0", "id":82, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"replicate", "children":[{"name":"R", "id":83, "type":"port"}, {"name":"W", "id":84, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":85, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"bank", "children":[{"name":"Replicate 0", "id":86, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"replicate", "children":[{"name":"R", "id":87, "type":"port"}, {"name":"W", "id":88, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":89, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"bank", "children":[{"name":"Replicate 0", "id":90, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"replicate", "children":[{"name":"R", "id":91, "type":"port"}, {"name":"W", "id":92, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":93, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"bank", "children":[{"name":"Replicate 0", "id":94, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"replicate", "children":[{"name":"R", "id":95, "type":"port"}, {"name":"W", "id":96, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":97, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"bank", "children":[{"name":"Replicate 0", "id":98, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "type":"replicate", "children":[{"name":"R", "id":99, "type":"port"}, {"name":"W", "id":100, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f2_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_rFeeder_DB_f3_0_ibuffer", "id":101, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"174"}]}], "Requested size":"14 kilobytes", "Implemented size":"16 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"32 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"memsys", "children":[{"name":"Bank 0", "id":102, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"bank", "children":[{"name":"Replicate 0", "id":103, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"replicate", "children":[{"name":"R", "id":104, "type":"port"}, {"name":"W", "id":105, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":106, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"bank", "children":[{"name":"Replicate 0", "id":107, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"replicate", "children":[{"name":"R", "id":108, "type":"port"}, {"name":"W", "id":109, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":110, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"bank", "children":[{"name":"Replicate 0", "id":111, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"replicate", "children":[{"name":"R", "id":112, "type":"port"}, {"name":"W", "id":113, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":114, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"bank", "children":[{"name":"Replicate 0", "id":115, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"replicate", "children":[{"name":"R", "id":116, "type":"port"}, {"name":"W", "id":117, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":118, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"bank", "children":[{"name":"Replicate 0", "id":119, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"replicate", "children":[{"name":"R", "id":120, "type":"port"}, {"name":"W", "id":121, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":122, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"bank", "children":[{"name":"Replicate 0", "id":123, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"replicate", "children":[{"name":"R", "id":124, "type":"port"}, {"name":"W", "id":125, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":126, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"bank", "children":[{"name":"Replicate 0", "id":127, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"replicate", "children":[{"name":"R", "id":128, "type":"port"}, {"name":"W", "id":129, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":130, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"bank", "children":[{"name":"Replicate 0", "id":131, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "type":"replicate", "children":[{"name":"R", "id":132, "type":"port"}, {"name":"W", "id":133, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f3_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_rFeeder_DB_f4_0_ibuffer", "id":134, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"173"}]}], "Requested size":"14 kilobytes", "Implemented size":"16 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"32 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"memsys", "children":[{"name":"Bank 0", "id":135, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"bank", "children":[{"name":"Replicate 0", "id":136, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"replicate", "children":[{"name":"R", "id":137, "type":"port"}, {"name":"W", "id":138, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":139, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"bank", "children":[{"name":"Replicate 0", "id":140, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"replicate", "children":[{"name":"R", "id":141, "type":"port"}, {"name":"W", "id":142, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":143, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"bank", "children":[{"name":"Replicate 0", "id":144, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"replicate", "children":[{"name":"R", "id":145, "type":"port"}, {"name":"W", "id":146, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":147, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"bank", "children":[{"name":"Replicate 0", "id":148, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"replicate", "children":[{"name":"R", "id":149, "type":"port"}, {"name":"W", "id":150, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":151, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"bank", "children":[{"name":"Replicate 0", "id":152, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"replicate", "children":[{"name":"R", "id":153, "type":"port"}, {"name":"W", "id":154, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":155, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"bank", "children":[{"name":"Replicate 0", "id":156, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"replicate", "children":[{"name":"R", "id":157, "type":"port"}, {"name":"W", "id":158, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":159, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"bank", "children":[{"name":"Replicate 0", "id":160, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"replicate", "children":[{"name":"R", "id":161, "type":"port"}, {"name":"W", "id":162, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":163, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"bank", "children":[{"name":"Replicate 0", "id":164, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "type":"replicate", "children":[{"name":"R", "id":165, "type":"port"}, {"name":"W", "id":166, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f4_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_rFeeder_DB_f5_0_ibuffer", "id":167, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"172"}]}], "Requested size":"14 kilobytes", "Implemented size":"16 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"32 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"memsys", "children":[{"name":"Bank 0", "id":168, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"bank", "children":[{"name":"Replicate 0", "id":169, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"replicate", "children":[{"name":"R", "id":170, "type":"port"}, {"name":"W", "id":171, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":172, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"bank", "children":[{"name":"Replicate 0", "id":173, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"replicate", "children":[{"name":"R", "id":174, "type":"port"}, {"name":"W", "id":175, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":176, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"bank", "children":[{"name":"Replicate 0", "id":177, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"replicate", "children":[{"name":"R", "id":178, "type":"port"}, {"name":"W", "id":179, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":180, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"bank", "children":[{"name":"Replicate 0", "id":181, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"replicate", "children":[{"name":"R", "id":182, "type":"port"}, {"name":"W", "id":183, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":184, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"bank", "children":[{"name":"Replicate 0", "id":185, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"replicate", "children":[{"name":"R", "id":186, "type":"port"}, {"name":"W", "id":187, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":188, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"bank", "children":[{"name":"Replicate 0", "id":189, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"replicate", "children":[{"name":"R", "id":190, "type":"port"}, {"name":"W", "id":191, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":192, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"bank", "children":[{"name":"Replicate 0", "id":193, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"replicate", "children":[{"name":"R", "id":194, "type":"port"}, {"name":"W", "id":195, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":196, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"bank", "children":[{"name":"Replicate 0", "id":197, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "type":"replicate", "children":[{"name":"R", "id":198, "type":"port"}, {"name":"W", "id":199, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f5_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_rFeeder_DB_f6_0_ibuffer", "id":200, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"171"}]}], "Requested size":"14 kilobytes", "Implemented size":"16 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"32 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"memsys", "children":[{"name":"Bank 0", "id":201, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"bank", "children":[{"name":"Replicate 0", "id":202, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"replicate", "children":[{"name":"R", "id":203, "type":"port"}, {"name":"W", "id":204, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":205, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"bank", "children":[{"name":"Replicate 0", "id":206, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"replicate", "children":[{"name":"R", "id":207, "type":"port"}, {"name":"W", "id":208, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":209, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"bank", "children":[{"name":"Replicate 0", "id":210, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"replicate", "children":[{"name":"R", "id":211, "type":"port"}, {"name":"W", "id":212, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":213, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"bank", "children":[{"name":"Replicate 0", "id":214, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"replicate", "children":[{"name":"R", "id":215, "type":"port"}, {"name":"W", "id":216, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":217, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"bank", "children":[{"name":"Replicate 0", "id":218, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"replicate", "children":[{"name":"R", "id":219, "type":"port"}, {"name":"W", "id":220, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":221, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"bank", "children":[{"name":"Replicate 0", "id":222, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"replicate", "children":[{"name":"R", "id":223, "type":"port"}, {"name":"W", "id":224, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":225, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"bank", "children":[{"name":"Replicate 0", "id":226, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"replicate", "children":[{"name":"R", "id":227, "type":"port"}, {"name":"W", "id":228, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":229, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"bank", "children":[{"name":"Replicate 0", "id":230, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "type":"replicate", "children":[{"name":"R", "id":231, "type":"port"}, {"name":"W", "id":232, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f6_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_rFeeder_DB_f7_0_ibuffer", "id":233, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"170"}]}], "Requested size":"14 kilobytes", "Implemented size":"16 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"32 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"memsys", "children":[{"name":"Bank 0", "id":234, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"bank", "children":[{"name":"Replicate 0", "id":235, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"replicate", "children":[{"name":"R", "id":236, "type":"port"}, {"name":"W", "id":237, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":238, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"bank", "children":[{"name":"Replicate 0", "id":239, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"replicate", "children":[{"name":"R", "id":240, "type":"port"}, {"name":"W", "id":241, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":242, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"bank", "children":[{"name":"Replicate 0", "id":243, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"replicate", "children":[{"name":"R", "id":244, "type":"port"}, {"name":"W", "id":245, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":246, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"bank", "children":[{"name":"Replicate 0", "id":247, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"replicate", "children":[{"name":"R", "id":248, "type":"port"}, {"name":"W", "id":249, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":250, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"bank", "children":[{"name":"Replicate 0", "id":251, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"replicate", "children":[{"name":"R", "id":252, "type":"port"}, {"name":"W", "id":253, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":254, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"bank", "children":[{"name":"Replicate 0", "id":255, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"replicate", "children":[{"name":"R", "id":256, "type":"port"}, {"name":"W", "id":257, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":258, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"bank", "children":[{"name":"Replicate 0", "id":259, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"replicate", "children":[{"name":"R", "id":260, "type":"port"}, {"name":"W", "id":261, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":262, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"512 words", "Implemented bank size":"2048 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"bank", "children":[{"name":"Replicate 0", "id":263, "details":[{"type":"table", "Implemented size":"2048 bytes (512 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "type":"replicate", "children":[{"name":"R", "id":264, "type":"port"}, {"name":"W", "id":265, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_rFeeder_DB_f7_0_ibuffer\' occupies memory words [0-3583] and has 1 array element per memory word.\\n  Memory words [3584-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_rFeeder_channel_array", "id":266, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"158"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":158}]], "type":"reg"}]}, {"name":"Load", "id":1036027664, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "type":"inst"}, {"name":"Load", "id":1036157264, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "type":"inst"}, {"name":"Load", "id":1036245680, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "type":"inst"}, {"name":"Load", "id":1036350608, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "type":"inst"}, {"name":"Load", "id":1036111504, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "type":"inst"}, {"name":"Load", "id":1036593072, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "type":"inst"}, {"name":"Load", "id":1036681488, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "type":"inst"}, {"name":"Load", "id":1036803280, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "type":"inst"}, {"name":"Store", "id":1035986528, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "type":"inst"}, {"name":"Store", "id":1035510496, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "type":"inst"}, {"name":"Store", "id":1036204640, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "type":"inst"}, {"name":"Store", "id":1036292912, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "type":"inst"}, {"name":"Store", "id":1036070464, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "type":"inst"}, {"name":"Store", "id":1036552032, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "type":"inst"}, {"name":"Store", "id":1036640448, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "type":"inst"}, {"name":"Store", "id":1036728864, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "type":"inst"}, {"name":"Load", "id":1036028352, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "type":"inst"}, {"name":"Load", "id":1036157952, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "type":"inst"}, {"name":"Load", "id":1036246368, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "type":"inst"}, {"name":"Load", "id":1036351296, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "type":"inst"}, {"name":"Load", "id":1036112192, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "type":"inst"}, {"name":"Load", "id":1036593760, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "type":"inst"}, {"name":"Load", "id":1036682176, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "type":"inst"}, {"name":"Load", "id":1036803968, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "type":"inst"}, {"name":"Store", "id":1035987264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "type":"inst"}, {"name":"Store", "id":1035511232, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "type":"inst"}, {"name":"Store", "id":1036205376, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "type":"inst"}, {"name":"Store", "id":1036293648, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "type":"inst"}, {"name":"Store", "id":1036071200, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "type":"inst"}, {"name":"Store", "id":1036552768, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "type":"inst"}, {"name":"Store", "id":1036641184, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "type":"inst"}, {"name":"Store", "id":1036306960, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "type":"inst"}, {"name":"Load", "id":1036029040, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "type":"inst"}, {"name":"Load", "id":1036158640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "type":"inst"}, {"name":"Load", "id":1036247056, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "type":"inst"}, {"name":"Load", "id":1036351984, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "type":"inst"}, {"name":"Load", "id":1036112880, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "type":"inst"}, {"name":"Load", "id":1036594448, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "type":"inst"}, {"name":"Load", "id":1036682864, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "type":"inst"}, {"name":"Load", "id":1036804656, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "type":"inst"}, {"name":"Store", "id":1035988000, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "type":"inst"}, {"name":"Store", "id":1035511968, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "type":"inst"}, {"name":"Store", "id":1036206112, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "type":"inst"}, {"name":"Store", "id":1036294384, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "type":"inst"}, {"name":"Store", "id":1036071936, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "type":"inst"}, {"name":"Store", "id":1036553504, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "type":"inst"}, {"name":"Store", "id":1036641920, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "type":"inst"}, {"name":"Store", "id":1036307696, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "type":"inst"}, {"name":"Load", "id":1036029728, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "type":"inst"}, {"name":"Load", "id":1036159328, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "type":"inst"}, {"name":"Load", "id":1036247744, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "type":"inst"}, {"name":"Load", "id":1036352672, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "type":"inst"}, {"name":"Load", "id":1036113568, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "type":"inst"}, {"name":"Load", "id":1036595136, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "type":"inst"}, {"name":"Load", "id":1036683552, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "type":"inst"}, {"name":"Load", "id":1036805344, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "type":"inst"}, {"name":"Store", "id":1035988736, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "type":"inst"}, {"name":"Store", "id":1035512704, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "type":"inst"}, {"name":"Store", "id":1036206848, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "type":"inst"}, {"name":"Store", "id":1036295120, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "type":"inst"}, {"name":"Store", "id":1036072672, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "type":"inst"}, {"name":"Store", "id":1036554240, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "type":"inst"}, {"name":"Store", "id":1036642656, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "type":"inst"}, {"name":"Store", "id":1036308432, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "type":"inst"}, {"name":"Load", "id":1036030416, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "type":"inst"}, {"name":"Load", "id":1036160016, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "type":"inst"}, {"name":"Load", "id":1036248432, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "type":"inst"}, {"name":"Load", "id":1036353360, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "type":"inst"}, {"name":"Load", "id":1036114256, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "type":"inst"}, {"name":"Load", "id":1036595824, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "type":"inst"}, {"name":"Load", "id":1036684240, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "type":"inst"}, {"name":"Load", "id":1036806032, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "type":"inst"}, {"name":"Store", "id":1035989472, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "type":"inst"}, {"name":"Store", "id":1035513440, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "type":"inst"}, {"name":"Store", "id":1036207584, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "type":"inst"}, {"name":"Store", "id":1036295856, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "type":"inst"}, {"name":"Store", "id":1036073408, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "type":"inst"}, {"name":"Store", "id":1036554976, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "type":"inst"}, {"name":"Store", "id":1036643392, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "type":"inst"}, {"name":"Store", "id":1036309168, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "type":"inst"}, {"name":"Load", "id":1036031104, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "type":"inst"}, {"name":"Load", "id":1036160704, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "type":"inst"}, {"name":"Load", "id":1036249120, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "type":"inst"}, {"name":"Load", "id":1036354048, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "type":"inst"}, {"name":"Load", "id":1036114944, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "type":"inst"}, {"name":"Load", "id":1036596512, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "type":"inst"}, {"name":"Load", "id":1036684928, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "type":"inst"}, {"name":"Load", "id":1036806720, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "type":"inst"}, {"name":"Store", "id":1035990208, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "type":"inst"}, {"name":"Store", "id":1035514176, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "type":"inst"}, {"name":"Store", "id":1036208320, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "type":"inst"}, {"name":"Store", "id":1036296592, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "type":"inst"}, {"name":"Store", "id":1036074144, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "type":"inst"}, {"name":"Store", "id":1036555712, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "type":"inst"}, {"name":"Store", "id":1036644128, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "type":"inst"}, {"name":"Store", "id":1036309904, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "type":"inst"}, {"name":"Load", "id":1036031792, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "type":"inst"}, {"name":"Load", "id":1036161392, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "type":"inst"}, {"name":"Load", "id":1036249808, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "type":"inst"}, {"name":"Load", "id":1036354736, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "type":"inst"}, {"name":"Load", "id":1036115632, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "type":"inst"}, {"name":"Load", "id":1036597200, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "type":"inst"}, {"name":"Load", "id":1036685616, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "type":"inst"}, {"name":"Load", "id":1036807408, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "type":"inst"}, {"name":"Store", "id":1035990944, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "type":"inst"}, {"name":"Store", "id":1035514912, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "type":"inst"}, {"name":"Store", "id":1036209056, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "type":"inst"}, {"name":"Store", "id":1036297328, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "type":"inst"}, {"name":"Store", "id":1036074880, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "type":"inst"}, {"name":"Store", "id":1036556448, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "type":"inst"}, {"name":"Store", "id":1036644864, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "type":"inst"}, {"name":"Store", "id":1036310640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "type":"inst"}, {"name":"Load", "id":1036032480, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1036162080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1036250496, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1036355424, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1036116320, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1036597888, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1036686304, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1036808096, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "type":"inst"}, {"name":"Store", "id":1035991680, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "type":"inst"}, {"name":"Store", "id":1035515648, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "type":"inst"}, {"name":"Store", "id":1036209792, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "type":"inst"}, {"name":"Store", "id":1036298064, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "type":"inst"}, {"name":"Store", "id":1036075616, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "type":"inst"}, {"name":"Store", "id":1036557184, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "type":"inst"}, {"name":"Store", "id":1036645600, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "type":"inst"}, {"name":"Store", "id":1036311376, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "type":"inst"}]}, {"name":"kernel_hFeeder", "id":1035184520, "type":"kernel", "children":[{"name":"Local Memory", "id":267, "type":"memtype", "children":[{"name":"_hFeeder_DB_0_ibuffer", "id":268, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"534"}]}], "Requested size":"14 kilobytes", "Implemented size":"16 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"32 (8 banks are unused and will be optimized away)", "Bank width (word size)":"8 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:32; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"memsys", "children":[{"name":"Bank 0", "id":269, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":270, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":271, "type":"port"}, {"name":"W", "id":272, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":273, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":274, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":275, "type":"port"}, {"name":"W", "id":276, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":277, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":278, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":279, "type":"port"}, {"name":"W", "id":280, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":281, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":282, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":283, "type":"port"}, {"name":"W", "id":284, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":285, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":286, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":287, "type":"port"}, {"name":"W", "id":288, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":289, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":290, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":291, "type":"port"}, {"name":"W", "id":292, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":293, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":294, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":295, "type":"port"}, {"name":"W", "id":296, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":297, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":298, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":299, "type":"port"}, {"name":"W", "id":300, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 8", "id":301, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":302, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":303, "type":"port"}, {"name":"W", "id":304, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 9", "id":305, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":306, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":307, "type":"port"}, {"name":"W", "id":308, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 10", "id":309, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":310, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":311, "type":"port"}, {"name":"W", "id":312, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 11", "id":313, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":314, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":315, "type":"port"}, {"name":"W", "id":316, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 12", "id":317, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":318, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":319, "type":"port"}, {"name":"W", "id":320, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 13", "id":321, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":322, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":323, "type":"port"}, {"name":"W", "id":324, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 14", "id":325, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":326, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":327, "type":"port"}, {"name":"W", "id":328, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 15", "id":329, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":330, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":331, "type":"port"}, {"name":"W", "id":332, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 16", "id":333, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":334, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":335, "type":"port"}, {"name":"W", "id":336, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 17", "id":337, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":338, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":339, "type":"port"}, {"name":"W", "id":340, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 18", "id":341, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":342, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":343, "type":"port"}, {"name":"W", "id":344, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 19", "id":345, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":346, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":347, "type":"port"}, {"name":"W", "id":348, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 20", "id":349, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":350, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":351, "type":"port"}, {"name":"W", "id":352, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 21", "id":353, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":354, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":355, "type":"port"}, {"name":"W", "id":356, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td></tr></table>"}]}}]}, {"name":"Bank 22", "id":357, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":358, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":359, "type":"port"}, {"name":"W", "id":360, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td></tr></table>"}]}}]}, {"name":"Bank 23", "id":361, "details":[{"type":"table", "Bank width":"8 bits", "Implemented bank depth":"512 words", "Implemented bank size":"512 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"bank", "children":[{"name":"Replicate 0", "id":362, "details":[{"type":"table", "Implemented size":"512 bytes (512 words deep x 8 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "type":"replicate", "children":[{"name":"R", "id":363, "type":"port"}, {"name":"W", "id":364, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_hFeeder_DB_0_ibuffer\' occupies memory words [0-14335] and has 1 array element per memory word.\\n  Memory words [14336-16383] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td></tr></table>"}]}}]}]}, {"name":"_hFeeder_channel_array", "id":365, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"529"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":529}]], "type":"reg"}]}, {"name":"Load", "id":1038079696, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"113", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1038188720, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1038297744, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1038406768, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1038515792, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1038624816, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"120", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1036458288, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"122", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1038711440, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"124", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1038820864, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"126", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1038929888, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"128", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1039038912, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"130", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1036780864, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"132", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1039323536, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"134", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1039432560, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"136", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1039541584, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"138", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1039650608, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"140", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1039759632, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"142", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1039868656, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"144", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1039977680, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"146", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1040086704, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"148", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1040195728, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"150", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1040304752, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"152", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1040413776, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"154", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Load", "id":1039185664, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_hFeeder_DB_0_ibuffer", "Start cycle":"156", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "type":"inst"}, {"name":"Store", "id":1038042864, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1038152176, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1038261200, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1038370224, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1038479248, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1038588272, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"119", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1036421744, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"121", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1038674896, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"123", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1038783920, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"125", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1038893344, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"127", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1039002368, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"129", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1036744320, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"131", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1039286992, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"133", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1039396016, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"135", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1039505040, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"137", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1039614064, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"139", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1039723088, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"141", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1039832112, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"143", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1039941136, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"145", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1040050160, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"147", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1040159184, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"149", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1040268208, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"151", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1040377232, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"153", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}, {"name":"Store", "id":1039149120, "details":[{"type":"table", "Width":"8 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_hFeeder_DB_0_ibuffer", "Start cycle":"155", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "type":"inst"}]}, {"name":"kernel_Out", "id":1035208008, "type":"kernel", "children":[{"name":"Local Memory", "id":366, "type":"memtype", "children":[{"name":"_hFeeder_channel_array", "id":367, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"691"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":691}]], "type":"reg"}, {"name":"_rFeeder_channel_array", "id":368, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"692"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":692}]], "type":"unsynth"}, {"name":"_Sum_shreg", "id":369, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"695"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":695}]], "type":"reg"}, {"name":"_Sum_temp_shreg", "id":370, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"696"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":696}]], "type":"reg"}, {"name":"_D_shreg", "id":371, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"698"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":698}]], "type":"reg"}, {"name":"_D_temp_shreg", "id":372, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"699"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":699}]], "type":"reg"}, {"name":"_I_shreg", "id":373, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"701"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":701}]], "type":"reg"}, {"name":"_I_temp_shreg", "id":374, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"702"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":702}]], "type":"reg"}, {"name":"_M_shreg", "id":375, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"704"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":704}]], "type":"reg"}, {"name":"_M_temp_shreg", "id":376, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"705"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":705}]], "type":"reg"}, {"name":"_Beta_shreg", "id":377, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"707"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":707}]], "type":"unsynth"}, {"name":"_Alpha_shreg", "id":378, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"709"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":709}]], "type":"unsynth"}, {"name":"_BetaGap_shreg", "id":379, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"711"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":711}]], "type":"reg"}, {"name":"_BetaMatch_shreg", "id":380, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"713"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":713}]], "type":"reg"}, {"name":"_AlphaGap_shreg", "id":381, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"715"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":715}]], "type":"reg"}, {"name":"_AlphaMatch_shreg", "id":382, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"717"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":717}]], "type":"reg"}, {"name":"_Eta_shreg", "id":383, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"719"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":719}]], "type":"reg"}, {"name":"_Zeta_shreg", "id":384, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"721"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":721}]], "type":"reg"}, {"name":"_Delta_shreg", "id":385, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"723"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":723}]], "type":"reg"}, {"name":"_Read_shreg", "id":386, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"725"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":725}]], "type":"reg"}, {"name":"_Hap_shreg", "id":387, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"727"}]}]}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":727}]], "type":"unsynth"}, {"name":"__459", "id":388, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"737"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":737}]], "type":"reg"}, {"name":"__460", "id":389, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"740"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":740}]], "type":"reg"}]}]}], "links":[{"from":5, "to":1036027664}, {"from":1035986528, "to":6}, {"from":9, "to":1036157264}, {"from":1035510496, "to":10}, {"from":13, "to":1036245680}, {"from":1036204640, "to":14}, {"from":17, "to":1036350608}, {"from":1036292912, "to":18}, {"from":21, "to":1036111504}, {"from":1036070464, "to":22}, {"from":25, "to":1036593072}, {"from":1036552032, "to":26}, {"from":29, "to":1036681488}, {"from":1036640448, "to":30}, {"from":33, "to":1036803280}, {"from":1036728864, "to":34}, {"from":38, "to":1036028352}, {"from":1035987264, "to":39}, {"from":42, "to":1036157952}, {"from":1035511232, "to":43}, {"from":46, "to":1036246368}, {"from":1036205376, "to":47}, {"from":50, "to":1036351296}, {"from":1036293648, "to":51}, {"from":54, "to":1036112192}, {"from":1036071200, "to":55}, {"from":58, "to":1036593760}, {"from":1036552768, "to":59}, {"from":62, "to":1036682176}, {"from":1036641184, "to":63}, {"from":66, "to":1036803968}, {"from":1036306960, "to":67}, {"from":71, "to":1036029040}, {"from":1035988000, "to":72}, {"from":75, "to":1036158640}, {"from":1035511968, "to":76}, {"from":79, "to":1036247056}, {"from":1036206112, "to":80}, {"from":83, "to":1036351984}, {"from":1036294384, "to":84}, {"from":87, "to":1036112880}, {"from":1036071936, "to":88}, {"from":91, "to":1036594448}, {"from":1036553504, "to":92}, {"from":95, "to":1036682864}, {"from":1036641920, "to":96}, {"from":99, "to":1036804656}, {"from":1036307696, "to":100}, {"from":104, "to":1036029728}, {"from":1035988736, "to":105}, {"from":108, "to":1036159328}, {"from":1035512704, "to":109}, {"from":112, "to":1036247744}, {"from":1036206848, "to":113}, {"from":116, "to":1036352672}, {"from":1036295120, "to":117}, {"from":120, "to":1036113568}, {"from":1036072672, "to":121}, {"from":124, "to":1036595136}, {"from":1036554240, "to":125}, {"from":128, "to":1036683552}, {"from":1036642656, "to":129}, {"from":132, "to":1036805344}, {"from":1036308432, "to":133}, {"from":137, "to":1036030416}, {"from":1035989472, "to":138}, {"from":141, "to":1036160016}, {"from":1035513440, "to":142}, {"from":145, "to":1036248432}, {"from":1036207584, "to":146}, {"from":149, "to":1036353360}, {"from":1036295856, "to":150}, {"from":153, "to":1036114256}, {"from":1036073408, "to":154}, {"from":157, "to":1036595824}, {"from":1036554976, "to":158}, {"from":161, "to":1036684240}, {"from":1036643392, "to":162}, {"from":165, "to":1036806032}, {"from":1036309168, "to":166}, {"from":170, "to":1036031104}, {"from":1035990208, "to":171}, {"from":174, "to":1036160704}, {"from":1035514176, "to":175}, {"from":178, "to":1036249120}, {"from":1036208320, "to":179}, {"from":182, "to":1036354048}, {"from":1036296592, "to":183}, {"from":186, "to":1036114944}, {"from":1036074144, "to":187}, {"from":190, "to":1036596512}, {"from":1036555712, "to":191}, {"from":194, "to":1036684928}, {"from":1036644128, "to":195}, {"from":198, "to":1036806720}, {"from":1036309904, "to":199}, {"from":203, "to":1036031792}, {"from":1035990944, "to":204}, {"from":207, "to":1036161392}, {"from":1035514912, "to":208}, {"from":211, "to":1036249808}, {"from":1036209056, "to":212}, {"from":215, "to":1036354736}, {"from":1036297328, "to":216}, {"from":219, "to":1036115632}, {"from":1036074880, "to":220}, {"from":223, "to":1036597200}, {"from":1036556448, "to":224}, {"from":227, "to":1036685616}, {"from":1036644864, "to":228}, {"from":231, "to":1036807408}, {"from":1036310640, "to":232}, {"from":236, "to":1036032480}, {"from":1035991680, "to":237}, {"from":240, "to":1036162080}, {"from":1035515648, "to":241}, {"from":244, "to":1036250496}, {"from":1036209792, "to":245}, {"from":248, "to":1036355424}, {"from":1036298064, "to":249}, {"from":252, "to":1036116320}, {"from":1036075616, "to":253}, {"from":256, "to":1036597888}, {"from":1036557184, "to":257}, {"from":260, "to":1036686304}, {"from":1036645600, "to":261}, {"from":264, "to":1036808096}, {"from":1036311376, "to":265}, {"from":271, "to":1038079696}, {"from":1038042864, "to":272}, {"from":275, "to":1038188720}, {"from":1038152176, "to":276}, {"from":279, "to":1038297744}, {"from":1038261200, "to":280}, {"from":283, "to":1038406768}, {"from":1038370224, "to":284}, {"from":287, "to":1038515792}, {"from":1038479248, "to":288}, {"from":291, "to":1038624816}, {"from":1038588272, "to":292}, {"from":295, "to":1036458288}, {"from":1036421744, "to":296}, {"from":299, "to":1038711440}, {"from":1038674896, "to":300}, {"from":303, "to":1038820864}, {"from":1038783920, "to":304}, {"from":307, "to":1038929888}, {"from":1038893344, "to":308}, {"from":311, "to":1039038912}, {"from":1039002368, "to":312}, {"from":315, "to":1036780864}, {"from":1036744320, "to":316}, {"from":319, "to":1039323536}, {"from":1039286992, "to":320}, {"from":323, "to":1039432560}, {"from":1039396016, "to":324}, {"from":327, "to":1039541584}, {"from":1039505040, "to":328}, {"from":331, "to":1039650608}, {"from":1039614064, "to":332}, {"from":335, "to":1039759632}, {"from":1039723088, "to":336}, {"from":339, "to":1039868656}, {"from":1039832112, "to":340}, {"from":343, "to":1039977680}, {"from":1039941136, "to":344}, {"from":347, "to":1040086704}, {"from":1040050160, "to":348}, {"from":351, "to":1040195728}, {"from":1040159184, "to":352}, {"from":355, "to":1040304752}, {"from":1040268208, "to":356}, {"from":359, "to":1040413776}, {"from":1040377232, "to":360}, {"from":363, "to":1039185664}, {"from":1039149120, "to":364}]}';
var systemJSON='{}';
var blockJSON='{"1035215584":{"nodes":[{"name":"Cluster 0", "id":1070113168, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_rloader_beta_gap_ims_c0_enter_kernel_rloader_beta_gap_im3", "Cluster Type":"Stall-Free", "Cluster Latency":"11"}], "type":"bb", "children":[{"name":"Logic", "id":1070117328, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_rloader_beta_gap_ims_c0_enter_kernel_rloader_beta_gap_im3", "Cluster Type":"Stall-Free", "Cluster Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":1070213200, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1070117328, "to":1070213200}]}, "1035215664":{"nodes":[], "links":[]}, "1035223456":{"nodes":[{"name":"Cluster 2", "id":1070480944, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond7_preheader_kernel_rloader_beta_gap_ims_c0_enter477_kernel_rloader_beta_gap_im111", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1070485504, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond7_preheader_kernel_rloader_beta_gap_ims_c0_enter477_kernel_rloader_beta_gap_im111", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1070621808, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"80", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":1572122048, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_rLoader_beta_gap_im.B5, kernel_rLoader_beta_gap_im.B2"}], "type":"inst"}], "links":[{"from":1070485504, "to":1070621808}, {"from":1572122048, "to":1070485504, "details":[{"type":"table", "Width":"1"}]}, {"from":1572122048, "to":1070485504, "details":[{"type":"table", "Width":"1"}]}, {"from":1572122048, "to":1070485504, "details":[{"type":"table", "Width":"1"}]}]}, "1035223536":{"nodes":[{"name":"Input", "id":1500533440, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_rLoader_beta_gap_im.B5"}], "type":"inst"}], "links":[]}, "1035223968":{"nodes":[{"name":"Input", "id":1241376640, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_rLoader_beta_gap_im.B6"}], "type":"inst"}], "links":[]}, "1035224048":{"nodes":[{"name":"Cluster 3", "id":1070904096, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body10_kernel_rloader_beta_gap_ims_c0_enter608_kernel_rloader_beta_gap_im168", "Cluster Type":"Stall-Free", "Cluster Latency":"73"}], "type":"bb", "children":[{"name":"Logic", "id":1070914256, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body10_kernel_rloader_beta_gap_ims_c0_enter608_kernel_rloader_beta_gap_im168", "Cluster Type":"Stall-Free", "Cluster Latency":"73"}], "type":"inst"}, {"name":"Exit", "id":1058790400, "details":[{"type":"table", "Exit FIFO Depth":"128", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 4", "id":1058932464, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body10_kernel_rloader_beta_gap_ims_c1_enter_kernel_rloader_beta_gap_im473", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":1058937488, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body10_kernel_rloader_beta_gap_ims_c1_enter_kernel_rloader_beta_gap_im473", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1058953104, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"288", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":1589421456, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_rLoader_beta_gap_im.B6, kernel_rLoader_beta_gap_im.B3"}], "type":"inst"}, {"name":"WR", "id":1609057584, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"256 bits", "Depth":"16", "Channel Name":"_rLoader_channel", "Start Cycle":"272", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":143}]], "type":"inst"}, {"name":"LD", "id":1685072480, "details":[{"type":"table", "Instruction":"Load", "Width":"256 bits", "LSU Style":"Burst-coalesced cached", "Start Cycle":"80", "Latency":"185", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":108}]], "type":"inst"}], "links":[{"from":1070914256, "to":1058790400}, {"from":1058937488, "to":1058953104}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}, {"from":1058790400, "to":1609057584, "details":[{"type":"table", "Width":"192"}]}, {"from":1058953104, "to":1609057584, "details":[{"type":"table", "Width":"288"}]}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}, {"from":1685072480, "to":1058937488, "details":[{"type":"table", "Width":"256"}]}, {"from":1058790400, "to":1685072480, "details":[{"type":"table", "Width":"192"}]}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}, {"from":1589421456, "to":1070914256, "details":[{"type":"table", "Width":"1"}]}]}, "1035281584":{"nodes":[{"name":"Cluster 1", "id":1070302208, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_rloader_beta_gap_ims_c0_enter445_kernel_rloader_beta_gap_im66", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1070306688, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_rloader_beta_gap_ims_c0_enter445_kernel_rloader_beta_gap_im66", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1070401856, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1070306688, "to":1070401856}]}, "1035439744":{"nodes":[{"name":"Cluster 5", "id":1085394432, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_rfeeder_beta_gap_ims_c0_enter_kernel_rfeeder_beta_gap_im3", "Cluster Type":"Stall-Free", "Cluster Latency":"21"}], "type":"bb", "children":[{"name":"Logic", "id":1085401216, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_rfeeder_beta_gap_ims_c0_enter_kernel_rfeeder_beta_gap_im3", "Cluster Type":"Stall-Free", "Cluster Latency":"21"}], "type":"inst"}, {"name":"Exit", "id":1084593984, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1085401216, "to":1084593984}]}, "1035526736":{"nodes":[], "links":[]}, "1035569872":{"nodes":[{"name":"Cluster 7", "id":1093207504, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body16_kernel_rfeeder_beta_gap_ims_c1_enter_kernel_rfeeder_beta_gap_im112", "Cluster Type":"Stall-Free", "Cluster Latency":"103"}], "type":"bb", "children":[{"name":"Logic", "id":1093213664, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body16_kernel_rfeeder_beta_gap_ims_c1_enter_kernel_rfeeder_beta_gap_im112", "Cluster Type":"Stall-Free", "Cluster Latency":"103"}], "type":"inst"}, {"name":"Exit", "id":1116760064, "details":[{"type":"table", "Exit FIFO Depth":"128", "Exit FIFO Width":"2080", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 6", "id":1084498576, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body16_kernel_rfeeder_beta_gap_ims_c0_enter362_kernel_rfeeder_beta_gap_im47", "Cluster Type":"Stall-Free", "Cluster Latency":"14"}], "type":"bb", "children":[{"name":"Logic", "id":1084505088, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body16_kernel_rfeeder_beta_gap_ims_c0_enter362_kernel_rfeeder_beta_gap_im47", "Cluster Type":"Stall-Free", "Cluster Latency":"14"}], "type":"inst"}, {"name":"Exit", "id":1084837120, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"RD", "id":1069516928, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"256 bits", "Depth":"16", "Channel Name":"_rLoader_channel", "Start Cycle":"20", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":218}]], "type":"inst"}, {"name":"WR", "id":1782877344, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"2048 bits", "Depth":"16", "Channel Name":"_rFeeder_channel", "Start Cycle":"129", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":484}]], "type":"inst"}], "links":[{"from":1093213664, "to":1116760064}, {"from":1084505088, "to":1084837120}, {"from":1069516928, "to":1093213664, "details":[{"type":"table", "Width":"256"}]}, {"from":1084837120, "to":1069516928, "details":[{"type":"table", "Width":"128"}]}, {"from":1116760064, "to":1782877344, "details":[{"type":"table", "Width":"2080"}]}]}, "1035796816":{"nodes":[], "links":[]}, "1035986096":{"nodes":[{"name":"Cluster 8", "id":1221131168, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_hloaders_c0_enter_kernel_hloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"11"}], "type":"bb", "children":[{"name":"Logic", "id":1235218208, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_hloaders_c0_enter_kernel_hloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":1238232784, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1235218208, "to":1238232784}]}, "1037298304":{"nodes":[], "links":[]}, "1037458192":{"nodes":[{"name":"Cluster 9", "id":1276575632, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_hloaders_c0_enter405_kernel_hloader66", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1233111696, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_hloaders_c0_enter405_kernel_hloader66", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1238502880, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1233111696, "to":1238502880}]}, "1037458272":{"nodes":[{"name":"Cluster 10", "id":1207274992, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond7_preheader_kernel_hloaders_c0_enter437_kernel_hloader111", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1252548816, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond7_preheader_kernel_hloaders_c0_enter437_kernel_hloader111", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1194674208, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"80", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":1583874512, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_hLoader.B5, kernel_hLoader.B2"}], "type":"inst"}], "links":[{"from":1252548816, "to":1194674208}, {"from":1583874512, "to":1252548816, "details":[{"type":"table", "Width":"1"}]}, {"from":1583874512, "to":1252548816, "details":[{"type":"table", "Width":"1"}]}, {"from":1583874512, "to":1252548816, "details":[{"type":"table", "Width":"1"}]}]}, "1037458352":{"nodes":[{"name":"Input", "id":1693884304, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_hLoader.B5"}], "type":"inst"}], "links":[]}, "1037458432":{"nodes":[{"name":"Input", "id":1667068464, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_hLoader.B6"}], "type":"inst"}], "links":[]}, "1037458512":{"nodes":[{"name":"Cluster 11", "id":1289340128, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body10_kernel_hloaders_c0_enter568_kernel_hloader168", "Cluster Type":"Stall-Free", "Cluster Latency":"102"}], "type":"bb", "children":[{"name":"Logic", "id":1222982144, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body10_kernel_hloaders_c0_enter568_kernel_hloader168", "Cluster Type":"Stall-Free", "Cluster Latency":"102"}], "type":"inst"}, {"name":"Exit", "id":1195695152, "details":[{"type":"table", "Exit FIFO Depth":"128", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":1071026160, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_hLoader.B6, kernel_hLoader.B3"}], "type":"inst"}, {"name":"LD", "id":1563988352, "details":[{"type":"table", "Instruction":"Load", "Width":"8 bits", "LSU Style":"Burst-coalesced cached", "Start Cycle":"109", "Latency":"185", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":514}]], "type":"inst"}, {"name":"WR", "id":1659003504, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"8 bits", "Depth":"128", "Channel Name":"_hLoader_channel", "Start Cycle":"295", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":515}]], "type":"inst"}], "links":[{"from":1222982144, "to":1195695152}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}, {"from":1563988352, "to":1659003504, "details":[{"type":"table", "Width":"8"}]}, {"from":1195695152, "to":1563988352, "details":[{"type":"table", "Width":"192"}]}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}, {"from":1195695152, "to":1659003504, "details":[{"type":"table", "Width":"192"}]}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}, {"from":1071026160, "to":1222982144, "details":[{"type":"table", "Width":"1"}]}]}, "1037473984":{"nodes":[{"name":"Cluster 12", "id":1210200224, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_hfeeders_c0_enter_kernel_hfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"21"}], "type":"bb", "children":[{"name":"Logic", "id":1294623424, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_hfeeders_c0_enter_kernel_hfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"21"}], "type":"inst"}, {"name":"Exit", "id":1194282208, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1294623424, "to":1194282208}]}, "1037805248":{"nodes":[{"name":"Cluster 14", "id":1207461904, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body9_kernel_hfeeders_c1_enter_kernel_hfeeder113", "Cluster Type":"Stall-Free", "Cluster Latency":"141"}], "type":"bb", "children":[{"name":"Logic", "id":1230397968, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body9_kernel_hfeeders_c1_enter_kernel_hfeeder113", "Cluster Type":"Stall-Free", "Cluster Latency":"141"}], "type":"inst"}, {"name":"Exit", "id":1424119712, "details":[{"type":"table", "Exit FIFO Depth":"256", "Exit FIFO Width":"208", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 13", "id":1297928032, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body9_kernel_hfeeders_c0_enter842_kernel_hfeeder47", "Cluster Type":"Stall-Free", "Cluster Latency":"14"}], "type":"bb", "children":[{"name":"Logic", "id":1206592224, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body9_kernel_hfeeders_c0_enter842_kernel_hfeeder47", "Cluster Type":"Stall-Free", "Cluster Latency":"14"}], "type":"inst"}, {"name":"Exit", "id":1224872416, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"RD", "id":1471579776, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"8 bits", "Depth":"128", "Channel Name":"_hLoader_channel", "Start Cycle":"20", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":566}]], "type":"inst"}, {"name":"WR", "id":1616073152, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"192 bits", "Depth":"128", "Channel Name":"_hFeeder_channel", "Start Cycle":"167", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":677}]], "type":"inst"}], "links":[{"from":1230397968, "to":1424119712}, {"from":1206592224, "to":1224872416}, {"from":1471579776, "to":1230397968, "details":[{"type":"table", "Width":"8"}]}, {"from":1224872416, "to":1471579776, "details":[{"type":"table", "Width":"96"}]}, {"from":1424119712, "to":1616073152, "details":[{"type":"table", "Width":"208"}]}]}, "1038042432":{"nodes":[{"name":"Cluster 15", "id":1770383856, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_outs_c0_enter_kernel_out3", "Cluster Type":"Stall-Free", "Cluster Latency":"11"}], "type":"bb", "children":[{"name":"Logic", "id":1682571232, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_outs_c0_enter_kernel_out3", "Cluster Type":"Stall-Free", "Cluster Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":1769496064, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1682571232, "to":1769496064}]}, "1040595808":{"nodes":[], "links":[]}, "1041167008":{"nodes":[{"name":"Cluster 16", "id":1685292928, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_outs_c0_enter421312_kernel_out58", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":1561503248, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_outs_c0_enter421312_kernel_out58", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1638757536, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Orch", "id":1122753824, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "type":"inst"}], "links":[{"from":1561503248, "to":1638757536}, {"from":1122753824, "to":1561503248, "details":[{"type":"table", "Width":"1"}]}, {"from":1122753824, "to":1561503248, "details":[{"type":"table", "Width":"1"}]}]}, "1041167088":{"nodes":[{"name":"Cluster 17", "id":1597952816, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond7_preheader_kernel_outs_c0_enter421913_kernel_out97", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":1680115216, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond7_preheader_kernel_outs_c0_enter421913_kernel_out97", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1719380288, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"104", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":1194974304, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_Out.B5, kernel_Out.B2"}], "type":"inst"}], "links":[{"from":1680115216, "to":1719380288}, {"from":1194974304, "to":1680115216, "details":[{"type":"table", "Width":"1"}]}, {"from":1194974304, "to":1680115216, "details":[{"type":"table", "Width":"1"}]}, {"from":1194974304, "to":1680115216, "details":[{"type":"table", "Width":"1"}]}, {"from":1194974304, "to":1680115216, "details":[{"type":"table", "Width":"1"}]}, {"from":1194974304, "to":1680115216, "details":[{"type":"table", "Width":"1"}]}, {"from":1194974304, "to":1680115216, "details":[{"type":"table", "Width":"1"}]}]}, "1041167168":{"nodes":[{"name":"Input", "id":1595122480, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_Out.B5"}], "type":"inst"}], "links":[]}, "1041167248":{"nodes":[{"name":"Input", "id":1584169536, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_Out.B6"}], "type":"inst"}], "links":[]}, "1041167328":{"nodes":[{"name":"Cluster 18", "id":1630581360, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_if_end141_kernel_outs_c0_enter423914_kernel_out154", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":1630120896, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_if_end141_kernel_outs_c0_enter423914_kernel_out154", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1639500832, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"136", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 19", "id":1562271072, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_if_end141_kernel_outs_c1_enter_kernel_out527", "Cluster Type":"Stall-Free", "Cluster Latency":"253"}], "type":"bb", "children":[{"name":"Logic", "id":1685629248, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_if_end141_kernel_outs_c1_enter_kernel_out527", "Cluster Type":"Stall-Free", "Cluster Latency":"253"}], "type":"inst"}, {"name":"Exit", "id":1635194032, "details":[{"type":"table", "Exit FIFO Depth":"512", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":1060978096, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_Out.B6, kernel_Out.B3"}], "type":"inst"}, {"name":"RD", "id":1608058320, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"2048 bits", "Depth":"16", "Channel Name":"_rFeeder_channel", "Start Cycle":"8", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":740}]], "type":"inst"}, {"name":"WR", "id":1615082080, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"32 bits", "Depth":"128", "Channel Name":"_Out_channel", "Start Cycle":"267", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1256}]], "type":"inst"}, {"name":"RD", "id":1630554416, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"192 bits", "Depth":"128", "Channel Name":"_hFeeder_channel", "Start Cycle":"8", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":737}]], "type":"inst"}], "links":[{"from":1630120896, "to":1639500832}, {"from":1685629248, "to":1635194032}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1608058320, "to":1685629248, "details":[{"type":"table", "Width":"2048"}]}, {"from":1639500832, "to":1608058320, "details":[{"type":"table", "Width":"136"}]}, {"from":1635194032, "to":1615082080, "details":[{"type":"table", "Width":"96"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1630554416, "to":1685629248, "details":[{"type":"table", "Width":"192"}]}, {"from":1639500832, "to":1630554416, "details":[{"type":"table", "Width":"136"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}, {"from":1060978096, "to":1630120896, "details":[{"type":"table", "Width":"1"}]}]}, "1042904912":{"nodes":[{"name":"Input", "id":1696380448, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_unloader.B5"}], "type":"inst"}], "links":[]}, "1048901808":{"nodes":[{"name":"Cluster 20", "id":2070863200, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_unloaders_c0_enter_kernel_unloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"11"}], "type":"bb", "children":[{"name":"Logic", "id":1573858640, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_unloaders_c0_enter_kernel_unloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":2098963200, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1573858640, "to":2098963200}]}, "1049250512":{"nodes":[], "links":[]}, "1049250592":{"nodes":[{"name":"Cluster 21", "id":1890027248, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_unloaders_c0_enter355_kernel_unloader55", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1578199280, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_unloaders_c0_enter355_kernel_unloader55", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2041991472, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1578199280, "to":2041991472}]}, "1049250672":{"nodes":[{"name":"Cluster 22", "id":1092467968, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond7_preheader_kernel_unloaders_c0_enter387_kernel_unloader100", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1817574272, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond7_preheader_kernel_unloaders_c0_enter387_kernel_unloader100", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2090826912, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"80", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":1131022944, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_unloader.B5, kernel_unloader.B2"}], "type":"inst"}], "links":[{"from":1817574272, "to":2090826912}, {"from":1131022944, "to":1817574272, "details":[{"type":"table", "Width":"1"}]}, {"from":1131022944, "to":1817574272, "details":[{"type":"table", "Width":"1"}]}, {"from":1131022944, "to":1817574272, "details":[{"type":"table", "Width":"1"}]}]}, "1049251168":{"nodes":[{"name":"Input", "id":1430412992, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_unloader.B6"}], "type":"inst"}], "links":[]}, "1049251248":{"nodes":[{"name":"Cluster 25", "id":1573153552, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body10_kernel_unloaders_c2_enter_kernel_unloader257", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":1589960368, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body10_kernel_unloaders_c2_enter_kernel_unloader257", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2084001280, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 24", "id":1573208080, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body10_kernel_unloaders_c1_enter_kernel_unloader235", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"bb", "children":[{"name":"Logic", "id":1900276848, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body10_kernel_unloaders_c1_enter_kernel_unloader235", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":1912264656, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 23", "id":1573544336, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body10_kernel_unloaders_c0_enter518_kernel_unloader157", "Cluster Type":"Stall-Free", "Cluster Latency":"1"}], "type":"bb", "children":[{"name":"Logic", "id":1916428880, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body10_kernel_unloaders_c0_enter518_kernel_unloader157", "Cluster Type":"Stall-Free", "Cluster Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2102723712, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"88", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":1247820720, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_unloader.B6, kernel_unloader.B3"}], "type":"inst"}, {"name":"ST", "id":1500440432, "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Start Cycle":"17", "Latency":"2", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1341}]], "type":"inst"}, {"name":"RD", "id":1676994848, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"32 bits", "Depth":"128", "Channel Name":"_Out_channel", "Start Cycle":"11", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1337}]], "type":"inst"}], "links":[{"from":1589960368, "to":2084001280}, {"from":1900276848, "to":1912264656}, {"from":1916428880, "to":2102723712}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}, {"from":2084001280, "to":1500440432, "details":[{"type":"table", "Width":"64"}]}, {"from":1912264656, "to":1500440432, "details":[{"type":"table", "Width":"128"}]}, {"from":2102723712, "to":1500440432, "details":[{"type":"table", "Width":"88"}]}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}, {"from":1247820720, "to":1900276848, "details":[{"type":"table", "Width":"1"}]}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}, {"from":1676994848, "to":1589960368, "details":[{"type":"table", "Width":"32"}]}, {"from":2102723712, "to":1676994848, "details":[{"type":"table", "Width":"88"}]}, {"from":1247820720, "to":1916428880, "details":[{"type":"table", "Width":"1"}]}]}}';
