Vivado Simulator 2017.1
Time resolution is 1 ps
Failure: end of simulation
Time: 1011 ns  Iteration: 0  Process: /UartModule_tb/P_SIM  File: /home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/UartModule_tb.vhd
$finish called at time : 1011 ns : File "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/UartModule_tb.vhd" Line 121
Failure: end of simulation
Time: 1011 ns  Iteration: 0  Process: /UartModule_tb/P_SIM  File: /home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/UartModule_tb.vhd
$finish called at time : 1011 ns : File "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/UartModule_tb.vhd" Line 121
Failure: end of simulation
Time: 1011 ns  Iteration: 0  Process: /UartModule_tb/P_SIM  File: /home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/UartModule_tb.vhd
$finish called at time : 1011 ns : File "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/UartModule_tb.vhd" Line 121
Failure: end of simulation
Time: 1011 ns  Iteration: 0  Process: /UartModule_tb/P_SIM  File: /home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/UartModule_tb.vhd
$finish called at time : 1011 ns : File "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/UartModule_tb.vhd" Line 121
