{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546878079044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546878079044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 00:21:18 2019 " "Processing started: Tue Jan 08 00:21:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546878079044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546878079044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU8 -c CPU8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU8 -c CPU8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546878079044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546878079370 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CMPUT_EXPMT/CH7/EX3_CPU8/CPU8.bdf " "Can't analyze file -- file E:/CMPUT_EXPMT/CH7/EX3_CPU8/CPU8.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546878079425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8 " "Found entity 1: CPU8" {  } { { "CPU8.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "ldr0_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ldr0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md_g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md_g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD_G " "Found entity 1: ALU_MD_G" {  } { { "ALU_MD_G.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2_temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2_temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2_temp " "Found entity 1: Block2_temp" {  } { { "Block2_temp.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/Block2_temp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_ALL " "Found entity 1: decoder_ALL" {  } { { "decoder_ALL.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079439 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_MD.bdf " "Can't analyze file -- file ALU_MD.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546878079442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD2 " "Found entity 1: ALU_MD2" {  } { { "ALU_MD2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079445 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU8 - copy.bdf " "Can't analyze file -- file CPU8 - copy.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546878079449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8_copy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8_copy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8_copy " "Found entity 1: CPU8_copy" {  } { { "CPU8_copy.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_copy.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8_test_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8_test_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8_TEST_1 " "Found entity 1: CPU8_TEST_1" {  } { { "CPU8_TEST_1.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "uPC.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regs_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_MD " "Found entity 1: REGS_MD" {  } { { "REGS_MD.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_TOP " "Found entity 1: CPU_TOP" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_test_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_0 " "Found entity 1: CPU_TEST_0" {  } { { "CPU_TEST_0.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TEST_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8_test_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8_test_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8_TEST_2 " "Found entity 1: CPU8_TEST_2" {  } { { "CPU8_TEST_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8_TEST_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878079468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TOP " "Elaborating entity \"CPU_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546878079618 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ALU\[7..0\] " "Pin \"ALU\[7..0\]\" is missing source" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 592 -120 56 608 "ALU\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1546878079623 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SFT\[7..0\] " "Pin \"SFT\[7..0\]\" is missing source" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 792 192 368 808 "SFT\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1546878079624 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst36 " "Primitive \"GND\" of instance \"inst36\" not used" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 808 -360 -328 840 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1546878079624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD_G ALU_MD_G:inst3 " "Elaborating entity \"ALU_MD_G\" for hierarchy \"ALU_MD_G:inst3\"" {  } { { "CPU_TOP.bdf" "inst3" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 16 0 160 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878079638 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_1.bdf 1 1 " "Using design file shift_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_1 " "Found entity 1: SHIFT_1" {  } { { "shift_1.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/shift_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878079648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878079648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_1 ALU_MD_G:inst3\|SHIFT_1:inst38 " "Elaborating entity \"SHIFT_1\" for hierarchy \"ALU_MD_G:inst3\|SHIFT_1:inst38\"" {  } { { "ALU_MD_G.bdf" "inst38" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 264 1216 1360 424 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878079649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux ALU_MD_G:inst3\|SHIFT_1:inst38\|21mux:268 " "Elaborating entity \"21mux\" for hierarchy \"ALU_MD_G:inst3\|SHIFT_1:inst38\|21mux:268\"" {  } { { "shift_1.bdf" "268" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/shift_1.bdf" { { 200 272 392 280 "268" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878079664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD_G:inst3\|SHIFT_1:inst38\|21mux:268 " "Elaborated megafunction instantiation \"ALU_MD_G:inst3\|SHIFT_1:inst38\|21mux:268\"" {  } { { "shift_1.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/shift_1.bdf" { { 200 272 392 280 "268" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878079665 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sheft.vhd 2 1 " "Using design file sheft.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHEFT-BEHAV " "Found design unit 1: SHEFT-BEHAV" {  } { { "sheft.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/sheft.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080138 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHEFT " "Found entity 1: SHEFT" {  } { { "sheft.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/sheft.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHEFT ALU_MD_G:inst3\|SHIFT_1:inst38\|SHEFT:inst " "Elaborating entity \"SHEFT\" for hierarchy \"ALU_MD_G:inst3\|SHIFT_1:inst38\|SHEFT:inst\"" {  } { { "shift_1.bdf" "inst" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/shift_1.bdf" { { 168 72 240 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080142 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu181.vhd 2 1 " "Using design file alu181.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Found design unit 1: ALU181-behav" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080155 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Found entity 1: ALU181" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU_MD_G:inst3\|ALU181:inst1 " "Elaborating entity \"ALU181\" for hierarchy \"ALU_MD_G:inst3\|ALU181:inst1\"" {  } { { "ALU_MD_G.bdf" "inst1" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 184 904 1048 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080157 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S alu181.vhd(26) " "VHDL Process Statement warning at alu181.vhd(26): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1546878080158 "|CPU8|ALU181:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FZ alu181.vhd(24) " "VHDL Process Statement warning at alu181.vhd(24): inferring latch(es) for signal or variable \"FZ\", which holds its previous value in one or more paths through the process" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1546878080158 "|CPU8|ALU181:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FZ alu181.vhd(24) " "Inferred latch for \"FZ\" at alu181.vhd(24)" {  } { { "alu181.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/alu181.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546878080158 "|CPU8|ALU181:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch0.vhd 2 1 " "Using design file lpm_latch0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch0-SYN " "Found design unit 1: lpm_latch0-SYN" {  } { { "lpm_latch0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080169 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Found entity 1: lpm_latch0" {  } { { "lpm_latch0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080169 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 ALU_MD_G:inst3\|lpm_latch0:inst8 " "Elaborating entity \"lpm_latch0\" for hierarchy \"ALU_MD_G:inst3\|lpm_latch0:inst8\"" {  } { { "ALU_MD_G.bdf" "inst8" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 184 680 840 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component " "Elaborating entity \"lpm_latch\" for hierarchy \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "lpm_latch_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component " "Elaborated megafunction instantiation \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878080190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component " "Instantiated megafunction \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080190 ""}  } { { "lpm_latch0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_latch0.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546878080190 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.vhd 2 1 " "Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080204 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 ALU_MD_G:inst3\|lpm_bustri0:inst7 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"ALU_MD_G:inst3\|lpm_bustri0:inst7\"" {  } { { "ALU_MD_G.bdf" "inst7" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 192 1096 1176 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878080223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"ALU_MD_G:inst3\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080223 ""}  } { { "lpm_bustri0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_bustri0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546878080223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD_G:inst3\|LDR0_2:inst2 " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD_G:inst3\|LDR0_2:inst2\"" {  } { { "ALU_MD_G.bdf" "inst2" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 152 184 296 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M ALU_MD_G:inst3\|LDR0_2:inst2\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"ALU_MD_G:inst3\|LDR0_2:inst2\|74139M:inst\"" {  } { { "ldr0_2.bdf" "inst" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ldr0_2.bdf" { { 96 376 480 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD_G:inst3\|LDR0_2:inst2\|74139M:inst " "Elaborated megafunction instantiation \"ALU_MD_G:inst3\|LDR0_2:inst2\|74139M:inst\"" {  } { { "ldr0_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ldr0_2.bdf" { { 96 376 480 192 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878080241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg0_2.bdf 1 1 " "Using design file reg0_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "reg0_2.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/reg0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD_G:inst3\|REG0_2:inst10 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD_G:inst3\|REG0_2:inst10\"" {  } { { "ALU_MD_G.bdf" "inst10" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ALU_MD_G.bdf" { { 120 352 488 248 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst6 " "Elaborating entity \"uPC\" for hierarchy \"uPC:inst6\"" {  } { { "CPU_TOP.bdf" "inst6" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 552 776 912 904 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_ALL uPC:inst6\|decoder_ALL:inst40 " "Elaborating entity \"decoder_ALL\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\"" {  } { { "uPC.bdf" "inst40" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { { -152 744 888 200 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_a.bdf 1 1 " "Using design file decoder_a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "decoder_a.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4 " "Elaborating entity \"decoder_A\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\"" {  } { { "decoder_ALL.bdf" "inst4" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { { 384 304 400 544 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\|74138:inst\"" {  } { { "decoder_a.bdf" "inst" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_a.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\|74138:inst " "Elaborated megafunction instantiation \"uPC:inst6\|decoder_ALL:inst40\|decoder_A:inst4\|74138:inst\"" {  } { { "decoder_a.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_a.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878080319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_b.bdf 1 1 " "Using design file decoder_b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "decoder_b.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B uPC:inst6\|decoder_ALL:inst40\|decoder_B:inst5 " "Elaborating entity \"decoder_B\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder_B:inst5\"" {  } { { "decoder_ALL.bdf" "inst5" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { { 392 504 600 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080331 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "decoder_b.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_b.bdf" { { 224 432 480 256 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1546878080331 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_c.bdf 1 1 " "Using design file decoder_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_c.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C uPC:inst6\|decoder_ALL:inst40\|decoder_C:inst6 " "Elaborating entity \"decoder_C\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder_C:inst6\"" {  } { { "decoder_ALL.bdf" "inst6" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { { 392 688 784 552 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2_4.bdf 1 1 " "Using design file decoder2_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 uPC:inst6\|decoder_ALL:inst40\|decoder2_4:inst24 " "Elaborating entity \"decoder2_4\" for hierarchy \"uPC:inst6\|decoder_ALL:inst40\|decoder2_4:inst24\"" {  } { { "decoder_ALL.bdf" "inst24" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/decoder_ALL.bdf" { { 400 944 1040 528 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom0.vhd 2 1 " "Using design file lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080374 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 uPC:inst6\|lpm_rom0:inst1 " "Elaborating entity \"lpm_rom0\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\"" {  } { { "uPC.bdf" "inst1" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { { -168 344 504 -88 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_8.mif " "Parameter \"init_file\" = \"rom_8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=rom8 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=rom8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080417 ""}  } { { "lpm_rom0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_rom0.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546878080417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hu51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hu51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hu51 " "Found entity 1: altsyncram_hu51" {  } { { "db/altsyncram_hu51.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878080490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hu51 uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated " "Elaborating entity \"altsyncram_hu51\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gc72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gc72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gc72 " "Found entity 1: altsyncram_gc72" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878080565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gc72 uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1 " "Elaborating entity \"altsyncram_gc72\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\"" {  } { { "db/altsyncram_hu51.tdf" "altsyncram1" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hu51.tdf" "mgl_prim2" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hu51.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878080644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905080 " "Parameter \"NODE_NAME\" = \"1919905080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080644 ""}  } { { "db/altsyncram_hu51.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_hu51.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546878080644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ua_reg.bdf 1 1 " "Using design file ua_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uPC:inst6\|uA_reg:inst18 " "Elaborating entity \"uA_reg\" for hierarchy \"uPC:inst6\|uA_reg:inst18\"" {  } { { "uPC.bdf" "inst18" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { { -168 160 288 -40 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ui_c.bdf 1 1 " "Using design file ui_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uI_C " "Found entity 1: uI_C" {  } { { "ui_c.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ui_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI_C uPC:inst6\|uI_C:inst12 " "Elaborating entity \"uI_C\" for hierarchy \"uPC:inst6\|uI_C:inst12\"" {  } { { "uPC.bdf" "inst12" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/uPC.bdf" { { -176 -40 96 -16 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "step3.bdf 1 1 " "Using design file step3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 step3 " "Found entity 1: step3" {  } { { "step3.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step3 step3:inst11 " "Elaborating entity \"step3\" for hierarchy \"step3:inst11\"" {  } { { "CPU_TOP.bdf" "inst11" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 576 280 376 704 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fc_z.bdf 1 1 " "Using design file fc_z.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fc_z " "Found entity 1: Fc_z" {  } { { "fc_z.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/fc_z.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080735 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_z fc_z:inst44 " "Elaborating entity \"fc_z\" for hierarchy \"fc_z:inst44\"" {  } { { "CPU_TOP.bdf" "inst44" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 568 536 632 728 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.vhd 2 1 " "Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080751 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst9 " "Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst9\"" {  } { { "CPU_TOP.bdf" "inst9" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 368 304 464 480 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq0:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_8.mif " "Parameter \"init_file\" = \"ram_8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram8 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ram8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080765 ""}  } { { "lpm_ram_dq0.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_ram_dq0.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546878080765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aog1 " "Found entity 1: altsyncram_aog1" {  } { { "db/altsyncram_aog1.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878080837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aog1 lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated " "Elaborating entity \"altsyncram_aog1\" for hierarchy \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l4c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l4c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l4c2 " "Found entity 1: altsyncram_l4c2" {  } { { "db/altsyncram_l4c2.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_l4c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878080908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l4c2 lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|altsyncram_l4c2:altsyncram1 " "Elaborating entity \"altsyncram_l4c2\" for hierarchy \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|altsyncram_l4c2:altsyncram1\"" {  } { { "db/altsyncram_aog1.tdf" "altsyncram1" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_aog1.tdf" "mgl_prim2" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_aog1.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878080915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"lpm_ram_dq0:inst9\|altsyncram:altsyncram_component\|altsyncram_aog1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987576 " "Parameter \"NODE_NAME\" = \"1918987576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080915 ""}  } { { "db/altsyncram_aog1.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_aog1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546878080915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_MD REGS_MD:inst12 " "Elaborating entity \"REGS_MD\" for hierarchy \"REGS_MD:inst12\"" {  } { { "CPU_TOP.bdf" "inst12" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 312 -304 -152 504 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter REGS_MD:inst12\|counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"REGS_MD:inst12\|counter:inst2\"" {  } { { "REGS_MD.bdf" "inst2" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/REGS_MD.bdf" { { 24 -56 72 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080942 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.vhd 2 1 " "Using design file lpm_counter1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080953 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878080953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1546878080953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst " "Elaborating entity \"lpm_counter1\" for hierarchy \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\"" {  } { { "counter.bdf" "inst" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/counter.bdf" { { 64 152 296 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "lpm_counter_component" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878080988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878080988 ""}  } { { "lpm_counter1.vhd" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/lpm_counter1.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546878080988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5j " "Found entity 1: cntr_k5j" {  } { { "db/cntr_k5j.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/cntr_k5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546878081064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546878081064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5j REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_k5j:auto_generated " "Elaborating entity \"cntr_k5j\" for hierarchy \"REGS_MD:inst12\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_k5j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546878081065 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[7\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546878082929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[6\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546878082929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546878082929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546878082929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[3\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546878082929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[2\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546878082929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[1\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546878082929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\] ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"ALU_MD_G:inst3\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\|latches\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546878082929 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1546878082929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082936 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082936 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082937 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082937 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082937 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082937 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082937 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Latch REGS_MD:inst12\|lpm_latch0:inst\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_hu51:auto_generated\|altsyncram_gc72:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_gc72.tdf" "" { Text "G:/EXPT_5_B4_CPU8B_CPLEX_INS/db/altsyncram_gc72.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082937 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[7\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082938 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[6\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082938 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[5\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082938 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[4\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082938 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[3\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082938 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[2\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082938 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[1\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082938 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[0\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082939 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[7\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082939 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[6\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082939 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[5\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082939 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[4\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082939 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[3\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082939 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[2\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082939 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[1\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082940 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[0\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082940 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[7\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082940 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[6\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082940 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[5\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082940 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[4\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082940 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[3\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082940 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[2\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082940 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[1\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082941 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[0\] " "Latch ALU_MD_G:inst3\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst12\|lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546878082941 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546878082941 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst5 uPC:inst6\|uA_reg:inst18\|inst5~_emulated uPC:inst6\|uA_reg:inst18\|inst5~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst5\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst5~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst5~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 168 408 472 248 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546878082945 "|CPU_TOP|uPC:inst6|uA_reg:inst18|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst4 uPC:inst6\|uA_reg:inst18\|inst4~_emulated uPC:inst6\|uA_reg:inst18\|inst4~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst4\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst4~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst4~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 56 408 472 136 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546878082945 "|CPU_TOP|uPC:inst6|uA_reg:inst18|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst8 uPC:inst6\|uA_reg:inst18\|inst8~_emulated uPC:inst6\|uA_reg:inst18\|inst8~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst8\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst8~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst8~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 288 232 296 368 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546878082945 "|CPU_TOP|uPC:inst6|uA_reg:inst18|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst7 uPC:inst6\|uA_reg:inst18\|inst7~_emulated uPC:inst6\|uA_reg:inst18\|inst7~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst7\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst7~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst7~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 168 232 296 248 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546878082945 "|CPU_TOP|uPC:inst6|uA_reg:inst18|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst18\|inst2 uPC:inst6\|uA_reg:inst18\|inst2~_emulated uPC:inst6\|uA_reg:inst18\|inst2~1 " "Register \"uPC:inst6\|uA_reg:inst18\|inst2\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst18\|inst2~_emulated\" and latch \"uPC:inst6\|uA_reg:inst18\|inst2~1\"" {  } { { "ua_reg.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/ua_reg.bdf" { { 56 232 296 136 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546878082945 "|CPU_TOP|uPC:inst6|uA_reg:inst18|inst2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1546878082945 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[7\] GND " "Pin \"ALU\[7\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 592 -120 56 608 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|ALU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[6\] GND " "Pin \"ALU\[6\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 592 -120 56 608 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|ALU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[5\] GND " "Pin \"ALU\[5\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 592 -120 56 608 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|ALU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[4\] GND " "Pin \"ALU\[4\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 592 -120 56 608 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|ALU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[3\] GND " "Pin \"ALU\[3\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 592 -120 56 608 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|ALU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[2\] GND " "Pin \"ALU\[2\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 592 -120 56 608 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|ALU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[1\] GND " "Pin \"ALU\[1\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 592 -120 56 608 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|ALU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU\[0\] GND " "Pin \"ALU\[0\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 592 -120 56 608 "ALU\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|ALU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[7\] GND " "Pin \"SFT\[7\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 792 192 368 808 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|SFT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[6\] GND " "Pin \"SFT\[6\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 792 192 368 808 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|SFT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[5\] GND " "Pin \"SFT\[5\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 792 192 368 808 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|SFT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[4\] GND " "Pin \"SFT\[4\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 792 192 368 808 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|SFT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[3\] GND " "Pin \"SFT\[3\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 792 192 368 808 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|SFT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[2\] GND " "Pin \"SFT\[2\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 792 192 368 808 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|SFT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[1\] GND " "Pin \"SFT\[1\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 792 192 368 808 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|SFT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFT\[0\] GND " "Pin \"SFT\[0\]\" is stuck at GND" {  } { { "CPU_TOP.bdf" "" { Schematic "G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU_TOP.bdf" { { 792 192 368 808 "SFT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878083223 "|CPU_TOP|SFT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546878083223 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1546878084399 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1546878084400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546878084483 "|CPU_TOP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546878084483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546878085207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546878085207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1098 " "Implemented 1098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546878085387 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546878085387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "912 " "Implemented 912 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546878085387 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1546878085387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546878085387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546878085454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 08 00:21:25 2019 " "Processing ended: Tue Jan 08 00:21:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546878085454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546878085454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546878085454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546878085454 ""}
