Instructions:
        	Registers are numbered from 0 to 31.
        	rd gives the destination register in an instruction that uses it.
        	result field gives the output after the EXECUTE unit executes the given instruction.
        	Format of register file printing is <reg_name>: <reg_val_base10>

Register File before cycle 0:
		R0:  0  		R1:  0  		R2:  0  		R3:  0  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 0
-------------------------------------------------------------------------------
FETCH:     Inst 0: 00000000001000010000000110010011
DECODE:    -
EXECUTE:   -
MEMORY:    -
WRITEBACK: -

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 0:
		R0:  0  		R1:  0  		R2:  0  		R3:  0  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 1
-------------------------------------------------------------------------------
FETCH:     Inst 1: 00000000010100001000000010010011
DECODE:    Inst 0: ADDI    rd: R3    R2: 0    imm: 2    
EXECUTE:   -
MEMORY:    -
WRITEBACK: -

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 1:
		R0:  0  		R1:  0  		R2:  0  		R3:  0  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 2
-------------------------------------------------------------------------------
FETCH:     Inst 2: 00000000011100010000000100010011
DECODE:    Inst 1: ADDI    rd: R1    R1: 0    imm: 5    
EXECUTE:   Inst 0: ADDI    rd: R3    R2: 0    imm: 2    result: 2    
MEMORY:    -
WRITEBACK: -

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 2:
		R0:  0  		R1:  0  		R2:  0  		R3:  0  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 3
-------------------------------------------------------------------------------
FETCH:     Inst 3: 00000000001000001000000110110011
DECODE:    Inst 2: ADDI    rd: R2    R2: 0    imm: 7    
EXECUTE:   Inst 1: ADDI    rd: R1    R1: 0    imm: 5    result: 5    
MEMORY:    Inst 0: ADDI    rd: R3    R2: 0    imm: 2    result: 2    
WRITEBACK: -

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 3:
		R0:  0  		R1:  0  		R2:  0  		R3:  0  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 4
-------------------------------------------------------------------------------
FETCH:     Inst 4: 00000000111100100000001000010011
DECODE:    Inst 3: ADD    rd: R3    R1: 5    R2: 7    
EXECUTE:   Inst 2: ADDI    rd: R2    R2: 0    imm: 7    result: 7    
MEMORY:    Inst 1: ADDI    rd: R1    R1: 0    imm: 5    result: 5    
WRITEBACK: Inst 0: ADDI    rd: R3    R2: 0    imm: 2    result: 2    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 4:
		R0:  0  		R1:  0  		R2:  0  		R3:  2  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 5
-------------------------------------------------------------------------------
FETCH:     Inst 5: 00000001000000101000001010010011
DECODE:    Inst 4: ADDI    rd: R4    R4: 0    imm: 15    
EXECUTE:   Inst 3: ADD    rd: R3    R1: 5    R2: 7    result: 12    
MEMORY:    Inst 2: ADDI    rd: R2    R2: 0    imm: 7    result: 7    
WRITEBACK: Inst 1: ADDI    rd: R1    R1: 0    imm: 5    result: 5    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 5:
		R0:  0  		R1:  5  		R2:  0  		R3:  2  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 6
-------------------------------------------------------------------------------
FETCH:     Inst 6: 00000000010001110000011100010011
DECODE:    Inst 5: ADDI    rd: R5    R5: 0    imm: 16    
EXECUTE:   Inst 4: ADDI    rd: R4    R4: 0    imm: 15    result: 15    
MEMORY:    Inst 3: ADD    rd: R3    R1: 5    R2: 7    result: 12    
WRITEBACK: Inst 2: ADDI    rd: R2    R2: 0    imm: 7    result: 7    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 6:
		R0:  0  		R1:  5  		R2:  7  		R3:  2  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 7
-------------------------------------------------------------------------------
FETCH:     Inst 7: 00000001011111001000110010010011
DECODE:    Inst 6: ADDI    rd: R14    R14: 0    imm: 4    
EXECUTE:   Inst 5: ADDI    rd: R5    R5: 0    imm: 16    result: 16    
MEMORY:    Inst 4: ADDI    rd: R4    R4: 0    imm: 15    result: 15    
WRITEBACK: Inst 3: ADD    rd: R3    R1: 5    R2: 7    result: 12    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 7:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  0  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 8
-------------------------------------------------------------------------------
FETCH:     Inst 8: 00000000001000001010010000100011
DECODE:    Inst 7: ADDI    rd: R25    R25: 0    imm: 23    
EXECUTE:   Inst 6: ADDI    rd: R14    R14: 0    imm: 4    result: 4    
MEMORY:    Inst 5: ADDI    rd: R5    R5: 0    imm: 16    result: 16    
WRITEBACK: Inst 4: ADDI    rd: R4    R4: 0    imm: 15    result: 15    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 8:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  0  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 9
-------------------------------------------------------------------------------
FETCH:     Inst 9: 00000000001100001001101000110011
DECODE:    Inst 8: SW    imm: 8    R1: 5    R2: 7    
EXECUTE:   Inst 7: ADDI    rd: R25    R25: 0    imm: 23    result: 23    
MEMORY:    Inst 6: ADDI    rd: R14    R14: 0    imm: 4    result: 4    
WRITEBACK: Inst 5: ADDI    rd: R5    R5: 0    imm: 16    result: 16    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 9:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 0  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 10
-------------------------------------------------------------------------------
FETCH:     Inst 10: 01000000000100010000001110110011
DECODE:    Inst 9: SLL    rd: R20    R1: 5    R3: 12    
EXECUTE:   Inst 8: SW    imm: 8    R1: 5    R2: 7    result: 13    
MEMORY:    Inst 7: ADDI    rd: R25    R25: 0    imm: 23    result: 23    
WRITEBACK: Inst 6: ADDI    rd: R14    R14: 0    imm: 4    result: 4    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 10:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 0  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 11
-------------------------------------------------------------------------------
FETCH:     Inst 11: 00000000001000001000000110110011
DECODE:    Inst 10: SUB    rd: R7    R2: 7    R1: 5    
EXECUTE:   Inst 9: SLL    rd: R20    R1: 5    R3: 12    result: 20480    
MEMORY:    Inst 8: SW    imm: 8    R1: 5    R2: 7    result: 13    
WRITEBACK: Inst 7: ADDI    rd: R25    R25: 0    imm: 23    result: 23    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 11:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 12
-------------------------------------------------------------------------------
FETCH:     Inst 12: 01000000000100010000001100110011
DECODE:    Inst 11: ADD    rd: R3    R1: 5    R2: 7    
EXECUTE:   Inst 10: SUB    rd: R7    R2: 7    R1: 5    result: 2    
MEMORY:    Inst 9: SLL    rd: R20    R1: 5    R3: 12    result: 20480    
WRITEBACK: Inst 8: SW    imm: 8    R1: 5    R2: 7    result: 13    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 12:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 0  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 13
-------------------------------------------------------------------------------
FETCH:     Inst 13: 00000000001001110111011110110011
DECODE:    Inst 12: SUB    rd: R6    R2: 7    R1: 5    
EXECUTE:   Inst 11: ADD    rd: R3    R1: 5    R2: 7    result: 12    
MEMORY:    Inst 10: SUB    rd: R7    R2: 7    R1: 5    result: 2    
WRITEBACK: Inst 9: SLL    rd: R20    R1: 5    R3: 12    result: 20480    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 13:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  0  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 14
-------------------------------------------------------------------------------
FETCH:     Inst 14: 00000000101000100010001100000011
DECODE:    Inst 13: AND    rd: R15    R14: 4    R2: 7    
EXECUTE:   Inst 12: SUB    rd: R6    R2: 7    R1: 5    result: 2    
MEMORY:    Inst 11: ADD    rd: R3    R1: 5    R2: 7    result: 12    
WRITEBACK: Inst 10: SUB    rd: R7    R2: 7    R1: 5    result: 2    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 14:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 15
-------------------------------------------------------------------------------
FETCH:     Inst 15: 00000000010100001110011110110011
DECODE:    Inst 14: LW    rd: R6    R4: 15    imm: 0    
EXECUTE:   Inst 13: AND    rd: R15    R14: 4    R2: 7    result: 4    
MEMORY:    Inst 12: SUB    rd: R6    R2: 7    R1: 5    result: 2    
WRITEBACK: Inst 11: ADD    rd: R3    R1: 5    R2: 7    result: 12    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 15:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 16
-------------------------------------------------------------------------------
FETCH:     Inst 16: 01000000011100011101011000110011
DECODE:    Inst 15: OR    rd: R15    R1: 5    R5: 16    
EXECUTE:   Inst 14: LW    rd: R6    R4: 15    imm: 0    result: 15    
MEMORY:    Inst 13: AND    rd: R15    R14: 4    R2: 7    result: 4    
WRITEBACK: Inst 12: SUB    rd: R6    R2: 7    R1: 5    result: 2    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 16:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  2  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 0  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 17
-------------------------------------------------------------------------------
FETCH:     Inst 17: 00000000000010001000000101100011
DECODE:    Inst 16: SRA    rd: R12    R3: 12    R7: 2    
EXECUTE:   Inst 15: OR    rd: R15    R1: 5    R5: 16    result: 21    
MEMORY:    Inst 14: LW    rd: R6    R4: 15    imm: 0    result: 15    memValue: 0    
WRITEBACK: Inst 13: AND    rd: R15    R14: 4    R2: 7    result: 4    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 17:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  2  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 4  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 18
-------------------------------------------------------------------------------
FETCH:     Inst 18: 00000001000000100000001010010011
DECODE:    Inst 17: BEQ    R17: 0    R0: 0    BranchOffset: 2    BranchTaken?: YES
EXECUTE:   Inst 16: SRA    rd: R12    R3: 12    R7: 2    result: 3    
MEMORY:    Inst 15: OR    rd: R15    R1: 5    R5: 16    result: 21    
WRITEBACK: Inst 14: LW    rd: R6    R4: 15    imm: 0    result: 15    memValue: 0    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 18:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 4  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 19
-------------------------------------------------------------------------------
FETCH:     Inst 21: 00000000010001110010011000000011
DECODE:    -
EXECUTE:   Inst 17: BEQ    R17: 0    R0: 0    BranchOffset: 2    BranchTaken?: YES
MEMORY:    Inst 16: SRA    rd: R12    R3: 12    R7: 2    result: 3    
WRITEBACK: Inst 15: OR    rd: R15    R1: 5    R5: 16    result: 21    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 19:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 20
-------------------------------------------------------------------------------
FETCH:     Inst 22: 00000000000111100000111000010011
DECODE:    Inst 21: LW    rd: R12    R14: 4    imm: 15    
EXECUTE:   -
MEMORY:    Inst 17: BEQ    R17: 0    R0: 0    BranchOffset: 2    BranchTaken?: YES
WRITEBACK: Inst 16: SRA    rd: R12    R3: 12    R7: 2    result: 3    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 20:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 3  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 21
-------------------------------------------------------------------------------
FETCH:     Inst 23: 00000000000111011000110110010011
DECODE:    Inst 22: ADDI    rd: R28    R28: 0    imm: 1    
EXECUTE:   Inst 21: LW    rd: R12    R14: 4    imm: 15    result: 19    
MEMORY:    -
WRITEBACK: Inst 17: BEQ    R17: 0    R0: 0    BranchOffset: 2    BranchTaken?: YES

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 21:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 3  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 22
-------------------------------------------------------------------------------
FETCH:     Inst 24: 11111111101111100000111011100011
DECODE:    Inst 23: ADDI    rd: R27    R27: 0    imm: 1    
EXECUTE:   Inst 22: ADDI    rd: R28    R28: 0    imm: 1    result: 1    
MEMORY:    Inst 21: LW    rd: R12    R14: 4    imm: 15    result: 19    memValue: 0    
WRITEBACK: -

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 22:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 3  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 23
-------------------------------------------------------------------------------
FETCH:     Inst 25: 01111111100101110111111110000001
DECODE:    Inst 24: BEQ    R28: 1    R27: 1    BranchOffset: -3    BranchTaken?: YES
EXECUTE:   Inst 23: ADDI    rd: R27    R27: 0    imm: 1    result: 1    
MEMORY:    Inst 22: ADDI    rd: R28    R28: 0    imm: 1    result: 1    
WRITEBACK: Inst 21: LW    rd: R12    R14: 4    imm: 15    result: 19    memValue: 0    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 23:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 0  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 24
-------------------------------------------------------------------------------
FETCH:     Inst 23: 00000000000111011000110110010011
DECODE:    -
EXECUTE:   Inst 24: BEQ    R28: 1    R27: 1    BranchOffset: -3    BranchTaken?: YES
MEMORY:    Inst 23: ADDI    rd: R27    R27: 0    imm: 1    result: 1    
WRITEBACK: Inst 22: ADDI    rd: R28    R28: 0    imm: 1    result: 1    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 24:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 0  		R28: 1  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 25
-------------------------------------------------------------------------------
FETCH:     Inst 24: 11111111101111100000111011100011
DECODE:    Inst 23: ADDI    rd: R27    R27: 1    imm: 1    
EXECUTE:   -
MEMORY:    Inst 24: BEQ    R28: 1    R27: 1    BranchOffset: -3    BranchTaken?: YES
WRITEBACK: Inst 23: ADDI    rd: R27    R27: 0    imm: 1    result: 1    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 25:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 1  		R28: 1  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 26
-------------------------------------------------------------------------------
FETCH:     Inst 25: 01111111100101110111111110000001
DECODE:    Inst 24: BEQ    R28: 1    R27: 1    BranchOffset: -3    BranchTaken?: YES
EXECUTE:   Inst 23: ADDI    rd: R27    R27: 1    imm: 1    result: 2    
MEMORY:    -
WRITEBACK: Inst 24: BEQ    R28: 1    R27: 1    BranchOffset: -3    BranchTaken?: YES

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 26:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 1  		R28: 1  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 27
-------------------------------------------------------------------------------
FETCH:     Inst 23: 00000000000111011000110110010011
DECODE:    -
EXECUTE:   Inst 24: BEQ    R28: 1    R27: 1    BranchOffset: -3    BranchTaken?: YES
MEMORY:    Inst 23: ADDI    rd: R27    R27: 1    imm: 1    result: 2    
WRITEBACK: -

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 27:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 1  		R28: 1  		R29: 0  
		R30: 0  		R31: 0  

-------------------------------------------------------------------------------
Cycle 28
-------------------------------------------------------------------------------
FETCH:     Inst 24: 11111111101111100000111011100011
DECODE:    Inst 23: ADDI    rd: R27    R27: 1    imm: 1    
EXECUTE:   -
MEMORY:    Inst 24: BEQ    R28: 1    R27: 1    BranchOffset: -3    BranchTaken?: YES
WRITEBACK: Inst 23: ADDI    rd: R27    R27: 1    imm: 1    result: 2    

Is CPU stalled during this cycle? False
-------------------------------------------------------------------------------
Register File after cycle 28:
		R0:  0  		R1:  5  		R2:  7  		R3:  12  		R4:  15  
		R5:  16  		R6:  0  		R7:  2  		R8:  0  		R9:  0  
		R10: 0  		R11: 0  		R12: 0  		R13: 0  		R14: 4  
		R15: 21  		R16: 0  		R17: 0  		R18: 0  		R19: 0  
		R20: 20480  		R21: 0  		R22: 0  		R23: 0  		R24: 0  
		R25: 23  		R26: 0  		R27: 2  		R28: 1  		R29: 0  
		R30: 0  		R31: 0  
