{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623958003602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623958003604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 16:26:43 2021 " "Processing started: Thu Jun 17 16:26:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623958003604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623958003604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off somadorDeUmUnicoBitMaiscodificadorBCD -c somadorDeUmUnicoBitMaiscodificadorBCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off somadorDeUmUnicoBitMaiscodificadorBCD -c somadorDeUmUnicoBitMaiscodificadorBCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623958003604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623958004489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623958004489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Por Hierarquia/Projeto03/somador1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623958033545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623958033545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadordeumunicobitmaiscodificadorbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file somadordeumunicobitmaiscodificadorbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 somadorDeUmUnicoBitMaiscodificadorBCD " "Found entity 1: somadorDeUmUnicoBitMaiscodificadorBCD" {  } { { "somadorDeUmUnicoBitMaiscodificadorBCD.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Por Hierarquia/Projeto03/somadorDeUmUnicoBitMaiscodificadorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623958033550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623958033550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayoutput.v 1 1 " "Found 1 design units, including 1 entities, in source file displayoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayOutput " "Found entity 1: displayOutput" {  } { { "displayOutput.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Por Hierarquia/Projeto03/displayOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623958033556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623958033556 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorDeUmUnicoBitMaiscodificadorBCD.v(3) " "Verilog HDL Instantiation warning at somadorDeUmUnicoBitMaiscodificadorBCD.v(3): instance has no name" {  } { { "somadorDeUmUnicoBitMaiscodificadorBCD.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Por Hierarquia/Projeto03/somadorDeUmUnicoBitMaiscodificadorBCD.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1623958033557 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorDeUmUnicoBitMaiscodificadorBCD.v(4) " "Verilog HDL Instantiation warning at somadorDeUmUnicoBitMaiscodificadorBCD.v(4): instance has no name" {  } { { "somadorDeUmUnicoBitMaiscodificadorBCD.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Por Hierarquia/Projeto03/somadorDeUmUnicoBitMaiscodificadorBCD.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1623958033558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "somadorDeUmUnicoBitMaiscodificadorBCD " "Elaborating entity \"somadorDeUmUnicoBitMaiscodificadorBCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623958033648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit somador1bit:comb_3 " "Elaborating entity \"somador1bit\" for hierarchy \"somador1bit:comb_3\"" {  } { { "somadorDeUmUnicoBitMaiscodificadorBCD.v" "comb_3" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Por Hierarquia/Projeto03/somadorDeUmUnicoBitMaiscodificadorBCD.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623958033652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayOutput displayOutput:comb_4 " "Elaborating entity \"displayOutput\" for hierarchy \"displayOutput:comb_4\"" {  } { { "somadorDeUmUnicoBitMaiscodificadorBCD.v" "comb_4" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Por Hierarquia/Projeto03/somadorDeUmUnicoBitMaiscodificadorBCD.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623958033668 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623958034673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[1\] VCC " "Pin \"outp\[1\]\" is stuck at VCC" {  } { { "somadorDeUmUnicoBitMaiscodificadorBCD.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Por Hierarquia/Projeto03/somadorDeUmUnicoBitMaiscodificadorBCD.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623958034711 "|somadorDeUmUnicoBitMaiscodificadorBCD|outp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp\[7\] GND " "Pin \"outp\[7\]\" is stuck at GND" {  } { { "somadorDeUmUnicoBitMaiscodificadorBCD.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Por Hierarquia/Projeto03/somadorDeUmUnicoBitMaiscodificadorBCD.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623958034711 "|somadorDeUmUnicoBitMaiscodificadorBCD|outp[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623958034711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623958034947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623958035991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623958035991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623958036107 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623958036107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623958036107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623958036107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623958036160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 17 16:27:16 2021 " "Processing ended: Thu Jun 17 16:27:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623958036160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623958036160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623958036160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623958036160 ""}
