%macro ISR_NOERRCODE 1 		; define a macro, taking one parameter
    [global isr%1] 			; %1 accesses the first parameteer
    isr%1:
        cli
        push byte 0				; push dummy error code, so the stack frame is the same as if coming from ISR_ERRCODE
        push %1 			; push interrupt number
        jmp isr_common_stub 	; go to common handler
%endmacro

%macro ISR_ERRCODE 1
    [GLOBAL isr%1]
    isr%1:
        cli
        ; error code is implicitly pushed by CPU
        push %1
        jmp isr_common_stub
%endmacro

; Intel manual states that interrupts 8, 10, 11, 12, 13, 14 pass error codes
; Use ISR_ERRCODE macro for those, and ISR_NOERRCODE for every other ISR
ISR_NOERRCODE 0
ISR_NOERRCODE 1
ISR_NOERRCODE 2
ISR_NOERRCODE 3
ISR_NOERRCODE 4
ISR_NOERRCODE 5
ISR_NOERRCODE 6
ISR_NOERRCODE 7
ISR_ERRCODE 8
ISR_NOERRCODE 9
ISR_ERRCODE 10
ISR_ERRCODE 11
ISR_ERRCODE 12
ISR_ERRCODE 13
ISR_ERRCODE 14
ISR_NOERRCODE 15
ISR_NOERRCODE 16
ISR_NOERRCODE 17
ISR_NOERRCODE 18
ISR_NOERRCODE 19
ISR_NOERRCODE 20
ISR_NOERRCODE 21
ISR_NOERRCODE 22
ISR_NOERRCODE 23
ISR_NOERRCODE 24
ISR_NOERRCODE 25
ISR_NOERRCODE 26
ISR_NOERRCODE 27
ISR_NOERRCODE 28
ISR_NOERRCODE 29
ISR_NOERRCODE 30
ISR_NOERRCODE 31
ISR_NOERRCODE 128

; this macro creates a stub for an IRQ - the first parameter is
; the IRQ number, the second is the ISR number it's remapped to
%macro IRQ 2
    [GLOBAL irq%1]
    irq%1:
        cli
        push byte 0x00 ; push dummy error code
        push byte %2
        jmp irq_common_stub
%endmacro

IRQ	 0,		32
IRQ	 1,		33
IRQ  2, 	34
IRQ	 3, 	35
IRQ  4, 	36
IRQ	 5, 	37
IRQ	 6, 	38
IRQ  7, 	39
IRQ	 8, 	40
IRQ	 9, 	41
IRQ	10, 	42
IRQ	11, 	43
IRQ 12, 	44
IRQ	13, 	45
IRQ 14,		46
IRQ 15, 	47

[extern isr_receive]

; common ISR stub. Saves processor state, sets
; up kernel mode segments, calls C-level fault handler,
; and finally restores stack frame
[global isr_common_stub]
isr_common_stub:
    pushad		; pushes edi, esi, ebp, esp, ebx, edx, ecx, eax

    ; move current data segment into ax
    ; push to stack so we can restore it later
    mov ax, ds
    push eax

    ; loads kernel data segment argument
    ; this constant is defined in <kernel/gdt/gdt_structures.h>
    mov ax, 0x10
    mov ds, ax
    mov es, ax
    mov fs, ax
    mov gs, ax

    ; push registers_t* arg
    push esp

    ; call general isr handler
    call isr_receive

    ; push registers_t* arg back into esp
    pop esp

    ; restore data segment selector
    pop eax
    mov gs, ax
    mov fs, ax
    mov es, ax
    mov ds, ax

    popad 		; pop edi, esi, ebp, etc
    add esp, 8 	; cleans up pushed error code and pushed ISR number
    sti
    iretd		; pops 5 things at once: CS, EIP, EFLAGS, SS, and ESP

[EXTERN irq_receive]

; common IRQ stub. Saves processor state, sets
; up for kernel mode arguments, calls C-level fault handler,
; and finally restores stack frame
[global irq_common_stub]
irq_common_stub:
    ; push in this order:
    ; EAX
    ; ECX 
    ; EDX 
    ; EBX 
    ; EBP 
    ; ESP (original value)
    ; EBP
    ; ESI
    ; EDI
    pushad

    ; move current data segment into ax
    ; push to stack so we can restore it later
    mov ax, ds
    push eax

    ; loads kernel data segment argument
    ; this constant is defined in <kernel/gdt/gdt_structures.h>
    mov ax, 0x10
    mov ds, ax
    mov es, ax
    mov fs, ax
    mov gs, ax

    ; push registers_t* arg
    push esp

    call irq_receive

    ; pop registers_t* arg back into esp
    pop esp

    ; restore data segment selector
    pop eax
    mov gs, ax
    mov fs, ax
    mov es, ax
    mov ds, ax

    popad 		; pop edi, esi, ebp, etc
    add esp, 8 	; cleans up pushed error code and pushed ISR number
    sti
    iretd		; pops 5 things at once: CS, EIP, EFLAGS, SS, and ESP
