<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6818
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    65.09 --||-- Mem Ch  0: Reads (MB/s):  8042.91 --|
|--            Writes(MB/s):    25.97 --||--            Writes(MB/s):  5693.47 --|
|-- Mem Ch  1: Reads (MB/s):    58.11 --||-- Mem Ch  1: Reads (MB/s):  8031.83 --|
|--            Writes(MB/s):    21.88 --||--            Writes(MB/s):  5689.27 --|
|-- Mem Ch  2: Reads (MB/s):    62.82 --||-- Mem Ch  2: Reads (MB/s):  8050.97 --|
|--            Writes(MB/s):    25.70 --||--            Writes(MB/s):  5695.15 --|
|-- Mem Ch  3: Reads (MB/s):    63.06 --||-- Mem Ch  3: Reads (MB/s):  8042.32 --|
|--            Writes(MB/s):    21.69 --||--            Writes(MB/s):  5688.38 --|
|-- NODE 0 Mem Read (MB/s) :   249.08 --||-- NODE 1 Mem Read (MB/s) : 32168.02 --|
|-- NODE 0 Mem Write(MB/s) :    95.23 --||-- NODE 1 Mem Write(MB/s) : 22766.27 --|
|-- NODE 0 P. Write (T/s):     124347 --||-- NODE 1 P. Write (T/s):     316531 --|
|-- NODE 0 Memory (MB/s):      344.31 --||-- NODE 1 Memory (MB/s):    54934.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32417.10                --|
            |--                System Write Throughput(MB/s):      22861.50                --|
            |--               System Memory Throughput(MB/s):      55278.60                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 68ed
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     144 M        24     977 K   489 K    520 K     0     144  
 1     108 M       823 K    74 M   567 M    214 M     0    2079 K
-----------------------------------------------------------------------
 *     253 M       823 K    75 M   567 M    215 M     0    2079 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.73        Core1: 30.40        
Core2: 25.86        Core3: 32.12        
Core4: 24.78        Core5: 34.56        
Core6: 24.74        Core7: 22.29        
Core8: 24.43        Core9: 28.06        
Core10: 23.09        Core11: 32.65        
Core12: 22.53        Core13: 32.38        
Core14: 24.69        Core15: 39.41        
Core16: 25.27        Core17: 47.01        
Core18: 23.12        Core19: 37.68        
Core20: 24.35        Core21: 26.88        
Core22: 26.51        Core23: 25.85        
Core24: 26.31        Core25: 24.39        
Core26: 27.84        Core27: 46.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 32.58
DDR read Latency(ns)
Socket0: 47736.18
Socket1: 205.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.22        Core1: 32.78        
Core2: 26.44        Core3: 33.05        
Core4: 24.92        Core5: 30.67        
Core6: 26.05        Core7: 23.93        
Core8: 26.23        Core9: 28.77        
Core10: 24.35        Core11: 32.30        
Core12: 23.23        Core13: 32.83        
Core14: 22.91        Core15: 44.22        
Core16: 24.45        Core17: 47.96        
Core18: 22.79        Core19: 37.78        
Core20: 24.91        Core21: 26.99        
Core22: 25.89        Core23: 27.07        
Core24: 26.11        Core25: 24.25        
Core26: 28.28        Core27: 47.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.01
Socket1: 33.17
DDR read Latency(ns)
Socket0: 48047.98
Socket1: 205.32
irq_total: 424474.687963874
cpu_total: 34.42
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.07
cpu_7: 94.74
cpu_8: 0.00
cpu_9: 10.11
cpu_10: 0.07
cpu_11: 45.58
cpu_12: 0.07
cpu_13: 43.45
cpu_14: 0.20
cpu_15: 54.09
cpu_16: 0.07
cpu_17: 60.01
cpu_18: 0.07
cpu_19: 48.37
cpu_20: 0.07
cpu_21: 81.70
cpu_22: 0.07
cpu_23: 84.10
cpu_24: 0.07
cpu_25: 78.78
cpu_26: 0.13
cpu_27: 60.81
enp130s0f0_rx_packets_phy: 816577
enp130s0f1_rx_packets_phy: 769948
enp4s0f0_rx_packets_phy: 42132
enp4s0f1_rx_packets_phy: 26336
Total_rx_packets_phy: 1654993
enp130s0f0_tx_bytes_phy: 3689178420
enp130s0f1_tx_bytes_phy: 3497087012
enp4s0f0_tx_bytes_phy: 4930923791
enp4s0f1_tx_bytes_phy: 4370752683
Total_tx_bytes_phy: 16487941906
enp130s0f0_tx_packets_phy: 506304
enp130s0f1_tx_packets_phy: 491406
enp4s0f0_tx_packets_phy: 548842
enp4s0f1_tx_packets_phy: 485767
Total_tx_packets_phy: 2032319
enp130s0f0_tx_packets: 441284
enp130s0f1_tx_packets: 427699
enp4s0f0_tx_packets: 548845
enp4s0f1_tx_packets: 485653
Total_tx_packets: 1903481
enp130s0f0_rx_bytes: 6976880674
enp130s0f1_rx_bytes: 6596553683
enp4s0f0_rx_bytes: 2774330
enp4s0f1_rx_bytes: 1731324
Total_rx_bytes: 13577940011
enp130s0f0_tx_bytes: 3683163563
enp130s0f1_tx_bytes: 3491318075
enp4s0f0_tx_bytes: 4928750118
enp4s0f1_tx_bytes: 4367785986
Total_tx_bytes: 16471017742
enp130s0f0_rx_bytes_phy: 7023451696
enp130s0f1_rx_bytes_phy: 6639894857
enp4s0f0_rx_bytes_phy: 2948724
enp4s0f1_rx_bytes_phy: 1842966
Total_rx_bytes_phy: 13668138243
enp130s0f0_rx_packets: 816284
enp130s0f1_rx_packets: 769303
enp4s0f0_rx_packets: 42035
enp4s0f1_rx_packets: 26232
Total_rx_packets: 1653854


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 33.12        
Core2: 27.84        Core3: 29.35        
Core4: 26.18        Core5: 25.96        
Core6: 25.76        Core7: 21.27        
Core8: 25.64        Core9: 28.60        
Core10: 23.73        Core11: 34.45        
Core12: 22.09        Core13: 29.51        
Core14: 14.60        Core15: 35.65        
Core16: 19.83        Core17: 45.13        
Core18: 19.53        Core19: 36.60        
Core20: 19.88        Core21: 25.60        
Core22: 25.32        Core23: 23.80        
Core24: 26.11        Core25: 23.12        
Core26: 26.77        Core27: 33.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.61
Socket1: 29.66
DDR read Latency(ns)
Socket0: 46285.05
Socket1: 228.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 28.12        
Core2: 26.43        Core3: 35.33        
Core4: 24.95        Core5: 28.01        
Core6: 25.68        Core7: 22.18        
Core8: 24.19        Core9: 26.59        
Core10: 23.06        Core11: 33.83        
Core12: 24.07        Core13: 40.69        
Core14: 22.27        Core15: 42.32        
Core16: 24.49        Core17: 45.65        
Core18: 24.11        Core19: 36.70        
Core20: 25.56        Core21: 24.05        
Core22: 25.74        Core23: 25.29        
Core24: 25.60        Core25: 23.06        
Core26: 26.27        Core27: 21.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.73
Socket1: 30.09
DDR read Latency(ns)
Socket0: 47472.44
Socket1: 225.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 35.13        
Core2: 27.91        Core3: 34.06        
Core4: 25.57        Core5: 36.92        
Core6: 26.29        Core7: 24.45        
Core8: 25.78        Core9: 29.44        
Core10: 24.18        Core11: 34.79        
Core12: 25.79        Core13: 34.81        
Core14: 22.94        Core15: 45.32        
Core16: 24.52        Core17: 49.07        
Core18: 23.28        Core19: 38.48        
Core20: 25.98        Core21: 28.92        
Core22: 25.56        Core23: 27.67        
Core24: 26.53        Core25: 24.68        
Core26: 29.45        Core27: 48.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.04
Socket1: 35.05
DDR read Latency(ns)
Socket0: 49157.04
Socket1: 195.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.80        Core1: 32.91        
Core2: 26.19        Core3: 31.66        
Core4: 25.97        Core5: 33.04        
Core6: 24.78        Core7: 23.41        
Core8: 25.27        Core9: 28.48        
Core10: 23.25        Core11: 31.90        
Core12: 23.26        Core13: 46.56        
Core14: 23.49        Core15: 46.42        
Core16: 24.12        Core17: 47.94        
Core18: 23.55        Core19: 38.22        
Core20: 24.61        Core21: 26.83        
Core22: 23.79        Core23: 24.69        
Core24: 26.06        Core25: 24.73        
Core26: 25.69        Core27: 47.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 33.80
DDR read Latency(ns)
Socket0: 47655.28
Socket1: 204.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27277
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410607882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410612218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205369185; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205369185; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205374056; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205374056; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205378732; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205378732; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205383692; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205383692; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004524902; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4281158; Consumed Joules: 261.30; Watts: 43.52; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2347436; Consumed DRAM Joules: 35.92; DRAM Watts: 5.98
S1P0; QPIClocks: 14410717786; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410719934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205441746; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205441746; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205441820; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205441820; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205441992; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205441992; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205442086; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205442086; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004558723; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8841566; Consumed Joules: 539.65; Watts: 89.88; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6520442; Consumed DRAM Joules: 99.76; DRAM Watts: 16.62
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b5f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     208 K    810 K    0.74    0.09    0.01    0.02    10584        1       11     69
   1    1     0.23   0.19   1.20    1.20     138 M    179 M    0.23    0.31    0.06    0.08     3080    16352       69     50
   2    0     0.00   0.42   0.00    0.60      19 K     95 K    0.80    0.09    0.00    0.02      280        0        1     68
   3    1     0.24   0.20   1.20    1.20     140 M    187 M    0.25    0.32    0.06    0.08     4032    16140      106     50
   4    0     0.00   0.37   0.00    0.60    7603       41 K    0.82    0.09    0.00    0.02       56        0        0     69
   5    1     0.21   0.17   1.20    1.20     156 M    198 M    0.21    0.28    0.07    0.09     4536    18049       79     50
   6    0     0.00   0.60   0.00    0.60      40 K     84 K    0.52    0.15    0.01    0.02     2912        2        0     69
   7    1     0.28   0.24   1.16    1.20      89 M    125 M    0.29    0.40    0.03    0.05     5096    13873      663     50
   8    0     0.00   0.39   0.00    0.60    6539       43 K    0.85    0.09    0.00    0.02      112        0        0     68
   9    1     0.08   0.61   0.14    0.61    2400 K   5843 K    0.59    0.16    0.00    0.01      112      155       20     52
  10    0     0.00   0.38   0.00    0.60    6564       39 K    0.84    0.11    0.00    0.02      112        0        0     67
  11    1     0.17   0.33   0.52    1.02      51 M     69 M    0.25    0.34    0.03    0.04      560     3296       30     50
  12    0     0.00   0.38   0.00    0.60    4326       37 K    0.88    0.12    0.00    0.02      392        0        0     68
  13    1     0.16   0.30   0.54    1.05      57 M     75 M    0.24    0.30    0.03    0.05      280     4280      123     50
  14    0     0.00   0.33   0.00    0.60    7060       37 K    0.81    0.13    0.00    0.02      560        0        0     69
  15    1     0.16   0.22   0.70    1.16      95 M    115 M    0.17    0.21    0.06    0.07     1848     7524      117     49
  16    0     0.00   0.37   0.00    0.60    7881       41 K    0.81    0.12    0.00    0.02      336        0        0     69
  17    1     0.14   0.20   0.71    1.20     112 M    131 M    0.14    0.14    0.08    0.09     1288     9523      397     49
  18    0     0.00   0.38   0.00    0.60    4616       41 K    0.89    0.09    0.00    0.02      168        0        0     69
  19    1     0.12   0.21   0.59    1.12      67 M     83 M    0.18    0.23    0.05    0.07     2240    10240       20     51
  20    0     0.00   0.43   0.00    0.60    9385       61 K    0.85    0.12    0.00    0.02      448        0        0     69
  21    1     0.20   0.20   1.00    1.20      88 M    119 M    0.26    0.32    0.04    0.06     1848    12764      398     50
  22    0     0.00   0.41   0.00    0.60    8896       58 K    0.85    0.09    0.00    0.02       56        0        0     70
  23    1     0.25   0.24   1.05    1.20      92 M    122 M    0.25    0.34    0.04    0.05     3808    12557      157     50
  24    0     0.00   0.39   0.00    0.60    8914       60 K    0.85    0.09    0.00    0.02      168        0        0     70
  25    1     0.17   0.17   0.97    1.20      84 M    114 M    0.26    0.35    0.05    0.07     2688    13190       35     51
  26    0     0.00   0.39   0.00    0.60    9954       67 K    0.85    0.08    0.00    0.02      616        0        0     70
  27    1     0.21   0.28   0.77    1.20      72 M    100 M    0.27    0.34    0.03    0.05     1232     6093      135     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     349 K   1521 K    0.77    0.10    0.00    0.02    16800        3       12     60
 SKT    1     0.19   0.22   0.84    1.16    1251 M   1627 M    0.23    0.30    0.05    0.06    32648   144036     2349     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.22   0.42    1.16    1251 M   1629 M    0.23    0.30    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:  118 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.13 %

 C1 core residency: 14.10 %; C3 core residency: 0.37 %; C6 core residency: 49.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.35 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.27     0.49     219.80      30.21         158.42
 SKT   1    159.34    114.31     455.09      83.49         160.16
---------------------------------------------------------------------------------------------------------------
       *    160.61    114.80     674.89     113.71         160.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c4a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    64.67 --||-- Mem Ch  0: Reads (MB/s):  7854.32 --|
|--            Writes(MB/s):    21.60 --||--            Writes(MB/s):  5779.35 --|
|-- Mem Ch  1: Reads (MB/s):    56.25 --||-- Mem Ch  1: Reads (MB/s):  7842.94 --|
|--            Writes(MB/s):    17.72 --||--            Writes(MB/s):  5773.43 --|
|-- Mem Ch  2: Reads (MB/s):    61.35 --||-- Mem Ch  2: Reads (MB/s):  7867.45 --|
|--            Writes(MB/s):    21.43 --||--            Writes(MB/s):  5782.34 --|
|-- Mem Ch  3: Reads (MB/s):    61.95 --||-- Mem Ch  3: Reads (MB/s):  7856.23 --|
|--            Writes(MB/s):    17.50 --||--            Writes(MB/s):  5773.12 --|
|-- NODE 0 Mem Read (MB/s) :   244.22 --||-- NODE 1 Mem Read (MB/s) : 31420.95 --|
|-- NODE 0 Mem Write(MB/s) :    78.25 --||-- NODE 1 Mem Write(MB/s) : 23108.24 --|
|-- NODE 0 P. Write (T/s):     124335 --||-- NODE 1 P. Write (T/s):     292151 --|
|-- NODE 0 Memory (MB/s):      322.47 --||-- NODE 1 Memory (MB/s):    54529.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31665.16                --|
            |--                System Write Throughput(MB/s):      23186.49                --|
            |--               System Memory Throughput(MB/s):      54851.66                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6d1e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     140 M        72    2324 K  1189 K    502 K     0     732  
 1     142 M       794 K    67 M   607 M    212 M     0    2100 K
-----------------------------------------------------------------------
 *     282 M       795 K    70 M   608 M    212 M     0    2101 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.76        Core1: 27.59        
Core2: 25.42        Core3: 27.45        
Core4: 26.08        Core5: 29.87        
Core6: 26.34        Core7: 24.38        
Core8: 24.81        Core9: 23.07        
Core10: 23.60        Core11: 36.43        
Core12: 23.48        Core13: 24.54        
Core14: 24.77        Core15: 21.38        
Core16: 26.15        Core17: 31.89        
Core18: 24.95        Core19: 25.18        
Core20: 26.63        Core21: 25.81        
Core22: 25.88        Core23: 18.25        
Core24: 25.88        Core25: 24.21        
Core26: 25.04        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.74
Socket1: 26.02
DDR read Latency(ns)
Socket0: 48400.03
Socket1: 240.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 26.89        
Core2: 25.73        Core3: 28.49        
Core4: 26.00        Core5: 30.50        
Core6: 25.94        Core7: 24.61        
Core8: 24.55        Core9: 21.91        
Core10: 23.63        Core11: 36.26        
Core12: 23.42        Core13: 26.01        
Core14: 23.15        Core15: 29.17        
Core16: 24.03        Core17: 32.43        
Core18: 24.60        Core19: 23.40        
Core20: 26.03        Core21: 26.34        
Core22: 26.03        Core23: 20.82        
Core24: 26.71        Core25: 24.14        
Core26: 25.17        Core27: 11.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.33
Socket1: 26.06
DDR read Latency(ns)
Socket0: 49115.88
Socket1: 240.74
irq_total: 436497.633737714
cpu_total: 37.31
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.07
cpu_7: 97.34
cpu_8: 0.67
cpu_9: 17.96
cpu_10: 0.60
cpu_11: 83.70
cpu_12: 0.20
cpu_13: 50.23
cpu_14: 0.07
cpu_15: 44.31
cpu_16: 0.00
cpu_17: 49.70
cpu_18: 0.07
cpu_19: 86.09
cpu_20: 0.20
cpu_21: 87.89
cpu_22: 0.13
cpu_23: 96.14
cpu_24: 0.07
cpu_25: 80.11
cpu_26: 0.07
cpu_27: 48.10
enp130s0f0_rx_packets: 821409
enp130s0f1_rx_packets: 766343
enp4s0f0_rx_packets: 45985
enp4s0f1_rx_packets: 25017
Total_rx_packets: 1658754
enp130s0f0_tx_bytes: 3882214596
enp130s0f1_tx_bytes: 5508105876
enp4s0f0_tx_bytes: 4881086639
enp4s0f1_tx_bytes: 4408519197
Total_tx_bytes: 18679926308
enp130s0f0_rx_packets_phy: 821586
enp130s0f1_rx_packets_phy: 768986
enp4s0f0_rx_packets_phy: 46000
enp4s0f1_rx_packets_phy: 25118
Total_rx_packets_phy: 1661690
enp130s0f0_tx_bytes_phy: 3888363462
enp130s0f1_tx_bytes_phy: 5514643697
enp4s0f0_tx_bytes_phy: 4883273100
enp4s0f1_tx_bytes_phy: 4411359202
Total_tx_bytes_phy: 18697639461
enp130s0f0_tx_packets: 474895
enp130s0f1_tx_packets: 651776
enp4s0f0_tx_packets: 541745
enp4s0f1_tx_packets: 490364
Total_tx_packets: 2158780
enp130s0f0_tx_packets_phy: 539637
enp130s0f1_tx_packets_phy: 714487
enp4s0f0_tx_packets_phy: 541747
enp4s0f1_tx_packets_phy: 490462
Total_tx_packets_phy: 2286333
enp130s0f0_rx_bytes_phy: 7069617741
enp130s0f1_rx_bytes_phy: 6407568672
enp4s0f0_rx_bytes_phy: 3219967
enp4s0f1_rx_bytes_phy: 1757714
Total_rx_bytes_phy: 13482164094
enp130s0f0_rx_bytes: 7022770773
enp130s0f1_rx_bytes: 6374963050
enp4s0f0_rx_bytes: 3035028
enp4s0f1_rx_bytes: 1651156
Total_rx_bytes: 13402420007


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 29.74        
Core2: 26.05        Core3: 29.85        
Core4: 25.08        Core5: 31.54        
Core6: 27.23        Core7: 24.85        
Core8: 24.06        Core9: 24.94        
Core10: 23.25        Core11: 38.14        
Core12: 23.80        Core13: 27.07        
Core14: 23.06        Core15: 32.83        
Core16: 23.41        Core17: 33.92        
Core18: 23.41        Core19: 25.72        
Core20: 13.66        Core21: 28.02        
Core22: 19.33        Core23: 19.71        
Core24: 19.88        Core25: 25.19        
Core26: 21.31        Core27: 26.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.43
Socket1: 28.52
DDR read Latency(ns)
Socket0: 48608.08
Socket1: 223.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.59        Core1: 29.75        
Core2: 25.17        Core3: 30.84        
Core4: 26.17        Core5: 33.33        
Core6: 26.79        Core7: 25.44        
Core8: 24.16        Core9: 31.47        
Core10: 22.80        Core11: 39.47        
Core12: 22.85        Core13: 28.68        
Core14: 23.48        Core15: 33.41        
Core16: 22.09        Core17: 35.56        
Core18: 24.50        Core19: 26.17        
Core20: 24.49        Core21: 28.40        
Core22: 24.96        Core23: 20.22        
Core24: 25.35        Core25: 25.97        
Core26: 25.05        Core27: 46.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.77
Socket1: 30.61
DDR read Latency(ns)
Socket0: 48241.44
Socket1: 213.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.82        Core1: 29.24        
Core2: 25.02        Core3: 30.71        
Core4: 25.22        Core5: 32.87        
Core6: 26.56        Core7: 25.91        
Core8: 24.02        Core9: 31.82        
Core10: 22.95        Core11: 39.82        
Core12: 23.02        Core13: 27.18        
Core14: 22.71        Core15: 31.03        
Core16: 25.15        Core17: 33.96        
Core18: 23.69        Core19: 26.80        
Core20: 25.97        Core21: 28.53        
Core22: 25.42        Core23: 19.65        
Core24: 24.79        Core25: 25.60        
Core26: 25.81        Core27: 46.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.80
Socket1: 30.27
DDR read Latency(ns)
Socket0: 48315.13
Socket1: 212.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.48        Core1: 30.12        
Core2: 24.43        Core3: 30.74        
Core4: 24.35        Core5: 33.12        
Core6: 23.94        Core7: 25.46        
Core8: 24.40        Core9: 32.70        
Core10: 22.85        Core11: 38.59        
Core12: 22.96        Core13: 28.56        
Core14: 22.76        Core15: 30.51        
Core16: 23.20        Core17: 35.33        
Core18: 23.91        Core19: 26.79        
Core20: 24.88        Core21: 28.53        
Core22: 24.84        Core23: 19.88        
Core24: 24.43        Core25: 25.66        
Core26: 24.67        Core27: 46.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.44
Socket1: 30.40
DDR read Latency(ns)
Socket0: 48984.65
Socket1: 212.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28353
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412124666; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412128078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206128743; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206128743; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206133139; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206133139; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206137416; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206137416; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206141491; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206141491; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005160110; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4300822; Consumed Joules: 262.50; Watts: 43.71; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2340491; Consumed DRAM Joules: 35.81; DRAM Watts: 5.96
S1P0; QPIClocks: 14412241826; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412244634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206204654; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206204654; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206204392; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206204392; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206204641; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206204641; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206205305; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206205305; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005183886; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9032711; Consumed Joules: 551.31; Watts: 91.81; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6524134; Consumed DRAM Joules: 99.82; DRAM Watts: 16.62
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f92
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     166 K    833 K    0.80    0.09    0.00    0.02    10584        1        3     69
   1    1     0.23   0.19   1.20    1.20     131 M    173 M    0.24    0.32    0.06    0.08     2856    18125       25     50
   2    0     0.00   0.45   0.00    0.60      17 K    123 K    0.86    0.10    0.00    0.02      168        0        0     68
   3    1     0.21   0.18   1.20    1.20     135 M    184 M    0.26    0.33    0.06    0.09     3528    15734       82     49
   4    0     0.00   0.43   0.00    0.60    7177       66 K    0.89    0.11    0.00    0.02       56        0        0     69
   5    1     0.22   0.19   1.20    1.20     147 M    188 M    0.22    0.28    0.07    0.08     2184    14336       59     50
   6    0     0.00   0.41   0.00    0.60    5562       63 K    0.91    0.10    0.00    0.02      840        0        0     69
   7    1     0.27   0.23   1.18    1.20      96 M    133 M    0.28    0.37    0.04    0.05     3024    13541      680     50
   8    0     0.00   0.43   0.00    0.60    7808       70 K    0.89    0.12    0.00    0.02      168        0        0     67
   9    1     0.12   0.70   0.18    0.60    3226 K   6646 K    0.51    0.35    0.00    0.01       56      160      156     51
  10    0     0.00   0.41   0.00    0.60    6035       64 K    0.91    0.13    0.00    0.02      616        0        0     67
  11    1     0.43   0.42   1.03    1.20     100 M    129 M    0.22    0.24    0.02    0.03      280     4794       57     48
  12    0     0.00   0.42   0.00    0.60    4185       65 K    0.94    0.13    0.00    0.02      280        0        0     69
  13    1     0.21   0.26   0.82    1.19      87 M    112 M    0.22    0.29    0.04    0.05     1792     6110       42     48
  14    0     0.01   0.50   0.01    0.60     212 K   1264 K    0.83    0.13    0.00    0.02      672        1        1     69
  15    1     0.14   0.27   0.52    1.02      49 M     66 M    0.26    0.39    0.03    0.05      560     3799       53     49
  16    0     0.00   0.51   0.01    0.60     119 K    763 K    0.84    0.12    0.00    0.03      280        0        0     69
  17    1     0.08   0.13   0.61    1.15      91 M    109 M    0.17    0.24    0.12    0.14     2800     9782       85     49
  18    0     0.00   0.49   0.01    0.60     193 K   1259 K    0.85    0.07    0.00    0.03      280        0        1     70
  19    1     0.21   0.20   1.06    1.20      94 M    128 M    0.27    0.32    0.04    0.06     2744    14262       36     50
  20    0     0.00   0.49   0.01    0.60      99 K    640 K    0.84    0.09    0.00    0.03      896        1        0     69
  21    1     0.26   0.24   1.07    1.20      93 M    125 M    0.26    0.30    0.04    0.05     2576    12932      666     50
  22    0     0.00   0.41   0.00    0.60    9761       69 K    0.86    0.10    0.00    0.02      168        0        0     70
  23    1     0.29   0.25   1.16    1.20      79 M    121 M    0.35    0.41    0.03    0.04     5320    12875      122     50
  24    0     0.00   0.41   0.00    0.60    9486       74 K    0.87    0.12    0.00    0.02      336        0        0     70
  25    1     0.16   0.17   0.97    1.20      90 M    117 M    0.23    0.32    0.06    0.07     3640    12546       45     51
  26    0     0.00   0.41   0.00    0.60    7865       69 K    0.89    0.09    0.00    0.02     2296        1        0     69
  27    1     0.10   0.24   0.40    0.89      53 M     67 M    0.20    0.30    0.06    0.07      280     3990       13     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.48   0.00    0.60     866 K   5428 K    0.84    0.10    0.00    0.02    17640        4        3     60
 SKT    1     0.21   0.23   0.90    1.16    1254 M   1664 M    0.25    0.32    0.04    0.06    31640   142986     2121     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.24   0.45    1.16    1254 M   1670 M    0.25    0.32    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  126 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.02 %

 C1 core residency: 13.15 %; C3 core residency: 0.29 %; C6 core residency: 47.54 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.65 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  120 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.22     0.39     218.87      29.90         154.30
 SKT   1    155.00    114.18     460.83      82.62         159.79
---------------------------------------------------------------------------------------------------------------
       *    156.21    114.57     679.70     112.52         159.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7077
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    77.03 --||-- Mem Ch  0: Reads (MB/s):  7774.17 --|
|--            Writes(MB/s):    28.68 --||--            Writes(MB/s):  5620.86 --|
|-- Mem Ch  1: Reads (MB/s):    67.69 --||-- Mem Ch  1: Reads (MB/s):  7772.10 --|
|--            Writes(MB/s):    24.86 --||--            Writes(MB/s):  5617.50 --|
|-- Mem Ch  2: Reads (MB/s):    73.76 --||-- Mem Ch  2: Reads (MB/s):  7789.45 --|
|--            Writes(MB/s):    28.08 --||--            Writes(MB/s):  5622.95 --|
|-- Mem Ch  3: Reads (MB/s):    71.54 --||-- Mem Ch  3: Reads (MB/s):  7779.62 --|
|--            Writes(MB/s):    25.27 --||--            Writes(MB/s):  5619.32 --|
|-- NODE 0 Mem Read (MB/s) :   290.03 --||-- NODE 1 Mem Read (MB/s) : 31115.34 --|
|-- NODE 0 Mem Write(MB/s) :   106.89 --||-- NODE 1 Mem Write(MB/s) : 22480.62 --|
|-- NODE 0 P. Write (T/s):     124350 --||-- NODE 1 P. Write (T/s):     271156 --|
|-- NODE 0 Memory (MB/s):      396.91 --||-- NODE 1 Memory (MB/s):    53595.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31405.37                --|
            |--                System Write Throughput(MB/s):      22587.51                --|
            |--               System Memory Throughput(MB/s):      53992.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 714a
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     138 M        60    2065 K  1369 K    461 K     0      96  
 1     165 M       795 K    63 M   617 M    213 M     0    1939 K
-----------------------------------------------------------------------
 *     304 M       796 K    66 M   618 M    213 M     0    1939 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.59        Core1: 34.99        
Core2: 24.40        Core3: 31.74        
Core4: 24.15        Core5: 29.35        
Core6: 24.45        Core7: 21.92        
Core8: 23.86        Core9: 27.93        
Core10: 25.29        Core11: 43.99        
Core12: 24.09        Core13: 44.73        
Core14: 26.07        Core15: 25.36        
Core16: 22.78        Core17: 41.87        
Core18: 24.51        Core19: 22.26        
Core20: 25.40        Core21: 25.81        
Core22: 25.41        Core23: 20.26        
Core24: 24.92        Core25: 30.27        
Core26: 24.64        Core27: 40.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.65
Socket1: 30.92
DDR read Latency(ns)
Socket0: 41827.76
Socket1: 210.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.97        Core1: 34.92        
Core2: 24.08        Core3: 33.18        
Core4: 24.01        Core5: 26.77        
Core6: 23.93        Core7: 22.47        
Core8: 24.38        Core9: 31.24        
Core10: 24.90        Core11: 44.92        
Core12: 24.86        Core13: 43.14        
Core14: 25.38        Core15: 27.44        
Core16: 24.39        Core17: 46.83        
Core18: 24.33        Core19: 22.24        
Core20: 25.26        Core21: 25.68        
Core22: 25.20        Core23: 18.75        
Core24: 26.56        Core25: 30.67        
Core26: 25.60        Core27: 45.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.47
Socket1: 31.20
DDR read Latency(ns)
Socket0: 40898.37
Socket1: 210.64
irq_total: 410165.908664551
cpu_total: 37.16
cpu_0: 1.06
cpu_1: 100.00
cpu_2: 0.40
cpu_3: 100.00
cpu_4: 0.27
cpu_5: 100.00
cpu_6: 0.27
cpu_7: 89.22
cpu_8: 0.07
cpu_9: 39.85
cpu_10: 0.07
cpu_11: 56.55
cpu_12: 0.07
cpu_13: 55.49
cpu_14: 0.07
cpu_15: 37.99
cpu_16: 0.07
cpu_17: 50.43
cpu_18: 0.07
cpu_19: 96.87
cpu_20: 0.13
cpu_21: 87.89
cpu_22: 0.33
cpu_23: 97.60
cpu_24: 0.13
cpu_25: 59.61
cpu_26: 0.67
cpu_27: 65.27
enp130s0f0_tx_bytes_phy: 4022540400
enp130s0f1_tx_bytes_phy: 6286331670
enp4s0f0_tx_bytes_phy: 4369915462
enp4s0f1_tx_bytes_phy: 4347190773
Total_tx_bytes_phy: 19025978305
enp130s0f0_tx_packets_phy: 565025
enp130s0f1_tx_packets_phy: 793920
enp4s0f0_tx_packets_phy: 485778
enp4s0f1_tx_packets_phy: 482834
Total_tx_packets_phy: 2327557
enp130s0f0_tx_packets: 499935
enp130s0f1_tx_packets: 729882
enp4s0f0_tx_packets: 485780
enp4s0f1_tx_packets: 482819
Total_tx_packets: 2198416
enp130s0f0_rx_packets_phy: 825639
enp130s0f1_rx_packets_phy: 789897
enp4s0f0_rx_packets_phy: 35145
enp4s0f1_rx_packets_phy: 24079
Total_rx_packets_phy: 1674760
enp130s0f0_rx_bytes_phy: 6994724950
enp130s0f1_rx_bytes_phy: 6493667225
enp4s0f0_rx_bytes_phy: 2460138
enp4s0f1_rx_bytes_phy: 1683520
Total_rx_bytes_phy: 13492535833
enp130s0f0_tx_bytes: 4016349850
enp130s0f1_tx_bytes: 6278908878
enp4s0f0_tx_bytes: 4367988236
enp4s0f1_tx_bytes: 4345133125
Total_tx_bytes: 19008380089
enp130s0f0_rx_packets: 825580
enp130s0f1_rx_packets: 786995
enp4s0f0_rx_packets: 35142
enp4s0f1_rx_packets: 23738
Total_rx_packets: 1671455
enp130s0f0_rx_bytes: 6969572731
enp130s0f1_rx_bytes: 6450391957
enp4s0f0_rx_bytes: 2319394
enp4s0f1_rx_bytes: 1566734
Total_rx_bytes: 13423850816


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.02        Core1: 31.98        
Core2: 24.15        Core3: 32.09        
Core4: 24.57        Core5: 28.93        
Core6: 24.31        Core7: 21.51        
Core8: 25.43        Core9: 30.06        
Core10: 24.83        Core11: 38.20        
Core12: 25.19        Core13: 42.60        
Core14: 25.61        Core15: 20.83        
Core16: 24.38        Core17: 45.58        
Core18: 20.51        Core19: 22.74        
Core20: 20.02        Core21: 24.92        
Core22: 20.28        Core23: 18.55        
Core24: 20.33        Core25: 30.12        
Core26: 17.59        Core27: 44.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.96
Socket1: 29.92
DDR read Latency(ns)
Socket0: 39811.13
Socket1: 218.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.63        Core1: 36.03        
Core2: 25.75        Core3: 34.84        
Core4: 27.81        Core5: 28.17        
Core6: 26.01        Core7: 22.21        
Core8: 24.96        Core9: 31.52        
Core10: 25.57        Core11: 44.84        
Core12: 25.36        Core13: 43.27        
Core14: 25.66        Core15: 28.26        
Core16: 23.80        Core17: 46.39        
Core18: 24.42        Core19: 22.54        
Core20: 25.16        Core21: 24.90        
Core22: 25.13        Core23: 18.55        
Core24: 24.49        Core25: 31.75        
Core26: 25.27        Core27: 45.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.88
Socket1: 31.57
DDR read Latency(ns)
Socket0: 40709.53
Socket1: 208.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.97        Core1: 27.91        
Core2: 23.50        Core3: 31.83        
Core4: 23.37        Core5: 27.01        
Core6: 24.28        Core7: 20.50        
Core8: 24.60        Core9: 28.32        
Core10: 26.23        Core11: 42.88        
Core12: 25.33        Core13: 42.13        
Core14: 26.14        Core15: 28.24        
Core16: 23.35        Core17: 43.49        
Core18: 23.82        Core19: 23.05        
Core20: 23.93        Core21: 24.11        
Core22: 24.13        Core23: 18.89        
Core24: 24.14        Core25: 30.40        
Core26: 24.88        Core27: 42.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.03
Socket1: 29.61
DDR read Latency(ns)
Socket0: 40752.63
Socket1: 222.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.20        Core1: 26.53        
Core2: 23.93        Core3: 31.56        
Core4: 25.58        Core5: 28.49        
Core6: 25.21        Core7: 19.57        
Core8: 24.47        Core9: 26.32        
Core10: 24.96        Core11: 25.77        
Core12: 24.09        Core13: 41.24        
Core14: 27.41        Core15: 18.13        
Core16: 25.20        Core17: 38.81        
Core18: 24.96        Core19: 21.76        
Core20: 25.00        Core21: 23.32        
Core22: 24.74        Core23: 17.50        
Core24: 24.74        Core25: 29.57        
Core26: 24.45        Core27: 39.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.93
Socket1: 26.96
DDR read Latency(ns)
Socket0: 41817.18
Socket1: 241.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29418
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412185118; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412188814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206158923; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206158923; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206164095; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206164095; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206166354; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206166354; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206170352; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206170352; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005138037; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4277427; Consumed Joules: 261.07; Watts: 43.48; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2359705; Consumed DRAM Joules: 36.10; DRAM Watts: 6.01
S1P0; QPIClocks: 14412172638; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412175134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206168893; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206168893; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206168897; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206168897; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206168992; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206168992; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206169150; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206169150; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004796425; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9075528; Consumed Joules: 553.93; Watts: 92.26; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6453885; Consumed DRAM Joules: 98.74; DRAM Watts: 16.45
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 73bb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     190 K    967 K    0.80    0.08    0.00    0.02     8960        0        2     70
   1    1     0.20   0.16   1.20    1.20     161 M    202 M    0.20    0.27    0.08    0.10     3416    17428      283     50
   2    0     0.00   0.46   0.00    0.60      46 K    292 K    0.84    0.09    0.00    0.02      672        0        0     69
   3    1     0.28   0.23   1.20    1.20     138 M    183 M    0.24    0.31    0.05    0.07     3248    14754      296     49
   4    0     0.00   0.36   0.00    0.60    5313       41 K    0.87    0.09    0.00    0.02      280        0        0     69
   5    1     0.21   0.18   1.20    1.20     138 M    190 M    0.27    0.34    0.06    0.09     3976    13106      154     49
   6    0     0.00   0.41   0.00    0.60    5589       43 K    0.87    0.08    0.00    0.02      280        0        0     69
   7    1     0.20   0.19   1.08    1.20      90 M    122 M    0.26    0.38    0.04    0.06     4088    10410      557     49
   8    0     0.00   0.35   0.00    0.60    4812       35 K    0.87    0.10    0.00    0.02      280        0        0     68
   9    1     0.37   0.91   0.41    0.88      10 M     19 M    0.46    0.20    0.00    0.01      112      130       50     50
  10    0     0.00   0.39   0.00    0.60    6413       43 K    0.85    0.11    0.00    0.02     1064        1        0     67
  11    1     0.15   0.20   0.72    1.20     105 M    124 M    0.15    0.17    0.07    0.09     1344     8166       30     49
  12    0     0.00   0.39   0.00    0.60    4763       43 K    0.89    0.12    0.00    0.02      224        0        0     69
  13    1     0.15   0.21   0.72    1.20      98 M    117 M    0.16    0.18    0.07    0.08     1736     7887       25     48
  14    0     0.00   0.38   0.00    0.60    5691       40 K    0.86    0.13    0.00    0.02      168        0        0     69
  15    1     0.13   0.33   0.39    0.87      34 M     48 M    0.29    0.43    0.03    0.04      728      917       97     49
  16    0     0.00   0.39   0.00    0.60    6060       44 K    0.86    0.12    0.00    0.02      336        0        0     69
  17    1     0.08   0.13   0.66    1.20     105 M    128 M    0.18    0.14    0.13    0.15      392      165      143     49
  18    0     0.00   0.39   0.00    0.60    4465       50 K    0.91    0.11    0.00    0.02      952        0        0     69
  19    1     0.31   0.27   1.17    1.20      90 M    127 M    0.29    0.39    0.03    0.04     3976    10848       45     50
  20    0     0.00   0.42   0.00    0.60    6768       52 K    0.87    0.14    0.00    0.02      896        0        0     70
  21    1     0.27   0.26   1.05    1.20      90 M    121 M    0.25    0.32    0.03    0.04     3080    10328      526     50
  22    0     0.00   0.45   0.00    0.60      20 K    132 K    0.84    0.13    0.00    0.02     2184        0        0     70
  23    1     0.27   0.23   1.17    1.20      81 M    124 M    0.35    0.44    0.03    0.05     4200     9824      122     50
  24    0     0.00   0.49   0.01    0.60     174 K   1027 K    0.83    0.09    0.00    0.02      672        0        1     70
  25    1     0.12   0.15   0.75    1.20      83 M    104 M    0.20    0.26    0.07    0.09     1960     8708        8     50
  26    0     0.00   0.48   0.01    0.60     168 K   1039 K    0.84    0.08    0.00    0.03     2016        0        1     70
  27    1     0.19   0.22   0.86    1.20     109 M    136 M    0.19    0.19    0.06    0.07      168      455       77     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.46   0.00    0.60     650 K   3855 K    0.83    0.09    0.00    0.02    18984        1        3     60
 SKT    1     0.21   0.23   0.90    1.17    1339 M   1751 M    0.24    0.30    0.05    0.06    32424   113126     2413     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.23   0.45    1.17    1340 M   1755 M    0.24    0.30    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  126 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.52 %

 C1 core residency: 13.66 %; C3 core residency: 0.12 %; C6 core residency: 47.69 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.85 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.63 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.44     0.50     218.56      30.11         150.63
 SKT   1    157.87    112.03     464.16      82.69         160.77
---------------------------------------------------------------------------------------------------------------
       *    159.30    112.53     682.72     112.80         160.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74a0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    70.56 --||-- Mem Ch  0: Reads (MB/s):  8031.70 --|
|--            Writes(MB/s):    27.24 --||--            Writes(MB/s):  5677.54 --|
|-- Mem Ch  1: Reads (MB/s):    63.54 --||-- Mem Ch  1: Reads (MB/s):  8034.67 --|
|--            Writes(MB/s):    23.26 --||--            Writes(MB/s):  5671.96 --|
|-- Mem Ch  2: Reads (MB/s):    67.89 --||-- Mem Ch  2: Reads (MB/s):  8044.77 --|
|--            Writes(MB/s):    26.77 --||--            Writes(MB/s):  5678.12 --|
|-- Mem Ch  3: Reads (MB/s):    67.00 --||-- Mem Ch  3: Reads (MB/s):  8042.93 --|
|--            Writes(MB/s):    23.38 --||--            Writes(MB/s):  5672.28 --|
|-- NODE 0 Mem Read (MB/s) :   269.00 --||-- NODE 1 Mem Read (MB/s) : 32154.08 --|
|-- NODE 0 Mem Write(MB/s) :   100.66 --||-- NODE 1 Mem Write(MB/s) : 22699.90 --|
|-- NODE 0 P. Write (T/s):     124353 --||-- NODE 1 P. Write (T/s):     293893 --|
|-- NODE 0 Memory (MB/s):      369.66 --||-- NODE 1 Memory (MB/s):    54853.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32423.07                --|
            |--                System Write Throughput(MB/s):      22800.56                --|
            |--               System Memory Throughput(MB/s):      55223.63                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7573
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     148 M        12    2655 K  1370 K    532 K    12     684  
 1     138 M       946 K    52 M   578 M    213 M     0    1979 K
-----------------------------------------------------------------------
 *     287 M       946 K    55 M   580 M    214 M    12    1980 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.82        Core1: 30.46        
Core2: 27.17        Core3: 35.72        
Core4: 26.09        Core5: 39.04        
Core6: 26.89        Core7: 23.78        
Core8: 27.08        Core9: 25.59        
Core10: 25.41        Core11: 32.74        
Core12: 24.93        Core13: 47.81        
Core14: 25.33        Core15: 45.27        
Core16: 25.72        Core17: 18.61        
Core18: 26.87        Core19: 24.41        
Core20: 26.15        Core21: 28.53        
Core22: 25.65        Core23: 27.83        
Core24: 25.73        Core25: 25.70        
Core26: 25.80        Core27: 45.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.51
Socket1: 31.92
DDR read Latency(ns)
Socket0: 44126.56
Socket1: 204.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.84        Core1: 30.80        
Core2: 26.98        Core3: 35.88        
Core4: 27.29        Core5: 38.15        
Core6: 28.87        Core7: 24.03        
Core8: 26.39        Core9: 25.55        
Core10: 28.19        Core11: 32.69        
Core12: 27.65        Core13: 49.79        
Core14: 26.83        Core15: 46.80        
Core16: 26.68        Core17: 18.40        
Core18: 26.62        Core19: 25.06        
Core20: 25.84        Core21: 27.66        
Core22: 26.21        Core23: 27.70        
Core24: 24.70        Core25: 26.15        
Core26: 24.77        Core27: 45.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 32.08
DDR read Latency(ns)
Socket0: 44732.29
Socket1: 202.96
irq_total: 397849.087742575
cpu_total: 36.82
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.53
cpu_7: 91.95
cpu_8: 0.13
cpu_9: 35.33
cpu_10: 0.20
cpu_11: 44.38
cpu_12: 0.13
cpu_13: 53.23
cpu_14: 0.13
cpu_15: 55.22
cpu_16: 0.27
cpu_17: 45.44
cpu_18: 0.67
cpu_19: 97.27
cpu_20: 0.27
cpu_21: 80.44
cpu_22: 0.13
cpu_23: 85.83
cpu_24: 0.07
cpu_25: 79.97
cpu_26: 0.13
cpu_27: 58.22
enp130s0f0_rx_bytes: 6808926783
enp130s0f1_rx_bytes: 6669064496
enp4s0f0_rx_bytes: 3765315
enp4s0f1_rx_bytes: 1564806
Total_rx_bytes: 13483321400
enp130s0f0_tx_packets: 496763
enp130s0f1_tx_packets: 569502
enp4s0f0_tx_packets: 546158
enp4s0f1_tx_packets: 472652
Total_tx_packets: 2085075
enp130s0f0_rx_bytes_phy: 6842532938
enp130s0f1_rx_bytes_phy: 6712813705
enp4s0f0_rx_bytes_phy: 3999352
enp4s0f1_rx_bytes_phy: 1668130
Total_rx_bytes_phy: 13561014125
enp130s0f0_tx_bytes: 3959411385
enp130s0f1_tx_bytes: 4857619696
enp4s0f0_tx_bytes: 4922742588
enp4s0f1_tx_bytes: 4254754798
Total_tx_bytes: 17994528467
enp130s0f0_rx_packets: 820494
enp130s0f1_rx_packets: 782873
enp4s0f0_rx_packets: 57050
enp4s0f1_rx_packets: 23709
Total_rx_packets: 1684126
enp130s0f0_rx_packets_phy: 820643
enp130s0f1_rx_packets_phy: 784074
enp4s0f0_rx_packets_phy: 57141
enp4s0f1_rx_packets_phy: 23841
Total_rx_packets_phy: 1685699
enp130s0f0_tx_packets_phy: 561859
enp130s0f1_tx_packets_phy: 632993
enp4s0f0_tx_packets_phy: 546177
enp4s0f1_tx_packets_phy: 472631
Total_tx_packets_phy: 2213660
enp130s0f0_tx_bytes_phy: 3965522835
enp130s0f1_tx_bytes_phy: 4863975766
enp4s0f0_tx_bytes_phy: 4925093891
enp4s0f1_tx_bytes_phy: 4256464013
Total_tx_bytes_phy: 18011056505


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.24        Core1: 28.63        
Core2: 27.51        Core3: 35.77        
Core4: 20.08        Core5: 38.41        
Core6: 14.41        Core7: 24.31        
Core8: 19.54        Core9: 25.09        
Core10: 17.52        Core11: 35.84        
Core12: 26.69        Core13: 49.89        
Core14: 26.48        Core15: 46.67        
Core16: 24.01        Core17: 17.64        
Core18: 26.36        Core19: 24.36        
Core20: 25.74        Core21: 28.29        
Core22: 24.78        Core23: 28.29        
Core24: 26.08        Core25: 25.75        
Core26: 24.22        Core27: 45.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.53
Socket1: 31.90
DDR read Latency(ns)
Socket0: 43672.48
Socket1: 203.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.69        Core1: 29.74        
Core2: 26.82        Core3: 36.01        
Core4: 26.45        Core5: 38.88        
Core6: 24.65        Core7: 23.69        
Core8: 25.86        Core9: 25.55        
Core10: 25.83        Core11: 37.52        
Core12: 24.83        Core13: 50.10        
Core14: 26.83        Core15: 46.86        
Core16: 25.97        Core17: 17.59        
Core18: 26.23        Core19: 24.63        
Core20: 25.11        Core21: 28.19        
Core22: 25.38        Core23: 28.75        
Core24: 25.10        Core25: 26.09        
Core26: 25.12        Core27: 45.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.94
Socket1: 32.23
DDR read Latency(ns)
Socket0: 44594.87
Socket1: 201.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 32.87        
Core2: 27.61        Core3: 36.23        
Core4: 27.37        Core5: 37.81        
Core6: 26.56        Core7: 24.93        
Core8: 26.33        Core9: 25.48        
Core10: 25.56        Core11: 38.21        
Core12: 25.48        Core13: 50.14        
Core14: 25.26        Core15: 46.38        
Core16: 26.36        Core17: 21.63        
Core18: 26.80        Core19: 24.96        
Core20: 25.93        Core21: 27.71        
Core22: 25.62        Core23: 27.85        
Core24: 26.04        Core25: 27.00        
Core26: 24.93        Core27: 46.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 32.95
DDR read Latency(ns)
Socket0: 44702.41
Socket1: 199.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.18        Core1: 30.92        
Core2: 25.57        Core3: 36.07        
Core4: 27.29        Core5: 38.86        
Core6: 25.76        Core7: 23.70        
Core8: 24.75        Core9: 25.26        
Core10: 25.57        Core11: 34.00        
Core12: 23.39        Core13: 50.17        
Core14: 23.75        Core15: 46.87        
Core16: 24.49        Core17: 17.96        
Core18: 25.81        Core19: 24.27        
Core20: 26.45        Core21: 28.13        
Core22: 24.41        Core23: 28.53        
Core24: 26.19        Core25: 26.66        
Core26: 23.92        Core27: 45.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.10
Socket1: 32.24
DDR read Latency(ns)
Socket0: 44432.10
Socket1: 201.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30485
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409875062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409878398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205009886; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205009886; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205014926; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205014926; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205011966; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205011966; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205015989; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205015989; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004198790; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4282160; Consumed Joules: 261.36; Watts: 43.54; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2352925; Consumed DRAM Joules: 36.00; DRAM Watts: 6.00
S1P0; QPIClocks: 14409929750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409931974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205048350; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205048350; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205048351; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205048351; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205048503; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205048503; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205048562; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205048562; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004215825; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9024624; Consumed Joules: 550.82; Watts: 91.76; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6542328; Consumed DRAM Joules: 100.10; DRAM Watts: 16.67
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 77e6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     189 K    762 K    0.75    0.09    0.01    0.02     8400        1        0     70
   1    1     0.20   0.16   1.20    1.20     133 M    173 M    0.23    0.31    0.07    0.09     4368    14066       69     49
   2    0     0.00   0.44   0.00    0.60      25 K    119 K    0.79    0.10    0.00    0.02      504        0        0     69
   3    1     0.20   0.17   1.20    1.20     153 M    198 M    0.23    0.29    0.08    0.10     3696    15085      263     49
   4    0     0.00   0.37   0.00    0.60    7057       46 K    0.85    0.10    0.00    0.02     1064        1        0     69
   5    1     0.18   0.15   1.20    1.20     174 M    213 M    0.18    0.23    0.10    0.12     3752    18334       45     49
   6    0     0.00   0.43   0.00    0.60    8041       59 K    0.86    0.12    0.00    0.02      728        1        0     69
   7    1     0.22   0.20   1.11    1.20      93 M    124 M    0.25    0.37    0.04    0.06     1792    11012      530     50
   8    0     0.00   0.44   0.00    0.60    7631       59 K    0.87    0.13    0.00    0.02      560        0        0     67
   9    1     0.31   0.77   0.40    0.87    9013 K     19 M    0.54    0.37    0.00    0.01      504      724       48     50
  10    0     0.00   0.41   0.00    0.60    7813       57 K    0.86    0.17    0.00    0.02      448        0        0     67
  11    1     0.15   0.30   0.51    1.00      52 M     69 M    0.24    0.32    0.03    0.04      896     3532       53     50
  12    0     0.00   0.38   0.00    0.60    5678       49 K    0.88    0.15    0.00    0.02      336        0        0     69
  13    1     0.09   0.20   0.45    0.95      79 M     92 M    0.14    0.17    0.09    0.10     1568     5243       12     50
  14    0     0.00   0.44   0.00    0.60    7578       52 K    0.86    0.20    0.00    0.02      280        0        0     69
  15    1     0.10   0.14   0.72    1.20     110 M    128 M    0.14    0.17    0.11    0.12     1736     8771       92     48
  16    0     0.00   0.44   0.00    0.61    7849       52 K    0.85    0.19    0.00    0.02        0        0        0     69
  17    1     0.20   0.31   0.62    1.17      35 M     63 M    0.44    0.52    0.02    0.03      392     2154       26     49
  18    0     0.00   0.35   0.00    0.60    3653       42 K    0.91    0.13    0.00    0.02      448        0        1     69
  19    1     0.32   0.27   1.18    1.20      96 M    132 M    0.27    0.34    0.03    0.04     3864    10532       16     50
  20    0     0.00   0.41   0.00    0.60    8550       52 K    0.84    0.11    0.00    0.02     1848        0        0     69
  21    1     0.20   0.20   0.99    1.20      90 M    120 M    0.25    0.31    0.04    0.06     2520     9780      477     50
  22    0     0.00   0.35   0.00    0.60    6988       49 K    0.86    0.10    0.00    0.02      504        0        0     70
  23    1     0.23   0.24   0.96    1.20      92 M    120 M    0.23    0.29    0.04    0.05     3640    10056      118     50
  24    0     0.00   0.37   0.00    0.60    6627       54 K    0.88    0.12    0.00    0.02      392        0        1     70
  25    1     0.18   0.18   0.99    1.20      89 M    120 M    0.26    0.34    0.05    0.07     3696    10746       34     50
  26    0     0.00   0.28   0.01    1.15    3750       50 K    0.93    0.12    0.00    0.00     1960        0        0     70
  27    1     0.19   0.23   0.82    1.20     107 M    129 M    0.17    0.19    0.06    0.07     1568     9425       74     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.36   0.00    0.75     296 K   1507 K    0.80    0.11    0.00    0.01    17472        3        2     61
 SKT    1     0.20   0.22   0.88    1.16    1318 M   1706 M    0.23    0.30    0.05    0.06    33992   129460     1857     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.22   0.44    1.16    1318 M   1708 M    0.23    0.30    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:  124 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.11 %

 C1 core residency: 12.76 %; C3 core residency: 0.14 %; C6 core residency: 48.98 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.61 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.48 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.33     0.49     219.22      30.12         148.78
 SKT   1    161.54    114.73     463.12      83.83         162.91
---------------------------------------------------------------------------------------------------------------
       *    162.87    115.22     682.34     113.95         162.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 78c9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    64.76 --||-- Mem Ch  0: Reads (MB/s):  7712.80 --|
|--            Writes(MB/s):    21.63 --||--            Writes(MB/s):  5702.83 --|
|-- Mem Ch  1: Reads (MB/s):    54.44 --||-- Mem Ch  1: Reads (MB/s):  7707.76 --|
|--            Writes(MB/s):    17.86 --||--            Writes(MB/s):  5701.02 --|
|-- Mem Ch  2: Reads (MB/s):    59.28 --||-- Mem Ch  2: Reads (MB/s):  7726.47 --|
|--            Writes(MB/s):    21.43 --||--            Writes(MB/s):  5705.71 --|
|-- Mem Ch  3: Reads (MB/s):    61.08 --||-- Mem Ch  3: Reads (MB/s):  7721.14 --|
|--            Writes(MB/s):    17.51 --||--            Writes(MB/s):  5700.99 --|
|-- NODE 0 Mem Read (MB/s) :   239.57 --||-- NODE 1 Mem Read (MB/s) : 30868.17 --|
|-- NODE 0 Mem Write(MB/s) :    78.43 --||-- NODE 1 Mem Write(MB/s) : 22810.55 --|
|-- NODE 0 P. Write (T/s):     124351 --||-- NODE 1 P. Write (T/s):     291918 --|
|-- NODE 0 Memory (MB/s):      318.00 --||-- NODE 1 Memory (MB/s):    53678.72 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31107.74                --|
            |--                System Write Throughput(MB/s):      22888.98                --|
            |--               System Memory Throughput(MB/s):      53996.72                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 799e
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     152 M        60    1124 K   366 K    602 K    48       0  
 1     163 M       596 K    72 M   618 M    214 M     0    2335 K
-----------------------------------------------------------------------
 *     316 M       596 K    73 M   618 M    214 M    48    2335 K

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.07        Core1: 34.35        
Core2: 25.06        Core3: 26.21        
Core4: 24.60        Core5: 24.56        
Core6: 25.47        Core7: 26.06        
Core8: 26.24        Core9: 23.89        
Core10: 25.08        Core11: 28.13        
Core12: 25.27        Core13: 25.74        
Core14: 25.46        Core15: 39.81        
Core16: 26.23        Core17: 34.52        
Core18: 26.82        Core19: 21.54        
Core20: 26.00        Core21: 28.28        
Core22: 26.84        Core23: 23.66        
Core24: 26.94        Core25: 25.54        
Core26: 27.55        Core27: 35.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.95
Socket1: 28.40
DDR read Latency(ns)
Socket0: 49674.36
Socket1: 219.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.84        Core1: 36.93        
Core2: 25.37        Core3: 26.24        
Core4: 26.05        Core5: 23.98        
Core6: 25.50        Core7: 27.44        
Core8: 26.17        Core9: 26.25        
Core10: 25.45        Core11: 27.90        
Core12: 26.48        Core13: 25.38        
Core14: 25.31        Core15: 44.40        
Core16: 25.24        Core17: 27.87        
Core18: 27.69        Core19: 21.81        
Core20: 26.60        Core21: 29.29        
Core22: 27.11        Core23: 23.23        
Core24: 26.87        Core25: 24.75        
Core26: 25.57        Core27: 40.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 29.08
DDR read Latency(ns)
Socket0: 50612.72
Socket1: 215.34
irq_total: 469104.917095104
cpu_total: 36.88
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 99.93
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.20
cpu_7: 98.20
cpu_8: 0.13
cpu_9: 28.92
cpu_10: 0.13
cpu_11: 52.26
cpu_12: 0.13
cpu_13: 40.56
cpu_14: 0.13
cpu_15: 56.91
cpu_16: 0.13
cpu_17: 32.85
cpu_18: 0.07
cpu_19: 97.74
cpu_20: 0.13
cpu_21: 83.05
cpu_22: 0.07
cpu_23: 77.06
cpu_24: 0.13
cpu_25: 86.90
cpu_26: 0.13
cpu_27: 75.86
enp130s0f0_tx_packets: 564890
enp130s0f1_tx_packets: 656845
enp4s0f0_tx_packets: 537633
enp4s0f1_tx_packets: 511949
Total_tx_packets: 2271317
enp130s0f0_rx_packets: 833530
enp130s0f1_rx_packets: 779244
enp4s0f0_rx_packets: 68952
enp4s0f1_rx_packets: 25641
Total_rx_packets: 1707367
enp130s0f0_tx_bytes: 4519208473
enp130s0f1_tx_bytes: 5595858851
enp4s0f0_tx_bytes: 4845965192
enp4s0f1_tx_bytes: 4604209177
Total_tx_bytes: 19565241693
enp130s0f0_rx_packets_phy: 833739
enp130s0f1_rx_packets_phy: 781569
enp4s0f0_rx_packets_phy: 68979
enp4s0f1_rx_packets_phy: 25796
Total_rx_packets_phy: 1710083
enp130s0f0_tx_bytes_phy: 4525565198
enp130s0f1_tx_bytes_phy: 5602314016
enp4s0f0_tx_bytes_phy: 4848143695
enp4s0f1_tx_bytes_phy: 4606377901
Total_tx_bytes_phy: 19582400810
enp130s0f0_tx_packets_phy: 629294
enp130s0f1_tx_packets_phy: 720366
enp4s0f0_tx_packets_phy: 537636
enp4s0f1_tx_packets_phy: 511963
Total_tx_packets_phy: 2399259
enp130s0f0_rx_bytes_phy: 7063355171
enp130s0f1_rx_bytes_phy: 6471584050
enp4s0f0_rx_bytes_phy: 4828385
enp4s0f1_rx_bytes_phy: 1804841
Total_rx_bytes_phy: 13541572447
enp130s0f0_rx_bytes: 7015995999
enp130s0f1_rx_bytes: 6428802933
enp4s0f0_rx_bytes: 4550892
enp4s0f1_rx_bytes: 1692352
Total_rx_bytes: 13451042176


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.11        Core1: 37.98        
Core2: 25.17        Core3: 26.93        
Core4: 25.48        Core5: 24.67        
Core6: 13.99        Core7: 26.83        
Core8: 17.29        Core9: 26.91        
Core10: 24.95        Core11: 34.85        
Core12: 16.89        Core13: 25.94        
Core14: 24.94        Core15: 44.26        
Core16: 25.45        Core17: 27.70        
Core18: 25.31        Core19: 22.56        
Core20: 26.33        Core21: 29.70        
Core22: 25.57        Core23: 23.66        
Core24: 26.24        Core25: 25.48        
Core26: 26.15        Core27: 41.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.33
Socket1: 30.03
DDR read Latency(ns)
Socket0: 49865.56
Socket1: 210.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.20        Core1: 32.01        
Core2: 25.29        Core3: 24.45        
Core4: 26.26        Core5: 20.03        
Core6: 24.63        Core7: 25.30        
Core8: 25.00        Core9: 23.04        
Core10: 24.70        Core11: 28.89        
Core12: 26.26        Core13: 24.23        
Core14: 25.16        Core15: 38.86        
Core16: 25.87        Core17: 21.52        
Core18: 25.63        Core19: 21.49        
Core20: 26.18        Core21: 27.04        
Core22: 26.62        Core23: 21.88        
Core24: 26.29        Core25: 24.33        
Core26: 25.50        Core27: 33.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 26.27
DDR read Latency(ns)
Socket0: 49880.25
Socket1: 241.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.60        Core1: 32.99        
Core2: 26.08        Core3: 24.42        
Core4: 25.53        Core5: 20.59        
Core6: 24.71        Core7: 25.44        
Core8: 26.56        Core9: 22.82        
Core10: 24.23        Core11: 25.37        
Core12: 26.49        Core13: 24.04        
Core14: 25.07        Core15: 36.38        
Core16: 26.56        Core17: 26.05        
Core18: 26.32        Core19: 20.67        
Core20: 25.66        Core21: 27.01        
Core22: 26.26        Core23: 23.40        
Core24: 26.76        Core25: 24.12        
Core26: 26.43        Core27: 34.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 26.44
DDR read Latency(ns)
Socket0: 50077.82
Socket1: 241.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.42        Core1: 33.65        
Core2: 25.12        Core3: 25.44        
Core4: 24.47        Core5: 22.43        
Core6: 24.19        Core7: 25.41        
Core8: 25.42        Core9: 24.48        
Core10: 24.63        Core11: 29.34        
Core12: 23.74        Core13: 24.88        
Core14: 24.98        Core15: 42.41        
Core16: 25.10        Core17: 27.22        
Core18: 25.42        Core19: 21.68        
Core20: 25.86        Core21: 27.12        
Core22: 26.29        Core23: 23.25        
Core24: 25.19        Core25: 24.44        
Core26: 25.42        Core27: 35.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 27.72
DDR read Latency(ns)
Socket0: 49726.59
Socket1: 229.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31549
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412748742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412752062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206439159; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206439159; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206444501; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206444501; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206448938; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206448938; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206453358; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206453358; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005389223; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4276843; Consumed Joules: 261.04; Watts: 43.48; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2337404; Consumed DRAM Joules: 35.76; DRAM Watts: 5.96
S1P0; QPIClocks: 14412801754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412805818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206479363; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206479363; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206481032; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206481032; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206482576; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206482576; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206484261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206484261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004833150; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9017587; Consumed Joules: 550.39; Watts: 91.67; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6493832; Consumed DRAM Joules: 99.36; DRAM Watts: 16.55
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c0e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     178 K    745 K    0.76    0.09    0.01    0.02    11032        1        0     69
   1    1     0.22   0.19   1.20    1.20     168 M    212 M    0.21    0.25    0.07    0.09     4256    17996       57     50
   2    0     0.00   0.44   0.00    0.60      11 K     75 K    0.84    0.11    0.00    0.02      448        0        0     68
   3    1     0.23   0.19   1.20    1.20     127 M    174 M    0.27    0.34    0.05    0.08     2800    12506       63     49
   4    0     0.00   0.45   0.00    0.60      11 K     74 K    0.85    0.17    0.00    0.02     1064        0        0     69
   5    1     0.23   0.19   1.20    1.20     107 M    151 M    0.29    0.39    0.05    0.07     4760    11637       41     49
   6    0     0.00   0.64   0.00    0.60      43 K    111 K    0.61    0.16    0.01    0.01     2912        1        1     69
   7    1     0.30   0.25   1.18    1.20     103 M    139 M    0.26    0.35    0.03    0.05     2968    10170      561     49
   8    0     0.00   0.50   0.00    0.60      10 K     82 K    0.87    0.12    0.00    0.02      224        0        1     68
   9    1     0.23   0.79   0.30    0.75    6791 K     14 M    0.54    0.40    0.00    0.01      112      436      107     51
  10    0     0.00   0.45   0.00    0.60    9000       56 K    0.84    0.14    0.00    0.02      112        0        0     67
  11    1     0.19   0.27   0.70    1.19      67 M     89 M    0.25    0.32    0.04    0.05      392     5835       39     49
  12    0     0.00   0.39   0.00    0.60    6303       48 K    0.87    0.14    0.00    0.02      336        0        0     69
  13    1     0.18   0.38   0.47    0.93      34 M     52 M    0.36    0.42    0.02    0.03      616     2379      166     49
  14    0     0.00   0.37   0.00    0.60    6638       43 K    0.85    0.13    0.00    0.02      280        0        0     69
  15    1     0.18   0.23   0.76    1.20      94 M    115 M    0.18    0.24    0.05    0.07     1344     7663       56     48
  16    0     0.00   0.42   0.00    0.60    9907       65 K    0.85    0.17    0.00    0.02       56        0        0     69
  17    1     0.07   0.28   0.26    0.71      34 M     46 M    0.26    0.40    0.05    0.06      280     1902        7     50
  18    0     0.00   0.40   0.00    0.61    7215       63 K    0.89    0.13    0.00    0.02      336        0        0     69
  19    1     0.32   0.27   1.17    1.20      95 M    134 M    0.29    0.39    0.03    0.04     4144    11205       55     50
  20    0     0.00   0.46   0.00    0.60      10 K     65 K    0.85    0.13    0.00    0.02      896        0        0     69
  21    1     0.28   0.27   1.03    1.20      95 M    125 M    0.24    0.30    0.03    0.04     2296     9741      356     50
  22    0     0.00   0.39   0.00    0.60    8505       57 K    0.85    0.10    0.00    0.02     1400        0        0     70
  23    1     0.17   0.18   0.95    1.20      89 M    118 M    0.25    0.34    0.05    0.07     1680     9940       73     50
  24    0     0.00   0.39   0.00    0.60    8961       62 K    0.86    0.10    0.00    0.02      112        0        0     70
  25    1     0.23   0.22   1.06    1.20      91 M    130 M    0.30    0.34    0.04    0.06     3360    10651       17     50
  26    0     0.00   0.36   0.00    0.60    4198       43 K    0.90    0.09    0.00    0.02     1680        0        0     69
  27    1     0.13   0.14   0.95    1.20     150 M    178 M    0.15    0.22    0.11    0.13     2688    13236       12     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.45   0.00    0.60     326 K   1599 K    0.80    0.12    0.00    0.02    20888        2        2     61
 SKT    1     0.21   0.24   0.89    1.15    1266 M   1683 M    0.25    0.32    0.04    0.06    31696   125297     1610     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.24   0.44    1.15    1266 M   1685 M    0.25    0.32    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  125 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.54 %

 C1 core residency: 12.69 %; C3 core residency: 0.12 %; C6 core residency: 48.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.65 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    17%   
 SKT    1       43 G     43 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  120 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.19     0.40     219.39      30.00         155.79
 SKT   1    155.71    112.85     460.50      82.98         155.50
---------------------------------------------------------------------------------------------------------------
       *    156.90    113.25     679.88     112.98         155.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7cf5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    74.29 --||-- Mem Ch  0: Reads (MB/s):  8029.98 --|
|--            Writes(MB/s):    23.36 --||--            Writes(MB/s):  5597.54 --|
|-- Mem Ch  1: Reads (MB/s):    64.48 --||-- Mem Ch  1: Reads (MB/s):  8019.68 --|
|--            Writes(MB/s):    19.07 --||--            Writes(MB/s):  5592.74 --|
|-- Mem Ch  2: Reads (MB/s):    68.76 --||-- Mem Ch  2: Reads (MB/s):  8037.46 --|
|--            Writes(MB/s):    23.38 --||--            Writes(MB/s):  5598.49 --|
|-- Mem Ch  3: Reads (MB/s):    68.70 --||-- Mem Ch  3: Reads (MB/s):  8033.93 --|
|--            Writes(MB/s):    19.24 --||--            Writes(MB/s):  5591.97 --|
|-- NODE 0 Mem Read (MB/s) :   276.22 --||-- NODE 1 Mem Read (MB/s) : 32121.04 --|
|-- NODE 0 Mem Write(MB/s) :    85.05 --||-- NODE 1 Mem Write(MB/s) : 22380.74 --|
|-- NODE 0 P. Write (T/s):     124363 --||-- NODE 1 P. Write (T/s):     291441 --|
|-- NODE 0 Memory (MB/s):      361.27 --||-- NODE 1 Memory (MB/s):    54501.78 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32397.26                --|
            |--                System Write Throughput(MB/s):      22465.79                --|
            |--               System Memory Throughput(MB/s):      54863.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7dc7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     147 M        12    1079 K   452 K    477 K     0      36  
 1     149 M       956 K    60 M   620 M    213 M     0    1892 K
-----------------------------------------------------------------------
 *     296 M       956 K    61 M   620 M    214 M     0    1892 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.23        Core1: 34.34        
Core2: 26.53        Core3: 35.53        
Core4: 25.95        Core5: 25.77        
Core6: 23.94        Core7: 24.52        
Core8: 24.62        Core9: 28.78        
Core10: 23.17        Core11: 38.03        
Core12: 24.17        Core13: 44.31        
Core14: 25.13        Core15: 39.58        
Core16: 24.70        Core17: 21.40        
Core18: 24.34        Core19: 19.60        
Core20: 25.83        Core21: 25.42        
Core22: 26.78        Core23: 25.77        
Core24: 26.57        Core25: 25.71        
Core26: 26.32        Core27: 39.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 29.88
DDR read Latency(ns)
Socket0: 46753.16
Socket1: 211.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.89        Core1: 33.63        
Core2: 26.62        Core3: 35.05        
Core4: 27.00        Core5: 24.62        
Core6: 24.78        Core7: 22.95        
Core8: 25.75        Core9: 28.13        
Core10: 25.97        Core11: 36.85        
Core12: 25.02        Core13: 43.50        
Core14: 23.80        Core15: 34.20        
Core16: 23.66        Core17: 10.72        
Core18: 25.09        Core19: 17.69        
Core20: 27.33        Core21: 24.10        
Core22: 26.12        Core23: 25.13        
Core24: 27.17        Core25: 25.11        
Core26: 26.40        Core27: 39.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 27.84
DDR read Latency(ns)
Socket0: 47632.18
Socket1: 220.91
irq_total: 425714.680421436
cpu_total: 37.27
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 100.00
cpu_4: 0.13
cpu_5: 100.00
cpu_6: 0.27
cpu_7: 96.41
cpu_8: 0.13
cpu_9: 20.48
cpu_10: 0.20
cpu_11: 70.21
cpu_12: 0.13
cpu_13: 48.94
cpu_14: 0.13
cpu_15: 51.13
cpu_16: 0.13
cpu_17: 47.41
cpu_18: 0.13
cpu_19: 93.15
cpu_20: 0.13
cpu_21: 75.20
cpu_22: 0.07
cpu_23: 98.14
cpu_24: 0.13
cpu_25: 84.71
cpu_26: 0.13
cpu_27: 55.05
enp130s0f0_tx_bytes_phy: 4438308161
enp130s0f1_tx_bytes_phy: 5571707264
enp4s0f0_tx_bytes_phy: 5142486579
enp4s0f1_tx_bytes_phy: 4130514535
Total_tx_bytes_phy: 19283016539
enp130s0f0_rx_packets: 833234
enp130s0f1_rx_packets: 779795
enp4s0f0_rx_packets: 44640
enp4s0f1_rx_packets: 23771
Total_rx_packets: 1681440
enp130s0f0_tx_packets_phy: 590202
enp130s0f1_tx_packets_phy: 723847
enp4s0f0_tx_packets_phy: 570252
enp4s0f1_tx_packets_phy: 458912
Total_tx_packets_phy: 2343213
enp130s0f0_tx_packets: 525869
enp130s0f1_tx_packets: 660635
enp4s0f0_tx_packets: 570263
enp4s0f1_tx_packets: 458883
Total_tx_packets: 2215650
enp130s0f0_rx_packets_phy: 833383
enp130s0f1_rx_packets_phy: 782152
enp4s0f0_rx_packets_phy: 44687
enp4s0f1_rx_packets_phy: 23858
Total_rx_packets_phy: 1684080
enp130s0f0_tx_bytes: 4431982220
enp130s0f1_tx_bytes: 5565096014
enp4s0f0_tx_bytes: 5140303804
enp4s0f1_tx_bytes: 4128420406
Total_tx_bytes: 19265802444
enp130s0f0_rx_bytes: 7010444246
enp130s0f1_rx_bytes: 6420882480
enp4s0f0_rx_bytes: 2946242
enp4s0f1_rx_bytes: 1568916
Total_rx_bytes: 13435841884
enp130s0f0_rx_bytes_phy: 7057175458
enp130s0f1_rx_bytes_phy: 6450810852
enp4s0f0_rx_bytes_phy: 3127818
enp4s0f1_rx_bytes_phy: 1669620
Total_rx_bytes_phy: 13512783748


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.42        Core1: 34.59        
Core2: 27.92        Core3: 36.50        
Core4: 24.40        Core5: 25.22        
Core6: 13.86        Core7: 23.91        
Core8: 25.24        Core9: 29.43        
Core10: 21.00        Core11: 37.86        
Core12: 20.55        Core13: 44.75        
Core14: 25.81        Core15: 39.29        
Core16: 24.58        Core17: 11.06        
Core18: 24.25        Core19: 20.57        
Core20: 27.63        Core21: 24.68        
Core22: 25.24        Core23: 25.34        
Core24: 25.89        Core25: 25.81        
Core26: 24.51        Core27: 40.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.07
Socket1: 29.19
DDR read Latency(ns)
Socket0: 47392.06
Socket1: 216.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.51        Core1: 35.60        
Core2: 26.16        Core3: 35.23        
Core4: 25.66        Core5: 27.44        
Core6: 24.53        Core7: 24.83        
Core8: 24.60        Core9: 30.54        
Core10: 24.23        Core11: 37.64        
Core12: 22.95        Core13: 43.72        
Core14: 23.40        Core15: 37.19        
Core16: 24.18        Core17: 44.57        
Core18: 22.92        Core19: 22.35        
Core20: 26.28        Core21: 26.11        
Core22: 25.65        Core23: 27.42        
Core24: 25.89        Core25: 26.37        
Core26: 26.89        Core27: 38.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.90
Socket1: 31.88
DDR read Latency(ns)
Socket0: 43111.88
Socket1: 202.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.13        Core1: 33.50        
Core2: 25.80        Core3: 26.28        
Core4: 28.85        Core5: 25.52        
Core6: 23.84        Core7: 23.59        
Core8: 24.52        Core9: 29.72        
Core10: 23.77        Core11: 37.28        
Core12: 23.32        Core13: 41.15        
Core14: 23.08        Core15: 30.45        
Core16: 22.55        Core17: 45.94        
Core18: 24.29        Core19: 18.35        
Core20: 26.23        Core21: 24.93        
Core22: 24.96        Core23: 26.55        
Core24: 26.67        Core25: 25.46        
Core26: 27.80        Core27: 31.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.63
Socket1: 28.84
DDR read Latency(ns)
Socket0: 42561.18
Socket1: 215.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.77        Core1: 36.11        
Core2: 24.93        Core3: 34.42        
Core4: 24.55        Core5: 25.91        
Core6: 23.43        Core7: 25.09        
Core8: 25.08        Core9: 30.04        
Core10: 23.31        Core11: 38.31        
Core12: 22.25        Core13: 43.89        
Core14: 22.74        Core15: 41.29        
Core16: 22.10        Core17: 40.88        
Core18: 22.62        Core19: 22.49        
Core20: 24.58        Core21: 25.75        
Core22: 24.03        Core23: 27.30        
Core24: 24.54        Core25: 26.69        
Core26: 23.05        Core27: 38.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.52
Socket1: 31.84
DDR read Latency(ns)
Socket0: 43612.96
Socket1: 201.18
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32620
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415202554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415206374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207669867; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207669867; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207672644; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207672644; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207676885; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207676885; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207679047; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207679047; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006443237; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4286226; Consumed Joules: 261.61; Watts: 43.55; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2345015; Consumed DRAM Joules: 35.88; DRAM Watts: 5.97
S1P0; QPIClocks: 14415324126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415326890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207768090; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207768090; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207768183; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207768183; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207768360; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207768360; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207768503; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207768503; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006484781; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9096002; Consumed Joules: 555.18; Watts: 92.42; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6509809; Consumed DRAM Joules: 99.60; DRAM Watts: 16.58
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     192 K    814 K    0.76    0.09    0.01    0.02    10416        0        3     70
   1    1     0.25   0.21   1.20    1.20     148 M    193 M    0.23    0.27    0.06    0.08     3304    11464       59     50
   2    0     0.00   0.54   0.00    0.60      53 K    143 K    0.63    0.13    0.01    0.02     3080        1        2     68
   3    1     0.23   0.19   1.20    1.20     148 M    194 M    0.24    0.30    0.06    0.08     3528    16813      368     49
   4    0     0.00   0.39   0.00    0.60    6759       49 K    0.86    0.09    0.00    0.02     1008        0        0     69
   5    1     0.21   0.18   1.20    1.20     122 M    166 M    0.26    0.36    0.06    0.08     5208    14115       29     50
   6    0     0.00   0.33   0.00    0.60    4780       37 K    0.87    0.09    0.00    0.02     1512        0        0     69
   7    1     0.28   0.24   1.17    1.20      97 M    132 M    0.27    0.38    0.03    0.05     4144    11083      601     49
   8    0     0.00   0.38   0.00    0.60    6479       49 K    0.87    0.10    0.00    0.02      224        0        0     68
   9    1     0.16   0.73   0.21    0.63    4219 K   8047 K    0.48    0.33    0.00    0.01        0      241       21     51
  10    0     0.00   0.35   0.00    0.60    5664       35 K    0.84    0.12    0.00    0.02      448        0        0     67
  11    1     0.22   0.25   0.89    1.20     105 M    135 M    0.22    0.23    0.05    0.06      672     3596       92     49
  12    0     0.00   0.35   0.00    0.60    3795       35 K    0.89    0.15    0.00    0.02      336        0        0     69
  13    1     0.13   0.20   0.64    1.19      80 M     99 M    0.19    0.25    0.06    0.08      616     8673      173     48
  14    0     0.00   0.37   0.00    0.60    5626       41 K    0.87    0.15    0.00    0.02      168        0        0     69
  15    1     0.17   0.24   0.68    1.18      81 M    101 M    0.19    0.25    0.05    0.06     1232     6870       73     48
  16    0     0.00   0.44   0.00    0.60      90 K    473 K    0.81    0.13    0.00    0.02      168        0        0     69
  17    1     0.09   0.18   0.49    1.00      93 M    106 M    0.12    0.18    0.10    0.12     1008     3252      269     49
  18    0     0.00   0.44   0.00    0.60      60 K    361 K    0.83    0.08    0.00    0.02      392        0        0     70
  19    1     0.26   0.23   1.13    1.20      87 M    124 M    0.30    0.41    0.03    0.05     3472    11796       18     50
  20    0     0.00   0.45   0.01    0.60     180 K   1021 K    0.82    0.09    0.00    0.03      448        0        0     69
  21    1     0.15   0.17   0.92    1.20      87 M    115 M    0.24    0.32    0.06    0.07     2856    10235      396     50
  22    0     0.00   0.47   0.00    0.60      81 K    493 K    0.83    0.09    0.00    0.02      616        0        1     70
  23    1     0.41   0.35   1.18    1.20     101 M    138 M    0.27    0.31    0.02    0.03     3248    10711       13     50
  24    0     0.00   0.46   0.00    0.60      37 K    243 K    0.84    0.09    0.00    0.02      112        0        0     70
  25    1     0.21   0.21   1.02    1.20      93 M    126 M    0.27    0.32    0.04    0.06     2744    10735       39     50
  26    0     0.00   0.45   0.00    0.60    9362       63 K    0.85    0.11    0.00    0.02     1120        0        0     70
  27    1     0.17   0.23   0.71    1.20      82 M    102 M    0.19    0.26    0.05    0.06      616     5870       12     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.45   0.00    0.60     739 K   3864 K    0.81    0.10    0.00    0.02    20048        1        6     61
 SKT    1     0.21   0.23   0.90    1.17    1334 M   1744 M    0.24    0.30    0.04    0.06    32648   125454     2163     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.23   0.45    1.17    1335 M   1748 M    0.24    0.30    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  128 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.78 %

 C1 core residency: 12.76 %; C3 core residency: 0.46 %; C6 core residency: 48.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.84 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       42 G     43 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.39     0.43     221.06      30.22         154.41
 SKT   1    161.69    112.68     469.08      83.48         160.13
---------------------------------------------------------------------------------------------------------------
       *    163.08    113.11     690.13     113.70         160.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 256
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    69.41 --||-- Mem Ch  0: Reads (MB/s):  7960.92 --|
|--            Writes(MB/s):    25.49 --||--            Writes(MB/s):  5502.37 --|
|-- Mem Ch  1: Reads (MB/s):    61.26 --||-- Mem Ch  1: Reads (MB/s):  7952.97 --|
|--            Writes(MB/s):    21.50 --||--            Writes(MB/s):  5498.60 --|
|-- Mem Ch  2: Reads (MB/s):    65.28 --||-- Mem Ch  2: Reads (MB/s):  7968.27 --|
|--            Writes(MB/s):    25.14 --||--            Writes(MB/s):  5501.52 --|
|-- Mem Ch  3: Reads (MB/s):    64.75 --||-- Mem Ch  3: Reads (MB/s):  7964.66 --|
|--            Writes(MB/s):    21.76 --||--            Writes(MB/s):  5497.44 --|
|-- NODE 0 Mem Read (MB/s) :   260.69 --||-- NODE 1 Mem Read (MB/s) : 31846.82 --|
|-- NODE 0 Mem Write(MB/s) :    93.90 --||-- NODE 1 Mem Write(MB/s) : 21999.92 --|
|-- NODE 0 P. Write (T/s):     124418 --||-- NODE 1 P. Write (T/s):     289481 --|
|-- NODE 0 Memory (MB/s):      354.59 --||-- NODE 1 Memory (MB/s):    53846.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32107.52                --|
            |--                System Write Throughput(MB/s):      22093.82                --|
            |--               System Memory Throughput(MB/s):      54201.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     156 M       216    2204 K  1651 K    527 K     0    1404  
 1     148 M       733 K    63 M   583 M    214 M     0    2177 K
-----------------------------------------------------------------------
 *     305 M       733 K    65 M   585 M    214 M     0    2179 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.12        Core1: 34.55        
Core2: 26.26        Core3: 33.19        
Core4: 24.99        Core5: 32.11        
Core6: 24.37        Core7: 20.91        
Core8: 25.01        Core9: 30.65        
Core10: 24.24        Core11: 42.27        
Core12: 24.18        Core13: 45.37        
Core14: 22.59        Core15: 38.35        
Core16: 23.69        Core17: 29.62        
Core18: 23.73        Core19: 18.36        
Core20: 24.80        Core21: 28.05        
Core22: 23.97        Core23: 32.77        
Core24: 26.19        Core25: 23.20        
Core26: 25.14        Core27: 28.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 30.65
DDR read Latency(ns)
Socket0: 45672.92
Socket1: 209.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.54        Core1: 26.75        
Core2: 25.32        Core3: 31.49        
Core4: 23.74        Core5: 31.74        
Core6: 24.83        Core7: 18.81        
Core8: 24.47        Core9: 28.12        
Core10: 23.62        Core11: 39.72        
Core12: 23.70        Core13: 43.57        
Core14: 23.53        Core15: 43.70        
Core16: 22.56        Core17: 28.57        
Core18: 23.60        Core19: 17.69        
Core20: 24.03        Core21: 26.69        
Core22: 25.06        Core23: 31.19        
Core24: 25.53        Core25: 22.30        
Core26: 25.49        Core27: 29.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.29
Socket1: 29.03
DDR read Latency(ns)
Socket0: 46089.02
Socket1: 221.91
irq_total: 430624.647037947
cpu_total: 36.07
cpu_0: 0.93
cpu_1: 100.00
cpu_2: 0.47
cpu_3: 100.00
cpu_4: 0.53
cpu_5: 99.93
cpu_6: 0.40
cpu_7: 95.21
cpu_8: 0.60
cpu_9: 16.63
cpu_10: 0.27
cpu_11: 53.36
cpu_12: 0.20
cpu_13: 55.09
cpu_14: 0.13
cpu_15: 50.23
cpu_16: 0.07
cpu_17: 35.53
cpu_18: 0.07
cpu_19: 95.41
cpu_20: 0.07
cpu_21: 97.14
cpu_22: 0.13
cpu_23: 76.98
cpu_24: 0.20
cpu_25: 86.43
cpu_26: 0.33
cpu_27: 43.58
enp130s0f0_rx_packets_phy: 817453
enp130s0f1_rx_packets_phy: 775762
enp4s0f0_rx_packets_phy: 46655
enp4s0f1_rx_packets_phy: 41167
Total_rx_packets_phy: 1681037
enp130s0f0_tx_packets_phy: 576009
enp130s0f1_tx_packets_phy: 665133
enp4s0f0_tx_packets_phy: 538082
enp4s0f1_tx_packets_phy: 511814
Total_tx_packets_phy: 2291038
enp130s0f0_rx_bytes_phy: 7020492146
enp130s0f1_rx_bytes_phy: 6536697566
enp4s0f0_rx_bytes_phy: 3265538
enp4s0f1_rx_bytes_phy: 2879868
Total_rx_bytes_phy: 13563335118
enp130s0f0_tx_bytes: 4215649309
enp130s0f1_tx_bytes: 5128387777
enp4s0f0_tx_bytes: 4847308774
enp4s0f1_tx_bytes: 4606117874
Total_tx_bytes: 18797463734
enp130s0f0_rx_packets: 816889
enp130s0f1_rx_packets: 774819
enp4s0f0_rx_packets: 46592
enp4s0f1_rx_packets: 40858
Total_rx_packets: 1679158
enp130s0f0_rx_bytes: 6974460504
enp130s0f1_rx_bytes: 6504145838
enp4s0f0_rx_bytes: 3075125
enp4s0f1_rx_bytes: 2696670
Total_rx_bytes: 13484378137
enp130s0f0_tx_bytes_phy: 4221797995
enp130s0f1_tx_bytes_phy: 5134871533
enp4s0f0_tx_bytes_phy: 4849601124
enp4s0f1_tx_bytes_phy: 4608002648
Total_tx_bytes_phy: 18814273300
enp130s0f0_tx_packets: 511404
enp130s0f1_tx_packets: 601484
enp4s0f0_tx_packets: 538066
enp4s0f1_tx_packets: 511832
Total_tx_packets: 2162786


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.65        Core1: 28.06        
Core2: 27.00        Core3: 30.75        
Core4: 25.74        Core5: 30.60        
Core6: 25.31        Core7: 19.11        
Core8: 24.49        Core9: 28.36        
Core10: 23.21        Core11: 36.30        
Core12: 23.93        Core13: 42.37        
Core14: 23.49        Core15: 42.13        
Core16: 23.58        Core17: 28.00        
Core18: 25.33        Core19: 17.41        
Core20: 24.84        Core21: 26.23        
Core22: 21.24        Core23: 30.81        
Core24: 15.49        Core25: 21.85        
Core26: 22.41        Core27: 22.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.27
Socket1: 28.10
DDR read Latency(ns)
Socket0: 44690.37
Socket1: 227.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 33.61        
Core2: 27.16        Core3: 31.63        
Core4: 27.08        Core5: 31.97        
Core6: 27.27        Core7: 20.95        
Core8: 24.82        Core9: 29.15        
Core10: 24.15        Core11: 42.18        
Core12: 23.61        Core13: 44.02        
Core14: 23.53        Core15: 44.79        
Core16: 24.75        Core17: 24.30        
Core18: 24.08        Core19: 17.53        
Core20: 25.09        Core21: 26.87        
Core22: 25.71        Core23: 32.63        
Core24: 25.48        Core25: 23.45        
Core26: 26.21        Core27: 27.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.44
Socket1: 30.13
DDR read Latency(ns)
Socket0: 46810.21
Socket1: 214.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.11        Core1: 35.81        
Core2: 25.86        Core3: 33.50        
Core4: 26.54        Core5: 31.81        
Core6: 26.88        Core7: 21.77        
Core8: 25.95        Core9: 29.70        
Core10: 29.44        Core11: 42.20        
Core12: 23.48        Core13: 45.34        
Core14: 23.72        Core15: 45.58        
Core16: 24.52        Core17: 33.20        
Core18: 23.81        Core19: 18.07        
Core20: 24.18        Core21: 27.21        
Core22: 24.36        Core23: 33.00        
Core24: 24.49        Core25: 22.02        
Core26: 25.86        Core27: 18.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.72
Socket1: 30.50
DDR read Latency(ns)
Socket0: 45171.20
Socket1: 208.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.52        Core1: 32.42        
Core2: 26.46        Core3: 32.04        
Core4: 25.40        Core5: 31.58        
Core6: 25.09        Core7: 20.47        
Core8: 27.56        Core9: 28.99        
Core10: 25.57        Core11: 39.84        
Core12: 23.69        Core13: 44.18        
Core14: 23.26        Core15: 43.34        
Core16: 23.09        Core17: 28.64        
Core18: 23.71        Core19: 17.27        
Core20: 24.44        Core21: 27.85        
Core22: 25.15        Core23: 32.03        
Core24: 25.73        Core25: 19.55        
Core26: 24.31        Core27: 16.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.23
Socket1: 28.84
DDR read Latency(ns)
Socket0: 45117.05
Socket1: 218.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1267
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414817422; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414821678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207480028; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207480028; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207484293; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207484293; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207488114; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207488114; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207487249; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207487249; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006275776; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4293610; Consumed Joules: 262.06; Watts: 43.63; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2354209; Consumed DRAM Joules: 36.02; DRAM Watts: 6.00
S1P0; QPIClocks: 14414920546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414923882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207544733; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207544733; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207544998; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207544998; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207545084; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207545084; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207545177; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207545177; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006302590; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8916299; Consumed Joules: 544.21; Watts: 90.61; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6435404; Consumed DRAM Joules: 98.46; DRAM Watts: 16.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.61     171 K    817 K    0.79    0.09    0.00    0.02     9744        1        1     70
   1    1     0.22   0.18   1.20    1.20     151 M    192 M    0.21    0.28    0.07    0.09     2632    16361       36     50
   2    0     0.00   0.44   0.00    0.60      20 K    121 K    0.83    0.10    0.00    0.02      896        0        1     68
   3    1     0.22   0.18   1.20    1.20     151 M    194 M    0.22    0.29    0.07    0.09     2968    11590      371     49
   4    0     0.00   0.36   0.00    0.60    5774       50 K    0.89    0.11    0.00    0.02      504        0        0     69
   5    1     0.18   0.15   1.20    1.20     159 M    204 M    0.22    0.30    0.09    0.11     3528    12723       33     49
   6    0     0.01   0.47   0.01    0.60     300 K   1760 K    0.83    0.07    0.00    0.03      616        0        0     69
   7    1     0.26   0.23   1.14    1.20      80 M    116 M    0.31    0.44    0.03    0.04     4144    10165      608     49
   8    0     0.00   0.47   0.01    0.60     108 K    663 K    0.84    0.09    0.00    0.03     1288        0        0     68
   9    1     0.12   0.65   0.18    0.61    4038 K   6979 K    0.42    0.35    0.00    0.01      168      427       12     51
  10    0     0.00   0.52   0.00    0.60      44 K    239 K    0.82    0.12    0.00    0.02     2016        1        1     67
  11    1     0.15   0.23   0.66    1.14      88 M    109 M    0.19    0.21    0.06    0.07      784     3630       41     49
  12    0     0.00   0.46   0.00    0.60      18 K    139 K    0.87    0.15    0.00    0.02      840        0        0     69
  13    1     0.11   0.15   0.70    1.19     115 M    133 M    0.14    0.17    0.11    0.12     2632    11905       11     48
  14    0     0.00   0.44   0.00    0.60      23 K    157 K    0.85    0.13    0.00    0.02      280        0        0     69
  15    1     0.11   0.18   0.62    1.14      98 M    114 M    0.14    0.18    0.09    0.10      840     8854       89     48
  16    0     0.00   0.38   0.00    0.60    7070       60 K    0.88    0.13    0.00    0.02       56        0        1     69
  17    1     0.09   0.29   0.31    0.78      34 M     48 M    0.27    0.45    0.04    0.05     1960     2288       14     50
  18    0     0.00   0.46   0.00    0.60      17 K    125 K    0.86    0.10    0.00    0.02      224        0        1     69
  19    1     0.29   0.26   1.15    1.20      73 M    111 M    0.34    0.48    0.02    0.04     3752    10592       23     50
  20    0     0.00   0.44   0.00    0.60      37 K    246 K    0.85    0.10    0.00    0.02      336        0        0     70
  21    1     0.47   0.40   1.17    1.20      94 M    132 M    0.29    0.32    0.02    0.03     2800     9934      514     50
  22    0     0.00   0.47   0.00    0.60      72 K    459 K    0.84    0.08    0.00    0.03     1008        0        0     70
  23    1     0.28   0.29   0.94    1.20      90 M    116 M    0.22    0.26    0.03    0.04     2464     9883      210     50
  24    0     0.00   0.41   0.00    0.60      19 K    129 K    0.85    0.08    0.00    0.02     1064        1        0     70
  25    1     0.26   0.25   1.05    1.20      82 M    118 M    0.30    0.38    0.03    0.04     2856     9861       19     50
  26    0     0.00   0.38   0.00    0.60    6239       50 K    0.88    0.09    0.00    0.02     1232        0        0     69
  27    1     0.21   0.40   0.52    1.02      36 M     53 M    0.32    0.48    0.02    0.03     1176     2377       21     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.47   0.00    0.60     853 K   5022 K    0.83    0.09    0.00    0.02    20104        3        4     61
 SKT    1     0.21   0.25   0.86    1.15    1260 M   1651 M    0.24    0.32    0.04    0.06    32704   120590     2002     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.25   0.43    1.15    1261 M   1656 M    0.24    0.32    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  121 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.63 %

 C1 core residency: 14.67 %; C3 core residency: 0.21 %; C6 core residency: 47.49 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.17 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.67 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.29     0.47     218.69      29.95         152.76
 SKT   1    157.65    108.55     455.30      82.00         156.08
---------------------------------------------------------------------------------------------------------------
       *    158.93    109.02     673.99     111.95         156.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    69.37 --||-- Mem Ch  0: Reads (MB/s):  7933.17 --|
|--            Writes(MB/s):    21.87 --||--            Writes(MB/s):  5632.91 --|
|-- Mem Ch  1: Reads (MB/s):    59.89 --||-- Mem Ch  1: Reads (MB/s):  7927.59 --|
|--            Writes(MB/s):    18.43 --||--            Writes(MB/s):  5630.89 --|
|-- Mem Ch  2: Reads (MB/s):    62.18 --||-- Mem Ch  2: Reads (MB/s):  7945.70 --|
|--            Writes(MB/s):    21.69 --||--            Writes(MB/s):  5636.48 --|
|-- Mem Ch  3: Reads (MB/s):    63.88 --||-- Mem Ch  3: Reads (MB/s):  7938.43 --|
|--            Writes(MB/s):    18.24 --||--            Writes(MB/s):  5628.58 --|
|-- NODE 0 Mem Read (MB/s) :   255.32 --||-- NODE 1 Mem Read (MB/s) : 31744.90 --|
|-- NODE 0 Mem Write(MB/s) :    80.23 --||-- NODE 1 Mem Write(MB/s) : 22528.86 --|
|-- NODE 0 P. Write (T/s):     124385 --||-- NODE 1 P. Write (T/s):     269301 --|
|-- NODE 0 Memory (MB/s):      335.55 --||-- NODE 1 Memory (MB/s):    54273.75 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32000.21                --|
            |--                System Write Throughput(MB/s):      22609.09                --|
            |--               System Memory Throughput(MB/s):      54609.30                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 789
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     140 M        60    1304 K   837 K    483 K     0     744  
 1     140 M       641 K    51 M   596 M    213 M   372    2071 K
-----------------------------------------------------------------------
 *     280 M       641 K    53 M   597 M    213 M   372    2072 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.03        Core1: 33.07        
Core2: 26.04        Core3: 33.70        
Core4: 27.46        Core5: 34.30        
Core6: 26.10        Core7: 23.90        
Core8: 24.94        Core9: 33.45        
Core10: 26.72        Core11: 45.62        
Core12: 24.58        Core13: 22.12        
Core14: 26.02        Core15: 40.51        
Core16: 26.02        Core17: 14.47        
Core18: 25.24        Core19: 21.94        
Core20: 27.08        Core21: 22.86        
Core22: 25.72        Core23: 22.73        
Core24: 25.43        Core25: 24.61        
Core26: 26.93        Core27: 26.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.72
Socket1: 28.24
DDR read Latency(ns)
Socket0: 48110.68
Socket1: 221.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.47        Core1: 34.60        
Core2: 26.03        Core3: 36.11        
Core4: 24.47        Core5: 35.51        
Core6: 26.12        Core7: 26.18        
Core8: 28.41        Core9: 33.95        
Core10: 30.30        Core11: 46.99        
Core12: 26.75        Core13: 27.32        
Core14: 25.59        Core15: 45.37        
Core16: 25.21        Core17: 42.83        
Core18: 25.96        Core19: 24.09        
Core20: 25.31        Core21: 22.86        
Core22: 25.15        Core23: 23.37        
Core24: 24.72        Core25: 26.83        
Core26: 25.54        Core27: 29.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 31.96
DDR read Latency(ns)
Socket0: 47603.22
Socket1: 207.35
irq_total: 410020.924501376
cpu_total: 38.31
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.07
cpu_7: 95.01
cpu_8: 0.07
cpu_9: 11.98
cpu_10: 0.13
cpu_11: 77.25
cpu_12: 0.07
cpu_13: 67.33
cpu_14: 0.20
cpu_15: 68.46
cpu_16: 0.53
cpu_17: 48.77
cpu_18: 0.53
cpu_19: 96.54
cpu_20: 0.33
cpu_21: 79.64
cpu_22: 0.33
cpu_23: 84.23
cpu_24: 0.20
cpu_25: 76.78
cpu_26: 0.13
cpu_27: 63.01
enp130s0f0_rx_packets_phy: 807113
enp130s0f1_rx_packets_phy: 770527
enp4s0f0_rx_packets_phy: 43200
enp4s0f1_rx_packets_phy: 26281
Total_rx_packets_phy: 1647121
enp130s0f0_rx_bytes: 6959184429
enp130s0f1_rx_bytes: 6409151177
enp4s0f0_rx_bytes: 2845472
enp4s0f1_rx_bytes: 1731562
Total_rx_bytes: 13372912640
enp130s0f0_tx_packets: 464068
enp130s0f1_tx_packets: 642271
enp4s0f0_tx_packets: 566242
enp4s0f1_tx_packets: 421416
Total_tx_packets: 2093997
enp130s0f0_tx_bytes: 3622844682
enp130s0f1_tx_bytes: 5531383104
enp4s0f0_tx_bytes: 5099821222
enp4s0f1_tx_bytes: 3791819878
Total_tx_bytes: 18045868886
enp130s0f0_rx_bytes_phy: 6991803041
enp130s0f1_rx_bytes_phy: 6433795321
enp4s0f0_rx_bytes_phy: 3023538
enp4s0f1_rx_bytes_phy: 1839437
Total_rx_bytes_phy: 13430461337
enp130s0f0_rx_packets: 807030
enp130s0f1_rx_packets: 767165
enp4s0f0_rx_packets: 43113
enp4s0f1_rx_packets: 26235
Total_rx_packets: 1643543
enp130s0f0_tx_bytes_phy: 3628877776
enp130s0f1_tx_bytes_phy: 5538159764
enp4s0f0_tx_bytes_phy: 5102205553
enp4s0f1_tx_bytes_phy: 3793442275
Total_tx_bytes_phy: 18062685368
enp130s0f0_tx_packets_phy: 529349
enp130s0f1_tx_packets_phy: 706446
enp4s0f0_tx_packets_phy: 566255
enp4s0f1_tx_packets_phy: 421409
Total_tx_packets_phy: 2223459


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.07        Core1: 34.51        
Core2: 18.32        Core3: 34.73        
Core4: 19.82        Core5: 33.70        
Core6: 26.24        Core7: 25.72        
Core8: 26.25        Core9: 33.42        
Core10: 27.01        Core11: 44.10        
Core12: 25.50        Core13: 27.85        
Core14: 24.47        Core15: 42.40        
Core16: 25.12        Core17: 45.73        
Core18: 25.09        Core19: 23.73        
Core20: 26.80        Core21: 24.32        
Core22: 24.72        Core23: 23.51        
Core24: 25.16        Core25: 26.11        
Core26: 23.85        Core27: 26.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.55
Socket1: 31.26
DDR read Latency(ns)
Socket0: 46689.71
Socket1: 210.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.96        Core1: 37.07        
Core2: 25.42        Core3: 37.59        
Core4: 25.93        Core5: 37.81        
Core6: 25.41        Core7: 27.00        
Core8: 25.88        Core9: 35.52        
Core10: 26.67        Core11: 47.44        
Core12: 24.09        Core13: 38.19        
Core14: 25.35        Core15: 44.85        
Core16: 24.97        Core17: 46.01        
Core18: 26.80        Core19: 23.38        
Core20: 26.63        Core21: 25.01        
Core22: 24.57        Core23: 24.10        
Core24: 24.99        Core25: 26.86        
Core26: 24.76        Core27: 32.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.22
Socket1: 33.87
DDR read Latency(ns)
Socket0: 48154.09
Socket1: 196.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.20        Core1: 36.78        
Core2: 25.19        Core3: 37.79        
Core4: 26.03        Core5: 37.77        
Core6: 26.99        Core7: 26.37        
Core8: 26.17        Core9: 35.42        
Core10: 26.82        Core11: 48.14        
Core12: 24.81        Core13: 37.89        
Core14: 25.73        Core15: 45.04        
Core16: 26.85        Core17: 37.56        
Core18: 26.89        Core19: 24.05        
Core20: 26.38        Core21: 23.53        
Core22: 24.46        Core23: 23.67        
Core24: 24.51        Core25: 27.62        
Core26: 25.93        Core27: 31.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 33.31
DDR read Latency(ns)
Socket0: 47770.73
Socket1: 199.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.80        Core1: 37.43        
Core2: 25.04        Core3: 38.36        
Core4: 24.70        Core5: 38.24        
Core6: 25.85        Core7: 26.81        
Core8: 25.59        Core9: 35.98        
Core10: 27.30        Core11: 48.78        
Core12: 26.06        Core13: 39.97        
Core14: 25.71        Core15: 47.11        
Core16: 27.13        Core17: 47.51        
Core18: 25.28        Core19: 23.59        
Core20: 25.63        Core21: 23.61        
Core22: 24.64        Core23: 24.31        
Core24: 24.10        Core25: 28.28        
Core26: 26.63        Core27: 33.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.91
Socket1: 34.48
DDR read Latency(ns)
Socket0: 46889.88
Socket1: 194.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2366
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426665950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426669806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213400590; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213400590; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7213406302; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7213406302; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213408046; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213408046; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7213411823; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7213411823; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011180916; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4292323; Consumed Joules: 261.98; Watts: 43.59; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2351153; Consumed DRAM Joules: 35.97; DRAM Watts: 5.99
S1P0; QPIClocks: 14426671634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426673510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213419376; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213419376; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7213419157; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7213419157; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213418645; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213418645; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7213418307; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7213418307; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010625717; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9174869; Consumed Joules: 559.99; Watts: 93.18; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6503036; Consumed DRAM Joules: 99.50; DRAM Watts: 16.56
----------------------------------------------------------------------------------------------

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a11
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     203 K    960 K    0.79    0.08    0.00    0.02    10976        1        1     69
   1    1     0.19   0.16   1.20    1.20     151 M    190 M    0.20    0.27    0.08    0.10     3584    17657       46     49
   2    0     0.00   0.45   0.00    0.60      85 K    418 K    0.80    0.10    0.00    0.02     2856        1        0     68
   3    1     0.26   0.21   1.20    1.20     139 M    178 M    0.22    0.27    0.05    0.07     1400     9190      296     49
   4    0     0.00   0.44   0.00    0.60      75 K    411 K    0.82    0.08    0.00    0.03      504        0        0     69
   5    1     0.24   0.20   1.20    1.20     155 M    191 M    0.19    0.25    0.07    0.08     3192    15369       49     49
   6    0     0.00   0.48   0.00    0.60      79 K    353 K    0.78    0.08    0.01    0.02     1008        2        0     69
   7    1     0.27   0.23   1.16    1.20      94 M    126 M    0.25    0.37    0.03    0.05     3304    10528      614     49
   8    0     0.00   0.38   0.00    0.60    7510       54 K    0.86    0.09    0.00    0.02      280        0        0     68
   9    1     0.09   0.63   0.15    0.60    3133 K   5486 K    0.43    0.21    0.00    0.01      168      174      103     50
  10    0     0.00   0.39   0.00    0.60      14 K     85 K    0.84    0.11    0.00    0.02      616        0        0     67
  11    1     0.38   0.40   0.95    1.20     107 M    132 M    0.19    0.17    0.03    0.03      224     1012       27     48
  12    0     0.00   0.42   0.00    0.60      25 K    155 K    0.84    0.13    0.00    0.02      392        1        0     69
  13    1     0.36   0.43   0.85    1.20      74 M    102 M    0.27    0.27    0.02    0.03     1960     4468      114     48
  14    0     0.00   0.35   0.00    0.60    5148       36 K    0.86    0.13    0.00    0.02      168        0        0     69
  15    1     0.24   0.27   0.90    1.20     101 M    129 M    0.22    0.22    0.04    0.05      448      919      196     48
  16    0     0.00   0.35   0.00    0.60    5436       34 K    0.84    0.13    0.00    0.02      168        0        0     69
  17    1     0.13   0.23   0.57    1.11      72 M     91 M    0.21    0.32    0.06    0.07     3024     7255      111     49
  18    0     0.00   0.39   0.00    0.60    4433       40 K    0.89    0.09    0.00    0.02      728        0        0     69
  19    1     0.29   0.26   1.14    1.20      91 M    124 M    0.27    0.37    0.03    0.04     4592    11079       28     49
  20    0     0.00   0.38   0.00    0.60    6269       42 K    0.85    0.09    0.00    0.02      112        0        0     69
  21    1     0.17   0.18   0.96    1.20      81 M    112 M    0.27    0.35    0.05    0.07     3528     9936      387     50
  22    0     0.00   0.39   0.00    0.60    7270       45 K    0.84    0.09    0.00    0.02      336        0        0     70
  23    1     0.19   0.18   1.04    1.20      85 M    117 M    0.27    0.37    0.05    0.06     3304    10339       15     50
  24    0     0.00   0.37   0.00    0.61    6501       42 K    0.85    0.08    0.00    0.02      560        0        0     70
  25    1     0.15   0.16   0.95    1.20      88 M    115 M    0.24    0.32    0.06    0.08     3528    10314       70     50
  26    0     0.00   0.46   0.00    0.60      95 K    542 K    0.82    0.07    0.00    0.03     1400        1        0     69
  27    1     0.21   0.26   0.82    1.20      76 M    107 M    0.29    0.35    0.04    0.05      224     2378       17     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     620 K   3224 K    0.81    0.09    0.00    0.02    20104        6        0     60
 SKT    1     0.23   0.24   0.94    1.18    1324 M   1726 M    0.23    0.30    0.04    0.05    32480   110618     2073     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.24   0.47    1.18    1324 M   1729 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   32 G ; Active cycles:  132 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.73 %

 C1 core residency: 11.20 %; C3 core residency: 0.20 %; C6 core residency: 48.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.09 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  118 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.26     0.40     219.35      30.12         155.30
 SKT   1    159.81    113.99     470.80      83.07         165.34
---------------------------------------------------------------------------------------------------------------
       *    161.07    114.39     690.15     113.18         165.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: af7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    66.04 --||-- Mem Ch  0: Reads (MB/s):  7924.86 --|
|--            Writes(MB/s):    23.02 --||--            Writes(MB/s):  5741.02 --|
|-- Mem Ch  1: Reads (MB/s):    56.18 --||-- Mem Ch  1: Reads (MB/s):  7925.71 --|
|--            Writes(MB/s):    18.71 --||--            Writes(MB/s):  5738.22 --|
|-- Mem Ch  2: Reads (MB/s):    60.18 --||-- Mem Ch  2: Reads (MB/s):  7942.05 --|
|--            Writes(MB/s):    22.88 --||--            Writes(MB/s):  5741.02 --|
|-- Mem Ch  3: Reads (MB/s):    62.00 --||-- Mem Ch  3: Reads (MB/s):  7936.96 --|
|--            Writes(MB/s):    19.01 --||--            Writes(MB/s):  5735.77 --|
|-- NODE 0 Mem Read (MB/s) :   244.40 --||-- NODE 1 Mem Read (MB/s) : 31729.58 --|
|-- NODE 0 Mem Write(MB/s) :    83.62 --||-- NODE 1 Mem Write(MB/s) : 22956.03 --|
|-- NODE 0 P. Write (T/s):     124350 --||-- NODE 1 P. Write (T/s):     301056 --|
|-- NODE 0 Memory (MB/s):      328.02 --||-- NODE 1 Memory (MB/s):    54685.61 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31973.98                --|
            |--                System Write Throughput(MB/s):      23039.65                --|
            |--               System Memory Throughput(MB/s):      55013.63                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: bcb
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     152 M        84    1438 K   546 K    515 K     0      72  
 1     158 M      1091 K    56 M   572 M    213 M     0    2382 K
-----------------------------------------------------------------------
 *     311 M      1091 K    57 M   572 M    213 M     0    2382 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.41        Core1: 35.73        
Core2: 26.17        Core3: 30.81        
Core4: 26.69        Core5: 35.97        
Core6: 26.25        Core7: 25.15        
Core8: 26.19        Core9: 30.53        
Core10: 25.78        Core11: 46.42        
Core12: 25.54        Core13: 24.78        
Core14: 25.26        Core15: 43.25        
Core16: 25.91        Core17: 20.92        
Core18: 25.06        Core19: 21.72        
Core20: 27.21        Core21: 26.23        
Core22: 26.89        Core23: 24.90        
Core24: 28.11        Core25: 26.24        
Core26: 28.21        Core27: 33.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.41
Socket1: 30.23
DDR read Latency(ns)
Socket0: 48500.51
Socket1: 211.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.29        Core1: 34.98        
Core2: 25.64        Core3: 34.60        
Core4: 25.54        Core5: 36.31        
Core6: 25.81        Core7: 25.89        
Core8: 27.51        Core9: 31.57        
Core10: 24.83        Core11: 47.55        
Core12: 25.81        Core13: 32.63        
Core14: 26.52        Core15: 44.57        
Core16: 25.85        Core17: 26.25        
Core18: 27.80        Core19: 21.31        
Core20: 26.88        Core21: 26.97        
Core22: 28.93        Core23: 25.36        
Core24: 28.37        Core25: 27.29        
Core26: 26.96        Core27: 40.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 32.08
DDR read Latency(ns)
Socket0: 50581.94
Socket1: 203.75
irq_total: 454079.618185647
cpu_total: 37.13
cpu_0: 0.86
cpu_1: 99.93
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.20
cpu_5: 100.00
cpu_6: 0.13
cpu_7: 96.68
cpu_8: 0.13
cpu_9: 21.61
cpu_10: 0.13
cpu_11: 51.93
cpu_12: 0.13
cpu_13: 40.09
cpu_14: 0.33
cpu_15: 56.38
cpu_16: 0.20
cpu_17: 50.33
cpu_18: 0.13
cpu_19: 98.07
cpu_20: 0.13
cpu_21: 78.26
cpu_22: 0.13
cpu_23: 89.89
cpu_24: 0.13
cpu_25: 89.30
cpu_26: 0.20
cpu_27: 64.30
enp130s0f0_rx_packets: 828332
enp130s0f1_rx_packets: 774359
enp4s0f0_rx_packets: 45787
enp4s0f1_rx_packets: 27225
Total_rx_packets: 1675703
enp130s0f0_rx_bytes: 7013843880
enp130s0f1_rx_bytes: 6441905921
enp4s0f0_rx_bytes: 3021970
enp4s0f1_rx_bytes: 1796850
Total_rx_bytes: 13460568621
enp130s0f0_tx_packets_phy: 588137
enp130s0f1_tx_packets_phy: 718647
enp4s0f0_tx_packets_phy: 560480
enp4s0f1_tx_packets_phy: 451311
Total_tx_packets_phy: 2318575
enp130s0f0_rx_packets_phy: 828708
enp130s0f1_rx_packets_phy: 777571
enp4s0f0_rx_packets_phy: 45825
enp4s0f1_rx_packets_phy: 27344
Total_rx_packets_phy: 1679448
enp130s0f0_tx_packets: 524142
enp130s0f1_tx_packets: 655328
enp4s0f0_tx_packets: 560465
enp4s0f1_tx_packets: 451300
Total_tx_packets: 2191235
enp130s0f0_tx_bytes_phy: 4172208793
enp130s0f1_tx_bytes_phy: 5760705953
enp4s0f0_tx_bytes_phy: 5054159422
enp4s0f1_tx_bytes_phy: 4062087109
Total_tx_bytes_phy: 19049161277
enp130s0f0_tx_bytes: 4165954510
enp130s0f1_tx_bytes: 5754024571
enp4s0f0_tx_bytes: 5051789314
enp4s0f1_tx_bytes: 4060190277
Total_tx_bytes: 19031958672
enp130s0f0_rx_bytes_phy: 7060704551
enp130s0f1_rx_bytes_phy: 6484511843
enp4s0f0_rx_bytes_phy: 3207551
enp4s0f1_rx_bytes_phy: 1913438
Total_rx_bytes_phy: 13550337383


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.90        Core1: 36.23        
Core2: 22.27        Core3: 30.51        
Core4: 21.26        Core5: 36.37        
Core6: 17.09        Core7: 25.83        
Core8: 22.75        Core9: 31.03        
Core10: 27.03        Core11: 46.78        
Core12: 25.28        Core13: 27.44        
Core14: 27.69        Core15: 42.61        
Core16: 25.94        Core17: 25.53        
Core18: 27.30        Core19: 21.48        
Core20: 26.24        Core21: 26.73        
Core22: 25.85        Core23: 25.84        
Core24: 27.42        Core25: 27.37        
Core26: 27.54        Core27: 35.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.09
Socket1: 31.09
DDR read Latency(ns)
Socket0: 49276.28
Socket1: 210.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.59        Core1: 35.24        
Core2: 25.77        Core3: 31.56        
Core4: 26.01        Core5: 32.68        
Core6: 27.70        Core7: 24.68        
Core8: 26.67        Core9: 31.49        
Core10: 25.14        Core11: 46.20        
Core12: 25.32        Core13: 24.04        
Core14: 26.03        Core15: 45.46        
Core16: 25.12        Core17: 14.95        
Core18: 25.69        Core19: 21.59        
Core20: 28.22        Core21: 25.43        
Core22: 27.02        Core23: 24.13        
Core24: 26.99        Core25: 26.65        
Core26: 26.74        Core27: 35.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.41
Socket1: 29.39
DDR read Latency(ns)
Socket0: 48872.28
Socket1: 216.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 37.64        
Core2: 25.94        Core3: 37.08        
Core4: 25.88        Core5: 37.54        
Core6: 27.76        Core7: 27.03        
Core8: 26.53        Core9: 30.95        
Core10: 25.29        Core11: 49.03        
Core12: 25.10        Core13: 37.58        
Core14: 25.98        Core15: 43.30        
Core16: 25.63        Core17: 24.15        
Core18: 26.90        Core19: 22.42        
Core20: 26.50        Core21: 26.90        
Core22: 27.07        Core23: 25.54        
Core24: 26.34        Core25: 28.18        
Core26: 27.07        Core27: 44.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 33.34
DDR read Latency(ns)
Socket0: 50418.94
Socket1: 197.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.42        Core1: 35.46        
Core2: 26.97        Core3: 31.23        
Core4: 27.32        Core5: 34.88        
Core6: 27.84        Core7: 25.10        
Core8: 28.35        Core9: 28.37        
Core10: 25.89        Core11: 45.95        
Core12: 26.28        Core13: 29.49        
Core14: 26.82        Core15: 37.15        
Core16: 26.09        Core17: 19.65        
Core18: 26.97        Core19: 20.68        
Core20: 28.07        Core21: 26.20        
Core22: 26.22        Core23: 25.27        
Core24: 26.99        Core25: 26.64        
Core26: 27.60        Core27: 34.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.20
Socket1: 29.94
DDR read Latency(ns)
Socket0: 49891.19
Socket1: 214.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3434
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410009086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410013398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205071639; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205071639; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205076734; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205076734; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205081010; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205081010; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205084648; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205084648; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004274441; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4278351; Consumed Joules: 261.13; Watts: 43.49; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2342495; Consumed DRAM Joules: 35.84; DRAM Watts: 5.97
S1P0; QPIClocks: 14410116442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410119166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205141564; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205141564; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205142173; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205142173; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205142535; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205142535; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205142734; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205142734; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005706115; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9113279; Consumed Joules: 556.23; Watts: 92.64; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6536725; Consumed DRAM Joules: 100.01; DRAM Watts: 16.66
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e3b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     208 K    831 K    0.75    0.09    0.01    0.02     9520        1        1     69
   1    1     0.16   0.14   1.20    1.20     163 M    202 M    0.19    0.26    0.10    0.12     4704    18921      197     49
   2    0     0.00   0.45   0.00    0.60      27 K    128 K    0.79    0.11    0.00    0.02      896        0        0     68
   3    1     0.24   0.20   1.20    1.20     143 M    185 M    0.23    0.30    0.06    0.08     2744    17322      245     49
   4    0     0.00   0.38   0.00    0.60    4776       54 K    0.91    0.10    0.00    0.02     1232        0        0     69
   5    1     0.17   0.14   1.20    1.20     169 M    208 M    0.19    0.26    0.10    0.12     4760    19266       36     49
   6    0     0.00   0.41   0.00    0.60    7717       50 K    0.85    0.11    0.00    0.02      952        0        0     69
   7    1     0.26   0.22   1.16    1.20      99 M    133 M    0.25    0.36    0.04    0.05     3472    12286      580     49
   8    0     0.00   0.37   0.00    0.60    6071       39 K    0.85    0.10    0.00    0.02      336        0        0     68
   9    1     0.16   0.74   0.22    0.65    5515 K     10 M    0.48    0.31    0.00    0.01      168      284      170     50
  10    0     0.00   0.37   0.00    0.60    5887       37 K    0.84    0.12    0.00    0.02      392        0        0     67
  11    1     0.15   0.23   0.65    1.18      85 M    102 M    0.16    0.18    0.06    0.07     2016     8983       35     49
  12    0     0.00   0.35   0.00    0.60    5407       47 K    0.89    0.14    0.00    0.02      448        0        0     69
  13    1     0.15   0.32   0.47    0.97      36 M     54 M    0.33    0.48    0.02    0.04      224     1283       14     49
  14    0     0.00   0.38   0.00    0.60    6710       39 K    0.83    0.13    0.00    0.02      112        0        0     69
  15    1     0.17   0.24   0.71    1.20      79 M     98 M    0.19    0.26    0.05    0.06      840     7312       75     48
  16    0     0.00   0.36   0.00    0.60    5865       34 K    0.83    0.13    0.00    0.02      112        0        0     69
  17    1     0.29   0.42   0.69    1.15      30 M     59 M    0.49    0.51    0.01    0.02      336      983      145     48
  18    0     0.00   0.34   0.00    0.60    5278       38 K    0.86    0.08    0.00    0.02      112        0        0     70
  19    1     0.29   0.25   1.17    1.20      92 M    132 M    0.30    0.38    0.03    0.05     3864    12015      243     50
  20    0     0.00   0.36   0.00    0.60    5521       34 K    0.84    0.09    0.00    0.02       56        0        1     70
  21    1     0.17   0.18   0.97    1.20      89 M    117 M    0.25    0.33    0.05    0.07     2856    10829      423     49
  22    0     0.00   0.59   0.00    0.60      26 K     61 K    0.57    0.14    0.01    0.01     1960        1        1     70
  23    1     0.24   0.22   1.08    1.20      93 M    125 M    0.26    0.33    0.04    0.05     4144    11415       74     50
  24    0     0.00   0.35   0.00    0.60    7156       45 K    0.84    0.09    0.00    0.02      336        0        0     70
  25    1     0.25   0.23   1.10    1.20      98 M    133 M    0.26    0.33    0.04    0.05     3024    10998       52     49
  26    0     0.00   0.37   0.00    0.60      18 K     56 K    0.68    0.16    0.01    0.02     3584        0        1     69
  27    1     0.21   0.25   0.82    1.20      89 M    114 M    0.21    0.28    0.04    0.05      280    11163       38     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     340 K   1499 K    0.77    0.10    0.00    0.02    20048        2        4     61
 SKT    1     0.21   0.23   0.90    1.17    1277 M   1678 M    0.24    0.32    0.04    0.06    33432   143060     2327     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.23   0.45    1.17    1277 M   1680 M    0.24    0.32    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  126 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.70 %

 C1 core residency: 11.97 %; C3 core residency: 0.02 %; C6 core residency: 49.31 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.74 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  119 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.21     0.41     218.20      29.92         152.41
 SKT   1    157.80    115.52     466.16      83.36         161.45
---------------------------------------------------------------------------------------------------------------
       *    159.00    115.94     684.37     113.28         161.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pT/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f28
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    66.44 --||-- Mem Ch  0: Reads (MB/s):  7568.04 --|
|--            Writes(MB/s):    22.18 --||--            Writes(MB/s):  5814.02 --|
|-- Mem Ch  1: Reads (MB/s):    55.57 --||-- Mem Ch  1: Reads (MB/s):  7568.79 --|
|--            Writes(MB/s):    17.92 --||--            Writes(MB/s):  5812.13 --|
|-- Mem Ch  2: Reads (MB/s):    59.84 --||-- Mem Ch  2: Reads (MB/s):  7580.58 --|
|--            Writes(MB/s):    22.19 --||--            Writes(MB/s):  5812.20 --|
|-- Mem Ch  3: Reads (MB/s):    60.57 --||-- Mem Ch  3: Reads (MB/s):  7580.62 --|
|--            Writes(MB/s):    18.18 --||--            Writes(MB/s):  5808.62 --|
|-- NODE 0 Mem Read (MB/s) :   242.41 --||-- NODE 1 Mem Read (MB/s) : 30298.03 --|
|-- NODE 0 Mem Write(MB/s) :    80.46 --||-- NODE 1 Mem Write(MB/s) : 23246.97 --|
|-- NODE 0 P. Write (T/s):     124357 --||-- NODE 1 P. Write (T/s):     263401 --|
|-- NODE 0 Memory (MB/s):      322.87 --||-- NODE 1 Memory (MB/s):    53545.00 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      30540.43                --|
            |--                System Write Throughput(MB/s):      23327.43                --|
            |--               System Memory Throughput(MB/s):      53867.87                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1007
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     142 M       132    1087 K   534 K    507 K     0     312  
 1     131 M       864 K    51 M   591 M    213 M     0    1786 K
-----------------------------------------------------------------------
 *     274 M       864 K    52 M   591 M    214 M     0    1786 K

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.54        Core1: 36.79        
Core2: 25.17        Core3: 37.72        
Core4: 24.59        Core5: 39.67        
Core6: 25.62        Core7: 25.41        
Core8: 25.59        Core9: 28.70        
Core10: 23.42        Core11: 24.54        
Core12: 24.26        Core13: 47.17        
Core14: 24.53        Core15: 38.83        
Core16: 24.32        Core17: 51.56        
Core18: 24.11        Core19: 19.71        
Core20: 26.19        Core21: 27.44        
Core22: 23.87        Core23: 27.25        
Core24: 23.77        Core25: 25.56        
Core26: 24.93        Core27: 30.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.06
Socket1: 32.74
DDR read Latency(ns)
Socket0: 50019.99
Socket1: 202.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.05        Core1: 36.05        
Core2: 24.08        Core3: 37.67        
Core4: 24.53        Core5: 39.75        
Core6: 25.50        Core7: 25.61        
Core8: 25.10        Core9: 28.70        
Core10: 24.09        Core11: 30.96        
Core12: 24.12        Core13: 47.52        
Core14: 24.19        Core15: 38.57        
Core16: 23.38        Core17: 51.75        
Core18: 22.04        Core19: 18.74        
Core20: 24.88        Core21: 27.92        
Core22: 23.60        Core23: 28.15        
Core24: 22.85        Core25: 25.57        
Core26: 23.32        Core27: 29.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.95
Socket1: 32.95
DDR read Latency(ns)
Socket0: 50553.07
Socket1: 203.67
irq_total: 397210.449918406
cpu_total: 36.66
cpu_0: 0.86
cpu_1: 99.87
cpu_2: 0.20
cpu_3: 100.00
cpu_4: 0.13
cpu_5: 100.00
cpu_6: 0.13
cpu_7: 98.67
cpu_8: 0.20
cpu_9: 17.89
cpu_10: 0.13
cpu_11: 40.03
cpu_12: 0.20
cpu_13: 53.32
cpu_14: 0.13
cpu_15: 72.74
cpu_16: 0.07
cpu_17: 45.35
cpu_18: 0.13
cpu_19: 96.81
cpu_20: 0.13
cpu_21: 91.22
cpu_22: 0.13
cpu_23: 74.53
cpu_24: 0.07
cpu_25: 85.84
cpu_26: 0.13
cpu_27: 47.47
enp130s0f0_tx_packets_phy: 423134
enp130s0f1_tx_packets_phy: 732486
enp4s0f0_tx_packets_phy: 547401
enp4s0f1_tx_packets_phy: 462945
Total_tx_packets_phy: 2165966
enp130s0f0_tx_packets: 358432
enp130s0f1_tx_packets: 669244
enp4s0f0_tx_packets: 547410
enp4s0f1_tx_packets: 462938
Total_tx_packets: 2038024
enp130s0f0_rx_packets: 820772
enp130s0f1_rx_packets: 767995
enp4s0f0_rx_packets: 48265
enp4s0f1_rx_packets: 17339
Total_rx_packets: 1654371
enp130s0f0_tx_bytes_phy: 2864658411
enp130s0f1_tx_bytes_phy: 5630414572
enp4s0f0_tx_bytes_phy: 4935963470
enp4s0f1_tx_bytes_phy: 4166713637
Total_tx_bytes_phy: 17597750090
enp130s0f0_rx_bytes_phy: 7164671033
enp130s0f1_rx_bytes_phy: 6352655873
enp4s0f0_rx_bytes_phy: 3382761
enp4s0f1_rx_bytes_phy: 1216311
Total_rx_bytes_phy: 13521925978
enp130s0f0_rx_packets_phy: 820799
enp130s0f1_rx_packets_phy: 772871
enp4s0f0_rx_packets_phy: 48330
enp4s0f1_rx_packets_phy: 17379
Total_rx_packets_phy: 1659379
enp130s0f0_rx_bytes: 7117762431
enp130s0f1_rx_bytes: 6325958480
enp4s0f0_rx_bytes: 3185512
enp4s0f1_rx_bytes: 1144379
Total_rx_bytes: 13448050802
enp130s0f0_tx_bytes: 2859189254
enp130s0f1_tx_bytes: 5623680057
enp4s0f0_tx_bytes: 4933853886
enp4s0f1_tx_bytes: 4164798881
Total_tx_bytes: 17581522078


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.59        Core1: 36.23        
Core2: 26.19        Core3: 37.43        
Core4: 24.61        Core5: 39.50        
Core6: 24.59        Core7: 25.43        
Core8: 22.41        Core9: 28.51        
Core10: 20.83        Core11: 27.56        
Core12: 18.89        Core13: 47.18        
Core14: 14.91        Core15: 39.40        
Core16: 23.37        Core17: 51.44        
Core18: 22.50        Core19: 19.13        
Core20: 24.01        Core21: 27.38        
Core22: 22.53        Core23: 27.58        
Core24: 22.39        Core25: 25.42        
Core26: 22.79        Core27: 29.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 32.71
DDR read Latency(ns)
Socket0: 50033.62
Socket1: 203.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 36.53        
Core2: 26.37        Core3: 36.97        
Core4: 24.18        Core5: 39.04        
Core6: 25.17        Core7: 25.44        
Core8: 25.17        Core9: 28.43        
Core10: 25.00        Core11: 22.86        
Core12: 23.62        Core13: 46.83        
Core14: 23.56        Core15: 38.70        
Core16: 24.07        Core17: 51.02        
Core18: 22.64        Core19: 19.07        
Core20: 23.78        Core21: 26.62        
Core22: 23.55        Core23: 26.85        
Core24: 23.06        Core25: 25.18        
Core26: 23.66        Core27: 30.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 32.28
DDR read Latency(ns)
Socket0: 50014.53
Socket1: 207.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.24        Core1: 36.03        
Core2: 25.07        Core3: 37.01        
Core4: 24.47        Core5: 38.62        
Core6: 24.30        Core7: 25.39        
Core8: 26.82        Core9: 28.34        
Core10: 24.77        Core11: 27.99        
Core12: 23.95        Core13: 46.63        
Core14: 24.04        Core15: 38.13        
Core16: 24.21        Core17: 51.03        
Core18: 22.67        Core19: 17.86        
Core20: 24.16        Core21: 27.30        
Core22: 23.29        Core23: 27.84        
Core24: 23.68        Core25: 24.82        
Core26: 23.02        Core27: 29.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.69
Socket1: 32.27
DDR read Latency(ns)
Socket0: 50444.92
Socket1: 206.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.21        Core1: 36.60        
Core2: 23.98        Core3: 37.85        
Core4: 24.63        Core5: 39.80        
Core6: 24.53        Core7: 26.73        
Core8: 25.14        Core9: 28.64        
Core10: 24.80        Core11: 28.96        
Core12: 23.19        Core13: 47.56        
Core14: 24.25        Core15: 39.64        
Core16: 23.84        Core17: 51.71        
Core18: 23.75        Core19: 18.67        
Core20: 24.16        Core21: 26.86        
Core22: 23.34        Core23: 27.47        
Core24: 23.58        Core25: 26.16        
Core26: 22.79        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.45
Socket1: 33.00
DDR read Latency(ns)
Socket0: 49348.96
Socket1: 202.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4548
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411506978; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411511494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205823205; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205823205; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205828415; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205828415; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205832714; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205832714; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205834834; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205834834; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004883118; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4285072; Consumed Joules: 261.54; Watts: 43.55; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2345333; Consumed DRAM Joules: 35.88; DRAM Watts: 5.98
S1P0; QPIClocks: 14411573658; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411576070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205871923; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205871923; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205871861; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205871861; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205872160; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205872160; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205872208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205872208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004857262; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8977814; Consumed Joules: 547.96; Watts: 91.25; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6523585; Consumed DRAM Joules: 99.81; DRAM Watts: 16.62
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1299
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     192 K    835 K    0.77    0.09    0.01    0.02    10864        0        1     69
   1    1     0.17   0.14   1.20    1.20     162 M    195 M    0.17    0.23    0.10    0.11     2408    10487       24     50
   2    0     0.00   0.46   0.00    0.60      22 K    129 K    0.82    0.09    0.00    0.02      392        0        0     68
   3    1     0.16   0.14   1.20    1.20     170 M    216 M    0.21    0.28    0.10    0.13     4312    17594      236     49
   4    0     0.00   0.37   0.00    0.60    5839       63 K    0.91    0.10    0.00    0.02      336        0        0     69
   5    1     0.49   0.41   1.20    1.20     124 M    156 M    0.21    0.19    0.03    0.03     3752    12136       48     49
   6    0     0.00   0.44   0.00    0.60    7615       69 K    0.89    0.11    0.00    0.02      448        0        0     69
   7    1     0.28   0.23   1.20    1.20     101 M    134 M    0.25    0.36    0.04    0.05     3976    10342      747     49
   8    0     0.00   0.40   0.00    0.60    8049       68 K    0.88    0.10    0.00    0.02      280        0        0     68
   9    1     0.13   0.73   0.17    0.60    3710 K   8860 K    0.58    0.29    0.00    0.01      112      196       12     51
  10    0     0.00   0.39   0.00    0.60    8014       64 K    0.88    0.11    0.00    0.02      224        0        0     67
  11    1     0.16   0.39   0.43    0.91      37 M     51 M    0.28    0.42    0.02    0.03     1064     2291       47     50
  12    0     0.00   0.39   0.00    0.60    8266       75 K    0.89    0.13    0.00    0.02      672        0        0     69
  13    1     0.14   0.20   0.72    1.20      95 M    116 M    0.18    0.18    0.07    0.08      784     3477      141     49
  14    0     0.00   0.41   0.00    0.60    7233       63 K    0.89    0.14    0.00    0.02      616        0        0     69
  15    1     0.20   0.22   0.93    1.20     114 M    144 M    0.20    0.23    0.06    0.07      840     3307       55     48
  16    0     0.00   0.38   0.00    0.60    7350       61 K    0.88    0.13    0.00    0.02      728        0        0     69
  17    1     0.05   0.11   0.44    0.92      96 M    109 M    0.12    0.14    0.20    0.23     2296     7894      148     49
  18    0     0.00   0.39   0.00    0.60    6691       65 K    0.90    0.11    0.00    0.02      112        0        0     69
  19    1     0.26   0.22   1.17    1.20      82 M    120 M    0.31    0.43    0.03    0.05     4592    10995       13     50
  20    0     0.00   0.37   0.00    0.60    8344       62 K    0.87    0.10    0.00    0.02       56        0        0     69
  21    1     0.27   0.25   1.09    1.20      91 M    124 M    0.26    0.33    0.03    0.05     2520     8997      571     50
  22    0     0.00   0.37   0.00    0.60    7729       60 K    0.87    0.10    0.00    0.02      504        0        0     70
  23    1     0.15   0.16   0.93    1.20      90 M    117 M    0.23    0.31    0.06    0.08     3640     9025       65     50
  24    0     0.00   0.37   0.00    0.60    6707       57 K    0.88    0.09    0.00    0.02      336        0        0     70
  25    1     0.19   0.19   1.00    1.20      91 M    119 M    0.24    0.32    0.05    0.06     2408     9291       53     50
  26    0     0.00   0.37   0.00    0.60    6569       52 K    0.87    0.09    0.00    0.02     4144        0        0     69
  27    1     0.15   0.23   0.65    1.20      62 M     82 M    0.25    0.36    0.04    0.06      728     5427        5     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     303 K   1728 K    0.82    0.10    0.00    0.02    19712        0        1     60
 SKT    1     0.20   0.23   0.88    1.16    1324 M   1698 M    0.22    0.29    0.05    0.06    33432   111459     2165     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.23   0.44    1.16    1324 M   1699 M    0.22    0.29    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:  123 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.07 %

 C1 core residency: 12.10 %; C3 core residency: 0.61 %; C6 core residency: 49.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.70 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.51 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       42 G     42 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  119 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.20     0.40     218.27      30.02         147.95
 SKT   1    160.01    116.26     458.49      83.51         164.55
---------------------------------------------------------------------------------------------------------------
       *    161.21    116.67     676.76     113.52         164.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
