;redcode
;assert 1
	SPL 0, <-401
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 121, 3
	JMP 121, 3
	SUB 0, @12
	SLT 130, 9
	SPL 0, <-401
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	DJN 1, @-0
	SUB #12, @0
	SUB -400, @0
	SUB @-127, 100
	SUB 0, 0
	SUB 0, 0
	CMP -207, <-120
	SLT 130, 9
	DJN 1, @-0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 121, 3
	SPL 0, <2
	SUB 121, 3
	SUB 12, @10
	SUB @121, 106
	SUB 12, @10
	JMZ -100, 0
	SUB @0, -7
	ADD -100, 0
	ADD -100, 0
	SUB @3, 2
	ADD -100, 0
	SUB @3, 2
	SUB 121, 3
	SUB #12, @0
	SLT 20, @12
	DJN 1, @-0
	SUB #12, @0
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	CMP -207, <-120
	ADD 270, 60
	CMP -207, <-120
	CMP -207, <-120
