
Project-Interval.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aaa8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  0800ac38  0800ac38  0000bc38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1a4  0800b1a4  0000dd8c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1a4  0800b1a4  0000c1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1ac  0800b1ac  0000dd8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1ac  0800b1ac  0000c1ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b1b0  0800b1b0  0000c1b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000d8c  20000000  0800b1b4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  20000d8c  0800bf40  0000dd8c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000116c  0800bf40  0000e16c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000dd8c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d3c  00000000  00000000  0000ddbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a7f  00000000  00000000  00020af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001070  00000000  00000000  00023578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb2  00000000  00000000  000245e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000282fa  00000000  00000000  0002529a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014b87  00000000  00000000  0004d594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3089  00000000  00000000  0006211b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001551a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c80  00000000  00000000  001551e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0015ae68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000d8c 	.word	0x20000d8c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ac20 	.word	0x0800ac20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000d90 	.word	0x20000d90
 80001cc:	0800ac20 	.word	0x0800ac20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <__io_putchar>:
    "AT+HTTPACTION=1\r",
    "AT+HTTPTERM\r",
    "AT+SAPBR=0,1\r"
};
int __io_putchar(int ch)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2b0a      	cmp	r3, #10
 8000ff0:	d109      	bne.n	8001006 <__io_putchar+0x22>
    uint8_t ch2 = '\r';
 8000ff2:	230d      	movs	r3, #13
 8000ff4:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);
 8000ff6:	f107 010f 	add.w	r1, r7, #15
 8000ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffe:	2201      	movs	r2, #1
 8001000:	4807      	ldr	r0, [pc, #28]	@ (8001020 <__io_putchar+0x3c>)
 8001002:	f003 f877 	bl	80040f4 <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001006:	1d39      	adds	r1, r7, #4
 8001008:	f04f 33ff 	mov.w	r3, #4294967295
 800100c:	2201      	movs	r2, #1
 800100e:	4804      	ldr	r0, [pc, #16]	@ (8001020 <__io_putchar+0x3c>)
 8001010:	f003 f870 	bl	80040f4 <HAL_UART_Transmit>
  return 1;
 8001014:	2301      	movs	r3, #1
}
 8001016:	4618      	mov	r0, r3
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20000ea8 	.word	0x20000ea8

08001024 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001028:	b08e      	sub	sp, #56	@ 0x38
 800102a:	af04      	add	r7, sp, #16
 800102c:	6078      	str	r0, [r7, #4]
  if(read == false && Rx_bit == '\n') read = true;
 800102e:	4b91      	ldr	r3, [pc, #580]	@ (8001274 <HAL_UART_RxCpltCallback+0x250>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	f083 0301 	eor.w	r3, r3, #1
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2b00      	cmp	r3, #0
 800103a:	d007      	beq.n	800104c <HAL_UART_RxCpltCallback+0x28>
 800103c:	4b8e      	ldr	r3, [pc, #568]	@ (8001278 <HAL_UART_RxCpltCallback+0x254>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b0a      	cmp	r3, #10
 8001042:	d103      	bne.n	800104c <HAL_UART_RxCpltCallback+0x28>
 8001044:	4b8b      	ldr	r3, [pc, #556]	@ (8001274 <HAL_UART_RxCpltCallback+0x250>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
 800104a:	e109      	b.n	8001260 <HAL_UART_RxCpltCallback+0x23c>
  else if(read == true){
 800104c:	4b89      	ldr	r3, [pc, #548]	@ (8001274 <HAL_UART_RxCpltCallback+0x250>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	f000 8105 	beq.w	8001260 <HAL_UART_RxCpltCallback+0x23c>
    Rx_data[pos++] = Rx_bit;
 8001056:	4b89      	ldr	r3, [pc, #548]	@ (800127c <HAL_UART_RxCpltCallback+0x258>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	1c5a      	adds	r2, r3, #1
 800105c:	4987      	ldr	r1, [pc, #540]	@ (800127c <HAL_UART_RxCpltCallback+0x258>)
 800105e:	600a      	str	r2, [r1, #0]
 8001060:	4a85      	ldr	r2, [pc, #532]	@ (8001278 <HAL_UART_RxCpltCallback+0x254>)
 8001062:	7811      	ldrb	r1, [r2, #0]
 8001064:	4a86      	ldr	r2, [pc, #536]	@ (8001280 <HAL_UART_RxCpltCallback+0x25c>)
 8001066:	54d1      	strb	r1, [r2, r3]
    if(Rx_bit == '\n'){
 8001068:	4b83      	ldr	r3, [pc, #524]	@ (8001278 <HAL_UART_RxCpltCallback+0x254>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b0a      	cmp	r3, #10
 800106e:	f040 80f7 	bne.w	8001260 <HAL_UART_RxCpltCallback+0x23c>
      HAL_UART_Transmit(&huart2, (uint8_t *)Rx_data, pos, 1000);
 8001072:	4b82      	ldr	r3, [pc, #520]	@ (800127c <HAL_UART_RxCpltCallback+0x258>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	b29a      	uxth	r2, r3
 8001078:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800107c:	4980      	ldr	r1, [pc, #512]	@ (8001280 <HAL_UART_RxCpltCallback+0x25c>)
 800107e:	4881      	ldr	r0, [pc, #516]	@ (8001284 <HAL_UART_RxCpltCallback+0x260>)
 8001080:	f003 f838 	bl	80040f4 <HAL_UART_Transmit>
      if(msg == 4 && Rx_data[0] == '+'){
 8001084:	4b80      	ldr	r3, [pc, #512]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b04      	cmp	r3, #4
 800108a:	d115      	bne.n	80010b8 <HAL_UART_RxCpltCallback+0x94>
 800108c:	4b7c      	ldr	r3, [pc, #496]	@ (8001280 <HAL_UART_RxCpltCallback+0x25c>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b2b      	cmp	r3, #43	@ 0x2b
 8001092:	d111      	bne.n	80010b8 <HAL_UART_RxCpltCallback+0x94>
	HAL_UART_Receive(&huart1, (uint8_t*)Rx_placeholder, 6, 1000);
 8001094:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001098:	2206      	movs	r2, #6
 800109a:	497c      	ldr	r1, [pc, #496]	@ (800128c <HAL_UART_RxCpltCallback+0x268>)
 800109c:	487c      	ldr	r0, [pc, #496]	@ (8001290 <HAL_UART_RxCpltCallback+0x26c>)
 800109e:	f003 f8b2 	bl	8004206 <HAL_UART_Receive>
	printf("Komunikacja udana - LOCS: \n");
 80010a2:	487c      	ldr	r0, [pc, #496]	@ (8001294 <HAL_UART_RxCpltCallback+0x270>)
 80010a4:	f005 fd0e 	bl	8006ac4 <puts>
	strcpy(Locs,Rx_data);
 80010a8:	4975      	ldr	r1, [pc, #468]	@ (8001280 <HAL_UART_RxCpltCallback+0x25c>)
 80010aa:	487b      	ldr	r0, [pc, #492]	@ (8001298 <HAL_UART_RxCpltCallback+0x274>)
 80010ac:	f005 feeb 	bl	8006e86 <strcpy>
	pos = 0;
 80010b0:	4b72      	ldr	r3, [pc, #456]	@ (800127c <HAL_UART_RxCpltCallback+0x258>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	e018      	b.n	80010ea <HAL_UART_RxCpltCallback+0xc6>
      }
      else if(msg == 5 && Rx_data[0] == '+'){
 80010b8:	4b73      	ldr	r3, [pc, #460]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b05      	cmp	r3, #5
 80010be:	d114      	bne.n	80010ea <HAL_UART_RxCpltCallback+0xc6>
 80010c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001280 <HAL_UART_RxCpltCallback+0x25c>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b2b      	cmp	r3, #43	@ 0x2b
 80010c6:	d110      	bne.n	80010ea <HAL_UART_RxCpltCallback+0xc6>
	HAL_UART_Receive(&huart1, (uint8_t*)Rx_placeholder, 6, 1000);
 80010c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010cc:	2206      	movs	r2, #6
 80010ce:	496f      	ldr	r1, [pc, #444]	@ (800128c <HAL_UART_RxCpltCallback+0x268>)
 80010d0:	486f      	ldr	r0, [pc, #444]	@ (8001290 <HAL_UART_RxCpltCallback+0x26c>)
 80010d2:	f003 f898 	bl	8004206 <HAL_UART_Receive>
	printf("Komunikacja udana - tel_num\n");
 80010d6:	4871      	ldr	r0, [pc, #452]	@ (800129c <HAL_UART_RxCpltCallback+0x278>)
 80010d8:	f005 fcf4 	bl	8006ac4 <puts>
	strcpy(Num,Rx_data);
 80010dc:	4968      	ldr	r1, [pc, #416]	@ (8001280 <HAL_UART_RxCpltCallback+0x25c>)
 80010de:	4870      	ldr	r0, [pc, #448]	@ (80012a0 <HAL_UART_RxCpltCallback+0x27c>)
 80010e0:	f005 fed1 	bl	8006e86 <strcpy>
	pos = 0;
 80010e4:	4b65      	ldr	r3, [pc, #404]	@ (800127c <HAL_UART_RxCpltCallback+0x258>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
      }

      if(msg == 10 && ((Rx_data[0] == 'O' && Rx_data[1] == 'K') || Rx_data[0] == '\r')) {
 80010ea:	4b67      	ldr	r3, [pc, #412]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b0a      	cmp	r3, #10
 80010f0:	d10f      	bne.n	8001112 <HAL_UART_RxCpltCallback+0xee>
 80010f2:	4b63      	ldr	r3, [pc, #396]	@ (8001280 <HAL_UART_RxCpltCallback+0x25c>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b4f      	cmp	r3, #79	@ 0x4f
 80010f8:	d103      	bne.n	8001102 <HAL_UART_RxCpltCallback+0xde>
 80010fa:	4b61      	ldr	r3, [pc, #388]	@ (8001280 <HAL_UART_RxCpltCallback+0x25c>)
 80010fc:	785b      	ldrb	r3, [r3, #1]
 80010fe:	2b4b      	cmp	r3, #75	@ 0x4b
 8001100:	d003      	beq.n	800110a <HAL_UART_RxCpltCallback+0xe6>
 8001102:	4b5f      	ldr	r3, [pc, #380]	@ (8001280 <HAL_UART_RxCpltCallback+0x25c>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b0d      	cmp	r3, #13
 8001108:	d103      	bne.n	8001112 <HAL_UART_RxCpltCallback+0xee>
	  pos = 0;
 800110a:	4b5c      	ldr	r3, [pc, #368]	@ (800127c <HAL_UART_RxCpltCallback+0x258>)
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	e0a6      	b.n	8001260 <HAL_UART_RxCpltCallback+0x23c>
      }
      else{
	printf("Komunikacja udana %d: \n",msg);
 8001112:	4b5d      	ldr	r3, [pc, #372]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4619      	mov	r1, r3
 8001118:	4862      	ldr	r0, [pc, #392]	@ (80012a4 <HAL_UART_RxCpltCallback+0x280>)
 800111a:	f005 fc6b 	bl	80069f4 <iprintf>
	pos = 0; read = false; msg++;
 800111e:	4b57      	ldr	r3, [pc, #348]	@ (800127c <HAL_UART_RxCpltCallback+0x258>)
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	4b53      	ldr	r3, [pc, #332]	@ (8001274 <HAL_UART_RxCpltCallback+0x250>)
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
 800112a:	4b57      	ldr	r3, [pc, #348]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	3301      	adds	r3, #1
 8001130:	4a55      	ldr	r2, [pc, #340]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 8001132:	6013      	str	r3, [r2, #0]
	if(msg == 9){
 8001134:	4b54      	ldr	r3, [pc, #336]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b09      	cmp	r3, #9
 800113a:	d171      	bne.n	8001220 <HAL_UART_RxCpltCallback+0x1fc>
 800113c:	466b      	mov	r3, sp
 800113e:	469a      	mov	sl, r3
	  float latitude = 0.0, longitude = 0.0;
 8001140:	f04f 0300 	mov.w	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	f04f 0300 	mov.w	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
	  char *numberStart = strstr(Num,"\"+");
 800114c:	4956      	ldr	r1, [pc, #344]	@ (80012a8 <HAL_UART_RxCpltCallback+0x284>)
 800114e:	4854      	ldr	r0, [pc, #336]	@ (80012a0 <HAL_UART_RxCpltCallback+0x27c>)
 8001150:	f005 fe0c 	bl	8006d6c <strstr>
 8001154:	6278      	str	r0, [r7, #36]	@ 0x24
	  char *numberEnd = strstr(numberStart + 2,"\"");
 8001156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001158:	3302      	adds	r3, #2
 800115a:	2122      	movs	r1, #34	@ 0x22
 800115c:	4618      	mov	r0, r3
 800115e:	f005 fde5 	bl	8006d2c <strchr>
 8001162:	6238      	str	r0, [r7, #32]
	  size_t len = numberEnd - numberStart;
 8001164:	6a3a      	ldr	r2, [r7, #32]
 8001166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	61fb      	str	r3, [r7, #28]
	  char num[len + 1];
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	1c59      	adds	r1, r3, #1
 8001170:	460b      	mov	r3, r1
 8001172:	3b01      	subs	r3, #1
 8001174:	61bb      	str	r3, [r7, #24]
 8001176:	2300      	movs	r3, #0
 8001178:	4688      	mov	r8, r1
 800117a:	4699      	mov	r9, r3
 800117c:	f04f 0200 	mov.w	r2, #0
 8001180:	f04f 0300 	mov.w	r3, #0
 8001184:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001188:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800118c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001190:	2300      	movs	r3, #0
 8001192:	460c      	mov	r4, r1
 8001194:	461d      	mov	r5, r3
 8001196:	f04f 0200 	mov.w	r2, #0
 800119a:	f04f 0300 	mov.w	r3, #0
 800119e:	00eb      	lsls	r3, r5, #3
 80011a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011a4:	00e2      	lsls	r2, r4, #3
 80011a6:	1dcb      	adds	r3, r1, #7
 80011a8:	08db      	lsrs	r3, r3, #3
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	ebad 0d03 	sub.w	sp, sp, r3
 80011b0:	ab04      	add	r3, sp, #16
 80011b2:	3300      	adds	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
	  strncpy(num, numberStart, len);
 80011b6:	69fa      	ldr	r2, [r7, #28]
 80011b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80011ba:	6978      	ldr	r0, [r7, #20]
 80011bc:	f005 fdc3 	bl	8006d46 <strncpy>
	  num[len] = '\0';
 80011c0:	697a      	ldr	r2, [r7, #20]
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	4413      	add	r3, r2
 80011c6:	2200      	movs	r2, #0
 80011c8:	701a      	strb	r2, [r3, #0]
	  strcpy(num, &num[1]);
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	3301      	adds	r3, #1
 80011ce:	4619      	mov	r1, r3
 80011d0:	6978      	ldr	r0, [r7, #20]
 80011d2:	f005 fe58 	bl	8006e86 <strcpy>
	  sscanf(Locs, "+CLBS: 0,%f,%f,", &longitude, &latitude);
 80011d6:	f107 0310 	add.w	r3, r7, #16
 80011da:	f107 020c 	add.w	r2, r7, #12
 80011de:	4933      	ldr	r1, [pc, #204]	@ (80012ac <HAL_UART_RxCpltCallback+0x288>)
 80011e0:	482d      	ldr	r0, [pc, #180]	@ (8001298 <HAL_UART_RxCpltCallback+0x274>)
 80011e2:	f005 fc97 	bl	8006b14 <siscanf>
	  sprintf(Tx_data[msg], "AT+HTTPPARA=URL,\"http://185.201.114.232:5000/NewData?num=%s&latitude=%.6f&longitude=%.6f\"\r",num,latitude,longitude);
 80011e6:	4b28      	ldr	r3, [pc, #160]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	22c8      	movs	r2, #200	@ 0xc8
 80011ec:	fb02 f303 	mul.w	r3, r2, r3
 80011f0:	4a2f      	ldr	r2, [pc, #188]	@ (80012b0 <HAL_UART_RxCpltCallback+0x28c>)
 80011f2:	189e      	adds	r6, r3, r2
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff f9a6 	bl	8000548 <__aeabi_f2d>
 80011fc:	4604      	mov	r4, r0
 80011fe:	460d      	mov	r5, r1
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f9a0 	bl	8000548 <__aeabi_f2d>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001210:	e9cd 4500 	strd	r4, r5, [sp]
 8001214:	697a      	ldr	r2, [r7, #20]
 8001216:	4927      	ldr	r1, [pc, #156]	@ (80012b4 <HAL_UART_RxCpltCallback+0x290>)
 8001218:	4630      	mov	r0, r6
 800121a:	f005 fc5b 	bl	8006ad4 <siprintf>
 800121e:	46d5      	mov	sp, sl
	}
	if(msg < 13)
 8001220:	4b19      	ldr	r3, [pc, #100]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b0c      	cmp	r3, #12
 8001226:	dc18      	bgt.n	800125a <HAL_UART_RxCpltCallback+0x236>
	HAL_UART_Transmit_IT(&huart1, (uint8_t *)Tx_data[msg], strlen(Tx_data[msg]));
 8001228:	4b17      	ldr	r3, [pc, #92]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	22c8      	movs	r2, #200	@ 0xc8
 800122e:	fb02 f303 	mul.w	r3, r2, r3
 8001232:	4a1f      	ldr	r2, [pc, #124]	@ (80012b0 <HAL_UART_RxCpltCallback+0x28c>)
 8001234:	189c      	adds	r4, r3, r2
 8001236:	4b14      	ldr	r3, [pc, #80]	@ (8001288 <HAL_UART_RxCpltCallback+0x264>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	22c8      	movs	r2, #200	@ 0xc8
 800123c:	fb02 f303 	mul.w	r3, r2, r3
 8001240:	4a1b      	ldr	r2, [pc, #108]	@ (80012b0 <HAL_UART_RxCpltCallback+0x28c>)
 8001242:	4413      	add	r3, r2
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff f813 	bl	8000270 <strlen>
 800124a:	4603      	mov	r3, r0
 800124c:	b29b      	uxth	r3, r3
 800124e:	461a      	mov	r2, r3
 8001250:	4621      	mov	r1, r4
 8001252:	480f      	ldr	r0, [pc, #60]	@ (8001290 <HAL_UART_RxCpltCallback+0x26c>)
 8001254:	f003 f8a0 	bl	8004398 <HAL_UART_Transmit_IT>
 8001258:	e002      	b.n	8001260 <HAL_UART_RxCpltCallback+0x23c>
	else completed = true;
 800125a:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <HAL_UART_RxCpltCallback+0x294>)
 800125c:	2201      	movs	r2, #1
 800125e:	701a      	strb	r2, [r3, #0]

      }
    }
  }
  HAL_UART_Receive_IT(&huart1, &Rx_bit, 1);
 8001260:	2201      	movs	r2, #1
 8001262:	4905      	ldr	r1, [pc, #20]	@ (8001278 <HAL_UART_RxCpltCallback+0x254>)
 8001264:	480a      	ldr	r0, [pc, #40]	@ (8001290 <HAL_UART_RxCpltCallback+0x26c>)
 8001266:	f003 f8f5 	bl	8004454 <HAL_UART_Receive_IT>

}
 800126a:	bf00      	nop
 800126c:	3728      	adds	r7, #40	@ 0x28
 800126e:	46bd      	mov	sp, r7
 8001270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001274:	20001015 	.word	0x20001015
 8001278:	20000f30 	.word	0x20000f30
 800127c:	2000100c 	.word	0x2000100c
 8001280:	20000f40 	.word	0x20000f40
 8001284:	20000ea8 	.word	0x20000ea8
 8001288:	20001010 	.word	0x20001010
 800128c:	20000f34 	.word	0x20000f34
 8001290:	20000e20 	.word	0x20000e20
 8001294:	0800ac38 	.word	0x0800ac38
 8001298:	20000fa4 	.word	0x20000fa4
 800129c:	0800ac54 	.word	0x0800ac54
 80012a0:	20000fd8 	.word	0x20000fd8
 80012a4:	0800ac70 	.word	0x0800ac70
 80012a8:	0800ac88 	.word	0x0800ac88
 80012ac:	0800ac8c 	.word	0x0800ac8c
 80012b0:	20000000 	.word	0x20000000
 80012b4:	0800ac9c 	.word	0x0800ac9c
 80012b8:	20001014 	.word	0x20001014

080012bc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]

}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d0:	b598      	push	{r3, r4, r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d4:	f000 fc8b 	bl	8001bee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d8:	f000 f848 	bl	800136c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012dc:	f000 f97a 	bl	80015d4 <MX_GPIO_Init>
  MX_RTC_Init();
 80012e0:	f000 f8e6 	bl	80014b0 <MX_RTC_Init>
  MX_USART2_UART_Init();
 80012e4:	f000 f946 	bl	8001574 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80012e8:	f000 f8a2 	bl	8001430 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80012ec:	f000 f912 	bl	8001514 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &Rx_bit, 1);
 80012f0:	2201      	movs	r2, #1
 80012f2:	4918      	ldr	r1, [pc, #96]	@ (8001354 <main+0x84>)
 80012f4:	4818      	ldr	r0, [pc, #96]	@ (8001358 <main+0x88>)
 80012f6:	f003 f8ad 	bl	8004454 <HAL_UART_Receive_IT>
  HAL_UART_Transmit_IT(&huart1, (uint8_t *)Tx_data[msg], strlen(Tx_data[msg]));
 80012fa:	4b18      	ldr	r3, [pc, #96]	@ (800135c <main+0x8c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	22c8      	movs	r2, #200	@ 0xc8
 8001300:	fb02 f303 	mul.w	r3, r2, r3
 8001304:	4a16      	ldr	r2, [pc, #88]	@ (8001360 <main+0x90>)
 8001306:	189c      	adds	r4, r3, r2
 8001308:	4b14      	ldr	r3, [pc, #80]	@ (800135c <main+0x8c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	22c8      	movs	r2, #200	@ 0xc8
 800130e:	fb02 f303 	mul.w	r3, r2, r3
 8001312:	4a13      	ldr	r2, [pc, #76]	@ (8001360 <main+0x90>)
 8001314:	4413      	add	r3, r2
 8001316:	4618      	mov	r0, r3
 8001318:	f7fe ffaa 	bl	8000270 <strlen>
 800131c:	4603      	mov	r3, r0
 800131e:	b29b      	uxth	r3, r3
 8001320:	461a      	mov	r2, r3
 8001322:	4621      	mov	r1, r4
 8001324:	480c      	ldr	r0, [pc, #48]	@ (8001358 <main+0x88>)
 8001326:	f003 f837 	bl	8004398 <HAL_UART_Transmit_IT>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800132a:	2201      	movs	r2, #1
 800132c:	2120      	movs	r1, #32
 800132e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001332:	f001 f80b 	bl	800234c <HAL_GPIO_WritePin>
  while(!completed);
 8001336:	bf00      	nop
 8001338:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <main+0x94>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	f083 0301 	eor.w	r3, r3, #1
 8001340:	b2db      	uxtb	r3, r3
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f8      	bne.n	8001338 <main+0x68>
  printf("Going to sleep\n");
 8001346:	4808      	ldr	r0, [pc, #32]	@ (8001368 <main+0x98>)
 8001348:	f005 fbbc 	bl	8006ac4 <puts>
  HAL_PWR_EnterSTANDBYMode();
 800134c:	f001 f958 	bl	8002600 <HAL_PWR_EnterSTANDBYMode>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <main+0x80>
 8001354:	20000f30 	.word	0x20000f30
 8001358:	20000e20 	.word	0x20000e20
 800135c:	20001010 	.word	0x20001010
 8001360:	20000000 	.word	0x20000000
 8001364:	20001014 	.word	0x20001014
 8001368:	0800acf8 	.word	0x0800acf8

0800136c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b096      	sub	sp, #88	@ 0x58
 8001370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001372:	f107 0314 	add.w	r3, r7, #20
 8001376:	2244      	movs	r2, #68	@ 0x44
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f005 fcce 	bl	8006d1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001380:	463b      	mov	r3, r7
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
 800138a:	60da      	str	r2, [r3, #12]
 800138c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800138e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001392:	f001 f95d 	bl	8002650 <HAL_PWREx_ControlVoltageScaling>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800139c:	f000 f964 	bl	8001668 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80013a0:	f001 f91e 	bl	80025e0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80013a4:	4b21      	ldr	r3, [pc, #132]	@ (800142c <SystemClock_Config+0xc0>)
 80013a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013aa:	4a20      	ldr	r2, [pc, #128]	@ (800142c <SystemClock_Config+0xc0>)
 80013ac:	f023 0318 	bic.w	r3, r3, #24
 80013b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80013b4:	2314      	movs	r3, #20
 80013b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013b8:	2301      	movs	r3, #1
 80013ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013bc:	2301      	movs	r3, #1
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013c4:	2360      	movs	r3, #96	@ 0x60
 80013c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c8:	2302      	movs	r3, #2
 80013ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013cc:	2301      	movs	r3, #1
 80013ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013d0:	2301      	movs	r3, #1
 80013d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80013d4:	2328      	movs	r3, #40	@ 0x28
 80013d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013d8:	2307      	movs	r3, #7
 80013da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013dc:	2302      	movs	r3, #2
 80013de:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013e0:	2302      	movs	r3, #2
 80013e2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	4618      	mov	r0, r3
 80013ea:	f001 f987 	bl	80026fc <HAL_RCC_OscConfig>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80013f4:	f000 f938 	bl	8001668 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f8:	230f      	movs	r3, #15
 80013fa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013fc:	2303      	movs	r3, #3
 80013fe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001400:	2300      	movs	r3, #0
 8001402:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001404:	2300      	movs	r3, #0
 8001406:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001408:	2300      	movs	r3, #0
 800140a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800140c:	463b      	mov	r3, r7
 800140e:	2104      	movs	r1, #4
 8001410:	4618      	mov	r0, r3
 8001412:	f001 fd4f 	bl	8002eb4 <HAL_RCC_ClockConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800141c:	f000 f924 	bl	8001668 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001420:	f002 fa56 	bl	80038d0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001424:	bf00      	nop
 8001426:	3758      	adds	r7, #88	@ 0x58
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40021000 	.word	0x40021000

08001430 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001434:	4b1b      	ldr	r3, [pc, #108]	@ (80014a4 <MX_I2C1_Init+0x74>)
 8001436:	4a1c      	ldr	r2, [pc, #112]	@ (80014a8 <MX_I2C1_Init+0x78>)
 8001438:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 800143a:	4b1a      	ldr	r3, [pc, #104]	@ (80014a4 <MX_I2C1_Init+0x74>)
 800143c:	4a1b      	ldr	r2, [pc, #108]	@ (80014ac <MX_I2C1_Init+0x7c>)
 800143e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001440:	4b18      	ldr	r3, [pc, #96]	@ (80014a4 <MX_I2C1_Init+0x74>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001446:	4b17      	ldr	r3, [pc, #92]	@ (80014a4 <MX_I2C1_Init+0x74>)
 8001448:	2201      	movs	r2, #1
 800144a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800144c:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <MX_I2C1_Init+0x74>)
 800144e:	2200      	movs	r2, #0
 8001450:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001452:	4b14      	ldr	r3, [pc, #80]	@ (80014a4 <MX_I2C1_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001458:	4b12      	ldr	r3, [pc, #72]	@ (80014a4 <MX_I2C1_Init+0x74>)
 800145a:	2200      	movs	r2, #0
 800145c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800145e:	4b11      	ldr	r3, [pc, #68]	@ (80014a4 <MX_I2C1_Init+0x74>)
 8001460:	2200      	movs	r2, #0
 8001462:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001464:	4b0f      	ldr	r3, [pc, #60]	@ (80014a4 <MX_I2C1_Init+0x74>)
 8001466:	2200      	movs	r2, #0
 8001468:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800146a:	480e      	ldr	r0, [pc, #56]	@ (80014a4 <MX_I2C1_Init+0x74>)
 800146c:	f000 ff86 	bl	800237c <HAL_I2C_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001476:	f000 f8f7 	bl	8001668 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800147a:	2100      	movs	r1, #0
 800147c:	4809      	ldr	r0, [pc, #36]	@ (80014a4 <MX_I2C1_Init+0x74>)
 800147e:	f001 f818 	bl	80024b2 <HAL_I2CEx_ConfigAnalogFilter>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001488:	f000 f8ee 	bl	8001668 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800148c:	2100      	movs	r1, #0
 800148e:	4805      	ldr	r0, [pc, #20]	@ (80014a4 <MX_I2C1_Init+0x74>)
 8001490:	f001 f85a 	bl	8002548 <HAL_I2CEx_ConfigDigitalFilter>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800149a:	f000 f8e5 	bl	8001668 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000da8 	.word	0x20000da8
 80014a8:	40005400 	.word	0x40005400
 80014ac:	10909cec 	.word	0x10909cec

080014b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014b4:	4b15      	ldr	r3, [pc, #84]	@ (800150c <MX_RTC_Init+0x5c>)
 80014b6:	4a16      	ldr	r2, [pc, #88]	@ (8001510 <MX_RTC_Init+0x60>)
 80014b8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014ba:	4b14      	ldr	r3, [pc, #80]	@ (800150c <MX_RTC_Init+0x5c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <MX_RTC_Init+0x5c>)
 80014c2:	227f      	movs	r2, #127	@ 0x7f
 80014c4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014c6:	4b11      	ldr	r3, [pc, #68]	@ (800150c <MX_RTC_Init+0x5c>)
 80014c8:	22ff      	movs	r2, #255	@ 0xff
 80014ca:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014cc:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <MX_RTC_Init+0x5c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <MX_RTC_Init+0x5c>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <MX_RTC_Init+0x5c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014de:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <MX_RTC_Init+0x5c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014e4:	4809      	ldr	r0, [pc, #36]	@ (800150c <MX_RTC_Init+0x5c>)
 80014e6:	f002 fbd5 	bl	8003c94 <HAL_RTC_Init>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80014f0:	f000 f8ba 	bl	8001668 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 30, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80014f4:	2204      	movs	r2, #4
 80014f6:	211e      	movs	r1, #30
 80014f8:	4804      	ldr	r0, [pc, #16]	@ (800150c <MX_RTC_Init+0x5c>)
 80014fa:	f002 fce9 	bl	8003ed0 <HAL_RTCEx_SetWakeUpTimer_IT>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001504:	f000 f8b0 	bl	8001668 <Error_Handler>
  }
  /* USER CODE END RTC_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000dfc 	.word	0x20000dfc
 8001510:	40002800 	.word	0x40002800

08001514 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001518:	4b14      	ldr	r3, [pc, #80]	@ (800156c <MX_USART1_UART_Init+0x58>)
 800151a:	4a15      	ldr	r2, [pc, #84]	@ (8001570 <MX_USART1_UART_Init+0x5c>)
 800151c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800151e:	4b13      	ldr	r3, [pc, #76]	@ (800156c <MX_USART1_UART_Init+0x58>)
 8001520:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001524:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001526:	4b11      	ldr	r3, [pc, #68]	@ (800156c <MX_USART1_UART_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800152c:	4b0f      	ldr	r3, [pc, #60]	@ (800156c <MX_USART1_UART_Init+0x58>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001532:	4b0e      	ldr	r3, [pc, #56]	@ (800156c <MX_USART1_UART_Init+0x58>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001538:	4b0c      	ldr	r3, [pc, #48]	@ (800156c <MX_USART1_UART_Init+0x58>)
 800153a:	220c      	movs	r2, #12
 800153c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153e:	4b0b      	ldr	r3, [pc, #44]	@ (800156c <MX_USART1_UART_Init+0x58>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001544:	4b09      	ldr	r3, [pc, #36]	@ (800156c <MX_USART1_UART_Init+0x58>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800154a:	4b08      	ldr	r3, [pc, #32]	@ (800156c <MX_USART1_UART_Init+0x58>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001550:	4b06      	ldr	r3, [pc, #24]	@ (800156c <MX_USART1_UART_Init+0x58>)
 8001552:	2200      	movs	r2, #0
 8001554:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001556:	4805      	ldr	r0, [pc, #20]	@ (800156c <MX_USART1_UART_Init+0x58>)
 8001558:	f002 fd7e 	bl	8004058 <HAL_UART_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001562:	f000 f881 	bl	8001668 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20000e20 	.word	0x20000e20
 8001570:	40013800 	.word	0x40013800

08001574 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001578:	4b14      	ldr	r3, [pc, #80]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 800157a:	4a15      	ldr	r2, [pc, #84]	@ (80015d0 <MX_USART2_UART_Init+0x5c>)
 800157c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800157e:	4b13      	ldr	r3, [pc, #76]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 8001580:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001584:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001586:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 8001588:	2200      	movs	r2, #0
 800158a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800158c:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 800158e:	2200      	movs	r2, #0
 8001590:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001592:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 8001594:	2200      	movs	r2, #0
 8001596:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001598:	4b0c      	ldr	r3, [pc, #48]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 800159a:	220c      	movs	r2, #12
 800159c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159e:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a4:	4b09      	ldr	r3, [pc, #36]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015aa:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015b0:	4b06      	ldr	r3, [pc, #24]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015b6:	4805      	ldr	r0, [pc, #20]	@ (80015cc <MX_USART2_UART_Init+0x58>)
 80015b8:	f002 fd4e 	bl	8004058 <HAL_UART_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80015c2:	f000 f851 	bl	8001668 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000ea8 	.word	0x20000ea8
 80015d0:	40004400 	.word	0x40004400

080015d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b088      	sub	sp, #32
 80015d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015da:	f107 030c 	add.w	r3, r7, #12
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]
 80015e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001664 <MX_GPIO_Init+0x90>)
 80015ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001664 <MX_GPIO_Init+0x90>)
 80015f0:	f043 0304 	orr.w	r3, r3, #4
 80015f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001664 <MX_GPIO_Init+0x90>)
 80015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fa:	f003 0304 	and.w	r3, r3, #4
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001602:	4b18      	ldr	r3, [pc, #96]	@ (8001664 <MX_GPIO_Init+0x90>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	4a17      	ldr	r2, [pc, #92]	@ (8001664 <MX_GPIO_Init+0x90>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160e:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <MX_GPIO_Init+0x90>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800161a:	4b12      	ldr	r3, [pc, #72]	@ (8001664 <MX_GPIO_Init+0x90>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	4a11      	ldr	r2, [pc, #68]	@ (8001664 <MX_GPIO_Init+0x90>)
 8001620:	f043 0302 	orr.w	r3, r3, #2
 8001624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001626:	4b0f      	ldr	r3, [pc, #60]	@ (8001664 <MX_GPIO_Init+0x90>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001632:	2200      	movs	r2, #0
 8001634:	2120      	movs	r1, #32
 8001636:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800163a:	f000 fe87 	bl	800234c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800163e:	2320      	movs	r3, #32
 8001640:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001642:	2301      	movs	r3, #1
 8001644:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164a:	2300      	movs	r3, #0
 800164c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800164e:	f107 030c 	add.w	r3, r7, #12
 8001652:	4619      	mov	r1, r3
 8001654:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001658:	f000 fcce 	bl	8001ff8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800165c:	bf00      	nop
 800165e:	3720      	adds	r7, #32
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40021000 	.word	0x40021000

08001668 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800166c:	b672      	cpsid	i
}
 800166e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <Error_Handler+0x8>

08001674 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800167a:	4b0f      	ldr	r3, [pc, #60]	@ (80016b8 <HAL_MspInit+0x44>)
 800167c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800167e:	4a0e      	ldr	r2, [pc, #56]	@ (80016b8 <HAL_MspInit+0x44>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	6613      	str	r3, [r2, #96]	@ 0x60
 8001686:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <HAL_MspInit+0x44>)
 8001688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	607b      	str	r3, [r7, #4]
 8001690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001692:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <HAL_MspInit+0x44>)
 8001694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001696:	4a08      	ldr	r2, [pc, #32]	@ (80016b8 <HAL_MspInit+0x44>)
 8001698:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800169c:	6593      	str	r3, [r2, #88]	@ 0x58
 800169e:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <HAL_MspInit+0x44>)
 80016a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016a6:	603b      	str	r3, [r7, #0]
 80016a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016aa:	bf00      	nop
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	40021000 	.word	0x40021000

080016bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b0ac      	sub	sp, #176	@ 0xb0
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	2288      	movs	r2, #136	@ 0x88
 80016da:	2100      	movs	r1, #0
 80016dc:	4618      	mov	r0, r3
 80016de:	f005 fb1d 	bl	8006d1c <memset>
  if(hi2c->Instance==I2C1)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a21      	ldr	r2, [pc, #132]	@ (800176c <HAL_I2C_MspInit+0xb0>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d13a      	bne.n	8001762 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80016ec:	2340      	movs	r3, #64	@ 0x40
 80016ee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016f0:	2300      	movs	r3, #0
 80016f2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	4618      	mov	r0, r3
 80016fa:	f001 fdff 	bl	80032fc <HAL_RCCEx_PeriphCLKConfig>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001704:	f7ff ffb0 	bl	8001668 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001708:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <HAL_I2C_MspInit+0xb4>)
 800170a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170c:	4a18      	ldr	r2, [pc, #96]	@ (8001770 <HAL_I2C_MspInit+0xb4>)
 800170e:	f043 0302 	orr.w	r3, r3, #2
 8001712:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001714:	4b16      	ldr	r3, [pc, #88]	@ (8001770 <HAL_I2C_MspInit+0xb4>)
 8001716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001718:	f003 0302 	and.w	r3, r3, #2
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001720:	23c0      	movs	r3, #192	@ 0xc0
 8001722:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001726:	2312      	movs	r3, #18
 8001728:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001732:	2303      	movs	r3, #3
 8001734:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001738:	2304      	movs	r3, #4
 800173a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001742:	4619      	mov	r1, r3
 8001744:	480b      	ldr	r0, [pc, #44]	@ (8001774 <HAL_I2C_MspInit+0xb8>)
 8001746:	f000 fc57 	bl	8001ff8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800174a:	4b09      	ldr	r3, [pc, #36]	@ (8001770 <HAL_I2C_MspInit+0xb4>)
 800174c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174e:	4a08      	ldr	r2, [pc, #32]	@ (8001770 <HAL_I2C_MspInit+0xb4>)
 8001750:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001754:	6593      	str	r3, [r2, #88]	@ 0x58
 8001756:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <HAL_I2C_MspInit+0xb4>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001762:	bf00      	nop
 8001764:	37b0      	adds	r7, #176	@ 0xb0
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40005400 	.word	0x40005400
 8001770:	40021000 	.word	0x40021000
 8001774:	48000400 	.word	0x48000400

08001778 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b0a4      	sub	sp, #144	@ 0x90
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001780:	f107 0308 	add.w	r3, r7, #8
 8001784:	2288      	movs	r2, #136	@ 0x88
 8001786:	2100      	movs	r1, #0
 8001788:	4618      	mov	r0, r3
 800178a:	f005 fac7 	bl	8006d1c <memset>
  if(hrtc->Instance==RTC)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a14      	ldr	r2, [pc, #80]	@ (80017e4 <HAL_RTC_MspInit+0x6c>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d120      	bne.n	80017da <HAL_RTC_MspInit+0x62>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001798:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800179c:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800179e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a6:	f107 0308 	add.w	r3, r7, #8
 80017aa:	4618      	mov	r0, r3
 80017ac:	f001 fda6 	bl	80032fc <HAL_RCCEx_PeriphCLKConfig>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80017b6:	f7ff ff57 	bl	8001668 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80017ba:	4b0b      	ldr	r3, [pc, #44]	@ (80017e8 <HAL_RTC_MspInit+0x70>)
 80017bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c0:	4a09      	ldr	r2, [pc, #36]	@ (80017e8 <HAL_RTC_MspInit+0x70>)
 80017c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	2003      	movs	r0, #3
 80017d0:	f000 fb5d 	bl	8001e8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80017d4:	2003      	movs	r0, #3
 80017d6:	f000 fb76 	bl	8001ec6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80017da:	bf00      	nop
 80017dc:	3790      	adds	r7, #144	@ 0x90
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40002800 	.word	0x40002800
 80017e8:	40021000 	.word	0x40021000

080017ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b0ae      	sub	sp, #184	@ 0xb8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001804:	f107 031c 	add.w	r3, r7, #28
 8001808:	2288      	movs	r2, #136	@ 0x88
 800180a:	2100      	movs	r1, #0
 800180c:	4618      	mov	r0, r3
 800180e:	f005 fa85 	bl	8006d1c <memset>
  if(huart->Instance==USART1)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a4b      	ldr	r2, [pc, #300]	@ (8001944 <HAL_UART_MspInit+0x158>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d145      	bne.n	80018a8 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800181c:	2301      	movs	r3, #1
 800181e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001820:	2300      	movs	r3, #0
 8001822:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001824:	f107 031c 	add.w	r3, r7, #28
 8001828:	4618      	mov	r0, r3
 800182a:	f001 fd67 	bl	80032fc <HAL_RCCEx_PeriphCLKConfig>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001834:	f7ff ff18 	bl	8001668 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001838:	4b43      	ldr	r3, [pc, #268]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 800183a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800183c:	4a42      	ldr	r2, [pc, #264]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 800183e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001842:	6613      	str	r3, [r2, #96]	@ 0x60
 8001844:	4b40      	ldr	r3, [pc, #256]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 8001846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001848:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800184c:	61bb      	str	r3, [r7, #24]
 800184e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001850:	4b3d      	ldr	r3, [pc, #244]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 8001852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001854:	4a3c      	ldr	r2, [pc, #240]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 8001856:	f043 0301 	orr.w	r3, r3, #1
 800185a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800185c:	4b3a      	ldr	r3, [pc, #232]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001868:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800186c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001870:	2302      	movs	r3, #2
 8001872:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187c:	2303      	movs	r3, #3
 800187e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001882:	2307      	movs	r3, #7
 8001884:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001888:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800188c:	4619      	mov	r1, r3
 800188e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001892:	f000 fbb1 	bl	8001ff8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2100      	movs	r1, #0
 800189a:	2025      	movs	r0, #37	@ 0x25
 800189c:	f000 faf7 	bl	8001e8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018a0:	2025      	movs	r0, #37	@ 0x25
 80018a2:	f000 fb10 	bl	8001ec6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018a6:	e048      	b.n	800193a <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a27      	ldr	r2, [pc, #156]	@ (800194c <HAL_UART_MspInit+0x160>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d143      	bne.n	800193a <HAL_UART_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018b2:	2302      	movs	r3, #2
 80018b4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018b6:	2300      	movs	r3, #0
 80018b8:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ba:	f107 031c 	add.w	r3, r7, #28
 80018be:	4618      	mov	r0, r3
 80018c0:	f001 fd1c 	bl	80032fc <HAL_RCCEx_PeriphCLKConfig>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <HAL_UART_MspInit+0xe2>
      Error_Handler();
 80018ca:	f7ff fecd 	bl	8001668 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80018ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 80018d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 80018d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80018da:	4b1b      	ldr	r3, [pc, #108]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 80018dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e6:	4b18      	ldr	r3, [pc, #96]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ea:	4a17      	ldr	r2, [pc, #92]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018f2:	4b15      	ldr	r3, [pc, #84]	@ (8001948 <HAL_UART_MspInit+0x15c>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80018fe:	230c      	movs	r3, #12
 8001900:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001910:	2303      	movs	r3, #3
 8001912:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001916:	2307      	movs	r3, #7
 8001918:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001920:	4619      	mov	r1, r3
 8001922:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001926:	f000 fb67 	bl	8001ff8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800192a:	2200      	movs	r2, #0
 800192c:	2100      	movs	r1, #0
 800192e:	2026      	movs	r0, #38	@ 0x26
 8001930:	f000 faad 	bl	8001e8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001934:	2026      	movs	r0, #38	@ 0x26
 8001936:	f000 fac6 	bl	8001ec6 <HAL_NVIC_EnableIRQ>
}
 800193a:	bf00      	nop
 800193c:	37b8      	adds	r7, #184	@ 0xb8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40013800 	.word	0x40013800
 8001948:	40021000 	.word	0x40021000
 800194c:	40004400 	.word	0x40004400

08001950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <NMI_Handler+0x4>

08001958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800195c:	bf00      	nop
 800195e:	e7fd      	b.n	800195c <HardFault_Handler+0x4>

08001960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001964:	bf00      	nop
 8001966:	e7fd      	b.n	8001964 <MemManage_Handler+0x4>

08001968 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <BusFault_Handler+0x4>

08001970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <UsageFault_Handler+0x4>

08001978 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019a6:	f000 f977 	bl	8001c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
	...

080019b0 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80019b4:	4802      	ldr	r0, [pc, #8]	@ (80019c0 <RTC_WKUP_IRQHandler+0x10>)
 80019b6:	f002 fb1f 	bl	8003ff8 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000dfc 	.word	0x20000dfc

080019c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019c8:	4802      	ldr	r0, [pc, #8]	@ (80019d4 <USART1_IRQHandler+0x10>)
 80019ca:	f002 fd8f 	bl	80044ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000e20 	.word	0x20000e20

080019d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019dc:	4802      	ldr	r0, [pc, #8]	@ (80019e8 <USART2_IRQHandler+0x10>)
 80019de:	f002 fd85 	bl	80044ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000ea8 	.word	0x20000ea8

080019ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  return 1;
 80019f0:	2301      	movs	r3, #1
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <_kill>:

int _kill(int pid, int sig)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a06:	f005 fa11 	bl	8006e2c <__errno>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2216      	movs	r2, #22
 8001a0e:	601a      	str	r2, [r3, #0]
  return -1;
 8001a10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_exit>:

void _exit (int status)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a24:	f04f 31ff 	mov.w	r1, #4294967295
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7ff ffe7 	bl	80019fc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a2e:	bf00      	nop
 8001a30:	e7fd      	b.n	8001a2e <_exit+0x12>

08001a32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b086      	sub	sp, #24
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	60f8      	str	r0, [r7, #12]
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	e00a      	b.n	8001a5a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a44:	f3af 8000 	nop.w
 8001a48:	4601      	mov	r1, r0
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	1c5a      	adds	r2, r3, #1
 8001a4e:	60ba      	str	r2, [r7, #8]
 8001a50:	b2ca      	uxtb	r2, r1
 8001a52:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	3301      	adds	r3, #1
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	697a      	ldr	r2, [r7, #20]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	dbf0      	blt.n	8001a44 <_read+0x12>
  }

  return len;
 8001a62:	687b      	ldr	r3, [r7, #4]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3718      	adds	r7, #24
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	e009      	b.n	8001a92 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	1c5a      	adds	r2, r3, #1
 8001a82:	60ba      	str	r2, [r7, #8]
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff faac 	bl	8000fe4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	dbf1      	blt.n	8001a7e <_write+0x12>
  }
  return len;
 8001a9a:	687b      	ldr	r3, [r7, #4]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3718      	adds	r7, #24
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <_close>:

int _close(int file)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001acc:	605a      	str	r2, [r3, #4]
  return 0;
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <_isatty>:

int _isatty(int file)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ae4:	2301      	movs	r3, #1
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr

08001af2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b085      	sub	sp, #20
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	60b9      	str	r1, [r7, #8]
 8001afc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b14:	4a14      	ldr	r2, [pc, #80]	@ (8001b68 <_sbrk+0x5c>)
 8001b16:	4b15      	ldr	r3, [pc, #84]	@ (8001b6c <_sbrk+0x60>)
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b20:	4b13      	ldr	r3, [pc, #76]	@ (8001b70 <_sbrk+0x64>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d102      	bne.n	8001b2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b28:	4b11      	ldr	r3, [pc, #68]	@ (8001b70 <_sbrk+0x64>)
 8001b2a:	4a12      	ldr	r2, [pc, #72]	@ (8001b74 <_sbrk+0x68>)
 8001b2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b2e:	4b10      	ldr	r3, [pc, #64]	@ (8001b70 <_sbrk+0x64>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4413      	add	r3, r2
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d207      	bcs.n	8001b4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b3c:	f005 f976 	bl	8006e2c <__errno>
 8001b40:	4603      	mov	r3, r0
 8001b42:	220c      	movs	r2, #12
 8001b44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4a:	e009      	b.n	8001b60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b4c:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <_sbrk+0x64>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b52:	4b07      	ldr	r3, [pc, #28]	@ (8001b70 <_sbrk+0x64>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	4a05      	ldr	r2, [pc, #20]	@ (8001b70 <_sbrk+0x64>)
 8001b5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3718      	adds	r7, #24
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20018000 	.word	0x20018000
 8001b6c:	00000400 	.word	0x00000400
 8001b70:	20001018 	.word	0x20001018
 8001b74:	20001170 	.word	0x20001170

08001b78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b7c:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <SystemInit+0x20>)
 8001b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b82:	4a05      	ldr	r2, [pc, #20]	@ (8001b98 <SystemInit+0x20>)
 8001b84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bd4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ba0:	f7ff ffea 	bl	8001b78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba4:	480c      	ldr	r0, [pc, #48]	@ (8001bd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ba6:	490d      	ldr	r1, [pc, #52]	@ (8001bdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8001be0 <LoopForever+0xe>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bac:	e002      	b.n	8001bb4 <LoopCopyDataInit>

08001bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb2:	3304      	adds	r3, #4

08001bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb8:	d3f9      	bcc.n	8001bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bba:	4a0a      	ldr	r2, [pc, #40]	@ (8001be4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8001be8 <LoopForever+0x16>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc0:	e001      	b.n	8001bc6 <LoopFillZerobss>

08001bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc4:	3204      	adds	r2, #4

08001bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc8:	d3fb      	bcc.n	8001bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bca:	f005 f935 	bl	8006e38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bce:	f7ff fb7f 	bl	80012d0 <main>

08001bd2 <LoopForever>:

LoopForever:
    b LoopForever
 8001bd2:	e7fe      	b.n	8001bd2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001bd4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bdc:	20000d8c 	.word	0x20000d8c
  ldr r2, =_sidata
 8001be0:	0800b1b4 	.word	0x0800b1b4
  ldr r2, =_sbss
 8001be4:	20000d8c 	.word	0x20000d8c
  ldr r4, =_ebss
 8001be8:	2000116c 	.word	0x2000116c

08001bec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bec:	e7fe      	b.n	8001bec <ADC1_2_IRQHandler>

08001bee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf8:	2003      	movs	r0, #3
 8001bfa:	f000 f93d 	bl	8001e78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bfe:	200f      	movs	r0, #15
 8001c00:	f000 f80e 	bl	8001c20 <HAL_InitTick>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d002      	beq.n	8001c10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	71fb      	strb	r3, [r7, #7]
 8001c0e:	e001      	b.n	8001c14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c10:	f7ff fd30 	bl	8001674 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c14:	79fb      	ldrb	r3, [r7, #7]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c2c:	4b17      	ldr	r3, [pc, #92]	@ (8001c8c <HAL_InitTick+0x6c>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d023      	beq.n	8001c7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c34:	4b16      	ldr	r3, [pc, #88]	@ (8001c90 <HAL_InitTick+0x70>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b14      	ldr	r3, [pc, #80]	@ (8001c8c <HAL_InitTick+0x6c>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f000 f949 	bl	8001ee2 <HAL_SYSTICK_Config>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d10f      	bne.n	8001c76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2b0f      	cmp	r3, #15
 8001c5a:	d809      	bhi.n	8001c70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	f04f 30ff 	mov.w	r0, #4294967295
 8001c64:	f000 f913 	bl	8001e8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c68:	4a0a      	ldr	r2, [pc, #40]	@ (8001c94 <HAL_InitTick+0x74>)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6013      	str	r3, [r2, #0]
 8001c6e:	e007      	b.n	8001c80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	73fb      	strb	r3, [r7, #15]
 8001c74:	e004      	b.n	8001c80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	73fb      	strb	r3, [r7, #15]
 8001c7a:	e001      	b.n	8001c80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000bc0 	.word	0x20000bc0
 8001c90:	20000bb8 	.word	0x20000bb8
 8001c94:	20000bbc 	.word	0x20000bbc

08001c98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c9c:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <HAL_IncTick+0x20>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b06      	ldr	r3, [pc, #24]	@ (8001cbc <HAL_IncTick+0x24>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	4a04      	ldr	r2, [pc, #16]	@ (8001cbc <HAL_IncTick+0x24>)
 8001caa:	6013      	str	r3, [r2, #0]
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	20000bc0 	.word	0x20000bc0
 8001cbc:	2000101c 	.word	0x2000101c

08001cc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc4:	4b03      	ldr	r3, [pc, #12]	@ (8001cd4 <HAL_GetTick+0x14>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	2000101c 	.word	0x2000101c

08001cd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d1c <__NVIC_SetPriorityGrouping+0x44>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cee:	68ba      	ldr	r2, [r7, #8]
 8001cf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d0a:	4a04      	ldr	r2, [pc, #16]	@ (8001d1c <__NVIC_SetPriorityGrouping+0x44>)
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	60d3      	str	r3, [r2, #12]
}
 8001d10:	bf00      	nop
 8001d12:	3714      	adds	r7, #20
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d24:	4b04      	ldr	r3, [pc, #16]	@ (8001d38 <__NVIC_GetPriorityGrouping+0x18>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	0a1b      	lsrs	r3, r3, #8
 8001d2a:	f003 0307 	and.w	r3, r3, #7
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4603      	mov	r3, r0
 8001d44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	db0b      	blt.n	8001d66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	f003 021f 	and.w	r2, r3, #31
 8001d54:	4907      	ldr	r1, [pc, #28]	@ (8001d74 <__NVIC_EnableIRQ+0x38>)
 8001d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5a:	095b      	lsrs	r3, r3, #5
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000e100 	.word	0xe000e100

08001d78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	6039      	str	r1, [r7, #0]
 8001d82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	db0a      	blt.n	8001da2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	490c      	ldr	r1, [pc, #48]	@ (8001dc4 <__NVIC_SetPriority+0x4c>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	0112      	lsls	r2, r2, #4
 8001d98:	b2d2      	uxtb	r2, r2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001da0:	e00a      	b.n	8001db8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	b2da      	uxtb	r2, r3
 8001da6:	4908      	ldr	r1, [pc, #32]	@ (8001dc8 <__NVIC_SetPriority+0x50>)
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	f003 030f 	and.w	r3, r3, #15
 8001dae:	3b04      	subs	r3, #4
 8001db0:	0112      	lsls	r2, r2, #4
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	440b      	add	r3, r1
 8001db6:	761a      	strb	r2, [r3, #24]
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	e000e100 	.word	0xe000e100
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b089      	sub	sp, #36	@ 0x24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	f1c3 0307 	rsb	r3, r3, #7
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	bf28      	it	cs
 8001dea:	2304      	movcs	r3, #4
 8001dec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3304      	adds	r3, #4
 8001df2:	2b06      	cmp	r3, #6
 8001df4:	d902      	bls.n	8001dfc <NVIC_EncodePriority+0x30>
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3b03      	subs	r3, #3
 8001dfa:	e000      	b.n	8001dfe <NVIC_EncodePriority+0x32>
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e00:	f04f 32ff 	mov.w	r2, #4294967295
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43da      	mvns	r2, r3
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	401a      	ands	r2, r3
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e14:	f04f 31ff 	mov.w	r1, #4294967295
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1e:	43d9      	mvns	r1, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	4313      	orrs	r3, r2
         );
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3724      	adds	r7, #36	@ 0x24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e44:	d301      	bcc.n	8001e4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e46:	2301      	movs	r3, #1
 8001e48:	e00f      	b.n	8001e6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e74 <SysTick_Config+0x40>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e52:	210f      	movs	r1, #15
 8001e54:	f04f 30ff 	mov.w	r0, #4294967295
 8001e58:	f7ff ff8e 	bl	8001d78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e5c:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <SysTick_Config+0x40>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e62:	4b04      	ldr	r3, [pc, #16]	@ (8001e74 <SysTick_Config+0x40>)
 8001e64:	2207      	movs	r2, #7
 8001e66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	e000e010 	.word	0xe000e010

08001e78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7ff ff29 	bl	8001cd8 <__NVIC_SetPriorityGrouping>
}
 8001e86:	bf00      	nop
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b086      	sub	sp, #24
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	4603      	mov	r3, r0
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
 8001e9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ea0:	f7ff ff3e 	bl	8001d20 <__NVIC_GetPriorityGrouping>
 8001ea4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	68b9      	ldr	r1, [r7, #8]
 8001eaa:	6978      	ldr	r0, [r7, #20]
 8001eac:	f7ff ff8e 	bl	8001dcc <NVIC_EncodePriority>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff5d 	bl	8001d78 <__NVIC_SetPriority>
}
 8001ebe:	bf00      	nop
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	4603      	mov	r3, r0
 8001ece:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff ff31 	bl	8001d3c <__NVIC_EnableIRQ>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7ff ffa2 	bl	8001e34 <SysTick_Config>
 8001ef0:	4603      	mov	r3, r0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b085      	sub	sp, #20
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f02:	2300      	movs	r3, #0
 8001f04:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d008      	beq.n	8001f24 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2204      	movs	r2, #4
 8001f16:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e022      	b.n	8001f6a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f022 020e 	bic.w	r2, r2, #14
 8001f32:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 0201 	bic.w	r2, r2, #1
 8001f42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f48:	f003 021c 	and.w	r2, r3, #28
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f50:	2101      	movs	r1, #1
 8001f52:	fa01 f202 	lsl.w	r2, r1, r2
 8001f56:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3714      	adds	r7, #20
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b084      	sub	sp, #16
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d005      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2204      	movs	r2, #4
 8001f92:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	73fb      	strb	r3, [r7, #15]
 8001f98:	e029      	b.n	8001fee <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f022 020e 	bic.w	r2, r2, #14
 8001fa8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f022 0201 	bic.w	r2, r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbe:	f003 021c 	and.w	r2, r3, #28
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001fcc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	4798      	blx	r3
    }
  }
  return status;
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b087      	sub	sp, #28
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002002:	2300      	movs	r3, #0
 8002004:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002006:	e17f      	b.n	8002308 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	2101      	movs	r1, #1
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	fa01 f303 	lsl.w	r3, r1, r3
 8002014:	4013      	ands	r3, r2
 8002016:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 8171 	beq.w	8002302 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	2b01      	cmp	r3, #1
 800202a:	d005      	beq.n	8002038 <HAL_GPIO_Init+0x40>
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 0303 	and.w	r3, r3, #3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d130      	bne.n	800209a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	2203      	movs	r2, #3
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	4013      	ands	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	68da      	ldr	r2, [r3, #12]
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	4313      	orrs	r3, r2
 8002060:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800206e:	2201      	movs	r2, #1
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43db      	mvns	r3, r3
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4013      	ands	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	091b      	lsrs	r3, r3, #4
 8002084:	f003 0201 	and.w	r2, r3, #1
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	4313      	orrs	r3, r2
 8002092:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f003 0303 	and.w	r3, r3, #3
 80020a2:	2b03      	cmp	r3, #3
 80020a4:	d118      	bne.n	80020d8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80020ac:	2201      	movs	r2, #1
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	4013      	ands	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	08db      	lsrs	r3, r3, #3
 80020c2:	f003 0201 	and.w	r2, r3, #1
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f003 0303 	and.w	r3, r3, #3
 80020e0:	2b03      	cmp	r3, #3
 80020e2:	d017      	beq.n	8002114 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	2203      	movs	r2, #3
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4013      	ands	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	693a      	ldr	r2, [r7, #16]
 800210a:	4313      	orrs	r3, r2
 800210c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f003 0303 	and.w	r3, r3, #3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d123      	bne.n	8002168 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	08da      	lsrs	r2, r3, #3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3208      	adds	r2, #8
 8002128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800212c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	220f      	movs	r2, #15
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	4013      	ands	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	691a      	ldr	r2, [r3, #16]
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4313      	orrs	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	08da      	lsrs	r2, r3, #3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3208      	adds	r2, #8
 8002162:	6939      	ldr	r1, [r7, #16]
 8002164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	2203      	movs	r2, #3
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	4013      	ands	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 0203 	and.w	r2, r3, #3
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	4313      	orrs	r3, r2
 8002194:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	693a      	ldr	r2, [r7, #16]
 800219a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 80ac 	beq.w	8002302 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002328 <HAL_GPIO_Init+0x330>)
 80021ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ae:	4a5e      	ldr	r2, [pc, #376]	@ (8002328 <HAL_GPIO_Init+0x330>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80021b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002328 <HAL_GPIO_Init+0x330>)
 80021b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021c2:	4a5a      	ldr	r2, [pc, #360]	@ (800232c <HAL_GPIO_Init+0x334>)
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	089b      	lsrs	r3, r3, #2
 80021c8:	3302      	adds	r3, #2
 80021ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	f003 0303 	and.w	r3, r3, #3
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	220f      	movs	r2, #15
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	43db      	mvns	r3, r3
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	4013      	ands	r3, r2
 80021e4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021ec:	d025      	beq.n	800223a <HAL_GPIO_Init+0x242>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a4f      	ldr	r2, [pc, #316]	@ (8002330 <HAL_GPIO_Init+0x338>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d01f      	beq.n	8002236 <HAL_GPIO_Init+0x23e>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a4e      	ldr	r2, [pc, #312]	@ (8002334 <HAL_GPIO_Init+0x33c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d019      	beq.n	8002232 <HAL_GPIO_Init+0x23a>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4d      	ldr	r2, [pc, #308]	@ (8002338 <HAL_GPIO_Init+0x340>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d013      	beq.n	800222e <HAL_GPIO_Init+0x236>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4c      	ldr	r2, [pc, #304]	@ (800233c <HAL_GPIO_Init+0x344>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d00d      	beq.n	800222a <HAL_GPIO_Init+0x232>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4b      	ldr	r2, [pc, #300]	@ (8002340 <HAL_GPIO_Init+0x348>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d007      	beq.n	8002226 <HAL_GPIO_Init+0x22e>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a4a      	ldr	r2, [pc, #296]	@ (8002344 <HAL_GPIO_Init+0x34c>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d101      	bne.n	8002222 <HAL_GPIO_Init+0x22a>
 800221e:	2306      	movs	r3, #6
 8002220:	e00c      	b.n	800223c <HAL_GPIO_Init+0x244>
 8002222:	2307      	movs	r3, #7
 8002224:	e00a      	b.n	800223c <HAL_GPIO_Init+0x244>
 8002226:	2305      	movs	r3, #5
 8002228:	e008      	b.n	800223c <HAL_GPIO_Init+0x244>
 800222a:	2304      	movs	r3, #4
 800222c:	e006      	b.n	800223c <HAL_GPIO_Init+0x244>
 800222e:	2303      	movs	r3, #3
 8002230:	e004      	b.n	800223c <HAL_GPIO_Init+0x244>
 8002232:	2302      	movs	r3, #2
 8002234:	e002      	b.n	800223c <HAL_GPIO_Init+0x244>
 8002236:	2301      	movs	r3, #1
 8002238:	e000      	b.n	800223c <HAL_GPIO_Init+0x244>
 800223a:	2300      	movs	r3, #0
 800223c:	697a      	ldr	r2, [r7, #20]
 800223e:	f002 0203 	and.w	r2, r2, #3
 8002242:	0092      	lsls	r2, r2, #2
 8002244:	4093      	lsls	r3, r2
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4313      	orrs	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800224c:	4937      	ldr	r1, [pc, #220]	@ (800232c <HAL_GPIO_Init+0x334>)
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	089b      	lsrs	r3, r3, #2
 8002252:	3302      	adds	r3, #2
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800225a:	4b3b      	ldr	r3, [pc, #236]	@ (8002348 <HAL_GPIO_Init+0x350>)
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	43db      	mvns	r3, r3
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	4013      	ands	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4313      	orrs	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800227e:	4a32      	ldr	r2, [pc, #200]	@ (8002348 <HAL_GPIO_Init+0x350>)
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002284:	4b30      	ldr	r3, [pc, #192]	@ (8002348 <HAL_GPIO_Init+0x350>)
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	43db      	mvns	r3, r3
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	4013      	ands	r3, r2
 8002292:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022a8:	4a27      	ldr	r2, [pc, #156]	@ (8002348 <HAL_GPIO_Init+0x350>)
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80022ae:	4b26      	ldr	r3, [pc, #152]	@ (8002348 <HAL_GPIO_Init+0x350>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022d2:	4a1d      	ldr	r2, [pc, #116]	@ (8002348 <HAL_GPIO_Init+0x350>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002348 <HAL_GPIO_Init+0x350>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4013      	ands	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022fc:	4a12      	ldr	r2, [pc, #72]	@ (8002348 <HAL_GPIO_Init+0x350>)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	3301      	adds	r3, #1
 8002306:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	fa22 f303 	lsr.w	r3, r2, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	f47f ae78 	bne.w	8002008 <HAL_GPIO_Init+0x10>
  }
}
 8002318:	bf00      	nop
 800231a:	bf00      	nop
 800231c:	371c      	adds	r7, #28
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	40021000 	.word	0x40021000
 800232c:	40010000 	.word	0x40010000
 8002330:	48000400 	.word	0x48000400
 8002334:	48000800 	.word	0x48000800
 8002338:	48000c00 	.word	0x48000c00
 800233c:	48001000 	.word	0x48001000
 8002340:	48001400 	.word	0x48001400
 8002344:	48001800 	.word	0x48001800
 8002348:	40010400 	.word	0x40010400

0800234c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	460b      	mov	r3, r1
 8002356:	807b      	strh	r3, [r7, #2]
 8002358:	4613      	mov	r3, r2
 800235a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800235c:	787b      	ldrb	r3, [r7, #1]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d003      	beq.n	800236a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002362:	887a      	ldrh	r2, [r7, #2]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002368:	e002      	b.n	8002370 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800236a:	887a      	ldrh	r2, [r7, #2]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d101      	bne.n	800238e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e08d      	b.n	80024aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002394:	b2db      	uxtb	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d106      	bne.n	80023a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f7ff f98a 	bl	80016bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2224      	movs	r2, #36	@ 0x24
 80023ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0201 	bic.w	r2, r2, #1
 80023be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d107      	bne.n	80023f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80023f2:	609a      	str	r2, [r3, #8]
 80023f4:	e006      	b.n	8002404 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002402:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	2b02      	cmp	r3, #2
 800240a:	d108      	bne.n	800241e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	685a      	ldr	r2, [r3, #4]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800241a:	605a      	str	r2, [r3, #4]
 800241c:	e007      	b.n	800242e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800242c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6812      	ldr	r2, [r2, #0]
 8002438:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800243c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002440:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68da      	ldr	r2, [r3, #12]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002450:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	691a      	ldr	r2, [r3, #16]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	69d9      	ldr	r1, [r3, #28]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a1a      	ldr	r2, [r3, #32]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	430a      	orrs	r2, r1
 800247a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f042 0201 	orr.w	r2, r2, #1
 800248a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2220      	movs	r2, #32
 8002496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80024b2:	b480      	push	{r7}
 80024b4:	b083      	sub	sp, #12
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
 80024ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b20      	cmp	r3, #32
 80024c6:	d138      	bne.n	800253a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d101      	bne.n	80024d6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80024d2:	2302      	movs	r3, #2
 80024d4:	e032      	b.n	800253c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2201      	movs	r2, #1
 80024da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2224      	movs	r2, #36	@ 0x24
 80024e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f022 0201 	bic.w	r2, r2, #1
 80024f4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002504:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6819      	ldr	r1, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f042 0201 	orr.w	r2, r2, #1
 8002524:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2220      	movs	r2, #32
 800252a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	e000      	b.n	800253c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800253a:	2302      	movs	r3, #2
  }
}
 800253c:	4618      	mov	r0, r3
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002558:	b2db      	uxtb	r3, r3
 800255a:	2b20      	cmp	r3, #32
 800255c:	d139      	bne.n	80025d2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002564:	2b01      	cmp	r3, #1
 8002566:	d101      	bne.n	800256c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002568:	2302      	movs	r3, #2
 800256a:	e033      	b.n	80025d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2224      	movs	r2, #36	@ 0x24
 8002578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f022 0201 	bic.w	r2, r2, #1
 800258a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800259a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	021b      	lsls	r3, r3, #8
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f042 0201 	orr.w	r2, r2, #1
 80025bc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2220      	movs	r2, #32
 80025c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025ce:	2300      	movs	r3, #0
 80025d0:	e000      	b.n	80025d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80025d2:	2302      	movs	r3, #2
  }
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025e4:	4b05      	ldr	r3, [pc, #20]	@ (80025fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a04      	ldr	r2, [pc, #16]	@ (80025fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ee:	6013      	str	r3, [r2, #0]
}
 80025f0:	bf00      	nop
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	40007000 	.word	0x40007000

08002600 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8002604:	4b09      	ldr	r3, [pc, #36]	@ (800262c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f023 0307 	bic.w	r3, r3, #7
 800260c:	4a07      	ldr	r2, [pc, #28]	@ (800262c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800260e:	f043 0303 	orr.w	r3, r3, #3
 8002612:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002614:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	4a05      	ldr	r2, [pc, #20]	@ (8002630 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800261a:	f043 0304 	orr.w	r3, r3, #4
 800261e:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8002620:	bf30      	wfi
}
 8002622:	bf00      	nop
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	40007000 	.word	0x40007000
 8002630:	e000ed00 	.word	0xe000ed00

08002634 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002638:	4b04      	ldr	r3, [pc, #16]	@ (800264c <HAL_PWREx_GetVoltageRange+0x18>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002640:	4618      	mov	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40007000 	.word	0x40007000

08002650 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800265e:	d130      	bne.n	80026c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002660:	4b23      	ldr	r3, [pc, #140]	@ (80026f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002668:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800266c:	d038      	beq.n	80026e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800266e:	4b20      	ldr	r3, [pc, #128]	@ (80026f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002676:	4a1e      	ldr	r2, [pc, #120]	@ (80026f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002678:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800267c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800267e:	4b1d      	ldr	r3, [pc, #116]	@ (80026f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2232      	movs	r2, #50	@ 0x32
 8002684:	fb02 f303 	mul.w	r3, r2, r3
 8002688:	4a1b      	ldr	r2, [pc, #108]	@ (80026f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800268a:	fba2 2303 	umull	r2, r3, r2, r3
 800268e:	0c9b      	lsrs	r3, r3, #18
 8002690:	3301      	adds	r3, #1
 8002692:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002694:	e002      	b.n	800269c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	3b01      	subs	r3, #1
 800269a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800269c:	4b14      	ldr	r3, [pc, #80]	@ (80026f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800269e:	695b      	ldr	r3, [r3, #20]
 80026a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026a8:	d102      	bne.n	80026b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1f2      	bne.n	8002696 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026b0:	4b0f      	ldr	r3, [pc, #60]	@ (80026f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026b2:	695b      	ldr	r3, [r3, #20]
 80026b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026bc:	d110      	bne.n	80026e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	e00f      	b.n	80026e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80026c2:	4b0b      	ldr	r3, [pc, #44]	@ (80026f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ce:	d007      	beq.n	80026e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026d0:	4b07      	ldr	r3, [pc, #28]	@ (80026f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026d8:	4a05      	ldr	r2, [pc, #20]	@ (80026f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	40007000 	.word	0x40007000
 80026f4:	20000bb8 	.word	0x20000bb8
 80026f8:	431bde83 	.word	0x431bde83

080026fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b088      	sub	sp, #32
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e3ca      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800270e:	4b97      	ldr	r3, [pc, #604]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
 8002716:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002718:	4b94      	ldr	r3, [pc, #592]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	f003 0303 	and.w	r3, r3, #3
 8002720:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 80e4 	beq.w	80028f8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d007      	beq.n	8002746 <HAL_RCC_OscConfig+0x4a>
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	2b0c      	cmp	r3, #12
 800273a:	f040 808b 	bne.w	8002854 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	2b01      	cmp	r3, #1
 8002742:	f040 8087 	bne.w	8002854 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002746:	4b89      	ldr	r3, [pc, #548]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d005      	beq.n	800275e <HAL_RCC_OscConfig+0x62>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e3a2      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a1a      	ldr	r2, [r3, #32]
 8002762:	4b82      	ldr	r3, [pc, #520]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0308 	and.w	r3, r3, #8
 800276a:	2b00      	cmp	r3, #0
 800276c:	d004      	beq.n	8002778 <HAL_RCC_OscConfig+0x7c>
 800276e:	4b7f      	ldr	r3, [pc, #508]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002776:	e005      	b.n	8002784 <HAL_RCC_OscConfig+0x88>
 8002778:	4b7c      	ldr	r3, [pc, #496]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 800277a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800277e:	091b      	lsrs	r3, r3, #4
 8002780:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002784:	4293      	cmp	r3, r2
 8002786:	d223      	bcs.n	80027d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	4618      	mov	r0, r3
 800278e:	f000 fd55 	bl	800323c <RCC_SetFlashLatencyFromMSIRange>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e383      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800279c:	4b73      	ldr	r3, [pc, #460]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a72      	ldr	r2, [pc, #456]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027a2:	f043 0308 	orr.w	r3, r3, #8
 80027a6:	6013      	str	r3, [r2, #0]
 80027a8:	4b70      	ldr	r3, [pc, #448]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	496d      	ldr	r1, [pc, #436]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027ba:	4b6c      	ldr	r3, [pc, #432]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	021b      	lsls	r3, r3, #8
 80027c8:	4968      	ldr	r1, [pc, #416]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	604b      	str	r3, [r1, #4]
 80027ce:	e025      	b.n	800281c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027d0:	4b66      	ldr	r3, [pc, #408]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a65      	ldr	r2, [pc, #404]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027d6:	f043 0308 	orr.w	r3, r3, #8
 80027da:	6013      	str	r3, [r2, #0]
 80027dc:	4b63      	ldr	r3, [pc, #396]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	4960      	ldr	r1, [pc, #384]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027ee:	4b5f      	ldr	r3, [pc, #380]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	021b      	lsls	r3, r3, #8
 80027fc:	495b      	ldr	r1, [pc, #364]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d109      	bne.n	800281c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	4618      	mov	r0, r3
 800280e:	f000 fd15 	bl	800323c <RCC_SetFlashLatencyFromMSIRange>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e343      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800281c:	f000 fc4a 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 8002820:	4602      	mov	r2, r0
 8002822:	4b52      	ldr	r3, [pc, #328]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	091b      	lsrs	r3, r3, #4
 8002828:	f003 030f 	and.w	r3, r3, #15
 800282c:	4950      	ldr	r1, [pc, #320]	@ (8002970 <HAL_RCC_OscConfig+0x274>)
 800282e:	5ccb      	ldrb	r3, [r1, r3]
 8002830:	f003 031f 	and.w	r3, r3, #31
 8002834:	fa22 f303 	lsr.w	r3, r2, r3
 8002838:	4a4e      	ldr	r2, [pc, #312]	@ (8002974 <HAL_RCC_OscConfig+0x278>)
 800283a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800283c:	4b4e      	ldr	r3, [pc, #312]	@ (8002978 <HAL_RCC_OscConfig+0x27c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff f9ed 	bl	8001c20 <HAL_InitTick>
 8002846:	4603      	mov	r3, r0
 8002848:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800284a:	7bfb      	ldrb	r3, [r7, #15]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d052      	beq.n	80028f6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002850:	7bfb      	ldrb	r3, [r7, #15]
 8002852:	e327      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d032      	beq.n	80028c2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800285c:	4b43      	ldr	r3, [pc, #268]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a42      	ldr	r2, [pc, #264]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002868:	f7ff fa2a 	bl	8001cc0 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002870:	f7ff fa26 	bl	8001cc0 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e310      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002882:	4b3a      	ldr	r3, [pc, #232]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d0f0      	beq.n	8002870 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800288e:	4b37      	ldr	r3, [pc, #220]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a36      	ldr	r2, [pc, #216]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002894:	f043 0308 	orr.w	r3, r3, #8
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	4b34      	ldr	r3, [pc, #208]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	4931      	ldr	r1, [pc, #196]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028ac:	4b2f      	ldr	r3, [pc, #188]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	021b      	lsls	r3, r3, #8
 80028ba:	492c      	ldr	r1, [pc, #176]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	604b      	str	r3, [r1, #4]
 80028c0:	e01a      	b.n	80028f8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80028c2:	4b2a      	ldr	r3, [pc, #168]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a29      	ldr	r2, [pc, #164]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80028c8:	f023 0301 	bic.w	r3, r3, #1
 80028cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028ce:	f7ff f9f7 	bl	8001cc0 <HAL_GetTick>
 80028d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028d6:	f7ff f9f3 	bl	8001cc0 <HAL_GetTick>
 80028da:	4602      	mov	r2, r0
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d901      	bls.n	80028e8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e2dd      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028e8:	4b20      	ldr	r3, [pc, #128]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1f0      	bne.n	80028d6 <HAL_RCC_OscConfig+0x1da>
 80028f4:	e000      	b.n	80028f8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028f6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b00      	cmp	r3, #0
 8002902:	d074      	beq.n	80029ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	2b08      	cmp	r3, #8
 8002908:	d005      	beq.n	8002916 <HAL_RCC_OscConfig+0x21a>
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	2b0c      	cmp	r3, #12
 800290e:	d10e      	bne.n	800292e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	2b03      	cmp	r3, #3
 8002914:	d10b      	bne.n	800292e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002916:	4b15      	ldr	r3, [pc, #84]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d064      	beq.n	80029ec <HAL_RCC_OscConfig+0x2f0>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d160      	bne.n	80029ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e2ba      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002936:	d106      	bne.n	8002946 <HAL_RCC_OscConfig+0x24a>
 8002938:	4b0c      	ldr	r3, [pc, #48]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a0b      	ldr	r2, [pc, #44]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 800293e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002942:	6013      	str	r3, [r2, #0]
 8002944:	e026      	b.n	8002994 <HAL_RCC_OscConfig+0x298>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800294e:	d115      	bne.n	800297c <HAL_RCC_OscConfig+0x280>
 8002950:	4b06      	ldr	r3, [pc, #24]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a05      	ldr	r2, [pc, #20]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002956:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800295a:	6013      	str	r3, [r2, #0]
 800295c:	4b03      	ldr	r3, [pc, #12]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a02      	ldr	r2, [pc, #8]	@ (800296c <HAL_RCC_OscConfig+0x270>)
 8002962:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002966:	6013      	str	r3, [r2, #0]
 8002968:	e014      	b.n	8002994 <HAL_RCC_OscConfig+0x298>
 800296a:	bf00      	nop
 800296c:	40021000 	.word	0x40021000
 8002970:	0800ad14 	.word	0x0800ad14
 8002974:	20000bb8 	.word	0x20000bb8
 8002978:	20000bbc 	.word	0x20000bbc
 800297c:	4ba0      	ldr	r3, [pc, #640]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a9f      	ldr	r2, [pc, #636]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002982:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002986:	6013      	str	r3, [r2, #0]
 8002988:	4b9d      	ldr	r3, [pc, #628]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a9c      	ldr	r2, [pc, #624]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 800298e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002992:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d013      	beq.n	80029c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299c:	f7ff f990 	bl	8001cc0 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a4:	f7ff f98c 	bl	8001cc0 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b64      	cmp	r3, #100	@ 0x64
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e276      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b6:	4b92      	ldr	r3, [pc, #584]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCC_OscConfig+0x2a8>
 80029c2:	e014      	b.n	80029ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c4:	f7ff f97c 	bl	8001cc0 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029cc:	f7ff f978 	bl	8001cc0 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b64      	cmp	r3, #100	@ 0x64
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e262      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029de:	4b88      	ldr	r3, [pc, #544]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f0      	bne.n	80029cc <HAL_RCC_OscConfig+0x2d0>
 80029ea:	e000      	b.n	80029ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d060      	beq.n	8002abc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	2b04      	cmp	r3, #4
 80029fe:	d005      	beq.n	8002a0c <HAL_RCC_OscConfig+0x310>
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	2b0c      	cmp	r3, #12
 8002a04:	d119      	bne.n	8002a3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d116      	bne.n	8002a3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a0c:	4b7c      	ldr	r3, [pc, #496]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d005      	beq.n	8002a24 <HAL_RCC_OscConfig+0x328>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e23f      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a24:	4b76      	ldr	r3, [pc, #472]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	061b      	lsls	r3, r3, #24
 8002a32:	4973      	ldr	r1, [pc, #460]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a38:	e040      	b.n	8002abc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d023      	beq.n	8002a8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a42:	4b6f      	ldr	r3, [pc, #444]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a6e      	ldr	r2, [pc, #440]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4e:	f7ff f937 	bl	8001cc0 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a56:	f7ff f933 	bl	8001cc0 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e21d      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a68:	4b65      	ldr	r3, [pc, #404]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a74:	4b62      	ldr	r3, [pc, #392]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	061b      	lsls	r3, r3, #24
 8002a82:	495f      	ldr	r1, [pc, #380]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	604b      	str	r3, [r1, #4]
 8002a88:	e018      	b.n	8002abc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a8a:	4b5d      	ldr	r3, [pc, #372]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a5c      	ldr	r2, [pc, #368]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a96:	f7ff f913 	bl	8001cc0 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a9e:	f7ff f90f 	bl	8001cc0 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e1f9      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ab0:	4b53      	ldr	r3, [pc, #332]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1f0      	bne.n	8002a9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0308 	and.w	r3, r3, #8
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d03c      	beq.n	8002b42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d01c      	beq.n	8002b0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ad0:	4b4b      	ldr	r3, [pc, #300]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ad6:	4a4a      	ldr	r2, [pc, #296]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae0:	f7ff f8ee 	bl	8001cc0 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ae8:	f7ff f8ea 	bl	8001cc0 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e1d4      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002afa:	4b41      	ldr	r3, [pc, #260]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002afc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b00:	f003 0302 	and.w	r3, r3, #2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d0ef      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x3ec>
 8002b08:	e01b      	b.n	8002b42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b0a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b10:	4a3b      	ldr	r2, [pc, #236]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002b12:	f023 0301 	bic.w	r3, r3, #1
 8002b16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b1a:	f7ff f8d1 	bl	8001cc0 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b20:	e008      	b.n	8002b34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b22:	f7ff f8cd 	bl	8001cc0 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e1b7      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b34:	4b32      	ldr	r3, [pc, #200]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002b36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1ef      	bne.n	8002b22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0304 	and.w	r3, r3, #4
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f000 80a6 	beq.w	8002c9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b50:	2300      	movs	r3, #0
 8002b52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b54:	4b2a      	ldr	r3, [pc, #168]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d10d      	bne.n	8002b7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b60:	4b27      	ldr	r3, [pc, #156]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b64:	4a26      	ldr	r2, [pc, #152]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002b66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b6c:	4b24      	ldr	r3, [pc, #144]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b7c:	4b21      	ldr	r3, [pc, #132]	@ (8002c04 <HAL_RCC_OscConfig+0x508>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d118      	bne.n	8002bba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b88:	4b1e      	ldr	r3, [pc, #120]	@ (8002c04 <HAL_RCC_OscConfig+0x508>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8002c04 <HAL_RCC_OscConfig+0x508>)
 8002b8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b94:	f7ff f894 	bl	8001cc0 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b9c:	f7ff f890 	bl	8001cc0 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e17a      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bae:	4b15      	ldr	r3, [pc, #84]	@ (8002c04 <HAL_RCC_OscConfig+0x508>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d0f0      	beq.n	8002b9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d108      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x4d8>
 8002bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002bca:	f043 0301 	orr.w	r3, r3, #1
 8002bce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bd2:	e029      	b.n	8002c28 <HAL_RCC_OscConfig+0x52c>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	2b05      	cmp	r3, #5
 8002bda:	d115      	bne.n	8002c08 <HAL_RCC_OscConfig+0x50c>
 8002bdc:	4b08      	ldr	r3, [pc, #32]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be2:	4a07      	ldr	r2, [pc, #28]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002be4:	f043 0304 	orr.w	r3, r3, #4
 8002be8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bec:	4b04      	ldr	r3, [pc, #16]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bf2:	4a03      	ldr	r2, [pc, #12]	@ (8002c00 <HAL_RCC_OscConfig+0x504>)
 8002bf4:	f043 0301 	orr.w	r3, r3, #1
 8002bf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bfc:	e014      	b.n	8002c28 <HAL_RCC_OscConfig+0x52c>
 8002bfe:	bf00      	nop
 8002c00:	40021000 	.word	0x40021000
 8002c04:	40007000 	.word	0x40007000
 8002c08:	4b9c      	ldr	r3, [pc, #624]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c0e:	4a9b      	ldr	r2, [pc, #620]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002c10:	f023 0301 	bic.w	r3, r3, #1
 8002c14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c18:	4b98      	ldr	r3, [pc, #608]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c1e:	4a97      	ldr	r2, [pc, #604]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002c20:	f023 0304 	bic.w	r3, r3, #4
 8002c24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d016      	beq.n	8002c5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c30:	f7ff f846 	bl	8001cc0 <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c36:	e00a      	b.n	8002c4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c38:	f7ff f842 	bl	8001cc0 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e12a      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c4e:	4b8b      	ldr	r3, [pc, #556]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0ed      	beq.n	8002c38 <HAL_RCC_OscConfig+0x53c>
 8002c5c:	e015      	b.n	8002c8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c5e:	f7ff f82f 	bl	8001cc0 <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c64:	e00a      	b.n	8002c7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c66:	f7ff f82b 	bl	8001cc0 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e113      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c7c:	4b7f      	ldr	r3, [pc, #508]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1ed      	bne.n	8002c66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c8a:	7ffb      	ldrb	r3, [r7, #31]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d105      	bne.n	8002c9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c90:	4b7a      	ldr	r3, [pc, #488]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c94:	4a79      	ldr	r2, [pc, #484]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002c96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c9a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 80fe 	beq.w	8002ea2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	f040 80d0 	bne.w	8002e50 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002cb0:	4b72      	ldr	r3, [pc, #456]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f003 0203 	and.w	r2, r3, #3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d130      	bne.n	8002d26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d127      	bne.n	8002d26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ce0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d11f      	bne.n	8002d26 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002cf0:	2a07      	cmp	r2, #7
 8002cf2:	bf14      	ite	ne
 8002cf4:	2201      	movne	r2, #1
 8002cf6:	2200      	moveq	r2, #0
 8002cf8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d113      	bne.n	8002d26 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d08:	085b      	lsrs	r3, r3, #1
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d109      	bne.n	8002d26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1c:	085b      	lsrs	r3, r3, #1
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d06e      	beq.n	8002e04 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	2b0c      	cmp	r3, #12
 8002d2a:	d069      	beq.n	8002e00 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d2c:	4b53      	ldr	r3, [pc, #332]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d105      	bne.n	8002d44 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d38:	4b50      	ldr	r3, [pc, #320]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d001      	beq.n	8002d48 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e0ad      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d48:	4b4c      	ldr	r3, [pc, #304]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a4b      	ldr	r2, [pc, #300]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002d4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d52:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d54:	f7fe ffb4 	bl	8001cc0 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d5c:	f7fe ffb0 	bl	8001cc0 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e09a      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d6e:	4b43      	ldr	r3, [pc, #268]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f0      	bne.n	8002d5c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d7a:	4b40      	ldr	r3, [pc, #256]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002d7c:	68da      	ldr	r2, [r3, #12]
 8002d7e:	4b40      	ldr	r3, [pc, #256]	@ (8002e80 <HAL_RCC_OscConfig+0x784>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d8a:	3a01      	subs	r2, #1
 8002d8c:	0112      	lsls	r2, r2, #4
 8002d8e:	4311      	orrs	r1, r2
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d94:	0212      	lsls	r2, r2, #8
 8002d96:	4311      	orrs	r1, r2
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d9c:	0852      	lsrs	r2, r2, #1
 8002d9e:	3a01      	subs	r2, #1
 8002da0:	0552      	lsls	r2, r2, #21
 8002da2:	4311      	orrs	r1, r2
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002da8:	0852      	lsrs	r2, r2, #1
 8002daa:	3a01      	subs	r2, #1
 8002dac:	0652      	lsls	r2, r2, #25
 8002dae:	4311      	orrs	r1, r2
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002db4:	0912      	lsrs	r2, r2, #4
 8002db6:	0452      	lsls	r2, r2, #17
 8002db8:	430a      	orrs	r2, r1
 8002dba:	4930      	ldr	r1, [pc, #192]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002dc0:	4b2e      	ldr	r3, [pc, #184]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002dc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	4a2a      	ldr	r2, [pc, #168]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002dd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dd6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dd8:	f7fe ff72 	bl	8001cc0 <HAL_GetTick>
 8002ddc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dde:	e008      	b.n	8002df2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de0:	f7fe ff6e 	bl	8001cc0 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e058      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002df2:	4b22      	ldr	r3, [pc, #136]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0f0      	beq.n	8002de0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dfe:	e050      	b.n	8002ea2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e04f      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e04:	4b1d      	ldr	r3, [pc, #116]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d148      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e10:	4b1a      	ldr	r3, [pc, #104]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a19      	ldr	r2, [pc, #100]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002e16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e1c:	4b17      	ldr	r3, [pc, #92]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	4a16      	ldr	r2, [pc, #88]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002e22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e28:	f7fe ff4a 	bl	8001cc0 <HAL_GetTick>
 8002e2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e2e:	e008      	b.n	8002e42 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e30:	f7fe ff46 	bl	8001cc0 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e030      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e42:	4b0e      	ldr	r3, [pc, #56]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d0f0      	beq.n	8002e30 <HAL_RCC_OscConfig+0x734>
 8002e4e:	e028      	b.n	8002ea2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	2b0c      	cmp	r3, #12
 8002e54:	d023      	beq.n	8002e9e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e56:	4b09      	ldr	r3, [pc, #36]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a08      	ldr	r2, [pc, #32]	@ (8002e7c <HAL_RCC_OscConfig+0x780>)
 8002e5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e62:	f7fe ff2d 	bl	8001cc0 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e68:	e00c      	b.n	8002e84 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e6a:	f7fe ff29 	bl	8001cc0 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d905      	bls.n	8002e84 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e013      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e84:	4b09      	ldr	r3, [pc, #36]	@ (8002eac <HAL_RCC_OscConfig+0x7b0>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1ec      	bne.n	8002e6a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e90:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <HAL_RCC_OscConfig+0x7b0>)
 8002e92:	68da      	ldr	r2, [r3, #12]
 8002e94:	4905      	ldr	r1, [pc, #20]	@ (8002eac <HAL_RCC_OscConfig+0x7b0>)
 8002e96:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <HAL_RCC_OscConfig+0x7b4>)
 8002e98:	4013      	ands	r3, r2
 8002e9a:	60cb      	str	r3, [r1, #12]
 8002e9c:	e001      	b.n	8002ea2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e000      	b.n	8002ea4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3720      	adds	r7, #32
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	feeefffc 	.word	0xfeeefffc

08002eb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e0e7      	b.n	8003098 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec8:	4b75      	ldr	r3, [pc, #468]	@ (80030a0 <HAL_RCC_ClockConfig+0x1ec>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0307 	and.w	r3, r3, #7
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d910      	bls.n	8002ef8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed6:	4b72      	ldr	r3, [pc, #456]	@ (80030a0 <HAL_RCC_ClockConfig+0x1ec>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f023 0207 	bic.w	r2, r3, #7
 8002ede:	4970      	ldr	r1, [pc, #448]	@ (80030a0 <HAL_RCC_ClockConfig+0x1ec>)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee6:	4b6e      	ldr	r3, [pc, #440]	@ (80030a0 <HAL_RCC_ClockConfig+0x1ec>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d001      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e0cf      	b.n	8003098 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d010      	beq.n	8002f26 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689a      	ldr	r2, [r3, #8]
 8002f08:	4b66      	ldr	r3, [pc, #408]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d908      	bls.n	8002f26 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f14:	4b63      	ldr	r3, [pc, #396]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	4960      	ldr	r1, [pc, #384]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d04c      	beq.n	8002fcc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b03      	cmp	r3, #3
 8002f38:	d107      	bne.n	8002f4a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f3a:	4b5a      	ldr	r3, [pc, #360]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d121      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e0a6      	b.n	8003098 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d107      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f52:	4b54      	ldr	r3, [pc, #336]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d115      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e09a      	b.n	8003098 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d107      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f6a:	4b4e      	ldr	r3, [pc, #312]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d109      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e08e      	b.n	8003098 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f7a:	4b4a      	ldr	r3, [pc, #296]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e086      	b.n	8003098 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f8a:	4b46      	ldr	r3, [pc, #280]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f023 0203 	bic.w	r2, r3, #3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	4943      	ldr	r1, [pc, #268]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f9c:	f7fe fe90 	bl	8001cc0 <HAL_GetTick>
 8002fa0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa2:	e00a      	b.n	8002fba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa4:	f7fe fe8c 	bl	8001cc0 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e06e      	b.n	8003098 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fba:	4b3a      	ldr	r3, [pc, #232]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 020c 	and.w	r2, r3, #12
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d1eb      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0302 	and.w	r3, r3, #2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d010      	beq.n	8002ffa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	4b31      	ldr	r3, [pc, #196]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d208      	bcs.n	8002ffa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fe8:	4b2e      	ldr	r3, [pc, #184]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	492b      	ldr	r1, [pc, #172]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ffa:	4b29      	ldr	r3, [pc, #164]	@ (80030a0 <HAL_RCC_ClockConfig+0x1ec>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	429a      	cmp	r2, r3
 8003006:	d210      	bcs.n	800302a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003008:	4b25      	ldr	r3, [pc, #148]	@ (80030a0 <HAL_RCC_ClockConfig+0x1ec>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f023 0207 	bic.w	r2, r3, #7
 8003010:	4923      	ldr	r1, [pc, #140]	@ (80030a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	4313      	orrs	r3, r2
 8003016:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003018:	4b21      	ldr	r3, [pc, #132]	@ (80030a0 <HAL_RCC_ClockConfig+0x1ec>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0307 	and.w	r3, r3, #7
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	429a      	cmp	r2, r3
 8003024:	d001      	beq.n	800302a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e036      	b.n	8003098 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0304 	and.w	r3, r3, #4
 8003032:	2b00      	cmp	r3, #0
 8003034:	d008      	beq.n	8003048 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003036:	4b1b      	ldr	r3, [pc, #108]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	4918      	ldr	r1, [pc, #96]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003044:	4313      	orrs	r3, r2
 8003046:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0308 	and.w	r3, r3, #8
 8003050:	2b00      	cmp	r3, #0
 8003052:	d009      	beq.n	8003068 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003054:	4b13      	ldr	r3, [pc, #76]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	00db      	lsls	r3, r3, #3
 8003062:	4910      	ldr	r1, [pc, #64]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003064:	4313      	orrs	r3, r2
 8003066:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003068:	f000 f824 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 800306c:	4602      	mov	r2, r0
 800306e:	4b0d      	ldr	r3, [pc, #52]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	091b      	lsrs	r3, r3, #4
 8003074:	f003 030f 	and.w	r3, r3, #15
 8003078:	490b      	ldr	r1, [pc, #44]	@ (80030a8 <HAL_RCC_ClockConfig+0x1f4>)
 800307a:	5ccb      	ldrb	r3, [r1, r3]
 800307c:	f003 031f 	and.w	r3, r3, #31
 8003080:	fa22 f303 	lsr.w	r3, r2, r3
 8003084:	4a09      	ldr	r2, [pc, #36]	@ (80030ac <HAL_RCC_ClockConfig+0x1f8>)
 8003086:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003088:	4b09      	ldr	r3, [pc, #36]	@ (80030b0 <HAL_RCC_ClockConfig+0x1fc>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4618      	mov	r0, r3
 800308e:	f7fe fdc7 	bl	8001c20 <HAL_InitTick>
 8003092:	4603      	mov	r3, r0
 8003094:	72fb      	strb	r3, [r7, #11]

  return status;
 8003096:	7afb      	ldrb	r3, [r7, #11]
}
 8003098:	4618      	mov	r0, r3
 800309a:	3710      	adds	r7, #16
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40022000 	.word	0x40022000
 80030a4:	40021000 	.word	0x40021000
 80030a8:	0800ad14 	.word	0x0800ad14
 80030ac:	20000bb8 	.word	0x20000bb8
 80030b0:	20000bbc 	.word	0x20000bbc

080030b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b089      	sub	sp, #36	@ 0x24
 80030b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030ba:	2300      	movs	r3, #0
 80030bc:	61fb      	str	r3, [r7, #28]
 80030be:	2300      	movs	r3, #0
 80030c0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030c2:	4b3e      	ldr	r3, [pc, #248]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x108>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 030c 	and.w	r3, r3, #12
 80030ca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030cc:	4b3b      	ldr	r3, [pc, #236]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x108>)
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	f003 0303 	and.w	r3, r3, #3
 80030d4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d005      	beq.n	80030e8 <HAL_RCC_GetSysClockFreq+0x34>
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	2b0c      	cmp	r3, #12
 80030e0:	d121      	bne.n	8003126 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d11e      	bne.n	8003126 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80030e8:	4b34      	ldr	r3, [pc, #208]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x108>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0308 	and.w	r3, r3, #8
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d107      	bne.n	8003104 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80030f4:	4b31      	ldr	r3, [pc, #196]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x108>)
 80030f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030fa:	0a1b      	lsrs	r3, r3, #8
 80030fc:	f003 030f 	and.w	r3, r3, #15
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	e005      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003104:	4b2d      	ldr	r3, [pc, #180]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x108>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	091b      	lsrs	r3, r3, #4
 800310a:	f003 030f 	and.w	r3, r3, #15
 800310e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003110:	4a2b      	ldr	r2, [pc, #172]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003118:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10d      	bne.n	800313c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003124:	e00a      	b.n	800313c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	2b04      	cmp	r3, #4
 800312a:	d102      	bne.n	8003132 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800312c:	4b25      	ldr	r3, [pc, #148]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800312e:	61bb      	str	r3, [r7, #24]
 8003130:	e004      	b.n	800313c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	2b08      	cmp	r3, #8
 8003136:	d101      	bne.n	800313c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003138:	4b23      	ldr	r3, [pc, #140]	@ (80031c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800313a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	2b0c      	cmp	r3, #12
 8003140:	d134      	bne.n	80031ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003142:	4b1e      	ldr	r3, [pc, #120]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x108>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	2b02      	cmp	r3, #2
 8003150:	d003      	beq.n	800315a <HAL_RCC_GetSysClockFreq+0xa6>
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	2b03      	cmp	r3, #3
 8003156:	d003      	beq.n	8003160 <HAL_RCC_GetSysClockFreq+0xac>
 8003158:	e005      	b.n	8003166 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800315a:	4b1a      	ldr	r3, [pc, #104]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800315c:	617b      	str	r3, [r7, #20]
      break;
 800315e:	e005      	b.n	800316c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003160:	4b19      	ldr	r3, [pc, #100]	@ (80031c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003162:	617b      	str	r3, [r7, #20]
      break;
 8003164:	e002      	b.n	800316c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	617b      	str	r3, [r7, #20]
      break;
 800316a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800316c:	4b13      	ldr	r3, [pc, #76]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x108>)
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	091b      	lsrs	r3, r3, #4
 8003172:	f003 0307 	and.w	r3, r3, #7
 8003176:	3301      	adds	r3, #1
 8003178:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800317a:	4b10      	ldr	r3, [pc, #64]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x108>)
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	0a1b      	lsrs	r3, r3, #8
 8003180:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	fb03 f202 	mul.w	r2, r3, r2
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003190:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003192:	4b0a      	ldr	r3, [pc, #40]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x108>)
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	0e5b      	lsrs	r3, r3, #25
 8003198:	f003 0303 	and.w	r3, r3, #3
 800319c:	3301      	adds	r3, #1
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031ac:	69bb      	ldr	r3, [r7, #24]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3724      	adds	r7, #36	@ 0x24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	40021000 	.word	0x40021000
 80031c0:	0800ad2c 	.word	0x0800ad2c
 80031c4:	00f42400 	.word	0x00f42400
 80031c8:	007a1200 	.word	0x007a1200

080031cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031d0:	4b03      	ldr	r3, [pc, #12]	@ (80031e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80031d2:	681b      	ldr	r3, [r3, #0]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	20000bb8 	.word	0x20000bb8

080031e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80031e8:	f7ff fff0 	bl	80031cc <HAL_RCC_GetHCLKFreq>
 80031ec:	4602      	mov	r2, r0
 80031ee:	4b06      	ldr	r3, [pc, #24]	@ (8003208 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	0a1b      	lsrs	r3, r3, #8
 80031f4:	f003 0307 	and.w	r3, r3, #7
 80031f8:	4904      	ldr	r1, [pc, #16]	@ (800320c <HAL_RCC_GetPCLK1Freq+0x28>)
 80031fa:	5ccb      	ldrb	r3, [r1, r3]
 80031fc:	f003 031f 	and.w	r3, r3, #31
 8003200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003204:	4618      	mov	r0, r3
 8003206:	bd80      	pop	{r7, pc}
 8003208:	40021000 	.word	0x40021000
 800320c:	0800ad24 	.word	0x0800ad24

08003210 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003214:	f7ff ffda 	bl	80031cc <HAL_RCC_GetHCLKFreq>
 8003218:	4602      	mov	r2, r0
 800321a:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <HAL_RCC_GetPCLK2Freq+0x24>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	0adb      	lsrs	r3, r3, #11
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	4904      	ldr	r1, [pc, #16]	@ (8003238 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003226:	5ccb      	ldrb	r3, [r1, r3]
 8003228:	f003 031f 	and.w	r3, r3, #31
 800322c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003230:	4618      	mov	r0, r3
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40021000 	.word	0x40021000
 8003238:	0800ad24 	.word	0x0800ad24

0800323c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003244:	2300      	movs	r3, #0
 8003246:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003248:	4b2a      	ldr	r3, [pc, #168]	@ (80032f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800324a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800324c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d003      	beq.n	800325c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003254:	f7ff f9ee 	bl	8002634 <HAL_PWREx_GetVoltageRange>
 8003258:	6178      	str	r0, [r7, #20]
 800325a:	e014      	b.n	8003286 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800325c:	4b25      	ldr	r3, [pc, #148]	@ (80032f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800325e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003260:	4a24      	ldr	r2, [pc, #144]	@ (80032f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003262:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003266:	6593      	str	r3, [r2, #88]	@ 0x58
 8003268:	4b22      	ldr	r3, [pc, #136]	@ (80032f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800326a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003274:	f7ff f9de 	bl	8002634 <HAL_PWREx_GetVoltageRange>
 8003278:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800327a:	4b1e      	ldr	r3, [pc, #120]	@ (80032f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800327c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800327e:	4a1d      	ldr	r2, [pc, #116]	@ (80032f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003280:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003284:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800328c:	d10b      	bne.n	80032a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2b80      	cmp	r3, #128	@ 0x80
 8003292:	d919      	bls.n	80032c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2ba0      	cmp	r3, #160	@ 0xa0
 8003298:	d902      	bls.n	80032a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800329a:	2302      	movs	r3, #2
 800329c:	613b      	str	r3, [r7, #16]
 800329e:	e013      	b.n	80032c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032a0:	2301      	movs	r3, #1
 80032a2:	613b      	str	r3, [r7, #16]
 80032a4:	e010      	b.n	80032c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b80      	cmp	r3, #128	@ 0x80
 80032aa:	d902      	bls.n	80032b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80032ac:	2303      	movs	r3, #3
 80032ae:	613b      	str	r3, [r7, #16]
 80032b0:	e00a      	b.n	80032c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b80      	cmp	r3, #128	@ 0x80
 80032b6:	d102      	bne.n	80032be <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032b8:	2302      	movs	r3, #2
 80032ba:	613b      	str	r3, [r7, #16]
 80032bc:	e004      	b.n	80032c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b70      	cmp	r3, #112	@ 0x70
 80032c2:	d101      	bne.n	80032c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032c4:	2301      	movs	r3, #1
 80032c6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80032c8:	4b0b      	ldr	r3, [pc, #44]	@ (80032f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f023 0207 	bic.w	r2, r3, #7
 80032d0:	4909      	ldr	r1, [pc, #36]	@ (80032f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80032d8:	4b07      	ldr	r3, [pc, #28]	@ (80032f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d001      	beq.n	80032ea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e000      	b.n	80032ec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3718      	adds	r7, #24
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	40021000 	.word	0x40021000
 80032f8:	40022000 	.word	0x40022000

080032fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003304:	2300      	movs	r3, #0
 8003306:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003308:	2300      	movs	r3, #0
 800330a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003314:	2b00      	cmp	r3, #0
 8003316:	d041      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800331c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003320:	d02a      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003322:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003326:	d824      	bhi.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003328:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800332c:	d008      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800332e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003332:	d81e      	bhi.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00a      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003338:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800333c:	d010      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800333e:	e018      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003340:	4b86      	ldr	r3, [pc, #536]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	4a85      	ldr	r2, [pc, #532]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003346:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800334a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800334c:	e015      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	3304      	adds	r3, #4
 8003352:	2100      	movs	r1, #0
 8003354:	4618      	mov	r0, r3
 8003356:	f000 facb 	bl	80038f0 <RCCEx_PLLSAI1_Config>
 800335a:	4603      	mov	r3, r0
 800335c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800335e:	e00c      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	3320      	adds	r3, #32
 8003364:	2100      	movs	r1, #0
 8003366:	4618      	mov	r0, r3
 8003368:	f000 fbb6 	bl	8003ad8 <RCCEx_PLLSAI2_Config>
 800336c:	4603      	mov	r3, r0
 800336e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003370:	e003      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	74fb      	strb	r3, [r7, #19]
      break;
 8003376:	e000      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003378:	bf00      	nop
    }

    if(ret == HAL_OK)
 800337a:	7cfb      	ldrb	r3, [r7, #19]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10b      	bne.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003380:	4b76      	ldr	r3, [pc, #472]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003386:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800338e:	4973      	ldr	r1, [pc, #460]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003390:	4313      	orrs	r3, r2
 8003392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003396:	e001      	b.n	800339c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003398:	7cfb      	ldrb	r3, [r7, #19]
 800339a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d041      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80033b0:	d02a      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80033b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80033b6:	d824      	bhi.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80033b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80033bc:	d008      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80033be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80033c2:	d81e      	bhi.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00a      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80033c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033cc:	d010      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80033ce:	e018      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033d0:	4b62      	ldr	r3, [pc, #392]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	4a61      	ldr	r2, [pc, #388]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033da:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033dc:	e015      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	3304      	adds	r3, #4
 80033e2:	2100      	movs	r1, #0
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 fa83 	bl	80038f0 <RCCEx_PLLSAI1_Config>
 80033ea:	4603      	mov	r3, r0
 80033ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033ee:	e00c      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	3320      	adds	r3, #32
 80033f4:	2100      	movs	r1, #0
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 fb6e 	bl	8003ad8 <RCCEx_PLLSAI2_Config>
 80033fc:	4603      	mov	r3, r0
 80033fe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003400:	e003      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	74fb      	strb	r3, [r7, #19]
      break;
 8003406:	e000      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003408:	bf00      	nop
    }

    if(ret == HAL_OK)
 800340a:	7cfb      	ldrb	r3, [r7, #19]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d10b      	bne.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003410:	4b52      	ldr	r3, [pc, #328]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003416:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800341e:	494f      	ldr	r1, [pc, #316]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003420:	4313      	orrs	r3, r2
 8003422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003426:	e001      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003428:	7cfb      	ldrb	r3, [r7, #19]
 800342a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80a0 	beq.w	800357a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800343a:	2300      	movs	r3, #0
 800343c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800343e:	4b47      	ldr	r3, [pc, #284]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d101      	bne.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800344e:	2300      	movs	r3, #0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d00d      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003454:	4b41      	ldr	r3, [pc, #260]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003458:	4a40      	ldr	r2, [pc, #256]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800345a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800345e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003460:	4b3e      	ldr	r3, [pc, #248]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003468:	60bb      	str	r3, [r7, #8]
 800346a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800346c:	2301      	movs	r3, #1
 800346e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003470:	4b3b      	ldr	r3, [pc, #236]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a3a      	ldr	r2, [pc, #232]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003476:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800347a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800347c:	f7fe fc20 	bl	8001cc0 <HAL_GetTick>
 8003480:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003482:	e009      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003484:	f7fe fc1c 	bl	8001cc0 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d902      	bls.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	74fb      	strb	r3, [r7, #19]
        break;
 8003496:	e005      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003498:	4b31      	ldr	r3, [pc, #196]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0ef      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80034a4:	7cfb      	ldrb	r3, [r7, #19]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d15c      	bne.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034aa:	4b2c      	ldr	r3, [pc, #176]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d01f      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x200>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d019      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80034c8:	4b24      	ldr	r3, [pc, #144]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80034d4:	4b21      	ldr	r3, [pc, #132]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034da:	4a20      	ldr	r2, [pc, #128]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034e4:	4b1d      	ldr	r3, [pc, #116]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ea:	4a1c      	ldr	r2, [pc, #112]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80034f4:	4a19      	ldr	r2, [pc, #100]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b00      	cmp	r3, #0
 8003504:	d016      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003506:	f7fe fbdb 	bl	8001cc0 <HAL_GetTick>
 800350a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800350c:	e00b      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800350e:	f7fe fbd7 	bl	8001cc0 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	f241 3288 	movw	r2, #5000	@ 0x1388
 800351c:	4293      	cmp	r3, r2
 800351e:	d902      	bls.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	74fb      	strb	r3, [r7, #19]
            break;
 8003524:	e006      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003526:	4b0d      	ldr	r3, [pc, #52]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d0ec      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003534:	7cfb      	ldrb	r3, [r7, #19]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10c      	bne.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800353a:	4b08      	ldr	r3, [pc, #32]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800353c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003540:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800354a:	4904      	ldr	r1, [pc, #16]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800354c:	4313      	orrs	r3, r2
 800354e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003552:	e009      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003554:	7cfb      	ldrb	r3, [r7, #19]
 8003556:	74bb      	strb	r3, [r7, #18]
 8003558:	e006      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800355a:	bf00      	nop
 800355c:	40021000 	.word	0x40021000
 8003560:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003564:	7cfb      	ldrb	r3, [r7, #19]
 8003566:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003568:	7c7b      	ldrb	r3, [r7, #17]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d105      	bne.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800356e:	4b9e      	ldr	r3, [pc, #632]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003572:	4a9d      	ldr	r2, [pc, #628]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003574:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003578:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00a      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003586:	4b98      	ldr	r3, [pc, #608]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358c:	f023 0203 	bic.w	r2, r3, #3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003594:	4994      	ldr	r1, [pc, #592]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003596:	4313      	orrs	r3, r2
 8003598:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00a      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035a8:	4b8f      	ldr	r3, [pc, #572]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ae:	f023 020c 	bic.w	r2, r3, #12
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035b6:	498c      	ldr	r1, [pc, #560]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00a      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80035ca:	4b87      	ldr	r3, [pc, #540]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d8:	4983      	ldr	r1, [pc, #524]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0308 	and.w	r3, r3, #8
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00a      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035ec:	4b7e      	ldr	r3, [pc, #504]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035fa:	497b      	ldr	r1, [pc, #492]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0310 	and.w	r3, r3, #16
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800360e:	4b76      	ldr	r3, [pc, #472]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003614:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800361c:	4972      	ldr	r1, [pc, #456]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800361e:	4313      	orrs	r3, r2
 8003620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0320 	and.w	r3, r3, #32
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00a      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003630:	4b6d      	ldr	r3, [pc, #436]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003636:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363e:	496a      	ldr	r1, [pc, #424]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00a      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003652:	4b65      	ldr	r3, [pc, #404]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003658:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003660:	4961      	ldr	r1, [pc, #388]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003662:	4313      	orrs	r3, r2
 8003664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00a      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003674:	4b5c      	ldr	r3, [pc, #368]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003682:	4959      	ldr	r1, [pc, #356]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003684:	4313      	orrs	r3, r2
 8003686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00a      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003696:	4b54      	ldr	r3, [pc, #336]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800369c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036a4:	4950      	ldr	r1, [pc, #320]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00a      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036b8:	4b4b      	ldr	r3, [pc, #300]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c6:	4948      	ldr	r1, [pc, #288]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00a      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036da:	4b43      	ldr	r3, [pc, #268]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e8:	493f      	ldr	r1, [pc, #252]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d028      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036fc:	4b3a      	ldr	r3, [pc, #232]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003702:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800370a:	4937      	ldr	r1, [pc, #220]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370c:	4313      	orrs	r3, r2
 800370e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003716:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800371a:	d106      	bne.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800371c:	4b32      	ldr	r3, [pc, #200]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	4a31      	ldr	r2, [pc, #196]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003722:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003726:	60d3      	str	r3, [r2, #12]
 8003728:	e011      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800372e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003732:	d10c      	bne.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3304      	adds	r3, #4
 8003738:	2101      	movs	r1, #1
 800373a:	4618      	mov	r0, r3
 800373c:	f000 f8d8 	bl	80038f0 <RCCEx_PLLSAI1_Config>
 8003740:	4603      	mov	r3, r0
 8003742:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003744:	7cfb      	ldrb	r3, [r7, #19]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800374a:	7cfb      	ldrb	r3, [r7, #19]
 800374c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d028      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800375a:	4b23      	ldr	r3, [pc, #140]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003760:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003768:	491f      	ldr	r1, [pc, #124]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376a:	4313      	orrs	r3, r2
 800376c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003774:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003778:	d106      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800377a:	4b1b      	ldr	r3, [pc, #108]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	4a1a      	ldr	r2, [pc, #104]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003780:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003784:	60d3      	str	r3, [r2, #12]
 8003786:	e011      	b.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800378c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003790:	d10c      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	3304      	adds	r3, #4
 8003796:	2101      	movs	r1, #1
 8003798:	4618      	mov	r0, r3
 800379a:	f000 f8a9 	bl	80038f0 <RCCEx_PLLSAI1_Config>
 800379e:	4603      	mov	r3, r0
 80037a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037a2:	7cfb      	ldrb	r3, [r7, #19]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80037a8:	7cfb      	ldrb	r3, [r7, #19]
 80037aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d02b      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037b8:	4b0b      	ldr	r3, [pc, #44]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037c6:	4908      	ldr	r1, [pc, #32]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037d6:	d109      	bne.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037d8:	4b03      	ldr	r3, [pc, #12]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	4a02      	ldr	r2, [pc, #8]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037e2:	60d3      	str	r3, [r2, #12]
 80037e4:	e014      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037f4:	d10c      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	3304      	adds	r3, #4
 80037fa:	2101      	movs	r1, #1
 80037fc:	4618      	mov	r0, r3
 80037fe:	f000 f877 	bl	80038f0 <RCCEx_PLLSAI1_Config>
 8003802:	4603      	mov	r3, r0
 8003804:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003806:	7cfb      	ldrb	r3, [r7, #19]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800380c:	7cfb      	ldrb	r3, [r7, #19]
 800380e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d02f      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800381c:	4b2b      	ldr	r3, [pc, #172]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800381e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003822:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800382a:	4928      	ldr	r1, [pc, #160]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003836:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800383a:	d10d      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3304      	adds	r3, #4
 8003840:	2102      	movs	r1, #2
 8003842:	4618      	mov	r0, r3
 8003844:	f000 f854 	bl	80038f0 <RCCEx_PLLSAI1_Config>
 8003848:	4603      	mov	r3, r0
 800384a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800384c:	7cfb      	ldrb	r3, [r7, #19]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d014      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003852:	7cfb      	ldrb	r3, [r7, #19]
 8003854:	74bb      	strb	r3, [r7, #18]
 8003856:	e011      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800385c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003860:	d10c      	bne.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	3320      	adds	r3, #32
 8003866:	2102      	movs	r1, #2
 8003868:	4618      	mov	r0, r3
 800386a:	f000 f935 	bl	8003ad8 <RCCEx_PLLSAI2_Config>
 800386e:	4603      	mov	r3, r0
 8003870:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003872:	7cfb      	ldrb	r3, [r7, #19]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003878:	7cfb      	ldrb	r3, [r7, #19]
 800387a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00a      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003888:	4b10      	ldr	r3, [pc, #64]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800388a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003896:	490d      	ldr	r1, [pc, #52]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003898:	4313      	orrs	r3, r2
 800389a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00b      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038aa:	4b08      	ldr	r3, [pc, #32]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038ba:	4904      	ldr	r1, [pc, #16]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80038c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40021000 	.word	0x40021000

080038d0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80038d4:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a04      	ldr	r2, [pc, #16]	@ (80038ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80038da:	f043 0304 	orr.w	r3, r3, #4
 80038de:	6013      	str	r3, [r2, #0]
}
 80038e0:	bf00      	nop
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	40021000 	.word	0x40021000

080038f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80038fa:	2300      	movs	r3, #0
 80038fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80038fe:	4b75      	ldr	r3, [pc, #468]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d018      	beq.n	800393c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800390a:	4b72      	ldr	r3, [pc, #456]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	f003 0203 	and.w	r2, r3, #3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	429a      	cmp	r2, r3
 8003918:	d10d      	bne.n	8003936 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
       ||
 800391e:	2b00      	cmp	r3, #0
 8003920:	d009      	beq.n	8003936 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003922:	4b6c      	ldr	r3, [pc, #432]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	091b      	lsrs	r3, r3, #4
 8003928:	f003 0307 	and.w	r3, r3, #7
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
       ||
 8003932:	429a      	cmp	r2, r3
 8003934:	d047      	beq.n	80039c6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	73fb      	strb	r3, [r7, #15]
 800393a:	e044      	b.n	80039c6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2b03      	cmp	r3, #3
 8003942:	d018      	beq.n	8003976 <RCCEx_PLLSAI1_Config+0x86>
 8003944:	2b03      	cmp	r3, #3
 8003946:	d825      	bhi.n	8003994 <RCCEx_PLLSAI1_Config+0xa4>
 8003948:	2b01      	cmp	r3, #1
 800394a:	d002      	beq.n	8003952 <RCCEx_PLLSAI1_Config+0x62>
 800394c:	2b02      	cmp	r3, #2
 800394e:	d009      	beq.n	8003964 <RCCEx_PLLSAI1_Config+0x74>
 8003950:	e020      	b.n	8003994 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003952:	4b60      	ldr	r3, [pc, #384]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d11d      	bne.n	800399a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003962:	e01a      	b.n	800399a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003964:	4b5b      	ldr	r3, [pc, #364]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800396c:	2b00      	cmp	r3, #0
 800396e:	d116      	bne.n	800399e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003974:	e013      	b.n	800399e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003976:	4b57      	ldr	r3, [pc, #348]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10f      	bne.n	80039a2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003982:	4b54      	ldr	r3, [pc, #336]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d109      	bne.n	80039a2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003992:	e006      	b.n	80039a2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	73fb      	strb	r3, [r7, #15]
      break;
 8003998:	e004      	b.n	80039a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800399a:	bf00      	nop
 800399c:	e002      	b.n	80039a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800399e:	bf00      	nop
 80039a0:	e000      	b.n	80039a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80039a4:	7bfb      	ldrb	r3, [r7, #15]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10d      	bne.n	80039c6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80039aa:	4b4a      	ldr	r3, [pc, #296]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6819      	ldr	r1, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	3b01      	subs	r3, #1
 80039bc:	011b      	lsls	r3, r3, #4
 80039be:	430b      	orrs	r3, r1
 80039c0:	4944      	ldr	r1, [pc, #272]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80039c6:	7bfb      	ldrb	r3, [r7, #15]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d17d      	bne.n	8003ac8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80039cc:	4b41      	ldr	r3, [pc, #260]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a40      	ldr	r2, [pc, #256]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80039d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039d8:	f7fe f972 	bl	8001cc0 <HAL_GetTick>
 80039dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039de:	e009      	b.n	80039f4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039e0:	f7fe f96e 	bl	8001cc0 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d902      	bls.n	80039f4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	73fb      	strb	r3, [r7, #15]
        break;
 80039f2:	e005      	b.n	8003a00 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039f4:	4b37      	ldr	r3, [pc, #220]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1ef      	bne.n	80039e0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a00:	7bfb      	ldrb	r3, [r7, #15]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d160      	bne.n	8003ac8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d111      	bne.n	8003a30 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a0c:	4b31      	ldr	r3, [pc, #196]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003a14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	6892      	ldr	r2, [r2, #8]
 8003a1c:	0211      	lsls	r1, r2, #8
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	68d2      	ldr	r2, [r2, #12]
 8003a22:	0912      	lsrs	r2, r2, #4
 8003a24:	0452      	lsls	r2, r2, #17
 8003a26:	430a      	orrs	r2, r1
 8003a28:	492a      	ldr	r1, [pc, #168]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	610b      	str	r3, [r1, #16]
 8003a2e:	e027      	b.n	8003a80 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d112      	bne.n	8003a5c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a36:	4b27      	ldr	r3, [pc, #156]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003a3e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6892      	ldr	r2, [r2, #8]
 8003a46:	0211      	lsls	r1, r2, #8
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6912      	ldr	r2, [r2, #16]
 8003a4c:	0852      	lsrs	r2, r2, #1
 8003a4e:	3a01      	subs	r2, #1
 8003a50:	0552      	lsls	r2, r2, #21
 8003a52:	430a      	orrs	r2, r1
 8003a54:	491f      	ldr	r1, [pc, #124]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	610b      	str	r3, [r1, #16]
 8003a5a:	e011      	b.n	8003a80 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a5e:	691b      	ldr	r3, [r3, #16]
 8003a60:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003a64:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6892      	ldr	r2, [r2, #8]
 8003a6c:	0211      	lsls	r1, r2, #8
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6952      	ldr	r2, [r2, #20]
 8003a72:	0852      	lsrs	r2, r2, #1
 8003a74:	3a01      	subs	r2, #1
 8003a76:	0652      	lsls	r2, r2, #25
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	4916      	ldr	r1, [pc, #88]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003a80:	4b14      	ldr	r3, [pc, #80]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a13      	ldr	r2, [pc, #76]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a8c:	f7fe f918 	bl	8001cc0 <HAL_GetTick>
 8003a90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a92:	e009      	b.n	8003aa8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a94:	f7fe f914 	bl	8001cc0 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d902      	bls.n	8003aa8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	73fb      	strb	r3, [r7, #15]
          break;
 8003aa6:	e005      	b.n	8003ab4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d0ef      	beq.n	8003a94 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d106      	bne.n	8003ac8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003aba:	4b06      	ldr	r3, [pc, #24]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003abc:	691a      	ldr	r2, [r3, #16]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	4904      	ldr	r1, [pc, #16]	@ (8003ad4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40021000 	.word	0x40021000

08003ad8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ae6:	4b6a      	ldr	r3, [pc, #424]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	f003 0303 	and.w	r3, r3, #3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d018      	beq.n	8003b24 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003af2:	4b67      	ldr	r3, [pc, #412]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	f003 0203 	and.w	r2, r3, #3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d10d      	bne.n	8003b1e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
       ||
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d009      	beq.n	8003b1e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b0a:	4b61      	ldr	r3, [pc, #388]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	091b      	lsrs	r3, r3, #4
 8003b10:	f003 0307 	and.w	r3, r3, #7
 8003b14:	1c5a      	adds	r2, r3, #1
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
       ||
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d047      	beq.n	8003bae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	73fb      	strb	r3, [r7, #15]
 8003b22:	e044      	b.n	8003bae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2b03      	cmp	r3, #3
 8003b2a:	d018      	beq.n	8003b5e <RCCEx_PLLSAI2_Config+0x86>
 8003b2c:	2b03      	cmp	r3, #3
 8003b2e:	d825      	bhi.n	8003b7c <RCCEx_PLLSAI2_Config+0xa4>
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d002      	beq.n	8003b3a <RCCEx_PLLSAI2_Config+0x62>
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d009      	beq.n	8003b4c <RCCEx_PLLSAI2_Config+0x74>
 8003b38:	e020      	b.n	8003b7c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b3a:	4b55      	ldr	r3, [pc, #340]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d11d      	bne.n	8003b82 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b4a:	e01a      	b.n	8003b82 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b4c:	4b50      	ldr	r3, [pc, #320]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d116      	bne.n	8003b86 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b5c:	e013      	b.n	8003b86 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b5e:	4b4c      	ldr	r3, [pc, #304]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10f      	bne.n	8003b8a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b6a:	4b49      	ldr	r3, [pc, #292]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d109      	bne.n	8003b8a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b7a:	e006      	b.n	8003b8a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b80:	e004      	b.n	8003b8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003b82:	bf00      	nop
 8003b84:	e002      	b.n	8003b8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003b86:	bf00      	nop
 8003b88:	e000      	b.n	8003b8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003b8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10d      	bne.n	8003bae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b92:	4b3f      	ldr	r3, [pc, #252]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6819      	ldr	r1, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	011b      	lsls	r3, r3, #4
 8003ba6:	430b      	orrs	r3, r1
 8003ba8:	4939      	ldr	r1, [pc, #228]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003bae:	7bfb      	ldrb	r3, [r7, #15]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d167      	bne.n	8003c84 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003bb4:	4b36      	ldr	r3, [pc, #216]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a35      	ldr	r2, [pc, #212]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bc0:	f7fe f87e 	bl	8001cc0 <HAL_GetTick>
 8003bc4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003bc6:	e009      	b.n	8003bdc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bc8:	f7fe f87a 	bl	8001cc0 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d902      	bls.n	8003bdc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	73fb      	strb	r3, [r7, #15]
        break;
 8003bda:	e005      	b.n	8003be8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1ef      	bne.n	8003bc8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d14a      	bne.n	8003c84 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d111      	bne.n	8003c18 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003bf4:	4b26      	ldr	r3, [pc, #152]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003bfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	6892      	ldr	r2, [r2, #8]
 8003c04:	0211      	lsls	r1, r2, #8
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	68d2      	ldr	r2, [r2, #12]
 8003c0a:	0912      	lsrs	r2, r2, #4
 8003c0c:	0452      	lsls	r2, r2, #17
 8003c0e:	430a      	orrs	r2, r1
 8003c10:	491f      	ldr	r1, [pc, #124]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	614b      	str	r3, [r1, #20]
 8003c16:	e011      	b.n	8003c3c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c18:	4b1d      	ldr	r3, [pc, #116]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003c20:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	6892      	ldr	r2, [r2, #8]
 8003c28:	0211      	lsls	r1, r2, #8
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	6912      	ldr	r2, [r2, #16]
 8003c2e:	0852      	lsrs	r2, r2, #1
 8003c30:	3a01      	subs	r2, #1
 8003c32:	0652      	lsls	r2, r2, #25
 8003c34:	430a      	orrs	r2, r1
 8003c36:	4916      	ldr	r1, [pc, #88]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003c3c:	4b14      	ldr	r3, [pc, #80]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a13      	ldr	r2, [pc, #76]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c48:	f7fe f83a 	bl	8001cc0 <HAL_GetTick>
 8003c4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003c4e:	e009      	b.n	8003c64 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c50:	f7fe f836 	bl	8001cc0 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d902      	bls.n	8003c64 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	73fb      	strb	r3, [r7, #15]
          break;
 8003c62:	e005      	b.n	8003c70 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003c64:	4b0a      	ldr	r3, [pc, #40]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0ef      	beq.n	8003c50 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003c70:	7bfb      	ldrb	r3, [r7, #15]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d106      	bne.n	8003c84 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003c76:	4b06      	ldr	r3, [pc, #24]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c78:	695a      	ldr	r2, [r3, #20]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	4904      	ldr	r1, [pc, #16]	@ (8003c90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	40021000 	.word	0x40021000

08003c94 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d079      	beq.n	8003d9a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d106      	bne.n	8003cc0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7fd fd5c 	bl	8001778 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f003 0310 	and.w	r3, r3, #16
 8003cd2:	2b10      	cmp	r3, #16
 8003cd4:	d058      	beq.n	8003d88 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	22ca      	movs	r2, #202	@ 0xca
 8003cdc:	625a      	str	r2, [r3, #36]	@ 0x24
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2253      	movs	r2, #83	@ 0x53
 8003ce4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 f880 	bl	8003dec <RTC_EnterInitMode>
 8003cec:	4603      	mov	r3, r0
 8003cee:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d127      	bne.n	8003d46 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6812      	ldr	r2, [r2, #0]
 8003d00:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003d04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d08:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6899      	ldr	r1, [r3, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	430a      	orrs	r2, r1
 8003d26:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	68d2      	ldr	r2, [r2, #12]
 8003d30:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6919      	ldr	r1, [r3, #16]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	041a      	lsls	r2, r3, #16
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	430a      	orrs	r2, r1
 8003d44:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f884 	bl	8003e54 <RTC_ExitInitMode>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003d50:	7bfb      	ldrb	r3, [r7, #15]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d113      	bne.n	8003d7e <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 0203 	bic.w	r2, r2, #3
 8003d64:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	69da      	ldr	r2, [r3, #28]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	431a      	orrs	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	22ff      	movs	r2, #255	@ 0xff
 8003d84:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d86:	e001      	b.n	8003d8c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d103      	bne.n	8003d9a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8003d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a0d      	ldr	r2, [pc, #52]	@ (8003de8 <HAL_RTC_WaitForSynchro+0x44>)
 8003db2:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003db4:	f7fd ff84 	bl	8001cc0 <HAL_GetTick>
 8003db8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003dba:	e009      	b.n	8003dd0 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003dbc:	f7fd ff80 	bl	8001cc0 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003dca:	d901      	bls.n	8003dd0 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e007      	b.n	8003de0 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f003 0320 	and.w	r3, r3, #32
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d0ee      	beq.n	8003dbc <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	0003ff5f 	.word	0x0003ff5f

08003dec <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003df4:	2300      	movs	r3, #0
 8003df6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d120      	bne.n	8003e48 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e0e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003e10:	f7fd ff56 	bl	8001cc0 <HAL_GetTick>
 8003e14:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003e16:	e00d      	b.n	8003e34 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003e18:	f7fd ff52 	bl	8001cc0 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e26:	d905      	bls.n	8003e34 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2203      	movs	r2, #3
 8003e30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d102      	bne.n	8003e48 <RTC_EnterInitMode+0x5c>
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d1e7      	bne.n	8003e18 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
	...

08003e54 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8003e60:	4b1a      	ldr	r3, [pc, #104]	@ (8003ecc <RTC_ExitInitMode+0x78>)
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	4a19      	ldr	r2, [pc, #100]	@ (8003ecc <RTC_ExitInitMode+0x78>)
 8003e66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e6a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003e6c:	4b17      	ldr	r3, [pc, #92]	@ (8003ecc <RTC_ExitInitMode+0x78>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f003 0320 	and.w	r3, r3, #32
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10c      	bne.n	8003e92 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7ff ff93 	bl	8003da4 <HAL_RTC_WaitForSynchro>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d01e      	beq.n	8003ec2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2203      	movs	r2, #3
 8003e88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	73fb      	strb	r3, [r7, #15]
 8003e90:	e017      	b.n	8003ec2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003e92:	4b0e      	ldr	r3, [pc, #56]	@ (8003ecc <RTC_ExitInitMode+0x78>)
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	4a0d      	ldr	r2, [pc, #52]	@ (8003ecc <RTC_ExitInitMode+0x78>)
 8003e98:	f023 0320 	bic.w	r3, r3, #32
 8003e9c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f7ff ff80 	bl	8003da4 <HAL_RTC_WaitForSynchro>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d005      	beq.n	8003eb6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2203      	movs	r2, #3
 8003eae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003eb6:	4b05      	ldr	r3, [pc, #20]	@ (8003ecc <RTC_ExitInitMode+0x78>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	4a04      	ldr	r2, [pc, #16]	@ (8003ecc <RTC_ExitInitMode+0x78>)
 8003ebc:	f043 0320 	orr.w	r3, r3, #32
 8003ec0:	6093      	str	r3, [r2, #8]
  }

  return status;
 8003ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40002800 	.word	0x40002800

08003ed0 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d101      	bne.n	8003eea <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	e07f      	b.n	8003fea <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2202      	movs	r2, #2
 8003ef6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	22ca      	movs	r2, #202	@ 0xca
 8003f00:	625a      	str	r2, [r3, #36]	@ 0x24
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2253      	movs	r2, #83	@ 0x53
 8003f08:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689a      	ldr	r2, [r3, #8]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f18:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	b2da      	uxtb	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8003f2a:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d120      	bne.n	8003f7c <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8003f3a:	f7fd fec1 	bl	8001cc0 <HAL_GetTick>
 8003f3e:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8003f40:	e015      	b.n	8003f6e <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003f42:	f7fd febd 	bl	8001cc0 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f50:	d90d      	bls.n	8003f6e <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	22ff      	movs	r2, #255	@ 0xff
 8003f58:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2203      	movs	r2, #3
 8003f5e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e03d      	b.n	8003fea <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0e2      	beq.n	8003f42 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f023 0107 	bic.w	r1, r3, #7
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	430a      	orrs	r2, r1
 8003f96:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003f98:	4b16      	ldr	r3, [pc, #88]	@ (8003ff4 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a15      	ldr	r2, [pc, #84]	@ (8003ff4 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8003f9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fa2:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8003fa4:	4b13      	ldr	r3, [pc, #76]	@ (8003ff4 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	4a12      	ldr	r2, [pc, #72]	@ (8003ff4 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8003faa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fae:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003fbe:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	689a      	ldr	r2, [r3, #8]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fce:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	22ff      	movs	r2, #255	@ 0xff
 8003fd6:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	40010400 	.word	0x40010400

08003ff8 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8004000:	4b0f      	ldr	r3, [pc, #60]	@ (8004040 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8004002:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004006:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00b      	beq.n	800402e <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	b2da      	uxtb	r2, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8004026:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f80b 	bl	8004044 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8004036:	bf00      	nop
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	40010400 	.word	0x40010400

08004044 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 800404c:	bf00      	nop
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr

08004058 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e040      	b.n	80040ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800406e:	2b00      	cmp	r3, #0
 8004070:	d106      	bne.n	8004080 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7fd fbb6 	bl	80017ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2224      	movs	r2, #36	@ 0x24
 8004084:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0201 	bic.w	r2, r2, #1
 8004094:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	2b00      	cmp	r3, #0
 800409c:	d002      	beq.n	80040a4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 ffdc 	bl	800505c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f000 fd21 	bl	8004aec <UART_SetConfig>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d101      	bne.n	80040b4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e01b      	b.n	80040ec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0201 	orr.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f001 f85b 	bl	80051a0 <UART_CheckIdleState>
 80040ea:	4603      	mov	r3, r0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08a      	sub	sp, #40	@ 0x28
 80040f8:	af02      	add	r7, sp, #8
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	603b      	str	r3, [r7, #0]
 8004100:	4613      	mov	r3, r2
 8004102:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004108:	2b20      	cmp	r3, #32
 800410a:	d177      	bne.n	80041fc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <HAL_UART_Transmit+0x24>
 8004112:	88fb      	ldrh	r3, [r7, #6]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d101      	bne.n	800411c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e070      	b.n	80041fe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2221      	movs	r2, #33	@ 0x21
 8004128:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800412a:	f7fd fdc9 	bl	8001cc0 <HAL_GetTick>
 800412e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	88fa      	ldrh	r2, [r7, #6]
 8004134:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	88fa      	ldrh	r2, [r7, #6]
 800413c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004148:	d108      	bne.n	800415c <HAL_UART_Transmit+0x68>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d104      	bne.n	800415c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004152:	2300      	movs	r3, #0
 8004154:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	61bb      	str	r3, [r7, #24]
 800415a:	e003      	b.n	8004164 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004160:	2300      	movs	r3, #0
 8004162:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004164:	e02f      	b.n	80041c6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	9300      	str	r3, [sp, #0]
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	2200      	movs	r2, #0
 800416e:	2180      	movs	r1, #128	@ 0x80
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f001 f8bd 	bl	80052f0 <UART_WaitOnFlagUntilTimeout>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d004      	beq.n	8004186 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2220      	movs	r2, #32
 8004180:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e03b      	b.n	80041fe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10b      	bne.n	80041a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	881a      	ldrh	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004198:	b292      	uxth	r2, r2
 800419a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	3302      	adds	r3, #2
 80041a0:	61bb      	str	r3, [r7, #24]
 80041a2:	e007      	b.n	80041b4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	781a      	ldrb	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	3301      	adds	r3, #1
 80041b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	3b01      	subs	r3, #1
 80041be:	b29a      	uxth	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1c9      	bne.n	8004166 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2200      	movs	r2, #0
 80041da:	2140      	movs	r1, #64	@ 0x40
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f001 f887 	bl	80052f0 <UART_WaitOnFlagUntilTimeout>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d004      	beq.n	80041f2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2220      	movs	r2, #32
 80041ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e005      	b.n	80041fe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2220      	movs	r2, #32
 80041f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	e000      	b.n	80041fe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80041fc:	2302      	movs	r3, #2
  }
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3720      	adds	r7, #32
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}

08004206 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b08a      	sub	sp, #40	@ 0x28
 800420a:	af02      	add	r7, sp, #8
 800420c:	60f8      	str	r0, [r7, #12]
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	603b      	str	r3, [r7, #0]
 8004212:	4613      	mov	r3, r2
 8004214:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800421c:	2b20      	cmp	r3, #32
 800421e:	f040 80b6 	bne.w	800438e <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d002      	beq.n	800422e <HAL_UART_Receive+0x28>
 8004228:	88fb      	ldrh	r3, [r7, #6]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e0ae      	b.n	8004390 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2222      	movs	r2, #34	@ 0x22
 800423e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004248:	f7fd fd3a 	bl	8001cc0 <HAL_GetTick>
 800424c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	88fa      	ldrh	r2, [r7, #6]
 8004252:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	88fa      	ldrh	r2, [r7, #6]
 800425a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004266:	d10e      	bne.n	8004286 <HAL_UART_Receive+0x80>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d105      	bne.n	800427c <HAL_UART_Receive+0x76>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004276:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800427a:	e02d      	b.n	80042d8 <HAL_UART_Receive+0xd2>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	22ff      	movs	r2, #255	@ 0xff
 8004280:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004284:	e028      	b.n	80042d8 <HAL_UART_Receive+0xd2>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d10d      	bne.n	80042aa <HAL_UART_Receive+0xa4>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d104      	bne.n	80042a0 <HAL_UART_Receive+0x9a>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	22ff      	movs	r2, #255	@ 0xff
 800429a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800429e:	e01b      	b.n	80042d8 <HAL_UART_Receive+0xd2>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	227f      	movs	r2, #127	@ 0x7f
 80042a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80042a8:	e016      	b.n	80042d8 <HAL_UART_Receive+0xd2>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042b2:	d10d      	bne.n	80042d0 <HAL_UART_Receive+0xca>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d104      	bne.n	80042c6 <HAL_UART_Receive+0xc0>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	227f      	movs	r2, #127	@ 0x7f
 80042c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80042c4:	e008      	b.n	80042d8 <HAL_UART_Receive+0xd2>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	223f      	movs	r2, #63	@ 0x3f
 80042ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80042ce:	e003      	b.n	80042d8 <HAL_UART_Receive+0xd2>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80042de:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042e8:	d108      	bne.n	80042fc <HAL_UART_Receive+0xf6>
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d104      	bne.n	80042fc <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	61bb      	str	r3, [r7, #24]
 80042fa:	e003      	b.n	8004304 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004300:	2300      	movs	r3, #0
 8004302:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004304:	e037      	b.n	8004376 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	9300      	str	r3, [sp, #0]
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	2200      	movs	r2, #0
 800430e:	2120      	movs	r1, #32
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 ffed 	bl	80052f0 <UART_WaitOnFlagUntilTimeout>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d005      	beq.n	8004328 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2220      	movs	r2, #32
 8004320:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e033      	b.n	8004390 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10c      	bne.n	8004348 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004334:	b29a      	uxth	r2, r3
 8004336:	8a7b      	ldrh	r3, [r7, #18]
 8004338:	4013      	ands	r3, r2
 800433a:	b29a      	uxth	r2, r3
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004340:	69bb      	ldr	r3, [r7, #24]
 8004342:	3302      	adds	r3, #2
 8004344:	61bb      	str	r3, [r7, #24]
 8004346:	e00d      	b.n	8004364 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800434e:	b29b      	uxth	r3, r3
 8004350:	b2da      	uxtb	r2, r3
 8004352:	8a7b      	ldrh	r3, [r7, #18]
 8004354:	b2db      	uxtb	r3, r3
 8004356:	4013      	ands	r3, r2
 8004358:	b2da      	uxtb	r2, r3
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	3301      	adds	r3, #1
 8004362:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800436a:	b29b      	uxth	r3, r3
 800436c:	3b01      	subs	r3, #1
 800436e:	b29a      	uxth	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800437c:	b29b      	uxth	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1c1      	bne.n	8004306 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2220      	movs	r2, #32
 8004386:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800438a:	2300      	movs	r3, #0
 800438c:	e000      	b.n	8004390 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800438e:	2302      	movs	r3, #2
  }
}
 8004390:	4618      	mov	r0, r3
 8004392:	3720      	adds	r7, #32
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004398:	b480      	push	{r7}
 800439a:	b08b      	sub	sp, #44	@ 0x2c
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	4613      	mov	r3, r2
 80043a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043aa:	2b20      	cmp	r3, #32
 80043ac:	d147      	bne.n	800443e <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d002      	beq.n	80043ba <HAL_UART_Transmit_IT+0x22>
 80043b4:	88fb      	ldrh	r3, [r7, #6]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e040      	b.n	8004440 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	68ba      	ldr	r2, [r7, #8]
 80043c2:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	88fa      	ldrh	r2, [r7, #6]
 80043c8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	88fa      	ldrh	r2, [r7, #6]
 80043d0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2221      	movs	r2, #33	@ 0x21
 80043e6:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043f0:	d107      	bne.n	8004402 <HAL_UART_Transmit_IT+0x6a>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d103      	bne.n	8004402 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	4a13      	ldr	r2, [pc, #76]	@ (800444c <HAL_UART_Transmit_IT+0xb4>)
 80043fe:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004400:	e002      	b.n	8004408 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	4a12      	ldr	r2, [pc, #72]	@ (8004450 <HAL_UART_Transmit_IT+0xb8>)
 8004406:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	e853 3f00 	ldrex	r3, [r3]
 8004414:	613b      	str	r3, [r7, #16]
   return(result);
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800441c:	627b      	str	r3, [r7, #36]	@ 0x24
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	461a      	mov	r2, r3
 8004424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004426:	623b      	str	r3, [r7, #32]
 8004428:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442a:	69f9      	ldr	r1, [r7, #28]
 800442c:	6a3a      	ldr	r2, [r7, #32]
 800442e:	e841 2300 	strex	r3, r2, [r1]
 8004432:	61bb      	str	r3, [r7, #24]
   return(result);
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1e6      	bne.n	8004408 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800443a:	2300      	movs	r3, #0
 800443c:	e000      	b.n	8004440 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800443e:	2302      	movs	r3, #2
  }
}
 8004440:	4618      	mov	r0, r3
 8004442:	372c      	adds	r7, #44	@ 0x2c
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr
 800444c:	080056f7 	.word	0x080056f7
 8004450:	08005641 	.word	0x08005641

08004454 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08a      	sub	sp, #40	@ 0x28
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	4613      	mov	r3, r2
 8004460:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004468:	2b20      	cmp	r3, #32
 800446a:	d137      	bne.n	80044dc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <HAL_UART_Receive_IT+0x24>
 8004472:	88fb      	ldrh	r3, [r7, #6]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e030      	b.n	80044de <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a18      	ldr	r2, [pc, #96]	@ (80044e8 <HAL_UART_Receive_IT+0x94>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d01f      	beq.n	80044cc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d018      	beq.n	80044cc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	e853 3f00 	ldrex	r3, [r3]
 80044a6:	613b      	str	r3, [r7, #16]
   return(result);
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	461a      	mov	r2, r3
 80044b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b8:	623b      	str	r3, [r7, #32]
 80044ba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044bc:	69f9      	ldr	r1, [r7, #28]
 80044be:	6a3a      	ldr	r2, [r7, #32]
 80044c0:	e841 2300 	strex	r3, r2, [r1]
 80044c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1e6      	bne.n	800449a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80044cc:	88fb      	ldrh	r3, [r7, #6]
 80044ce:	461a      	mov	r2, r3
 80044d0:	68b9      	ldr	r1, [r7, #8]
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 ff74 	bl	80053c0 <UART_Start_Receive_IT>
 80044d8:	4603      	mov	r3, r0
 80044da:	e000      	b.n	80044de <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80044dc:	2302      	movs	r3, #2
  }
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3728      	adds	r7, #40	@ 0x28
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	40008000 	.word	0x40008000

080044ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b0ba      	sub	sp, #232	@ 0xe8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004512:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004516:	f640 030f 	movw	r3, #2063	@ 0x80f
 800451a:	4013      	ands	r3, r2
 800451c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004520:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004524:	2b00      	cmp	r3, #0
 8004526:	d115      	bne.n	8004554 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004528:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800452c:	f003 0320 	and.w	r3, r3, #32
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00f      	beq.n	8004554 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004534:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004538:	f003 0320 	and.w	r3, r3, #32
 800453c:	2b00      	cmp	r3, #0
 800453e:	d009      	beq.n	8004554 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004544:	2b00      	cmp	r3, #0
 8004546:	f000 82ae 	beq.w	8004aa6 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	4798      	blx	r3
      }
      return;
 8004552:	e2a8      	b.n	8004aa6 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004554:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 8117 	beq.w	800478c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800455e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	2b00      	cmp	r3, #0
 8004568:	d106      	bne.n	8004578 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800456a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800456e:	4b85      	ldr	r3, [pc, #532]	@ (8004784 <HAL_UART_IRQHandler+0x298>)
 8004570:	4013      	ands	r3, r2
 8004572:	2b00      	cmp	r3, #0
 8004574:	f000 810a 	beq.w	800478c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b00      	cmp	r3, #0
 8004582:	d011      	beq.n	80045a8 <HAL_UART_IRQHandler+0xbc>
 8004584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800458c:	2b00      	cmp	r3, #0
 800458e:	d00b      	beq.n	80045a8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2201      	movs	r2, #1
 8004596:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800459e:	f043 0201 	orr.w	r2, r3, #1
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80045a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d011      	beq.n	80045d8 <HAL_UART_IRQHandler+0xec>
 80045b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80045b8:	f003 0301 	and.w	r3, r3, #1
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00b      	beq.n	80045d8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2202      	movs	r2, #2
 80045c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045ce:	f043 0204 	orr.w	r2, r3, #4
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80045d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045dc:	f003 0304 	and.w	r3, r3, #4
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d011      	beq.n	8004608 <HAL_UART_IRQHandler+0x11c>
 80045e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80045e8:	f003 0301 	and.w	r3, r3, #1
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d00b      	beq.n	8004608 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2204      	movs	r2, #4
 80045f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045fe:	f043 0202 	orr.w	r2, r3, #2
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800460c:	f003 0308 	and.w	r3, r3, #8
 8004610:	2b00      	cmp	r3, #0
 8004612:	d017      	beq.n	8004644 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004618:	f003 0320 	and.w	r3, r3, #32
 800461c:	2b00      	cmp	r3, #0
 800461e:	d105      	bne.n	800462c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004620:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004624:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00b      	beq.n	8004644 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2208      	movs	r2, #8
 8004632:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800463a:	f043 0208 	orr.w	r2, r3, #8
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004648:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800464c:	2b00      	cmp	r3, #0
 800464e:	d012      	beq.n	8004676 <HAL_UART_IRQHandler+0x18a>
 8004650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004654:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00c      	beq.n	8004676 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004664:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800466c:	f043 0220 	orr.w	r2, r3, #32
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 8214 	beq.w	8004aaa <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004686:	f003 0320 	and.w	r3, r3, #32
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00d      	beq.n	80046aa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800468e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004692:	f003 0320 	and.w	r3, r3, #32
 8004696:	2b00      	cmp	r3, #0
 8004698:	d007      	beq.n	80046aa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d003      	beq.n	80046aa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046be:	2b40      	cmp	r3, #64	@ 0x40
 80046c0:	d005      	beq.n	80046ce <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80046c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80046c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d04f      	beq.n	800476e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 ff3c 	bl	800554c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046de:	2b40      	cmp	r3, #64	@ 0x40
 80046e0:	d141      	bne.n	8004766 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	3308      	adds	r3, #8
 80046e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80046f0:	e853 3f00 	ldrex	r3, [r3]
 80046f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80046f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80046fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004700:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	3308      	adds	r3, #8
 800470a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800470e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004712:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004716:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800471a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800471e:	e841 2300 	strex	r3, r2, [r1]
 8004722:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1d9      	bne.n	80046e2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004732:	2b00      	cmp	r3, #0
 8004734:	d013      	beq.n	800475e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800473a:	4a13      	ldr	r2, [pc, #76]	@ (8004788 <HAL_UART_IRQHandler+0x29c>)
 800473c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004742:	4618      	mov	r0, r3
 8004744:	f7fd fc17 	bl	8001f76 <HAL_DMA_Abort_IT>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d017      	beq.n	800477e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004758:	4610      	mov	r0, r2
 800475a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800475c:	e00f      	b.n	800477e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f9ae 	bl	8004ac0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004764:	e00b      	b.n	800477e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f9aa 	bl	8004ac0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800476c:	e007      	b.n	800477e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 f9a6 	bl	8004ac0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800477c:	e195      	b.n	8004aaa <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800477e:	bf00      	nop
    return;
 8004780:	e193      	b.n	8004aaa <HAL_UART_IRQHandler+0x5be>
 8004782:	bf00      	nop
 8004784:	04000120 	.word	0x04000120
 8004788:	08005615 	.word	0x08005615

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004790:	2b01      	cmp	r3, #1
 8004792:	f040 814e 	bne.w	8004a32 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800479a:	f003 0310 	and.w	r3, r3, #16
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 8147 	beq.w	8004a32 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80047a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047a8:	f003 0310 	and.w	r3, r3, #16
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 8140 	beq.w	8004a32 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2210      	movs	r2, #16
 80047b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c4:	2b40      	cmp	r3, #64	@ 0x40
 80047c6:	f040 80b8 	bne.w	800493a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80047d6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f000 8167 	beq.w	8004aae <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80047e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80047ea:	429a      	cmp	r2, r3
 80047ec:	f080 815f 	bcs.w	8004aae <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80047f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0320 	and.w	r3, r3, #32
 8004806:	2b00      	cmp	r3, #0
 8004808:	f040 8086 	bne.w	8004918 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004814:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004818:	e853 3f00 	ldrex	r3, [r3]
 800481c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004820:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004828:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	461a      	mov	r2, r3
 8004832:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004836:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800483a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004842:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004846:	e841 2300 	strex	r3, r2, [r1]
 800484a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800484e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1da      	bne.n	800480c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3308      	adds	r3, #8
 800485c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800485e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004860:	e853 3f00 	ldrex	r3, [r3]
 8004864:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004866:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004868:	f023 0301 	bic.w	r3, r3, #1
 800486c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	3308      	adds	r3, #8
 8004876:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800487a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800487e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004880:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004882:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004886:	e841 2300 	strex	r3, r2, [r1]
 800488a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800488c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1e1      	bne.n	8004856 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	3308      	adds	r3, #8
 8004898:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800489c:	e853 3f00 	ldrex	r3, [r3]
 80048a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80048a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	3308      	adds	r3, #8
 80048b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80048b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80048b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80048bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80048be:	e841 2300 	strex	r3, r2, [r1]
 80048c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80048c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1e3      	bne.n	8004892 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2220      	movs	r2, #32
 80048ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048e0:	e853 3f00 	ldrex	r3, [r3]
 80048e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80048e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048e8:	f023 0310 	bic.w	r3, r3, #16
 80048ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	461a      	mov	r2, r3
 80048f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80048fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004900:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1e4      	bne.n	80048d8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004912:	4618      	mov	r0, r3
 8004914:	f7fd faf1 	bl	8001efa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2202      	movs	r2, #2
 800491c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800492a:	b29b      	uxth	r3, r3
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	b29b      	uxth	r3, r3
 8004930:	4619      	mov	r1, r3
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f8ce 	bl	8004ad4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004938:	e0b9      	b.n	8004aae <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004946:	b29b      	uxth	r3, r3
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004954:	b29b      	uxth	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 80ab 	beq.w	8004ab2 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800495c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004960:	2b00      	cmp	r3, #0
 8004962:	f000 80a6 	beq.w	8004ab2 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496e:	e853 3f00 	ldrex	r3, [r3]
 8004972:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004976:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800497a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	461a      	mov	r2, r3
 8004984:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004988:	647b      	str	r3, [r7, #68]	@ 0x44
 800498a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800498e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004990:	e841 2300 	strex	r3, r2, [r1]
 8004994:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1e4      	bne.n	8004966 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	3308      	adds	r3, #8
 80049a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a6:	e853 3f00 	ldrex	r3, [r3]
 80049aa:	623b      	str	r3, [r7, #32]
   return(result);
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	f023 0301 	bic.w	r3, r3, #1
 80049b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	3308      	adds	r3, #8
 80049bc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80049c0:	633a      	str	r2, [r7, #48]	@ 0x30
 80049c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049c8:	e841 2300 	strex	r3, r2, [r1]
 80049cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80049ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1e3      	bne.n	800499c <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2220      	movs	r2, #32
 80049d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	e853 3f00 	ldrex	r3, [r3]
 80049f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f023 0310 	bic.w	r3, r3, #16
 80049fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	461a      	mov	r2, r3
 8004a06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a0a:	61fb      	str	r3, [r7, #28]
 8004a0c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0e:	69b9      	ldr	r1, [r7, #24]
 8004a10:	69fa      	ldr	r2, [r7, #28]
 8004a12:	e841 2300 	strex	r3, r2, [r1]
 8004a16:	617b      	str	r3, [r7, #20]
   return(result);
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1e4      	bne.n	80049e8 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2202      	movs	r2, #2
 8004a22:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004a28:	4619      	mov	r1, r3
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f852 	bl	8004ad4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004a30:	e03f      	b.n	8004ab2 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d00e      	beq.n	8004a5c <HAL_UART_IRQHandler+0x570>
 8004a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d008      	beq.n	8004a5c <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004a52:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f001 f895 	bl	8005b84 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004a5a:	e02d      	b.n	8004ab8 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004a5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00e      	beq.n	8004a86 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004a68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d008      	beq.n	8004a86 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d01c      	beq.n	8004ab6 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	4798      	blx	r3
    }
    return;
 8004a84:	e017      	b.n	8004ab6 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d012      	beq.n	8004ab8 <HAL_UART_IRQHandler+0x5cc>
 8004a92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00c      	beq.n	8004ab8 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 fe89 	bl	80057b6 <UART_EndTransmit_IT>
    return;
 8004aa4:	e008      	b.n	8004ab8 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004aa6:	bf00      	nop
 8004aa8:	e006      	b.n	8004ab8 <HAL_UART_IRQHandler+0x5cc>
    return;
 8004aaa:	bf00      	nop
 8004aac:	e004      	b.n	8004ab8 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004aae:	bf00      	nop
 8004ab0:	e002      	b.n	8004ab8 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004ab2:	bf00      	nop
 8004ab4:	e000      	b.n	8004ab8 <HAL_UART_IRQHandler+0x5cc>
    return;
 8004ab6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004ab8:	37e8      	adds	r7, #232	@ 0xe8
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop

08004ac0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	460b      	mov	r3, r1
 8004ade:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ae0:	bf00      	nop
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004aec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004af0:	b08a      	sub	sp, #40	@ 0x28
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	689a      	ldr	r2, [r3, #8]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	431a      	orrs	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	431a      	orrs	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	69db      	ldr	r3, [r3, #28]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	4ba4      	ldr	r3, [pc, #656]	@ (8004dac <UART_SetConfig+0x2c0>)
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	6812      	ldr	r2, [r2, #0]
 8004b22:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b24:	430b      	orrs	r3, r1
 8004b26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	68da      	ldr	r2, [r3, #12]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a99      	ldr	r2, [pc, #612]	@ (8004db0 <UART_SetConfig+0x2c4>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d004      	beq.n	8004b58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b54:	4313      	orrs	r3, r2
 8004b56:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a90      	ldr	r2, [pc, #576]	@ (8004db4 <UART_SetConfig+0x2c8>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d126      	bne.n	8004bc4 <UART_SetConfig+0xd8>
 8004b76:	4b90      	ldr	r3, [pc, #576]	@ (8004db8 <UART_SetConfig+0x2cc>)
 8004b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b7c:	f003 0303 	and.w	r3, r3, #3
 8004b80:	2b03      	cmp	r3, #3
 8004b82:	d81b      	bhi.n	8004bbc <UART_SetConfig+0xd0>
 8004b84:	a201      	add	r2, pc, #4	@ (adr r2, 8004b8c <UART_SetConfig+0xa0>)
 8004b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b8a:	bf00      	nop
 8004b8c:	08004b9d 	.word	0x08004b9d
 8004b90:	08004bad 	.word	0x08004bad
 8004b94:	08004ba5 	.word	0x08004ba5
 8004b98:	08004bb5 	.word	0x08004bb5
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ba2:	e116      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004baa:	e112      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004bac:	2304      	movs	r3, #4
 8004bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bb2:	e10e      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004bb4:	2308      	movs	r3, #8
 8004bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bba:	e10a      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004bbc:	2310      	movs	r3, #16
 8004bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bc2:	e106      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a7c      	ldr	r2, [pc, #496]	@ (8004dbc <UART_SetConfig+0x2d0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d138      	bne.n	8004c40 <UART_SetConfig+0x154>
 8004bce:	4b7a      	ldr	r3, [pc, #488]	@ (8004db8 <UART_SetConfig+0x2cc>)
 8004bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd4:	f003 030c 	and.w	r3, r3, #12
 8004bd8:	2b0c      	cmp	r3, #12
 8004bda:	d82d      	bhi.n	8004c38 <UART_SetConfig+0x14c>
 8004bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8004be4 <UART_SetConfig+0xf8>)
 8004bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be2:	bf00      	nop
 8004be4:	08004c19 	.word	0x08004c19
 8004be8:	08004c39 	.word	0x08004c39
 8004bec:	08004c39 	.word	0x08004c39
 8004bf0:	08004c39 	.word	0x08004c39
 8004bf4:	08004c29 	.word	0x08004c29
 8004bf8:	08004c39 	.word	0x08004c39
 8004bfc:	08004c39 	.word	0x08004c39
 8004c00:	08004c39 	.word	0x08004c39
 8004c04:	08004c21 	.word	0x08004c21
 8004c08:	08004c39 	.word	0x08004c39
 8004c0c:	08004c39 	.word	0x08004c39
 8004c10:	08004c39 	.word	0x08004c39
 8004c14:	08004c31 	.word	0x08004c31
 8004c18:	2300      	movs	r3, #0
 8004c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c1e:	e0d8      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c20:	2302      	movs	r3, #2
 8004c22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c26:	e0d4      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c28:	2304      	movs	r3, #4
 8004c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c2e:	e0d0      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c30:	2308      	movs	r3, #8
 8004c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c36:	e0cc      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c38:	2310      	movs	r3, #16
 8004c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c3e:	e0c8      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a5e      	ldr	r2, [pc, #376]	@ (8004dc0 <UART_SetConfig+0x2d4>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d125      	bne.n	8004c96 <UART_SetConfig+0x1aa>
 8004c4a:	4b5b      	ldr	r3, [pc, #364]	@ (8004db8 <UART_SetConfig+0x2cc>)
 8004c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004c54:	2b30      	cmp	r3, #48	@ 0x30
 8004c56:	d016      	beq.n	8004c86 <UART_SetConfig+0x19a>
 8004c58:	2b30      	cmp	r3, #48	@ 0x30
 8004c5a:	d818      	bhi.n	8004c8e <UART_SetConfig+0x1a2>
 8004c5c:	2b20      	cmp	r3, #32
 8004c5e:	d00a      	beq.n	8004c76 <UART_SetConfig+0x18a>
 8004c60:	2b20      	cmp	r3, #32
 8004c62:	d814      	bhi.n	8004c8e <UART_SetConfig+0x1a2>
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d002      	beq.n	8004c6e <UART_SetConfig+0x182>
 8004c68:	2b10      	cmp	r3, #16
 8004c6a:	d008      	beq.n	8004c7e <UART_SetConfig+0x192>
 8004c6c:	e00f      	b.n	8004c8e <UART_SetConfig+0x1a2>
 8004c6e:	2300      	movs	r3, #0
 8004c70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c74:	e0ad      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c76:	2302      	movs	r3, #2
 8004c78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c7c:	e0a9      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c7e:	2304      	movs	r3, #4
 8004c80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c84:	e0a5      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c86:	2308      	movs	r3, #8
 8004c88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c8c:	e0a1      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c8e:	2310      	movs	r3, #16
 8004c90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c94:	e09d      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a4a      	ldr	r2, [pc, #296]	@ (8004dc4 <UART_SetConfig+0x2d8>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d125      	bne.n	8004cec <UART_SetConfig+0x200>
 8004ca0:	4b45      	ldr	r3, [pc, #276]	@ (8004db8 <UART_SetConfig+0x2cc>)
 8004ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ca6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004caa:	2bc0      	cmp	r3, #192	@ 0xc0
 8004cac:	d016      	beq.n	8004cdc <UART_SetConfig+0x1f0>
 8004cae:	2bc0      	cmp	r3, #192	@ 0xc0
 8004cb0:	d818      	bhi.n	8004ce4 <UART_SetConfig+0x1f8>
 8004cb2:	2b80      	cmp	r3, #128	@ 0x80
 8004cb4:	d00a      	beq.n	8004ccc <UART_SetConfig+0x1e0>
 8004cb6:	2b80      	cmp	r3, #128	@ 0x80
 8004cb8:	d814      	bhi.n	8004ce4 <UART_SetConfig+0x1f8>
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <UART_SetConfig+0x1d8>
 8004cbe:	2b40      	cmp	r3, #64	@ 0x40
 8004cc0:	d008      	beq.n	8004cd4 <UART_SetConfig+0x1e8>
 8004cc2:	e00f      	b.n	8004ce4 <UART_SetConfig+0x1f8>
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cca:	e082      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004ccc:	2302      	movs	r3, #2
 8004cce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cd2:	e07e      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004cd4:	2304      	movs	r3, #4
 8004cd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cda:	e07a      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004cdc:	2308      	movs	r3, #8
 8004cde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ce2:	e076      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004ce4:	2310      	movs	r3, #16
 8004ce6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cea:	e072      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a35      	ldr	r2, [pc, #212]	@ (8004dc8 <UART_SetConfig+0x2dc>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d12a      	bne.n	8004d4c <UART_SetConfig+0x260>
 8004cf6:	4b30      	ldr	r3, [pc, #192]	@ (8004db8 <UART_SetConfig+0x2cc>)
 8004cf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cfc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d04:	d01a      	beq.n	8004d3c <UART_SetConfig+0x250>
 8004d06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d0a:	d81b      	bhi.n	8004d44 <UART_SetConfig+0x258>
 8004d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d10:	d00c      	beq.n	8004d2c <UART_SetConfig+0x240>
 8004d12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d16:	d815      	bhi.n	8004d44 <UART_SetConfig+0x258>
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d003      	beq.n	8004d24 <UART_SetConfig+0x238>
 8004d1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d20:	d008      	beq.n	8004d34 <UART_SetConfig+0x248>
 8004d22:	e00f      	b.n	8004d44 <UART_SetConfig+0x258>
 8004d24:	2300      	movs	r3, #0
 8004d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d2a:	e052      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d32:	e04e      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004d34:	2304      	movs	r3, #4
 8004d36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d3a:	e04a      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004d3c:	2308      	movs	r3, #8
 8004d3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d42:	e046      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004d44:	2310      	movs	r3, #16
 8004d46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d4a:	e042      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a17      	ldr	r2, [pc, #92]	@ (8004db0 <UART_SetConfig+0x2c4>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d13a      	bne.n	8004dcc <UART_SetConfig+0x2e0>
 8004d56:	4b18      	ldr	r3, [pc, #96]	@ (8004db8 <UART_SetConfig+0x2cc>)
 8004d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004d60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d64:	d01a      	beq.n	8004d9c <UART_SetConfig+0x2b0>
 8004d66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d6a:	d81b      	bhi.n	8004da4 <UART_SetConfig+0x2b8>
 8004d6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d70:	d00c      	beq.n	8004d8c <UART_SetConfig+0x2a0>
 8004d72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d76:	d815      	bhi.n	8004da4 <UART_SetConfig+0x2b8>
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <UART_SetConfig+0x298>
 8004d7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d80:	d008      	beq.n	8004d94 <UART_SetConfig+0x2a8>
 8004d82:	e00f      	b.n	8004da4 <UART_SetConfig+0x2b8>
 8004d84:	2300      	movs	r3, #0
 8004d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d8a:	e022      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d92:	e01e      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004d94:	2304      	movs	r3, #4
 8004d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d9a:	e01a      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004d9c:	2308      	movs	r3, #8
 8004d9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004da2:	e016      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004da4:	2310      	movs	r3, #16
 8004da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004daa:	e012      	b.n	8004dd2 <UART_SetConfig+0x2e6>
 8004dac:	efff69f3 	.word	0xefff69f3
 8004db0:	40008000 	.word	0x40008000
 8004db4:	40013800 	.word	0x40013800
 8004db8:	40021000 	.word	0x40021000
 8004dbc:	40004400 	.word	0x40004400
 8004dc0:	40004800 	.word	0x40004800
 8004dc4:	40004c00 	.word	0x40004c00
 8004dc8:	40005000 	.word	0x40005000
 8004dcc:	2310      	movs	r3, #16
 8004dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a9f      	ldr	r2, [pc, #636]	@ (8005054 <UART_SetConfig+0x568>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d17a      	bne.n	8004ed2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ddc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004de0:	2b08      	cmp	r3, #8
 8004de2:	d824      	bhi.n	8004e2e <UART_SetConfig+0x342>
 8004de4:	a201      	add	r2, pc, #4	@ (adr r2, 8004dec <UART_SetConfig+0x300>)
 8004de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dea:	bf00      	nop
 8004dec:	08004e11 	.word	0x08004e11
 8004df0:	08004e2f 	.word	0x08004e2f
 8004df4:	08004e19 	.word	0x08004e19
 8004df8:	08004e2f 	.word	0x08004e2f
 8004dfc:	08004e1f 	.word	0x08004e1f
 8004e00:	08004e2f 	.word	0x08004e2f
 8004e04:	08004e2f 	.word	0x08004e2f
 8004e08:	08004e2f 	.word	0x08004e2f
 8004e0c:	08004e27 	.word	0x08004e27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e10:	f7fe f9e8 	bl	80031e4 <HAL_RCC_GetPCLK1Freq>
 8004e14:	61f8      	str	r0, [r7, #28]
        break;
 8004e16:	e010      	b.n	8004e3a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e18:	4b8f      	ldr	r3, [pc, #572]	@ (8005058 <UART_SetConfig+0x56c>)
 8004e1a:	61fb      	str	r3, [r7, #28]
        break;
 8004e1c:	e00d      	b.n	8004e3a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e1e:	f7fe f949 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 8004e22:	61f8      	str	r0, [r7, #28]
        break;
 8004e24:	e009      	b.n	8004e3a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e2a:	61fb      	str	r3, [r7, #28]
        break;
 8004e2c:	e005      	b.n	8004e3a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004e38:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f000 80fb 	beq.w	8005038 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	4613      	mov	r3, r2
 8004e48:	005b      	lsls	r3, r3, #1
 8004e4a:	4413      	add	r3, r2
 8004e4c:	69fa      	ldr	r2, [r7, #28]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d305      	bcc.n	8004e5e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e58:	69fa      	ldr	r2, [r7, #28]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d903      	bls.n	8004e66 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004e64:	e0e8      	b.n	8005038 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	461c      	mov	r4, r3
 8004e6c:	4615      	mov	r5, r2
 8004e6e:	f04f 0200 	mov.w	r2, #0
 8004e72:	f04f 0300 	mov.w	r3, #0
 8004e76:	022b      	lsls	r3, r5, #8
 8004e78:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004e7c:	0222      	lsls	r2, r4, #8
 8004e7e:	68f9      	ldr	r1, [r7, #12]
 8004e80:	6849      	ldr	r1, [r1, #4]
 8004e82:	0849      	lsrs	r1, r1, #1
 8004e84:	2000      	movs	r0, #0
 8004e86:	4688      	mov	r8, r1
 8004e88:	4681      	mov	r9, r0
 8004e8a:	eb12 0a08 	adds.w	sl, r2, r8
 8004e8e:	eb43 0b09 	adc.w	fp, r3, r9
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	603b      	str	r3, [r7, #0]
 8004e9a:	607a      	str	r2, [r7, #4]
 8004e9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ea0:	4650      	mov	r0, sl
 8004ea2:	4659      	mov	r1, fp
 8004ea4:	f7fb fef0 	bl	8000c88 <__aeabi_uldivmod>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	4613      	mov	r3, r2
 8004eae:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eb6:	d308      	bcc.n	8004eca <UART_SetConfig+0x3de>
 8004eb8:	69bb      	ldr	r3, [r7, #24]
 8004eba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ebe:	d204      	bcs.n	8004eca <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	60da      	str	r2, [r3, #12]
 8004ec8:	e0b6      	b.n	8005038 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004ed0:	e0b2      	b.n	8005038 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004eda:	d15e      	bne.n	8004f9a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004edc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ee0:	2b08      	cmp	r3, #8
 8004ee2:	d828      	bhi.n	8004f36 <UART_SetConfig+0x44a>
 8004ee4:	a201      	add	r2, pc, #4	@ (adr r2, 8004eec <UART_SetConfig+0x400>)
 8004ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eea:	bf00      	nop
 8004eec:	08004f11 	.word	0x08004f11
 8004ef0:	08004f19 	.word	0x08004f19
 8004ef4:	08004f21 	.word	0x08004f21
 8004ef8:	08004f37 	.word	0x08004f37
 8004efc:	08004f27 	.word	0x08004f27
 8004f00:	08004f37 	.word	0x08004f37
 8004f04:	08004f37 	.word	0x08004f37
 8004f08:	08004f37 	.word	0x08004f37
 8004f0c:	08004f2f 	.word	0x08004f2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f10:	f7fe f968 	bl	80031e4 <HAL_RCC_GetPCLK1Freq>
 8004f14:	61f8      	str	r0, [r7, #28]
        break;
 8004f16:	e014      	b.n	8004f42 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f18:	f7fe f97a 	bl	8003210 <HAL_RCC_GetPCLK2Freq>
 8004f1c:	61f8      	str	r0, [r7, #28]
        break;
 8004f1e:	e010      	b.n	8004f42 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f20:	4b4d      	ldr	r3, [pc, #308]	@ (8005058 <UART_SetConfig+0x56c>)
 8004f22:	61fb      	str	r3, [r7, #28]
        break;
 8004f24:	e00d      	b.n	8004f42 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f26:	f7fe f8c5 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 8004f2a:	61f8      	str	r0, [r7, #28]
        break;
 8004f2c:	e009      	b.n	8004f42 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f32:	61fb      	str	r3, [r7, #28]
        break;
 8004f34:	e005      	b.n	8004f42 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004f36:	2300      	movs	r3, #0
 8004f38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f40:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d077      	beq.n	8005038 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	005a      	lsls	r2, r3, #1
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	085b      	lsrs	r3, r3, #1
 8004f52:	441a      	add	r2, r3
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f5c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	2b0f      	cmp	r3, #15
 8004f62:	d916      	bls.n	8004f92 <UART_SetConfig+0x4a6>
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f6a:	d212      	bcs.n	8004f92 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	f023 030f 	bic.w	r3, r3, #15
 8004f74:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	085b      	lsrs	r3, r3, #1
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	f003 0307 	and.w	r3, r3, #7
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	8afb      	ldrh	r3, [r7, #22]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	8afa      	ldrh	r2, [r7, #22]
 8004f8e:	60da      	str	r2, [r3, #12]
 8004f90:	e052      	b.n	8005038 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004f98:	e04e      	b.n	8005038 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f9a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f9e:	2b08      	cmp	r3, #8
 8004fa0:	d827      	bhi.n	8004ff2 <UART_SetConfig+0x506>
 8004fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8004fa8 <UART_SetConfig+0x4bc>)
 8004fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa8:	08004fcd 	.word	0x08004fcd
 8004fac:	08004fd5 	.word	0x08004fd5
 8004fb0:	08004fdd 	.word	0x08004fdd
 8004fb4:	08004ff3 	.word	0x08004ff3
 8004fb8:	08004fe3 	.word	0x08004fe3
 8004fbc:	08004ff3 	.word	0x08004ff3
 8004fc0:	08004ff3 	.word	0x08004ff3
 8004fc4:	08004ff3 	.word	0x08004ff3
 8004fc8:	08004feb 	.word	0x08004feb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fcc:	f7fe f90a 	bl	80031e4 <HAL_RCC_GetPCLK1Freq>
 8004fd0:	61f8      	str	r0, [r7, #28]
        break;
 8004fd2:	e014      	b.n	8004ffe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fd4:	f7fe f91c 	bl	8003210 <HAL_RCC_GetPCLK2Freq>
 8004fd8:	61f8      	str	r0, [r7, #28]
        break;
 8004fda:	e010      	b.n	8004ffe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8005058 <UART_SetConfig+0x56c>)
 8004fde:	61fb      	str	r3, [r7, #28]
        break;
 8004fe0:	e00d      	b.n	8004ffe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fe2:	f7fe f867 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 8004fe6:	61f8      	str	r0, [r7, #28]
        break;
 8004fe8:	e009      	b.n	8004ffe <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fee:	61fb      	str	r3, [r7, #28]
        break;
 8004ff0:	e005      	b.n	8004ffe <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ffc:	bf00      	nop
    }

    if (pclk != 0U)
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d019      	beq.n	8005038 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	085a      	lsrs	r2, r3, #1
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	441a      	add	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	fbb2 f3f3 	udiv	r3, r2, r3
 8005016:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	2b0f      	cmp	r3, #15
 800501c:	d909      	bls.n	8005032 <UART_SetConfig+0x546>
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005024:	d205      	bcs.n	8005032 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	b29a      	uxth	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	60da      	str	r2, [r3, #12]
 8005030:	e002      	b.n	8005038 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005044:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005048:	4618      	mov	r0, r3
 800504a:	3728      	adds	r7, #40	@ 0x28
 800504c:	46bd      	mov	sp, r7
 800504e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005052:	bf00      	nop
 8005054:	40008000 	.word	0x40008000
 8005058:	00f42400 	.word	0x00f42400

0800505c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005068:	f003 0308 	and.w	r3, r3, #8
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00a      	beq.n	8005086 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00a      	beq.n	80050a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ac:	f003 0302 	and.w	r3, r3, #2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00a      	beq.n	80050ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	430a      	orrs	r2, r1
 80050c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ce:	f003 0304 	and.w	r3, r3, #4
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00a      	beq.n	80050ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	430a      	orrs	r2, r1
 80050ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f0:	f003 0310 	and.w	r3, r3, #16
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00a      	beq.n	800510e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005112:	f003 0320 	and.w	r3, r3, #32
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00a      	beq.n	8005130 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	430a      	orrs	r2, r1
 800512e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005138:	2b00      	cmp	r3, #0
 800513a:	d01a      	beq.n	8005172 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	430a      	orrs	r2, r1
 8005150:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005156:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800515a:	d10a      	bne.n	8005172 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00a      	beq.n	8005194 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	430a      	orrs	r2, r1
 8005192:	605a      	str	r2, [r3, #4]
  }
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b098      	sub	sp, #96	@ 0x60
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80051b0:	f7fc fd86 	bl	8001cc0 <HAL_GetTick>
 80051b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 0308 	and.w	r3, r3, #8
 80051c0:	2b08      	cmp	r3, #8
 80051c2:	d12e      	bne.n	8005222 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80051c8:	9300      	str	r3, [sp, #0]
 80051ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051cc:	2200      	movs	r2, #0
 80051ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f88c 	bl	80052f0 <UART_WaitOnFlagUntilTimeout>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d021      	beq.n	8005222 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051e6:	e853 3f00 	ldrex	r3, [r3]
 80051ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80051ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	461a      	mov	r2, r3
 80051fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80051fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005200:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005202:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005204:	e841 2300 	strex	r3, r2, [r1]
 8005208:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800520a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1e6      	bne.n	80051de <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2220      	movs	r2, #32
 8005214:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e062      	b.n	80052e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0304 	and.w	r3, r3, #4
 800522c:	2b04      	cmp	r3, #4
 800522e:	d149      	bne.n	80052c4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005230:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005234:	9300      	str	r3, [sp, #0]
 8005236:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005238:	2200      	movs	r2, #0
 800523a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f856 	bl	80052f0 <UART_WaitOnFlagUntilTimeout>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d03c      	beq.n	80052c4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	e853 3f00 	ldrex	r3, [r3]
 8005256:	623b      	str	r3, [r7, #32]
   return(result);
 8005258:	6a3b      	ldr	r3, [r7, #32]
 800525a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800525e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	461a      	mov	r2, r3
 8005266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005268:	633b      	str	r3, [r7, #48]	@ 0x30
 800526a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800526e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005270:	e841 2300 	strex	r3, r2, [r1]
 8005274:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1e6      	bne.n	800524a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	3308      	adds	r3, #8
 8005282:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	e853 3f00 	ldrex	r3, [r3]
 800528a:	60fb      	str	r3, [r7, #12]
   return(result);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f023 0301 	bic.w	r3, r3, #1
 8005292:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	3308      	adds	r3, #8
 800529a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800529c:	61fa      	str	r2, [r7, #28]
 800529e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a0:	69b9      	ldr	r1, [r7, #24]
 80052a2:	69fa      	ldr	r2, [r7, #28]
 80052a4:	e841 2300 	strex	r3, r2, [r1]
 80052a8:	617b      	str	r3, [r7, #20]
   return(result);
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d1e5      	bne.n	800527c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2220      	movs	r2, #32
 80052b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e011      	b.n	80052e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2220      	movs	r2, #32
 80052c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2220      	movs	r2, #32
 80052ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3758      	adds	r7, #88	@ 0x58
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	603b      	str	r3, [r7, #0]
 80052fc:	4613      	mov	r3, r2
 80052fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005300:	e049      	b.n	8005396 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005308:	d045      	beq.n	8005396 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800530a:	f7fc fcd9 	bl	8001cc0 <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	429a      	cmp	r2, r3
 8005318:	d302      	bcc.n	8005320 <UART_WaitOnFlagUntilTimeout+0x30>
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e048      	b.n	80053b6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0304 	and.w	r3, r3, #4
 800532e:	2b00      	cmp	r3, #0
 8005330:	d031      	beq.n	8005396 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	69db      	ldr	r3, [r3, #28]
 8005338:	f003 0308 	and.w	r3, r3, #8
 800533c:	2b08      	cmp	r3, #8
 800533e:	d110      	bne.n	8005362 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2208      	movs	r2, #8
 8005346:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	f000 f8ff 	bl	800554c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2208      	movs	r2, #8
 8005352:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e029      	b.n	80053b6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800536c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005370:	d111      	bne.n	8005396 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800537a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f000 f8e5 	bl	800554c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2220      	movs	r2, #32
 8005386:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e00f      	b.n	80053b6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	69da      	ldr	r2, [r3, #28]
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	4013      	ands	r3, r2
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	bf0c      	ite	eq
 80053a6:	2301      	moveq	r3, #1
 80053a8:	2300      	movne	r3, #0
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	461a      	mov	r2, r3
 80053ae:	79fb      	ldrb	r3, [r7, #7]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d0a6      	beq.n	8005302 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b097      	sub	sp, #92	@ 0x5c
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	4613      	mov	r3, r2
 80053cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	68ba      	ldr	r2, [r7, #8]
 80053d2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	88fa      	ldrh	r2, [r7, #6]
 80053d8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	88fa      	ldrh	r2, [r7, #6]
 80053e0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053f2:	d10e      	bne.n	8005412 <UART_Start_Receive_IT+0x52>
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d105      	bne.n	8005408 <UART_Start_Receive_IT+0x48>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005402:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005406:	e02d      	b.n	8005464 <UART_Start_Receive_IT+0xa4>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	22ff      	movs	r2, #255	@ 0xff
 800540c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005410:	e028      	b.n	8005464 <UART_Start_Receive_IT+0xa4>
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10d      	bne.n	8005436 <UART_Start_Receive_IT+0x76>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d104      	bne.n	800542c <UART_Start_Receive_IT+0x6c>
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	22ff      	movs	r2, #255	@ 0xff
 8005426:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800542a:	e01b      	b.n	8005464 <UART_Start_Receive_IT+0xa4>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	227f      	movs	r2, #127	@ 0x7f
 8005430:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005434:	e016      	b.n	8005464 <UART_Start_Receive_IT+0xa4>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800543e:	d10d      	bne.n	800545c <UART_Start_Receive_IT+0x9c>
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d104      	bne.n	8005452 <UART_Start_Receive_IT+0x92>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	227f      	movs	r2, #127	@ 0x7f
 800544c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005450:	e008      	b.n	8005464 <UART_Start_Receive_IT+0xa4>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	223f      	movs	r2, #63	@ 0x3f
 8005456:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800545a:	e003      	b.n	8005464 <UART_Start_Receive_IT+0xa4>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2222      	movs	r2, #34	@ 0x22
 8005470:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3308      	adds	r3, #8
 800547a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800547e:	e853 3f00 	ldrex	r3, [r3]
 8005482:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005486:	f043 0301 	orr.w	r3, r3, #1
 800548a:	657b      	str	r3, [r7, #84]	@ 0x54
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3308      	adds	r3, #8
 8005492:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005494:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005496:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005498:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800549a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800549c:	e841 2300 	strex	r3, r2, [r1]
 80054a0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80054a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1e5      	bne.n	8005474 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054b0:	d107      	bne.n	80054c2 <UART_Start_Receive_IT+0x102>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d103      	bne.n	80054c2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	4a21      	ldr	r2, [pc, #132]	@ (8005544 <UART_Start_Receive_IT+0x184>)
 80054be:	669a      	str	r2, [r3, #104]	@ 0x68
 80054c0:	e002      	b.n	80054c8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	4a20      	ldr	r2, [pc, #128]	@ (8005548 <UART_Start_Receive_IT+0x188>)
 80054c6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d019      	beq.n	8005504 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d8:	e853 3f00 	ldrex	r3, [r3]
 80054dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80054e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	461a      	mov	r2, r3
 80054ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80054f0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054f6:	e841 2300 	strex	r3, r2, [r1]
 80054fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80054fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1e6      	bne.n	80054d0 <UART_Start_Receive_IT+0x110>
 8005502:	e018      	b.n	8005536 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	e853 3f00 	ldrex	r3, [r3]
 8005510:	613b      	str	r3, [r7, #16]
   return(result);
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	f043 0320 	orr.w	r3, r3, #32
 8005518:	653b      	str	r3, [r7, #80]	@ 0x50
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	461a      	mov	r2, r3
 8005520:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005522:	623b      	str	r3, [r7, #32]
 8005524:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005526:	69f9      	ldr	r1, [r7, #28]
 8005528:	6a3a      	ldr	r2, [r7, #32]
 800552a:	e841 2300 	strex	r3, r2, [r1]
 800552e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1e6      	bne.n	8005504 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	375c      	adds	r7, #92	@ 0x5c
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	080059c9 	.word	0x080059c9
 8005548:	0800580d 	.word	0x0800580d

0800554c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800554c:	b480      	push	{r7}
 800554e:	b095      	sub	sp, #84	@ 0x54
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800555c:	e853 3f00 	ldrex	r3, [r3]
 8005560:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005564:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005568:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	461a      	mov	r2, r3
 8005570:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005572:	643b      	str	r3, [r7, #64]	@ 0x40
 8005574:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005576:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005578:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800557a:	e841 2300 	strex	r3, r2, [r1]
 800557e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1e6      	bne.n	8005554 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	3308      	adds	r3, #8
 800558c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558e:	6a3b      	ldr	r3, [r7, #32]
 8005590:	e853 3f00 	ldrex	r3, [r3]
 8005594:	61fb      	str	r3, [r7, #28]
   return(result);
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	f023 0301 	bic.w	r3, r3, #1
 800559c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	3308      	adds	r3, #8
 80055a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055ae:	e841 2300 	strex	r3, r2, [r1]
 80055b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1e5      	bne.n	8005586 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d118      	bne.n	80055f4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	e853 3f00 	ldrex	r3, [r3]
 80055ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f023 0310 	bic.w	r3, r3, #16
 80055d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	461a      	mov	r2, r3
 80055de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055e0:	61bb      	str	r3, [r7, #24]
 80055e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e4:	6979      	ldr	r1, [r7, #20]
 80055e6:	69ba      	ldr	r2, [r7, #24]
 80055e8:	e841 2300 	strex	r3, r2, [r1]
 80055ec:	613b      	str	r3, [r7, #16]
   return(result);
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1e6      	bne.n	80055c2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2220      	movs	r2, #32
 80055f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005608:	bf00      	nop
 800560a:	3754      	adds	r7, #84	@ 0x54
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005620:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2200      	movs	r2, #0
 8005626:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f7ff fa44 	bl	8004ac0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005638:	bf00      	nop
 800563a:	3710      	adds	r7, #16
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005640:	b480      	push	{r7}
 8005642:	b08f      	sub	sp, #60	@ 0x3c
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800564c:	2b21      	cmp	r3, #33	@ 0x21
 800564e:	d14c      	bne.n	80056ea <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005656:	b29b      	uxth	r3, r3
 8005658:	2b00      	cmp	r3, #0
 800565a:	d132      	bne.n	80056c2 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005662:	6a3b      	ldr	r3, [r7, #32]
 8005664:	e853 3f00 	ldrex	r3, [r3]
 8005668:	61fb      	str	r3, [r7, #28]
   return(result);
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005670:	637b      	str	r3, [r7, #52]	@ 0x34
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	461a      	mov	r2, r3
 8005678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800567a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800567c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005680:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005682:	e841 2300 	strex	r3, r2, [r1]
 8005686:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1e6      	bne.n	800565c <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	e853 3f00 	ldrex	r3, [r3]
 800569a:	60bb      	str	r3, [r7, #8]
   return(result);
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	461a      	mov	r2, r3
 80056aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ac:	61bb      	str	r3, [r7, #24]
 80056ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b0:	6979      	ldr	r1, [r7, #20]
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	e841 2300 	strex	r3, r2, [r1]
 80056b8:	613b      	str	r3, [r7, #16]
   return(result);
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1e6      	bne.n	800568e <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80056c0:	e013      	b.n	80056ea <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c6:	781a      	ldrb	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d2:	1c5a      	adds	r2, r3, #1
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80056de:	b29b      	uxth	r3, r3
 80056e0:	3b01      	subs	r3, #1
 80056e2:	b29a      	uxth	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80056ea:	bf00      	nop
 80056ec:	373c      	adds	r7, #60	@ 0x3c
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr

080056f6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b091      	sub	sp, #68	@ 0x44
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005702:	2b21      	cmp	r3, #33	@ 0x21
 8005704:	d151      	bne.n	80057aa <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800570c:	b29b      	uxth	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d132      	bne.n	8005778 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571a:	e853 3f00 	ldrex	r3, [r3]
 800571e:	623b      	str	r3, [r7, #32]
   return(result);
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005726:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	461a      	mov	r2, r3
 800572e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005730:	633b      	str	r3, [r7, #48]	@ 0x30
 8005732:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005734:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005738:	e841 2300 	strex	r3, r2, [r1]
 800573c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800573e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1e6      	bne.n	8005712 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	e853 3f00 	ldrex	r3, [r3]
 8005750:	60fb      	str	r3, [r7, #12]
   return(result);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005758:	637b      	str	r3, [r7, #52]	@ 0x34
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	461a      	mov	r2, r3
 8005760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005762:	61fb      	str	r3, [r7, #28]
 8005764:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005766:	69b9      	ldr	r1, [r7, #24]
 8005768:	69fa      	ldr	r2, [r7, #28]
 800576a:	e841 2300 	strex	r3, r2, [r1]
 800576e:	617b      	str	r3, [r7, #20]
   return(result);
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1e6      	bne.n	8005744 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005776:	e018      	b.n	80057aa <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800577c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800577e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005780:	881a      	ldrh	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800578a:	b292      	uxth	r2, r2
 800578c:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005792:	1c9a      	adds	r2, r3, #2
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800579e:	b29b      	uxth	r3, r3
 80057a0:	3b01      	subs	r3, #1
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80057aa:	bf00      	nop
 80057ac:	3744      	adds	r7, #68	@ 0x44
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr

080057b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057b6:	b580      	push	{r7, lr}
 80057b8:	b088      	sub	sp, #32
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	e853 3f00 	ldrex	r3, [r3]
 80057ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057d2:	61fb      	str	r3, [r7, #28]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	461a      	mov	r2, r3
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	61bb      	str	r3, [r7, #24]
 80057de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	6979      	ldr	r1, [r7, #20]
 80057e2:	69ba      	ldr	r2, [r7, #24]
 80057e4:	e841 2300 	strex	r3, r2, [r1]
 80057e8:	613b      	str	r3, [r7, #16]
   return(result);
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1e6      	bne.n	80057be <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2220      	movs	r2, #32
 80057f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f7fb fd5d 	bl	80012bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005802:	bf00      	nop
 8005804:	3720      	adds	r7, #32
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
	...

0800580c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b09c      	sub	sp, #112	@ 0x70
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800581a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005824:	2b22      	cmp	r3, #34	@ 0x22
 8005826:	f040 80be 	bne.w	80059a6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005830:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005834:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005838:	b2d9      	uxtb	r1, r3
 800583a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800583e:	b2da      	uxtb	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005844:	400a      	ands	r2, r1
 8005846:	b2d2      	uxtb	r2, r2
 8005848:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800584e:	1c5a      	adds	r2, r3, #1
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800585a:	b29b      	uxth	r3, r3
 800585c:	3b01      	subs	r3, #1
 800585e:	b29a      	uxth	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800586c:	b29b      	uxth	r3, r3
 800586e:	2b00      	cmp	r3, #0
 8005870:	f040 80a3 	bne.w	80059ba <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800587a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800587c:	e853 3f00 	ldrex	r3, [r3]
 8005880:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005882:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005884:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005888:	66bb      	str	r3, [r7, #104]	@ 0x68
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	461a      	mov	r2, r3
 8005890:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005892:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005894:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005896:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005898:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80058a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e6      	bne.n	8005874 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	3308      	adds	r3, #8
 80058ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b0:	e853 3f00 	ldrex	r3, [r3]
 80058b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058b8:	f023 0301 	bic.w	r3, r3, #1
 80058bc:	667b      	str	r3, [r7, #100]	@ 0x64
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	3308      	adds	r3, #8
 80058c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80058c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80058c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058ce:	e841 2300 	strex	r3, r2, [r1]
 80058d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1e5      	bne.n	80058a6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2220      	movs	r2, #32
 80058de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a34      	ldr	r2, [pc, #208]	@ (80059c4 <UART_RxISR_8BIT+0x1b8>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d01f      	beq.n	8005938 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d018      	beq.n	8005938 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	e853 3f00 	ldrex	r3, [r3]
 8005912:	623b      	str	r3, [r7, #32]
   return(result);
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800591a:	663b      	str	r3, [r7, #96]	@ 0x60
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	461a      	mov	r2, r3
 8005922:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005924:	633b      	str	r3, [r7, #48]	@ 0x30
 8005926:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005928:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800592a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800592c:	e841 2300 	strex	r3, r2, [r1]
 8005930:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1e6      	bne.n	8005906 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800593c:	2b01      	cmp	r3, #1
 800593e:	d12e      	bne.n	800599e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	e853 3f00 	ldrex	r3, [r3]
 8005952:	60fb      	str	r3, [r7, #12]
   return(result);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f023 0310 	bic.w	r3, r3, #16
 800595a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	461a      	mov	r2, r3
 8005962:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005964:	61fb      	str	r3, [r7, #28]
 8005966:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005968:	69b9      	ldr	r1, [r7, #24]
 800596a:	69fa      	ldr	r2, [r7, #28]
 800596c:	e841 2300 	strex	r3, r2, [r1]
 8005970:	617b      	str	r3, [r7, #20]
   return(result);
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1e6      	bne.n	8005946 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	69db      	ldr	r3, [r3, #28]
 800597e:	f003 0310 	and.w	r3, r3, #16
 8005982:	2b10      	cmp	r3, #16
 8005984:	d103      	bne.n	800598e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2210      	movs	r2, #16
 800598c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005994:	4619      	mov	r1, r3
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f7ff f89c 	bl	8004ad4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800599c:	e00d      	b.n	80059ba <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7fb fb40 	bl	8001024 <HAL_UART_RxCpltCallback>
}
 80059a4:	e009      	b.n	80059ba <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	8b1b      	ldrh	r3, [r3, #24]
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0208 	orr.w	r2, r2, #8
 80059b6:	b292      	uxth	r2, r2
 80059b8:	831a      	strh	r2, [r3, #24]
}
 80059ba:	bf00      	nop
 80059bc:	3770      	adds	r7, #112	@ 0x70
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	40008000 	.word	0x40008000

080059c8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b09c      	sub	sp, #112	@ 0x70
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80059d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059e0:	2b22      	cmp	r3, #34	@ 0x22
 80059e2:	f040 80be 	bne.w	8005b62 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80059ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80059f6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80059fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80059fe:	4013      	ands	r3, r2
 8005a00:	b29a      	uxth	r2, r3
 8005a02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a04:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a0a:	1c9a      	adds	r2, r3, #2
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	b29a      	uxth	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	f040 80a3 	bne.w	8005b76 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a38:	e853 3f00 	ldrex	r3, [r3]
 8005a3c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005a3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a44:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a50:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005a54:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005a56:	e841 2300 	strex	r3, r2, [r1]
 8005a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005a5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1e6      	bne.n	8005a30 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3308      	adds	r3, #8
 8005a68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a6c:	e853 3f00 	ldrex	r3, [r3]
 8005a70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a74:	f023 0301 	bic.w	r3, r3, #1
 8005a78:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	3308      	adds	r3, #8
 8005a80:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005a82:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a8a:	e841 2300 	strex	r3, r2, [r1]
 8005a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e5      	bne.n	8005a62 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2220      	movs	r2, #32
 8005a9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a34      	ldr	r2, [pc, #208]	@ (8005b80 <UART_RxISR_16BIT+0x1b8>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d01f      	beq.n	8005af4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d018      	beq.n	8005af4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac8:	6a3b      	ldr	r3, [r7, #32]
 8005aca:	e853 3f00 	ldrex	r3, [r3]
 8005ace:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005ad6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	461a      	mov	r2, r3
 8005ade:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ae2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ae6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ae8:	e841 2300 	strex	r3, r2, [r1]
 8005aec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d1e6      	bne.n	8005ac2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d12e      	bne.n	8005b5a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2200      	movs	r2, #0
 8005b00:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	e853 3f00 	ldrex	r3, [r3]
 8005b0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	f023 0310 	bic.w	r3, r3, #16
 8005b16:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b20:	61bb      	str	r3, [r7, #24]
 8005b22:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b24:	6979      	ldr	r1, [r7, #20]
 8005b26:	69ba      	ldr	r2, [r7, #24]
 8005b28:	e841 2300 	strex	r3, r2, [r1]
 8005b2c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1e6      	bne.n	8005b02 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	f003 0310 	and.w	r3, r3, #16
 8005b3e:	2b10      	cmp	r3, #16
 8005b40:	d103      	bne.n	8005b4a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2210      	movs	r2, #16
 8005b48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005b50:	4619      	mov	r1, r3
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7fe ffbe 	bl	8004ad4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005b58:	e00d      	b.n	8005b76 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f7fb fa62 	bl	8001024 <HAL_UART_RxCpltCallback>
}
 8005b60:	e009      	b.n	8005b76 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	8b1b      	ldrh	r3, [r3, #24]
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f042 0208 	orr.w	r2, r2, #8
 8005b72:	b292      	uxth	r2, r2
 8005b74:	831a      	strh	r2, [r3, #24]
}
 8005b76:	bf00      	nop
 8005b78:	3770      	adds	r7, #112	@ 0x70
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	40008000 	.word	0x40008000

08005b84 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005b8c:	bf00      	nop
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <__cvt>:
 8005b98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b9c:	ec57 6b10 	vmov	r6, r7, d0
 8005ba0:	2f00      	cmp	r7, #0
 8005ba2:	460c      	mov	r4, r1
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	463b      	mov	r3, r7
 8005ba8:	bfbb      	ittet	lt
 8005baa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005bae:	461f      	movlt	r7, r3
 8005bb0:	2300      	movge	r3, #0
 8005bb2:	232d      	movlt	r3, #45	@ 0x2d
 8005bb4:	700b      	strb	r3, [r1, #0]
 8005bb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bb8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005bbc:	4691      	mov	r9, r2
 8005bbe:	f023 0820 	bic.w	r8, r3, #32
 8005bc2:	bfbc      	itt	lt
 8005bc4:	4632      	movlt	r2, r6
 8005bc6:	4616      	movlt	r6, r2
 8005bc8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005bcc:	d005      	beq.n	8005bda <__cvt+0x42>
 8005bce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005bd2:	d100      	bne.n	8005bd6 <__cvt+0x3e>
 8005bd4:	3401      	adds	r4, #1
 8005bd6:	2102      	movs	r1, #2
 8005bd8:	e000      	b.n	8005bdc <__cvt+0x44>
 8005bda:	2103      	movs	r1, #3
 8005bdc:	ab03      	add	r3, sp, #12
 8005bde:	9301      	str	r3, [sp, #4]
 8005be0:	ab02      	add	r3, sp, #8
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	ec47 6b10 	vmov	d0, r6, r7
 8005be8:	4653      	mov	r3, sl
 8005bea:	4622      	mov	r2, r4
 8005bec:	f001 f9e4 	bl	8006fb8 <_dtoa_r>
 8005bf0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005bf4:	4605      	mov	r5, r0
 8005bf6:	d119      	bne.n	8005c2c <__cvt+0x94>
 8005bf8:	f019 0f01 	tst.w	r9, #1
 8005bfc:	d00e      	beq.n	8005c1c <__cvt+0x84>
 8005bfe:	eb00 0904 	add.w	r9, r0, r4
 8005c02:	2200      	movs	r2, #0
 8005c04:	2300      	movs	r3, #0
 8005c06:	4630      	mov	r0, r6
 8005c08:	4639      	mov	r1, r7
 8005c0a:	f7fa ff5d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c0e:	b108      	cbz	r0, 8005c14 <__cvt+0x7c>
 8005c10:	f8cd 900c 	str.w	r9, [sp, #12]
 8005c14:	2230      	movs	r2, #48	@ 0x30
 8005c16:	9b03      	ldr	r3, [sp, #12]
 8005c18:	454b      	cmp	r3, r9
 8005c1a:	d31e      	bcc.n	8005c5a <__cvt+0xc2>
 8005c1c:	9b03      	ldr	r3, [sp, #12]
 8005c1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c20:	1b5b      	subs	r3, r3, r5
 8005c22:	4628      	mov	r0, r5
 8005c24:	6013      	str	r3, [r2, #0]
 8005c26:	b004      	add	sp, #16
 8005c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c2c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c30:	eb00 0904 	add.w	r9, r0, r4
 8005c34:	d1e5      	bne.n	8005c02 <__cvt+0x6a>
 8005c36:	7803      	ldrb	r3, [r0, #0]
 8005c38:	2b30      	cmp	r3, #48	@ 0x30
 8005c3a:	d10a      	bne.n	8005c52 <__cvt+0xba>
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	2300      	movs	r3, #0
 8005c40:	4630      	mov	r0, r6
 8005c42:	4639      	mov	r1, r7
 8005c44:	f7fa ff40 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c48:	b918      	cbnz	r0, 8005c52 <__cvt+0xba>
 8005c4a:	f1c4 0401 	rsb	r4, r4, #1
 8005c4e:	f8ca 4000 	str.w	r4, [sl]
 8005c52:	f8da 3000 	ldr.w	r3, [sl]
 8005c56:	4499      	add	r9, r3
 8005c58:	e7d3      	b.n	8005c02 <__cvt+0x6a>
 8005c5a:	1c59      	adds	r1, r3, #1
 8005c5c:	9103      	str	r1, [sp, #12]
 8005c5e:	701a      	strb	r2, [r3, #0]
 8005c60:	e7d9      	b.n	8005c16 <__cvt+0x7e>

08005c62 <__exponent>:
 8005c62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c64:	2900      	cmp	r1, #0
 8005c66:	bfba      	itte	lt
 8005c68:	4249      	neglt	r1, r1
 8005c6a:	232d      	movlt	r3, #45	@ 0x2d
 8005c6c:	232b      	movge	r3, #43	@ 0x2b
 8005c6e:	2909      	cmp	r1, #9
 8005c70:	7002      	strb	r2, [r0, #0]
 8005c72:	7043      	strb	r3, [r0, #1]
 8005c74:	dd29      	ble.n	8005cca <__exponent+0x68>
 8005c76:	f10d 0307 	add.w	r3, sp, #7
 8005c7a:	461d      	mov	r5, r3
 8005c7c:	270a      	movs	r7, #10
 8005c7e:	461a      	mov	r2, r3
 8005c80:	fbb1 f6f7 	udiv	r6, r1, r7
 8005c84:	fb07 1416 	mls	r4, r7, r6, r1
 8005c88:	3430      	adds	r4, #48	@ 0x30
 8005c8a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005c8e:	460c      	mov	r4, r1
 8005c90:	2c63      	cmp	r4, #99	@ 0x63
 8005c92:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c96:	4631      	mov	r1, r6
 8005c98:	dcf1      	bgt.n	8005c7e <__exponent+0x1c>
 8005c9a:	3130      	adds	r1, #48	@ 0x30
 8005c9c:	1e94      	subs	r4, r2, #2
 8005c9e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ca2:	1c41      	adds	r1, r0, #1
 8005ca4:	4623      	mov	r3, r4
 8005ca6:	42ab      	cmp	r3, r5
 8005ca8:	d30a      	bcc.n	8005cc0 <__exponent+0x5e>
 8005caa:	f10d 0309 	add.w	r3, sp, #9
 8005cae:	1a9b      	subs	r3, r3, r2
 8005cb0:	42ac      	cmp	r4, r5
 8005cb2:	bf88      	it	hi
 8005cb4:	2300      	movhi	r3, #0
 8005cb6:	3302      	adds	r3, #2
 8005cb8:	4403      	add	r3, r0
 8005cba:	1a18      	subs	r0, r3, r0
 8005cbc:	b003      	add	sp, #12
 8005cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cc0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005cc4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005cc8:	e7ed      	b.n	8005ca6 <__exponent+0x44>
 8005cca:	2330      	movs	r3, #48	@ 0x30
 8005ccc:	3130      	adds	r1, #48	@ 0x30
 8005cce:	7083      	strb	r3, [r0, #2]
 8005cd0:	70c1      	strb	r1, [r0, #3]
 8005cd2:	1d03      	adds	r3, r0, #4
 8005cd4:	e7f1      	b.n	8005cba <__exponent+0x58>
	...

08005cd8 <_printf_float>:
 8005cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cdc:	b08d      	sub	sp, #52	@ 0x34
 8005cde:	460c      	mov	r4, r1
 8005ce0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ce4:	4616      	mov	r6, r2
 8005ce6:	461f      	mov	r7, r3
 8005ce8:	4605      	mov	r5, r0
 8005cea:	f001 f855 	bl	8006d98 <_localeconv_r>
 8005cee:	6803      	ldr	r3, [r0, #0]
 8005cf0:	9304      	str	r3, [sp, #16]
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f7fa fabc 	bl	8000270 <strlen>
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cfc:	f8d8 3000 	ldr.w	r3, [r8]
 8005d00:	9005      	str	r0, [sp, #20]
 8005d02:	3307      	adds	r3, #7
 8005d04:	f023 0307 	bic.w	r3, r3, #7
 8005d08:	f103 0208 	add.w	r2, r3, #8
 8005d0c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005d10:	f8d4 b000 	ldr.w	fp, [r4]
 8005d14:	f8c8 2000 	str.w	r2, [r8]
 8005d18:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d1c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005d20:	9307      	str	r3, [sp, #28]
 8005d22:	f8cd 8018 	str.w	r8, [sp, #24]
 8005d26:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005d2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d2e:	4b9c      	ldr	r3, [pc, #624]	@ (8005fa0 <_printf_float+0x2c8>)
 8005d30:	f04f 32ff 	mov.w	r2, #4294967295
 8005d34:	f7fa fefa 	bl	8000b2c <__aeabi_dcmpun>
 8005d38:	bb70      	cbnz	r0, 8005d98 <_printf_float+0xc0>
 8005d3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d3e:	4b98      	ldr	r3, [pc, #608]	@ (8005fa0 <_printf_float+0x2c8>)
 8005d40:	f04f 32ff 	mov.w	r2, #4294967295
 8005d44:	f7fa fed4 	bl	8000af0 <__aeabi_dcmple>
 8005d48:	bb30      	cbnz	r0, 8005d98 <_printf_float+0xc0>
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	4640      	mov	r0, r8
 8005d50:	4649      	mov	r1, r9
 8005d52:	f7fa fec3 	bl	8000adc <__aeabi_dcmplt>
 8005d56:	b110      	cbz	r0, 8005d5e <_printf_float+0x86>
 8005d58:	232d      	movs	r3, #45	@ 0x2d
 8005d5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d5e:	4a91      	ldr	r2, [pc, #580]	@ (8005fa4 <_printf_float+0x2cc>)
 8005d60:	4b91      	ldr	r3, [pc, #580]	@ (8005fa8 <_printf_float+0x2d0>)
 8005d62:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005d66:	bf94      	ite	ls
 8005d68:	4690      	movls	r8, r2
 8005d6a:	4698      	movhi	r8, r3
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	6123      	str	r3, [r4, #16]
 8005d70:	f02b 0304 	bic.w	r3, fp, #4
 8005d74:	6023      	str	r3, [r4, #0]
 8005d76:	f04f 0900 	mov.w	r9, #0
 8005d7a:	9700      	str	r7, [sp, #0]
 8005d7c:	4633      	mov	r3, r6
 8005d7e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005d80:	4621      	mov	r1, r4
 8005d82:	4628      	mov	r0, r5
 8005d84:	f000 f9d2 	bl	800612c <_printf_common>
 8005d88:	3001      	adds	r0, #1
 8005d8a:	f040 808d 	bne.w	8005ea8 <_printf_float+0x1d0>
 8005d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d92:	b00d      	add	sp, #52	@ 0x34
 8005d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d98:	4642      	mov	r2, r8
 8005d9a:	464b      	mov	r3, r9
 8005d9c:	4640      	mov	r0, r8
 8005d9e:	4649      	mov	r1, r9
 8005da0:	f7fa fec4 	bl	8000b2c <__aeabi_dcmpun>
 8005da4:	b140      	cbz	r0, 8005db8 <_printf_float+0xe0>
 8005da6:	464b      	mov	r3, r9
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	bfbc      	itt	lt
 8005dac:	232d      	movlt	r3, #45	@ 0x2d
 8005dae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005db2:	4a7e      	ldr	r2, [pc, #504]	@ (8005fac <_printf_float+0x2d4>)
 8005db4:	4b7e      	ldr	r3, [pc, #504]	@ (8005fb0 <_printf_float+0x2d8>)
 8005db6:	e7d4      	b.n	8005d62 <_printf_float+0x8a>
 8005db8:	6863      	ldr	r3, [r4, #4]
 8005dba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005dbe:	9206      	str	r2, [sp, #24]
 8005dc0:	1c5a      	adds	r2, r3, #1
 8005dc2:	d13b      	bne.n	8005e3c <_printf_float+0x164>
 8005dc4:	2306      	movs	r3, #6
 8005dc6:	6063      	str	r3, [r4, #4]
 8005dc8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005dcc:	2300      	movs	r3, #0
 8005dce:	6022      	str	r2, [r4, #0]
 8005dd0:	9303      	str	r3, [sp, #12]
 8005dd2:	ab0a      	add	r3, sp, #40	@ 0x28
 8005dd4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005dd8:	ab09      	add	r3, sp, #36	@ 0x24
 8005dda:	9300      	str	r3, [sp, #0]
 8005ddc:	6861      	ldr	r1, [r4, #4]
 8005dde:	ec49 8b10 	vmov	d0, r8, r9
 8005de2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005de6:	4628      	mov	r0, r5
 8005de8:	f7ff fed6 	bl	8005b98 <__cvt>
 8005dec:	9b06      	ldr	r3, [sp, #24]
 8005dee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005df0:	2b47      	cmp	r3, #71	@ 0x47
 8005df2:	4680      	mov	r8, r0
 8005df4:	d129      	bne.n	8005e4a <_printf_float+0x172>
 8005df6:	1cc8      	adds	r0, r1, #3
 8005df8:	db02      	blt.n	8005e00 <_printf_float+0x128>
 8005dfa:	6863      	ldr	r3, [r4, #4]
 8005dfc:	4299      	cmp	r1, r3
 8005dfe:	dd41      	ble.n	8005e84 <_printf_float+0x1ac>
 8005e00:	f1aa 0a02 	sub.w	sl, sl, #2
 8005e04:	fa5f fa8a 	uxtb.w	sl, sl
 8005e08:	3901      	subs	r1, #1
 8005e0a:	4652      	mov	r2, sl
 8005e0c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005e10:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e12:	f7ff ff26 	bl	8005c62 <__exponent>
 8005e16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e18:	1813      	adds	r3, r2, r0
 8005e1a:	2a01      	cmp	r2, #1
 8005e1c:	4681      	mov	r9, r0
 8005e1e:	6123      	str	r3, [r4, #16]
 8005e20:	dc02      	bgt.n	8005e28 <_printf_float+0x150>
 8005e22:	6822      	ldr	r2, [r4, #0]
 8005e24:	07d2      	lsls	r2, r2, #31
 8005e26:	d501      	bpl.n	8005e2c <_printf_float+0x154>
 8005e28:	3301      	adds	r3, #1
 8005e2a:	6123      	str	r3, [r4, #16]
 8005e2c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d0a2      	beq.n	8005d7a <_printf_float+0xa2>
 8005e34:	232d      	movs	r3, #45	@ 0x2d
 8005e36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e3a:	e79e      	b.n	8005d7a <_printf_float+0xa2>
 8005e3c:	9a06      	ldr	r2, [sp, #24]
 8005e3e:	2a47      	cmp	r2, #71	@ 0x47
 8005e40:	d1c2      	bne.n	8005dc8 <_printf_float+0xf0>
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1c0      	bne.n	8005dc8 <_printf_float+0xf0>
 8005e46:	2301      	movs	r3, #1
 8005e48:	e7bd      	b.n	8005dc6 <_printf_float+0xee>
 8005e4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e4e:	d9db      	bls.n	8005e08 <_printf_float+0x130>
 8005e50:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005e54:	d118      	bne.n	8005e88 <_printf_float+0x1b0>
 8005e56:	2900      	cmp	r1, #0
 8005e58:	6863      	ldr	r3, [r4, #4]
 8005e5a:	dd0b      	ble.n	8005e74 <_printf_float+0x19c>
 8005e5c:	6121      	str	r1, [r4, #16]
 8005e5e:	b913      	cbnz	r3, 8005e66 <_printf_float+0x18e>
 8005e60:	6822      	ldr	r2, [r4, #0]
 8005e62:	07d0      	lsls	r0, r2, #31
 8005e64:	d502      	bpl.n	8005e6c <_printf_float+0x194>
 8005e66:	3301      	adds	r3, #1
 8005e68:	440b      	add	r3, r1
 8005e6a:	6123      	str	r3, [r4, #16]
 8005e6c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e6e:	f04f 0900 	mov.w	r9, #0
 8005e72:	e7db      	b.n	8005e2c <_printf_float+0x154>
 8005e74:	b913      	cbnz	r3, 8005e7c <_printf_float+0x1a4>
 8005e76:	6822      	ldr	r2, [r4, #0]
 8005e78:	07d2      	lsls	r2, r2, #31
 8005e7a:	d501      	bpl.n	8005e80 <_printf_float+0x1a8>
 8005e7c:	3302      	adds	r3, #2
 8005e7e:	e7f4      	b.n	8005e6a <_printf_float+0x192>
 8005e80:	2301      	movs	r3, #1
 8005e82:	e7f2      	b.n	8005e6a <_printf_float+0x192>
 8005e84:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005e88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e8a:	4299      	cmp	r1, r3
 8005e8c:	db05      	blt.n	8005e9a <_printf_float+0x1c2>
 8005e8e:	6823      	ldr	r3, [r4, #0]
 8005e90:	6121      	str	r1, [r4, #16]
 8005e92:	07d8      	lsls	r0, r3, #31
 8005e94:	d5ea      	bpl.n	8005e6c <_printf_float+0x194>
 8005e96:	1c4b      	adds	r3, r1, #1
 8005e98:	e7e7      	b.n	8005e6a <_printf_float+0x192>
 8005e9a:	2900      	cmp	r1, #0
 8005e9c:	bfd4      	ite	le
 8005e9e:	f1c1 0202 	rsble	r2, r1, #2
 8005ea2:	2201      	movgt	r2, #1
 8005ea4:	4413      	add	r3, r2
 8005ea6:	e7e0      	b.n	8005e6a <_printf_float+0x192>
 8005ea8:	6823      	ldr	r3, [r4, #0]
 8005eaa:	055a      	lsls	r2, r3, #21
 8005eac:	d407      	bmi.n	8005ebe <_printf_float+0x1e6>
 8005eae:	6923      	ldr	r3, [r4, #16]
 8005eb0:	4642      	mov	r2, r8
 8005eb2:	4631      	mov	r1, r6
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	47b8      	blx	r7
 8005eb8:	3001      	adds	r0, #1
 8005eba:	d12b      	bne.n	8005f14 <_printf_float+0x23c>
 8005ebc:	e767      	b.n	8005d8e <_printf_float+0xb6>
 8005ebe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ec2:	f240 80dd 	bls.w	8006080 <_printf_float+0x3a8>
 8005ec6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005eca:	2200      	movs	r2, #0
 8005ecc:	2300      	movs	r3, #0
 8005ece:	f7fa fdfb 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ed2:	2800      	cmp	r0, #0
 8005ed4:	d033      	beq.n	8005f3e <_printf_float+0x266>
 8005ed6:	4a37      	ldr	r2, [pc, #220]	@ (8005fb4 <_printf_float+0x2dc>)
 8005ed8:	2301      	movs	r3, #1
 8005eda:	4631      	mov	r1, r6
 8005edc:	4628      	mov	r0, r5
 8005ede:	47b8      	blx	r7
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	f43f af54 	beq.w	8005d8e <_printf_float+0xb6>
 8005ee6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005eea:	4543      	cmp	r3, r8
 8005eec:	db02      	blt.n	8005ef4 <_printf_float+0x21c>
 8005eee:	6823      	ldr	r3, [r4, #0]
 8005ef0:	07d8      	lsls	r0, r3, #31
 8005ef2:	d50f      	bpl.n	8005f14 <_printf_float+0x23c>
 8005ef4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ef8:	4631      	mov	r1, r6
 8005efa:	4628      	mov	r0, r5
 8005efc:	47b8      	blx	r7
 8005efe:	3001      	adds	r0, #1
 8005f00:	f43f af45 	beq.w	8005d8e <_printf_float+0xb6>
 8005f04:	f04f 0900 	mov.w	r9, #0
 8005f08:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f0c:	f104 0a1a 	add.w	sl, r4, #26
 8005f10:	45c8      	cmp	r8, r9
 8005f12:	dc09      	bgt.n	8005f28 <_printf_float+0x250>
 8005f14:	6823      	ldr	r3, [r4, #0]
 8005f16:	079b      	lsls	r3, r3, #30
 8005f18:	f100 8103 	bmi.w	8006122 <_printf_float+0x44a>
 8005f1c:	68e0      	ldr	r0, [r4, #12]
 8005f1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f20:	4298      	cmp	r0, r3
 8005f22:	bfb8      	it	lt
 8005f24:	4618      	movlt	r0, r3
 8005f26:	e734      	b.n	8005d92 <_printf_float+0xba>
 8005f28:	2301      	movs	r3, #1
 8005f2a:	4652      	mov	r2, sl
 8005f2c:	4631      	mov	r1, r6
 8005f2e:	4628      	mov	r0, r5
 8005f30:	47b8      	blx	r7
 8005f32:	3001      	adds	r0, #1
 8005f34:	f43f af2b 	beq.w	8005d8e <_printf_float+0xb6>
 8005f38:	f109 0901 	add.w	r9, r9, #1
 8005f3c:	e7e8      	b.n	8005f10 <_printf_float+0x238>
 8005f3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	dc39      	bgt.n	8005fb8 <_printf_float+0x2e0>
 8005f44:	4a1b      	ldr	r2, [pc, #108]	@ (8005fb4 <_printf_float+0x2dc>)
 8005f46:	2301      	movs	r3, #1
 8005f48:	4631      	mov	r1, r6
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	47b8      	blx	r7
 8005f4e:	3001      	adds	r0, #1
 8005f50:	f43f af1d 	beq.w	8005d8e <_printf_float+0xb6>
 8005f54:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005f58:	ea59 0303 	orrs.w	r3, r9, r3
 8005f5c:	d102      	bne.n	8005f64 <_printf_float+0x28c>
 8005f5e:	6823      	ldr	r3, [r4, #0]
 8005f60:	07d9      	lsls	r1, r3, #31
 8005f62:	d5d7      	bpl.n	8005f14 <_printf_float+0x23c>
 8005f64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f68:	4631      	mov	r1, r6
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	47b8      	blx	r7
 8005f6e:	3001      	adds	r0, #1
 8005f70:	f43f af0d 	beq.w	8005d8e <_printf_float+0xb6>
 8005f74:	f04f 0a00 	mov.w	sl, #0
 8005f78:	f104 0b1a 	add.w	fp, r4, #26
 8005f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f7e:	425b      	negs	r3, r3
 8005f80:	4553      	cmp	r3, sl
 8005f82:	dc01      	bgt.n	8005f88 <_printf_float+0x2b0>
 8005f84:	464b      	mov	r3, r9
 8005f86:	e793      	b.n	8005eb0 <_printf_float+0x1d8>
 8005f88:	2301      	movs	r3, #1
 8005f8a:	465a      	mov	r2, fp
 8005f8c:	4631      	mov	r1, r6
 8005f8e:	4628      	mov	r0, r5
 8005f90:	47b8      	blx	r7
 8005f92:	3001      	adds	r0, #1
 8005f94:	f43f aefb 	beq.w	8005d8e <_printf_float+0xb6>
 8005f98:	f10a 0a01 	add.w	sl, sl, #1
 8005f9c:	e7ee      	b.n	8005f7c <_printf_float+0x2a4>
 8005f9e:	bf00      	nop
 8005fa0:	7fefffff 	.word	0x7fefffff
 8005fa4:	0800ad5c 	.word	0x0800ad5c
 8005fa8:	0800ad60 	.word	0x0800ad60
 8005fac:	0800ad64 	.word	0x0800ad64
 8005fb0:	0800ad68 	.word	0x0800ad68
 8005fb4:	0800b0f8 	.word	0x0800b0f8
 8005fb8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005fba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005fbe:	4553      	cmp	r3, sl
 8005fc0:	bfa8      	it	ge
 8005fc2:	4653      	movge	r3, sl
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	4699      	mov	r9, r3
 8005fc8:	dc36      	bgt.n	8006038 <_printf_float+0x360>
 8005fca:	f04f 0b00 	mov.w	fp, #0
 8005fce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fd2:	f104 021a 	add.w	r2, r4, #26
 8005fd6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005fd8:	9306      	str	r3, [sp, #24]
 8005fda:	eba3 0309 	sub.w	r3, r3, r9
 8005fde:	455b      	cmp	r3, fp
 8005fe0:	dc31      	bgt.n	8006046 <_printf_float+0x36e>
 8005fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fe4:	459a      	cmp	sl, r3
 8005fe6:	dc3a      	bgt.n	800605e <_printf_float+0x386>
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	07da      	lsls	r2, r3, #31
 8005fec:	d437      	bmi.n	800605e <_printf_float+0x386>
 8005fee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ff0:	ebaa 0903 	sub.w	r9, sl, r3
 8005ff4:	9b06      	ldr	r3, [sp, #24]
 8005ff6:	ebaa 0303 	sub.w	r3, sl, r3
 8005ffa:	4599      	cmp	r9, r3
 8005ffc:	bfa8      	it	ge
 8005ffe:	4699      	movge	r9, r3
 8006000:	f1b9 0f00 	cmp.w	r9, #0
 8006004:	dc33      	bgt.n	800606e <_printf_float+0x396>
 8006006:	f04f 0800 	mov.w	r8, #0
 800600a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800600e:	f104 0b1a 	add.w	fp, r4, #26
 8006012:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006014:	ebaa 0303 	sub.w	r3, sl, r3
 8006018:	eba3 0309 	sub.w	r3, r3, r9
 800601c:	4543      	cmp	r3, r8
 800601e:	f77f af79 	ble.w	8005f14 <_printf_float+0x23c>
 8006022:	2301      	movs	r3, #1
 8006024:	465a      	mov	r2, fp
 8006026:	4631      	mov	r1, r6
 8006028:	4628      	mov	r0, r5
 800602a:	47b8      	blx	r7
 800602c:	3001      	adds	r0, #1
 800602e:	f43f aeae 	beq.w	8005d8e <_printf_float+0xb6>
 8006032:	f108 0801 	add.w	r8, r8, #1
 8006036:	e7ec      	b.n	8006012 <_printf_float+0x33a>
 8006038:	4642      	mov	r2, r8
 800603a:	4631      	mov	r1, r6
 800603c:	4628      	mov	r0, r5
 800603e:	47b8      	blx	r7
 8006040:	3001      	adds	r0, #1
 8006042:	d1c2      	bne.n	8005fca <_printf_float+0x2f2>
 8006044:	e6a3      	b.n	8005d8e <_printf_float+0xb6>
 8006046:	2301      	movs	r3, #1
 8006048:	4631      	mov	r1, r6
 800604a:	4628      	mov	r0, r5
 800604c:	9206      	str	r2, [sp, #24]
 800604e:	47b8      	blx	r7
 8006050:	3001      	adds	r0, #1
 8006052:	f43f ae9c 	beq.w	8005d8e <_printf_float+0xb6>
 8006056:	9a06      	ldr	r2, [sp, #24]
 8006058:	f10b 0b01 	add.w	fp, fp, #1
 800605c:	e7bb      	b.n	8005fd6 <_printf_float+0x2fe>
 800605e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006062:	4631      	mov	r1, r6
 8006064:	4628      	mov	r0, r5
 8006066:	47b8      	blx	r7
 8006068:	3001      	adds	r0, #1
 800606a:	d1c0      	bne.n	8005fee <_printf_float+0x316>
 800606c:	e68f      	b.n	8005d8e <_printf_float+0xb6>
 800606e:	9a06      	ldr	r2, [sp, #24]
 8006070:	464b      	mov	r3, r9
 8006072:	4442      	add	r2, r8
 8006074:	4631      	mov	r1, r6
 8006076:	4628      	mov	r0, r5
 8006078:	47b8      	blx	r7
 800607a:	3001      	adds	r0, #1
 800607c:	d1c3      	bne.n	8006006 <_printf_float+0x32e>
 800607e:	e686      	b.n	8005d8e <_printf_float+0xb6>
 8006080:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006084:	f1ba 0f01 	cmp.w	sl, #1
 8006088:	dc01      	bgt.n	800608e <_printf_float+0x3b6>
 800608a:	07db      	lsls	r3, r3, #31
 800608c:	d536      	bpl.n	80060fc <_printf_float+0x424>
 800608e:	2301      	movs	r3, #1
 8006090:	4642      	mov	r2, r8
 8006092:	4631      	mov	r1, r6
 8006094:	4628      	mov	r0, r5
 8006096:	47b8      	blx	r7
 8006098:	3001      	adds	r0, #1
 800609a:	f43f ae78 	beq.w	8005d8e <_printf_float+0xb6>
 800609e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060a2:	4631      	mov	r1, r6
 80060a4:	4628      	mov	r0, r5
 80060a6:	47b8      	blx	r7
 80060a8:	3001      	adds	r0, #1
 80060aa:	f43f ae70 	beq.w	8005d8e <_printf_float+0xb6>
 80060ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80060b2:	2200      	movs	r2, #0
 80060b4:	2300      	movs	r3, #0
 80060b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80060ba:	f7fa fd05 	bl	8000ac8 <__aeabi_dcmpeq>
 80060be:	b9c0      	cbnz	r0, 80060f2 <_printf_float+0x41a>
 80060c0:	4653      	mov	r3, sl
 80060c2:	f108 0201 	add.w	r2, r8, #1
 80060c6:	4631      	mov	r1, r6
 80060c8:	4628      	mov	r0, r5
 80060ca:	47b8      	blx	r7
 80060cc:	3001      	adds	r0, #1
 80060ce:	d10c      	bne.n	80060ea <_printf_float+0x412>
 80060d0:	e65d      	b.n	8005d8e <_printf_float+0xb6>
 80060d2:	2301      	movs	r3, #1
 80060d4:	465a      	mov	r2, fp
 80060d6:	4631      	mov	r1, r6
 80060d8:	4628      	mov	r0, r5
 80060da:	47b8      	blx	r7
 80060dc:	3001      	adds	r0, #1
 80060de:	f43f ae56 	beq.w	8005d8e <_printf_float+0xb6>
 80060e2:	f108 0801 	add.w	r8, r8, #1
 80060e6:	45d0      	cmp	r8, sl
 80060e8:	dbf3      	blt.n	80060d2 <_printf_float+0x3fa>
 80060ea:	464b      	mov	r3, r9
 80060ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80060f0:	e6df      	b.n	8005eb2 <_printf_float+0x1da>
 80060f2:	f04f 0800 	mov.w	r8, #0
 80060f6:	f104 0b1a 	add.w	fp, r4, #26
 80060fa:	e7f4      	b.n	80060e6 <_printf_float+0x40e>
 80060fc:	2301      	movs	r3, #1
 80060fe:	4642      	mov	r2, r8
 8006100:	e7e1      	b.n	80060c6 <_printf_float+0x3ee>
 8006102:	2301      	movs	r3, #1
 8006104:	464a      	mov	r2, r9
 8006106:	4631      	mov	r1, r6
 8006108:	4628      	mov	r0, r5
 800610a:	47b8      	blx	r7
 800610c:	3001      	adds	r0, #1
 800610e:	f43f ae3e 	beq.w	8005d8e <_printf_float+0xb6>
 8006112:	f108 0801 	add.w	r8, r8, #1
 8006116:	68e3      	ldr	r3, [r4, #12]
 8006118:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800611a:	1a5b      	subs	r3, r3, r1
 800611c:	4543      	cmp	r3, r8
 800611e:	dcf0      	bgt.n	8006102 <_printf_float+0x42a>
 8006120:	e6fc      	b.n	8005f1c <_printf_float+0x244>
 8006122:	f04f 0800 	mov.w	r8, #0
 8006126:	f104 0919 	add.w	r9, r4, #25
 800612a:	e7f4      	b.n	8006116 <_printf_float+0x43e>

0800612c <_printf_common>:
 800612c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006130:	4616      	mov	r6, r2
 8006132:	4698      	mov	r8, r3
 8006134:	688a      	ldr	r2, [r1, #8]
 8006136:	690b      	ldr	r3, [r1, #16]
 8006138:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800613c:	4293      	cmp	r3, r2
 800613e:	bfb8      	it	lt
 8006140:	4613      	movlt	r3, r2
 8006142:	6033      	str	r3, [r6, #0]
 8006144:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006148:	4607      	mov	r7, r0
 800614a:	460c      	mov	r4, r1
 800614c:	b10a      	cbz	r2, 8006152 <_printf_common+0x26>
 800614e:	3301      	adds	r3, #1
 8006150:	6033      	str	r3, [r6, #0]
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	0699      	lsls	r1, r3, #26
 8006156:	bf42      	ittt	mi
 8006158:	6833      	ldrmi	r3, [r6, #0]
 800615a:	3302      	addmi	r3, #2
 800615c:	6033      	strmi	r3, [r6, #0]
 800615e:	6825      	ldr	r5, [r4, #0]
 8006160:	f015 0506 	ands.w	r5, r5, #6
 8006164:	d106      	bne.n	8006174 <_printf_common+0x48>
 8006166:	f104 0a19 	add.w	sl, r4, #25
 800616a:	68e3      	ldr	r3, [r4, #12]
 800616c:	6832      	ldr	r2, [r6, #0]
 800616e:	1a9b      	subs	r3, r3, r2
 8006170:	42ab      	cmp	r3, r5
 8006172:	dc26      	bgt.n	80061c2 <_printf_common+0x96>
 8006174:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006178:	6822      	ldr	r2, [r4, #0]
 800617a:	3b00      	subs	r3, #0
 800617c:	bf18      	it	ne
 800617e:	2301      	movne	r3, #1
 8006180:	0692      	lsls	r2, r2, #26
 8006182:	d42b      	bmi.n	80061dc <_printf_common+0xb0>
 8006184:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006188:	4641      	mov	r1, r8
 800618a:	4638      	mov	r0, r7
 800618c:	47c8      	blx	r9
 800618e:	3001      	adds	r0, #1
 8006190:	d01e      	beq.n	80061d0 <_printf_common+0xa4>
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	6922      	ldr	r2, [r4, #16]
 8006196:	f003 0306 	and.w	r3, r3, #6
 800619a:	2b04      	cmp	r3, #4
 800619c:	bf02      	ittt	eq
 800619e:	68e5      	ldreq	r5, [r4, #12]
 80061a0:	6833      	ldreq	r3, [r6, #0]
 80061a2:	1aed      	subeq	r5, r5, r3
 80061a4:	68a3      	ldr	r3, [r4, #8]
 80061a6:	bf0c      	ite	eq
 80061a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061ac:	2500      	movne	r5, #0
 80061ae:	4293      	cmp	r3, r2
 80061b0:	bfc4      	itt	gt
 80061b2:	1a9b      	subgt	r3, r3, r2
 80061b4:	18ed      	addgt	r5, r5, r3
 80061b6:	2600      	movs	r6, #0
 80061b8:	341a      	adds	r4, #26
 80061ba:	42b5      	cmp	r5, r6
 80061bc:	d11a      	bne.n	80061f4 <_printf_common+0xc8>
 80061be:	2000      	movs	r0, #0
 80061c0:	e008      	b.n	80061d4 <_printf_common+0xa8>
 80061c2:	2301      	movs	r3, #1
 80061c4:	4652      	mov	r2, sl
 80061c6:	4641      	mov	r1, r8
 80061c8:	4638      	mov	r0, r7
 80061ca:	47c8      	blx	r9
 80061cc:	3001      	adds	r0, #1
 80061ce:	d103      	bne.n	80061d8 <_printf_common+0xac>
 80061d0:	f04f 30ff 	mov.w	r0, #4294967295
 80061d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061d8:	3501      	adds	r5, #1
 80061da:	e7c6      	b.n	800616a <_printf_common+0x3e>
 80061dc:	18e1      	adds	r1, r4, r3
 80061de:	1c5a      	adds	r2, r3, #1
 80061e0:	2030      	movs	r0, #48	@ 0x30
 80061e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061e6:	4422      	add	r2, r4
 80061e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061f0:	3302      	adds	r3, #2
 80061f2:	e7c7      	b.n	8006184 <_printf_common+0x58>
 80061f4:	2301      	movs	r3, #1
 80061f6:	4622      	mov	r2, r4
 80061f8:	4641      	mov	r1, r8
 80061fa:	4638      	mov	r0, r7
 80061fc:	47c8      	blx	r9
 80061fe:	3001      	adds	r0, #1
 8006200:	d0e6      	beq.n	80061d0 <_printf_common+0xa4>
 8006202:	3601      	adds	r6, #1
 8006204:	e7d9      	b.n	80061ba <_printf_common+0x8e>
	...

08006208 <_printf_i>:
 8006208:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800620c:	7e0f      	ldrb	r7, [r1, #24]
 800620e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006210:	2f78      	cmp	r7, #120	@ 0x78
 8006212:	4691      	mov	r9, r2
 8006214:	4680      	mov	r8, r0
 8006216:	460c      	mov	r4, r1
 8006218:	469a      	mov	sl, r3
 800621a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800621e:	d807      	bhi.n	8006230 <_printf_i+0x28>
 8006220:	2f62      	cmp	r7, #98	@ 0x62
 8006222:	d80a      	bhi.n	800623a <_printf_i+0x32>
 8006224:	2f00      	cmp	r7, #0
 8006226:	f000 80d2 	beq.w	80063ce <_printf_i+0x1c6>
 800622a:	2f58      	cmp	r7, #88	@ 0x58
 800622c:	f000 80b9 	beq.w	80063a2 <_printf_i+0x19a>
 8006230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006234:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006238:	e03a      	b.n	80062b0 <_printf_i+0xa8>
 800623a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800623e:	2b15      	cmp	r3, #21
 8006240:	d8f6      	bhi.n	8006230 <_printf_i+0x28>
 8006242:	a101      	add	r1, pc, #4	@ (adr r1, 8006248 <_printf_i+0x40>)
 8006244:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006248:	080062a1 	.word	0x080062a1
 800624c:	080062b5 	.word	0x080062b5
 8006250:	08006231 	.word	0x08006231
 8006254:	08006231 	.word	0x08006231
 8006258:	08006231 	.word	0x08006231
 800625c:	08006231 	.word	0x08006231
 8006260:	080062b5 	.word	0x080062b5
 8006264:	08006231 	.word	0x08006231
 8006268:	08006231 	.word	0x08006231
 800626c:	08006231 	.word	0x08006231
 8006270:	08006231 	.word	0x08006231
 8006274:	080063b5 	.word	0x080063b5
 8006278:	080062df 	.word	0x080062df
 800627c:	0800636f 	.word	0x0800636f
 8006280:	08006231 	.word	0x08006231
 8006284:	08006231 	.word	0x08006231
 8006288:	080063d7 	.word	0x080063d7
 800628c:	08006231 	.word	0x08006231
 8006290:	080062df 	.word	0x080062df
 8006294:	08006231 	.word	0x08006231
 8006298:	08006231 	.word	0x08006231
 800629c:	08006377 	.word	0x08006377
 80062a0:	6833      	ldr	r3, [r6, #0]
 80062a2:	1d1a      	adds	r2, r3, #4
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	6032      	str	r2, [r6, #0]
 80062a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062b0:	2301      	movs	r3, #1
 80062b2:	e09d      	b.n	80063f0 <_printf_i+0x1e8>
 80062b4:	6833      	ldr	r3, [r6, #0]
 80062b6:	6820      	ldr	r0, [r4, #0]
 80062b8:	1d19      	adds	r1, r3, #4
 80062ba:	6031      	str	r1, [r6, #0]
 80062bc:	0606      	lsls	r6, r0, #24
 80062be:	d501      	bpl.n	80062c4 <_printf_i+0xbc>
 80062c0:	681d      	ldr	r5, [r3, #0]
 80062c2:	e003      	b.n	80062cc <_printf_i+0xc4>
 80062c4:	0645      	lsls	r5, r0, #25
 80062c6:	d5fb      	bpl.n	80062c0 <_printf_i+0xb8>
 80062c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062cc:	2d00      	cmp	r5, #0
 80062ce:	da03      	bge.n	80062d8 <_printf_i+0xd0>
 80062d0:	232d      	movs	r3, #45	@ 0x2d
 80062d2:	426d      	negs	r5, r5
 80062d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062d8:	4859      	ldr	r0, [pc, #356]	@ (8006440 <_printf_i+0x238>)
 80062da:	230a      	movs	r3, #10
 80062dc:	e011      	b.n	8006302 <_printf_i+0xfa>
 80062de:	6821      	ldr	r1, [r4, #0]
 80062e0:	6833      	ldr	r3, [r6, #0]
 80062e2:	0608      	lsls	r0, r1, #24
 80062e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80062e8:	d402      	bmi.n	80062f0 <_printf_i+0xe8>
 80062ea:	0649      	lsls	r1, r1, #25
 80062ec:	bf48      	it	mi
 80062ee:	b2ad      	uxthmi	r5, r5
 80062f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80062f2:	4853      	ldr	r0, [pc, #332]	@ (8006440 <_printf_i+0x238>)
 80062f4:	6033      	str	r3, [r6, #0]
 80062f6:	bf14      	ite	ne
 80062f8:	230a      	movne	r3, #10
 80062fa:	2308      	moveq	r3, #8
 80062fc:	2100      	movs	r1, #0
 80062fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006302:	6866      	ldr	r6, [r4, #4]
 8006304:	60a6      	str	r6, [r4, #8]
 8006306:	2e00      	cmp	r6, #0
 8006308:	bfa2      	ittt	ge
 800630a:	6821      	ldrge	r1, [r4, #0]
 800630c:	f021 0104 	bicge.w	r1, r1, #4
 8006310:	6021      	strge	r1, [r4, #0]
 8006312:	b90d      	cbnz	r5, 8006318 <_printf_i+0x110>
 8006314:	2e00      	cmp	r6, #0
 8006316:	d04b      	beq.n	80063b0 <_printf_i+0x1a8>
 8006318:	4616      	mov	r6, r2
 800631a:	fbb5 f1f3 	udiv	r1, r5, r3
 800631e:	fb03 5711 	mls	r7, r3, r1, r5
 8006322:	5dc7      	ldrb	r7, [r0, r7]
 8006324:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006328:	462f      	mov	r7, r5
 800632a:	42bb      	cmp	r3, r7
 800632c:	460d      	mov	r5, r1
 800632e:	d9f4      	bls.n	800631a <_printf_i+0x112>
 8006330:	2b08      	cmp	r3, #8
 8006332:	d10b      	bne.n	800634c <_printf_i+0x144>
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	07df      	lsls	r7, r3, #31
 8006338:	d508      	bpl.n	800634c <_printf_i+0x144>
 800633a:	6923      	ldr	r3, [r4, #16]
 800633c:	6861      	ldr	r1, [r4, #4]
 800633e:	4299      	cmp	r1, r3
 8006340:	bfde      	ittt	le
 8006342:	2330      	movle	r3, #48	@ 0x30
 8006344:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006348:	f106 36ff 	addle.w	r6, r6, #4294967295
 800634c:	1b92      	subs	r2, r2, r6
 800634e:	6122      	str	r2, [r4, #16]
 8006350:	f8cd a000 	str.w	sl, [sp]
 8006354:	464b      	mov	r3, r9
 8006356:	aa03      	add	r2, sp, #12
 8006358:	4621      	mov	r1, r4
 800635a:	4640      	mov	r0, r8
 800635c:	f7ff fee6 	bl	800612c <_printf_common>
 8006360:	3001      	adds	r0, #1
 8006362:	d14a      	bne.n	80063fa <_printf_i+0x1f2>
 8006364:	f04f 30ff 	mov.w	r0, #4294967295
 8006368:	b004      	add	sp, #16
 800636a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800636e:	6823      	ldr	r3, [r4, #0]
 8006370:	f043 0320 	orr.w	r3, r3, #32
 8006374:	6023      	str	r3, [r4, #0]
 8006376:	4833      	ldr	r0, [pc, #204]	@ (8006444 <_printf_i+0x23c>)
 8006378:	2778      	movs	r7, #120	@ 0x78
 800637a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	6831      	ldr	r1, [r6, #0]
 8006382:	061f      	lsls	r7, r3, #24
 8006384:	f851 5b04 	ldr.w	r5, [r1], #4
 8006388:	d402      	bmi.n	8006390 <_printf_i+0x188>
 800638a:	065f      	lsls	r7, r3, #25
 800638c:	bf48      	it	mi
 800638e:	b2ad      	uxthmi	r5, r5
 8006390:	6031      	str	r1, [r6, #0]
 8006392:	07d9      	lsls	r1, r3, #31
 8006394:	bf44      	itt	mi
 8006396:	f043 0320 	orrmi.w	r3, r3, #32
 800639a:	6023      	strmi	r3, [r4, #0]
 800639c:	b11d      	cbz	r5, 80063a6 <_printf_i+0x19e>
 800639e:	2310      	movs	r3, #16
 80063a0:	e7ac      	b.n	80062fc <_printf_i+0xf4>
 80063a2:	4827      	ldr	r0, [pc, #156]	@ (8006440 <_printf_i+0x238>)
 80063a4:	e7e9      	b.n	800637a <_printf_i+0x172>
 80063a6:	6823      	ldr	r3, [r4, #0]
 80063a8:	f023 0320 	bic.w	r3, r3, #32
 80063ac:	6023      	str	r3, [r4, #0]
 80063ae:	e7f6      	b.n	800639e <_printf_i+0x196>
 80063b0:	4616      	mov	r6, r2
 80063b2:	e7bd      	b.n	8006330 <_printf_i+0x128>
 80063b4:	6833      	ldr	r3, [r6, #0]
 80063b6:	6825      	ldr	r5, [r4, #0]
 80063b8:	6961      	ldr	r1, [r4, #20]
 80063ba:	1d18      	adds	r0, r3, #4
 80063bc:	6030      	str	r0, [r6, #0]
 80063be:	062e      	lsls	r6, r5, #24
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	d501      	bpl.n	80063c8 <_printf_i+0x1c0>
 80063c4:	6019      	str	r1, [r3, #0]
 80063c6:	e002      	b.n	80063ce <_printf_i+0x1c6>
 80063c8:	0668      	lsls	r0, r5, #25
 80063ca:	d5fb      	bpl.n	80063c4 <_printf_i+0x1bc>
 80063cc:	8019      	strh	r1, [r3, #0]
 80063ce:	2300      	movs	r3, #0
 80063d0:	6123      	str	r3, [r4, #16]
 80063d2:	4616      	mov	r6, r2
 80063d4:	e7bc      	b.n	8006350 <_printf_i+0x148>
 80063d6:	6833      	ldr	r3, [r6, #0]
 80063d8:	1d1a      	adds	r2, r3, #4
 80063da:	6032      	str	r2, [r6, #0]
 80063dc:	681e      	ldr	r6, [r3, #0]
 80063de:	6862      	ldr	r2, [r4, #4]
 80063e0:	2100      	movs	r1, #0
 80063e2:	4630      	mov	r0, r6
 80063e4:	f7f9 fef4 	bl	80001d0 <memchr>
 80063e8:	b108      	cbz	r0, 80063ee <_printf_i+0x1e6>
 80063ea:	1b80      	subs	r0, r0, r6
 80063ec:	6060      	str	r0, [r4, #4]
 80063ee:	6863      	ldr	r3, [r4, #4]
 80063f0:	6123      	str	r3, [r4, #16]
 80063f2:	2300      	movs	r3, #0
 80063f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063f8:	e7aa      	b.n	8006350 <_printf_i+0x148>
 80063fa:	6923      	ldr	r3, [r4, #16]
 80063fc:	4632      	mov	r2, r6
 80063fe:	4649      	mov	r1, r9
 8006400:	4640      	mov	r0, r8
 8006402:	47d0      	blx	sl
 8006404:	3001      	adds	r0, #1
 8006406:	d0ad      	beq.n	8006364 <_printf_i+0x15c>
 8006408:	6823      	ldr	r3, [r4, #0]
 800640a:	079b      	lsls	r3, r3, #30
 800640c:	d413      	bmi.n	8006436 <_printf_i+0x22e>
 800640e:	68e0      	ldr	r0, [r4, #12]
 8006410:	9b03      	ldr	r3, [sp, #12]
 8006412:	4298      	cmp	r0, r3
 8006414:	bfb8      	it	lt
 8006416:	4618      	movlt	r0, r3
 8006418:	e7a6      	b.n	8006368 <_printf_i+0x160>
 800641a:	2301      	movs	r3, #1
 800641c:	4632      	mov	r2, r6
 800641e:	4649      	mov	r1, r9
 8006420:	4640      	mov	r0, r8
 8006422:	47d0      	blx	sl
 8006424:	3001      	adds	r0, #1
 8006426:	d09d      	beq.n	8006364 <_printf_i+0x15c>
 8006428:	3501      	adds	r5, #1
 800642a:	68e3      	ldr	r3, [r4, #12]
 800642c:	9903      	ldr	r1, [sp, #12]
 800642e:	1a5b      	subs	r3, r3, r1
 8006430:	42ab      	cmp	r3, r5
 8006432:	dcf2      	bgt.n	800641a <_printf_i+0x212>
 8006434:	e7eb      	b.n	800640e <_printf_i+0x206>
 8006436:	2500      	movs	r5, #0
 8006438:	f104 0619 	add.w	r6, r4, #25
 800643c:	e7f5      	b.n	800642a <_printf_i+0x222>
 800643e:	bf00      	nop
 8006440:	0800ad6c 	.word	0x0800ad6c
 8006444:	0800ad7d 	.word	0x0800ad7d

08006448 <_scanf_float>:
 8006448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644c:	b087      	sub	sp, #28
 800644e:	4617      	mov	r7, r2
 8006450:	9303      	str	r3, [sp, #12]
 8006452:	688b      	ldr	r3, [r1, #8]
 8006454:	1e5a      	subs	r2, r3, #1
 8006456:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800645a:	bf81      	itttt	hi
 800645c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006460:	eb03 0b05 	addhi.w	fp, r3, r5
 8006464:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006468:	608b      	strhi	r3, [r1, #8]
 800646a:	680b      	ldr	r3, [r1, #0]
 800646c:	460a      	mov	r2, r1
 800646e:	f04f 0500 	mov.w	r5, #0
 8006472:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006476:	f842 3b1c 	str.w	r3, [r2], #28
 800647a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800647e:	4680      	mov	r8, r0
 8006480:	460c      	mov	r4, r1
 8006482:	bf98      	it	ls
 8006484:	f04f 0b00 	movls.w	fp, #0
 8006488:	9201      	str	r2, [sp, #4]
 800648a:	4616      	mov	r6, r2
 800648c:	46aa      	mov	sl, r5
 800648e:	46a9      	mov	r9, r5
 8006490:	9502      	str	r5, [sp, #8]
 8006492:	68a2      	ldr	r2, [r4, #8]
 8006494:	b152      	cbz	r2, 80064ac <_scanf_float+0x64>
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	2b4e      	cmp	r3, #78	@ 0x4e
 800649c:	d864      	bhi.n	8006568 <_scanf_float+0x120>
 800649e:	2b40      	cmp	r3, #64	@ 0x40
 80064a0:	d83c      	bhi.n	800651c <_scanf_float+0xd4>
 80064a2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80064a6:	b2c8      	uxtb	r0, r1
 80064a8:	280e      	cmp	r0, #14
 80064aa:	d93a      	bls.n	8006522 <_scanf_float+0xda>
 80064ac:	f1b9 0f00 	cmp.w	r9, #0
 80064b0:	d003      	beq.n	80064ba <_scanf_float+0x72>
 80064b2:	6823      	ldr	r3, [r4, #0]
 80064b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064b8:	6023      	str	r3, [r4, #0]
 80064ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064be:	f1ba 0f01 	cmp.w	sl, #1
 80064c2:	f200 8117 	bhi.w	80066f4 <_scanf_float+0x2ac>
 80064c6:	9b01      	ldr	r3, [sp, #4]
 80064c8:	429e      	cmp	r6, r3
 80064ca:	f200 8108 	bhi.w	80066de <_scanf_float+0x296>
 80064ce:	2001      	movs	r0, #1
 80064d0:	b007      	add	sp, #28
 80064d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064d6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80064da:	2a0d      	cmp	r2, #13
 80064dc:	d8e6      	bhi.n	80064ac <_scanf_float+0x64>
 80064de:	a101      	add	r1, pc, #4	@ (adr r1, 80064e4 <_scanf_float+0x9c>)
 80064e0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80064e4:	0800662b 	.word	0x0800662b
 80064e8:	080064ad 	.word	0x080064ad
 80064ec:	080064ad 	.word	0x080064ad
 80064f0:	080064ad 	.word	0x080064ad
 80064f4:	0800668b 	.word	0x0800668b
 80064f8:	08006663 	.word	0x08006663
 80064fc:	080064ad 	.word	0x080064ad
 8006500:	080064ad 	.word	0x080064ad
 8006504:	08006639 	.word	0x08006639
 8006508:	080064ad 	.word	0x080064ad
 800650c:	080064ad 	.word	0x080064ad
 8006510:	080064ad 	.word	0x080064ad
 8006514:	080064ad 	.word	0x080064ad
 8006518:	080065f1 	.word	0x080065f1
 800651c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006520:	e7db      	b.n	80064da <_scanf_float+0x92>
 8006522:	290e      	cmp	r1, #14
 8006524:	d8c2      	bhi.n	80064ac <_scanf_float+0x64>
 8006526:	a001      	add	r0, pc, #4	@ (adr r0, 800652c <_scanf_float+0xe4>)
 8006528:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800652c:	080065e1 	.word	0x080065e1
 8006530:	080064ad 	.word	0x080064ad
 8006534:	080065e1 	.word	0x080065e1
 8006538:	08006677 	.word	0x08006677
 800653c:	080064ad 	.word	0x080064ad
 8006540:	08006589 	.word	0x08006589
 8006544:	080065c7 	.word	0x080065c7
 8006548:	080065c7 	.word	0x080065c7
 800654c:	080065c7 	.word	0x080065c7
 8006550:	080065c7 	.word	0x080065c7
 8006554:	080065c7 	.word	0x080065c7
 8006558:	080065c7 	.word	0x080065c7
 800655c:	080065c7 	.word	0x080065c7
 8006560:	080065c7 	.word	0x080065c7
 8006564:	080065c7 	.word	0x080065c7
 8006568:	2b6e      	cmp	r3, #110	@ 0x6e
 800656a:	d809      	bhi.n	8006580 <_scanf_float+0x138>
 800656c:	2b60      	cmp	r3, #96	@ 0x60
 800656e:	d8b2      	bhi.n	80064d6 <_scanf_float+0x8e>
 8006570:	2b54      	cmp	r3, #84	@ 0x54
 8006572:	d07b      	beq.n	800666c <_scanf_float+0x224>
 8006574:	2b59      	cmp	r3, #89	@ 0x59
 8006576:	d199      	bne.n	80064ac <_scanf_float+0x64>
 8006578:	2d07      	cmp	r5, #7
 800657a:	d197      	bne.n	80064ac <_scanf_float+0x64>
 800657c:	2508      	movs	r5, #8
 800657e:	e02c      	b.n	80065da <_scanf_float+0x192>
 8006580:	2b74      	cmp	r3, #116	@ 0x74
 8006582:	d073      	beq.n	800666c <_scanf_float+0x224>
 8006584:	2b79      	cmp	r3, #121	@ 0x79
 8006586:	e7f6      	b.n	8006576 <_scanf_float+0x12e>
 8006588:	6821      	ldr	r1, [r4, #0]
 800658a:	05c8      	lsls	r0, r1, #23
 800658c:	d51b      	bpl.n	80065c6 <_scanf_float+0x17e>
 800658e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006592:	6021      	str	r1, [r4, #0]
 8006594:	f109 0901 	add.w	r9, r9, #1
 8006598:	f1bb 0f00 	cmp.w	fp, #0
 800659c:	d003      	beq.n	80065a6 <_scanf_float+0x15e>
 800659e:	3201      	adds	r2, #1
 80065a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065a4:	60a2      	str	r2, [r4, #8]
 80065a6:	68a3      	ldr	r3, [r4, #8]
 80065a8:	3b01      	subs	r3, #1
 80065aa:	60a3      	str	r3, [r4, #8]
 80065ac:	6923      	ldr	r3, [r4, #16]
 80065ae:	3301      	adds	r3, #1
 80065b0:	6123      	str	r3, [r4, #16]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	607b      	str	r3, [r7, #4]
 80065ba:	f340 8087 	ble.w	80066cc <_scanf_float+0x284>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	3301      	adds	r3, #1
 80065c2:	603b      	str	r3, [r7, #0]
 80065c4:	e765      	b.n	8006492 <_scanf_float+0x4a>
 80065c6:	eb1a 0105 	adds.w	r1, sl, r5
 80065ca:	f47f af6f 	bne.w	80064ac <_scanf_float+0x64>
 80065ce:	6822      	ldr	r2, [r4, #0]
 80065d0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80065d4:	6022      	str	r2, [r4, #0]
 80065d6:	460d      	mov	r5, r1
 80065d8:	468a      	mov	sl, r1
 80065da:	f806 3b01 	strb.w	r3, [r6], #1
 80065de:	e7e2      	b.n	80065a6 <_scanf_float+0x15e>
 80065e0:	6822      	ldr	r2, [r4, #0]
 80065e2:	0610      	lsls	r0, r2, #24
 80065e4:	f57f af62 	bpl.w	80064ac <_scanf_float+0x64>
 80065e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80065ec:	6022      	str	r2, [r4, #0]
 80065ee:	e7f4      	b.n	80065da <_scanf_float+0x192>
 80065f0:	f1ba 0f00 	cmp.w	sl, #0
 80065f4:	d10e      	bne.n	8006614 <_scanf_float+0x1cc>
 80065f6:	f1b9 0f00 	cmp.w	r9, #0
 80065fa:	d10e      	bne.n	800661a <_scanf_float+0x1d2>
 80065fc:	6822      	ldr	r2, [r4, #0]
 80065fe:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006602:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006606:	d108      	bne.n	800661a <_scanf_float+0x1d2>
 8006608:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800660c:	6022      	str	r2, [r4, #0]
 800660e:	f04f 0a01 	mov.w	sl, #1
 8006612:	e7e2      	b.n	80065da <_scanf_float+0x192>
 8006614:	f1ba 0f02 	cmp.w	sl, #2
 8006618:	d055      	beq.n	80066c6 <_scanf_float+0x27e>
 800661a:	2d01      	cmp	r5, #1
 800661c:	d002      	beq.n	8006624 <_scanf_float+0x1dc>
 800661e:	2d04      	cmp	r5, #4
 8006620:	f47f af44 	bne.w	80064ac <_scanf_float+0x64>
 8006624:	3501      	adds	r5, #1
 8006626:	b2ed      	uxtb	r5, r5
 8006628:	e7d7      	b.n	80065da <_scanf_float+0x192>
 800662a:	f1ba 0f01 	cmp.w	sl, #1
 800662e:	f47f af3d 	bne.w	80064ac <_scanf_float+0x64>
 8006632:	f04f 0a02 	mov.w	sl, #2
 8006636:	e7d0      	b.n	80065da <_scanf_float+0x192>
 8006638:	b97d      	cbnz	r5, 800665a <_scanf_float+0x212>
 800663a:	f1b9 0f00 	cmp.w	r9, #0
 800663e:	f47f af38 	bne.w	80064b2 <_scanf_float+0x6a>
 8006642:	6822      	ldr	r2, [r4, #0]
 8006644:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006648:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800664c:	f040 8108 	bne.w	8006860 <_scanf_float+0x418>
 8006650:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006654:	6022      	str	r2, [r4, #0]
 8006656:	2501      	movs	r5, #1
 8006658:	e7bf      	b.n	80065da <_scanf_float+0x192>
 800665a:	2d03      	cmp	r5, #3
 800665c:	d0e2      	beq.n	8006624 <_scanf_float+0x1dc>
 800665e:	2d05      	cmp	r5, #5
 8006660:	e7de      	b.n	8006620 <_scanf_float+0x1d8>
 8006662:	2d02      	cmp	r5, #2
 8006664:	f47f af22 	bne.w	80064ac <_scanf_float+0x64>
 8006668:	2503      	movs	r5, #3
 800666a:	e7b6      	b.n	80065da <_scanf_float+0x192>
 800666c:	2d06      	cmp	r5, #6
 800666e:	f47f af1d 	bne.w	80064ac <_scanf_float+0x64>
 8006672:	2507      	movs	r5, #7
 8006674:	e7b1      	b.n	80065da <_scanf_float+0x192>
 8006676:	6822      	ldr	r2, [r4, #0]
 8006678:	0591      	lsls	r1, r2, #22
 800667a:	f57f af17 	bpl.w	80064ac <_scanf_float+0x64>
 800667e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006682:	6022      	str	r2, [r4, #0]
 8006684:	f8cd 9008 	str.w	r9, [sp, #8]
 8006688:	e7a7      	b.n	80065da <_scanf_float+0x192>
 800668a:	6822      	ldr	r2, [r4, #0]
 800668c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006690:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006694:	d006      	beq.n	80066a4 <_scanf_float+0x25c>
 8006696:	0550      	lsls	r0, r2, #21
 8006698:	f57f af08 	bpl.w	80064ac <_scanf_float+0x64>
 800669c:	f1b9 0f00 	cmp.w	r9, #0
 80066a0:	f000 80de 	beq.w	8006860 <_scanf_float+0x418>
 80066a4:	0591      	lsls	r1, r2, #22
 80066a6:	bf58      	it	pl
 80066a8:	9902      	ldrpl	r1, [sp, #8]
 80066aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80066ae:	bf58      	it	pl
 80066b0:	eba9 0101 	subpl.w	r1, r9, r1
 80066b4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80066b8:	bf58      	it	pl
 80066ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80066be:	6022      	str	r2, [r4, #0]
 80066c0:	f04f 0900 	mov.w	r9, #0
 80066c4:	e789      	b.n	80065da <_scanf_float+0x192>
 80066c6:	f04f 0a03 	mov.w	sl, #3
 80066ca:	e786      	b.n	80065da <_scanf_float+0x192>
 80066cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80066d0:	4639      	mov	r1, r7
 80066d2:	4640      	mov	r0, r8
 80066d4:	4798      	blx	r3
 80066d6:	2800      	cmp	r0, #0
 80066d8:	f43f aedb 	beq.w	8006492 <_scanf_float+0x4a>
 80066dc:	e6e6      	b.n	80064ac <_scanf_float+0x64>
 80066de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80066e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80066e6:	463a      	mov	r2, r7
 80066e8:	4640      	mov	r0, r8
 80066ea:	4798      	blx	r3
 80066ec:	6923      	ldr	r3, [r4, #16]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	6123      	str	r3, [r4, #16]
 80066f2:	e6e8      	b.n	80064c6 <_scanf_float+0x7e>
 80066f4:	1e6b      	subs	r3, r5, #1
 80066f6:	2b06      	cmp	r3, #6
 80066f8:	d824      	bhi.n	8006744 <_scanf_float+0x2fc>
 80066fa:	2d02      	cmp	r5, #2
 80066fc:	d836      	bhi.n	800676c <_scanf_float+0x324>
 80066fe:	9b01      	ldr	r3, [sp, #4]
 8006700:	429e      	cmp	r6, r3
 8006702:	f67f aee4 	bls.w	80064ce <_scanf_float+0x86>
 8006706:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800670a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800670e:	463a      	mov	r2, r7
 8006710:	4640      	mov	r0, r8
 8006712:	4798      	blx	r3
 8006714:	6923      	ldr	r3, [r4, #16]
 8006716:	3b01      	subs	r3, #1
 8006718:	6123      	str	r3, [r4, #16]
 800671a:	e7f0      	b.n	80066fe <_scanf_float+0x2b6>
 800671c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006720:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006724:	463a      	mov	r2, r7
 8006726:	4640      	mov	r0, r8
 8006728:	4798      	blx	r3
 800672a:	6923      	ldr	r3, [r4, #16]
 800672c:	3b01      	subs	r3, #1
 800672e:	6123      	str	r3, [r4, #16]
 8006730:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006734:	fa5f fa8a 	uxtb.w	sl, sl
 8006738:	f1ba 0f02 	cmp.w	sl, #2
 800673c:	d1ee      	bne.n	800671c <_scanf_float+0x2d4>
 800673e:	3d03      	subs	r5, #3
 8006740:	b2ed      	uxtb	r5, r5
 8006742:	1b76      	subs	r6, r6, r5
 8006744:	6823      	ldr	r3, [r4, #0]
 8006746:	05da      	lsls	r2, r3, #23
 8006748:	d530      	bpl.n	80067ac <_scanf_float+0x364>
 800674a:	055b      	lsls	r3, r3, #21
 800674c:	d511      	bpl.n	8006772 <_scanf_float+0x32a>
 800674e:	9b01      	ldr	r3, [sp, #4]
 8006750:	429e      	cmp	r6, r3
 8006752:	f67f aebc 	bls.w	80064ce <_scanf_float+0x86>
 8006756:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800675a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800675e:	463a      	mov	r2, r7
 8006760:	4640      	mov	r0, r8
 8006762:	4798      	blx	r3
 8006764:	6923      	ldr	r3, [r4, #16]
 8006766:	3b01      	subs	r3, #1
 8006768:	6123      	str	r3, [r4, #16]
 800676a:	e7f0      	b.n	800674e <_scanf_float+0x306>
 800676c:	46aa      	mov	sl, r5
 800676e:	46b3      	mov	fp, r6
 8006770:	e7de      	b.n	8006730 <_scanf_float+0x2e8>
 8006772:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006776:	6923      	ldr	r3, [r4, #16]
 8006778:	2965      	cmp	r1, #101	@ 0x65
 800677a:	f103 33ff 	add.w	r3, r3, #4294967295
 800677e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006782:	6123      	str	r3, [r4, #16]
 8006784:	d00c      	beq.n	80067a0 <_scanf_float+0x358>
 8006786:	2945      	cmp	r1, #69	@ 0x45
 8006788:	d00a      	beq.n	80067a0 <_scanf_float+0x358>
 800678a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800678e:	463a      	mov	r2, r7
 8006790:	4640      	mov	r0, r8
 8006792:	4798      	blx	r3
 8006794:	6923      	ldr	r3, [r4, #16]
 8006796:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800679a:	3b01      	subs	r3, #1
 800679c:	1eb5      	subs	r5, r6, #2
 800679e:	6123      	str	r3, [r4, #16]
 80067a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067a4:	463a      	mov	r2, r7
 80067a6:	4640      	mov	r0, r8
 80067a8:	4798      	blx	r3
 80067aa:	462e      	mov	r6, r5
 80067ac:	6822      	ldr	r2, [r4, #0]
 80067ae:	f012 0210 	ands.w	r2, r2, #16
 80067b2:	d001      	beq.n	80067b8 <_scanf_float+0x370>
 80067b4:	2000      	movs	r0, #0
 80067b6:	e68b      	b.n	80064d0 <_scanf_float+0x88>
 80067b8:	7032      	strb	r2, [r6, #0]
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80067c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067c4:	d11c      	bne.n	8006800 <_scanf_float+0x3b8>
 80067c6:	9b02      	ldr	r3, [sp, #8]
 80067c8:	454b      	cmp	r3, r9
 80067ca:	eba3 0209 	sub.w	r2, r3, r9
 80067ce:	d123      	bne.n	8006818 <_scanf_float+0x3d0>
 80067d0:	9901      	ldr	r1, [sp, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	4640      	mov	r0, r8
 80067d6:	f002 fd67 	bl	80092a8 <_strtod_r>
 80067da:	9b03      	ldr	r3, [sp, #12]
 80067dc:	6821      	ldr	r1, [r4, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f011 0f02 	tst.w	r1, #2
 80067e4:	ec57 6b10 	vmov	r6, r7, d0
 80067e8:	f103 0204 	add.w	r2, r3, #4
 80067ec:	d01f      	beq.n	800682e <_scanf_float+0x3e6>
 80067ee:	9903      	ldr	r1, [sp, #12]
 80067f0:	600a      	str	r2, [r1, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	e9c3 6700 	strd	r6, r7, [r3]
 80067f8:	68e3      	ldr	r3, [r4, #12]
 80067fa:	3301      	adds	r3, #1
 80067fc:	60e3      	str	r3, [r4, #12]
 80067fe:	e7d9      	b.n	80067b4 <_scanf_float+0x36c>
 8006800:	9b04      	ldr	r3, [sp, #16]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d0e4      	beq.n	80067d0 <_scanf_float+0x388>
 8006806:	9905      	ldr	r1, [sp, #20]
 8006808:	230a      	movs	r3, #10
 800680a:	3101      	adds	r1, #1
 800680c:	4640      	mov	r0, r8
 800680e:	f002 fdcb 	bl	80093a8 <_strtol_r>
 8006812:	9b04      	ldr	r3, [sp, #16]
 8006814:	9e05      	ldr	r6, [sp, #20]
 8006816:	1ac2      	subs	r2, r0, r3
 8006818:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800681c:	429e      	cmp	r6, r3
 800681e:	bf28      	it	cs
 8006820:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006824:	4910      	ldr	r1, [pc, #64]	@ (8006868 <_scanf_float+0x420>)
 8006826:	4630      	mov	r0, r6
 8006828:	f000 f954 	bl	8006ad4 <siprintf>
 800682c:	e7d0      	b.n	80067d0 <_scanf_float+0x388>
 800682e:	f011 0f04 	tst.w	r1, #4
 8006832:	9903      	ldr	r1, [sp, #12]
 8006834:	600a      	str	r2, [r1, #0]
 8006836:	d1dc      	bne.n	80067f2 <_scanf_float+0x3aa>
 8006838:	681d      	ldr	r5, [r3, #0]
 800683a:	4632      	mov	r2, r6
 800683c:	463b      	mov	r3, r7
 800683e:	4630      	mov	r0, r6
 8006840:	4639      	mov	r1, r7
 8006842:	f7fa f973 	bl	8000b2c <__aeabi_dcmpun>
 8006846:	b128      	cbz	r0, 8006854 <_scanf_float+0x40c>
 8006848:	4808      	ldr	r0, [pc, #32]	@ (800686c <_scanf_float+0x424>)
 800684a:	f000 fb25 	bl	8006e98 <nanf>
 800684e:	ed85 0a00 	vstr	s0, [r5]
 8006852:	e7d1      	b.n	80067f8 <_scanf_float+0x3b0>
 8006854:	4630      	mov	r0, r6
 8006856:	4639      	mov	r1, r7
 8006858:	f7fa f9c6 	bl	8000be8 <__aeabi_d2f>
 800685c:	6028      	str	r0, [r5, #0]
 800685e:	e7cb      	b.n	80067f8 <_scanf_float+0x3b0>
 8006860:	f04f 0900 	mov.w	r9, #0
 8006864:	e629      	b.n	80064ba <_scanf_float+0x72>
 8006866:	bf00      	nop
 8006868:	0800ad8e 	.word	0x0800ad8e
 800686c:	0800b140 	.word	0x0800b140

08006870 <std>:
 8006870:	2300      	movs	r3, #0
 8006872:	b510      	push	{r4, lr}
 8006874:	4604      	mov	r4, r0
 8006876:	e9c0 3300 	strd	r3, r3, [r0]
 800687a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800687e:	6083      	str	r3, [r0, #8]
 8006880:	8181      	strh	r1, [r0, #12]
 8006882:	6643      	str	r3, [r0, #100]	@ 0x64
 8006884:	81c2      	strh	r2, [r0, #14]
 8006886:	6183      	str	r3, [r0, #24]
 8006888:	4619      	mov	r1, r3
 800688a:	2208      	movs	r2, #8
 800688c:	305c      	adds	r0, #92	@ 0x5c
 800688e:	f000 fa45 	bl	8006d1c <memset>
 8006892:	4b0d      	ldr	r3, [pc, #52]	@ (80068c8 <std+0x58>)
 8006894:	6263      	str	r3, [r4, #36]	@ 0x24
 8006896:	4b0d      	ldr	r3, [pc, #52]	@ (80068cc <std+0x5c>)
 8006898:	62a3      	str	r3, [r4, #40]	@ 0x28
 800689a:	4b0d      	ldr	r3, [pc, #52]	@ (80068d0 <std+0x60>)
 800689c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800689e:	4b0d      	ldr	r3, [pc, #52]	@ (80068d4 <std+0x64>)
 80068a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80068a2:	4b0d      	ldr	r3, [pc, #52]	@ (80068d8 <std+0x68>)
 80068a4:	6224      	str	r4, [r4, #32]
 80068a6:	429c      	cmp	r4, r3
 80068a8:	d006      	beq.n	80068b8 <std+0x48>
 80068aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80068ae:	4294      	cmp	r4, r2
 80068b0:	d002      	beq.n	80068b8 <std+0x48>
 80068b2:	33d0      	adds	r3, #208	@ 0xd0
 80068b4:	429c      	cmp	r4, r3
 80068b6:	d105      	bne.n	80068c4 <std+0x54>
 80068b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80068bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068c0:	f000 bade 	b.w	8006e80 <__retarget_lock_init_recursive>
 80068c4:	bd10      	pop	{r4, pc}
 80068c6:	bf00      	nop
 80068c8:	08006b69 	.word	0x08006b69
 80068cc:	08006b8f 	.word	0x08006b8f
 80068d0:	08006bc7 	.word	0x08006bc7
 80068d4:	08006beb 	.word	0x08006beb
 80068d8:	20001020 	.word	0x20001020

080068dc <stdio_exit_handler>:
 80068dc:	4a02      	ldr	r2, [pc, #8]	@ (80068e8 <stdio_exit_handler+0xc>)
 80068de:	4903      	ldr	r1, [pc, #12]	@ (80068ec <stdio_exit_handler+0x10>)
 80068e0:	4803      	ldr	r0, [pc, #12]	@ (80068f0 <stdio_exit_handler+0x14>)
 80068e2:	f000 b869 	b.w	80069b8 <_fwalk_sglue>
 80068e6:	bf00      	nop
 80068e8:	20000bc4 	.word	0x20000bc4
 80068ec:	0800a01d 	.word	0x0800a01d
 80068f0:	20000bd4 	.word	0x20000bd4

080068f4 <cleanup_stdio>:
 80068f4:	6841      	ldr	r1, [r0, #4]
 80068f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006928 <cleanup_stdio+0x34>)
 80068f8:	4299      	cmp	r1, r3
 80068fa:	b510      	push	{r4, lr}
 80068fc:	4604      	mov	r4, r0
 80068fe:	d001      	beq.n	8006904 <cleanup_stdio+0x10>
 8006900:	f003 fb8c 	bl	800a01c <_fflush_r>
 8006904:	68a1      	ldr	r1, [r4, #8]
 8006906:	4b09      	ldr	r3, [pc, #36]	@ (800692c <cleanup_stdio+0x38>)
 8006908:	4299      	cmp	r1, r3
 800690a:	d002      	beq.n	8006912 <cleanup_stdio+0x1e>
 800690c:	4620      	mov	r0, r4
 800690e:	f003 fb85 	bl	800a01c <_fflush_r>
 8006912:	68e1      	ldr	r1, [r4, #12]
 8006914:	4b06      	ldr	r3, [pc, #24]	@ (8006930 <cleanup_stdio+0x3c>)
 8006916:	4299      	cmp	r1, r3
 8006918:	d004      	beq.n	8006924 <cleanup_stdio+0x30>
 800691a:	4620      	mov	r0, r4
 800691c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006920:	f003 bb7c 	b.w	800a01c <_fflush_r>
 8006924:	bd10      	pop	{r4, pc}
 8006926:	bf00      	nop
 8006928:	20001020 	.word	0x20001020
 800692c:	20001088 	.word	0x20001088
 8006930:	200010f0 	.word	0x200010f0

08006934 <global_stdio_init.part.0>:
 8006934:	b510      	push	{r4, lr}
 8006936:	4b0b      	ldr	r3, [pc, #44]	@ (8006964 <global_stdio_init.part.0+0x30>)
 8006938:	4c0b      	ldr	r4, [pc, #44]	@ (8006968 <global_stdio_init.part.0+0x34>)
 800693a:	4a0c      	ldr	r2, [pc, #48]	@ (800696c <global_stdio_init.part.0+0x38>)
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	4620      	mov	r0, r4
 8006940:	2200      	movs	r2, #0
 8006942:	2104      	movs	r1, #4
 8006944:	f7ff ff94 	bl	8006870 <std>
 8006948:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800694c:	2201      	movs	r2, #1
 800694e:	2109      	movs	r1, #9
 8006950:	f7ff ff8e 	bl	8006870 <std>
 8006954:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006958:	2202      	movs	r2, #2
 800695a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800695e:	2112      	movs	r1, #18
 8006960:	f7ff bf86 	b.w	8006870 <std>
 8006964:	20001158 	.word	0x20001158
 8006968:	20001020 	.word	0x20001020
 800696c:	080068dd 	.word	0x080068dd

08006970 <__sfp_lock_acquire>:
 8006970:	4801      	ldr	r0, [pc, #4]	@ (8006978 <__sfp_lock_acquire+0x8>)
 8006972:	f000 ba86 	b.w	8006e82 <__retarget_lock_acquire_recursive>
 8006976:	bf00      	nop
 8006978:	20001161 	.word	0x20001161

0800697c <__sfp_lock_release>:
 800697c:	4801      	ldr	r0, [pc, #4]	@ (8006984 <__sfp_lock_release+0x8>)
 800697e:	f000 ba81 	b.w	8006e84 <__retarget_lock_release_recursive>
 8006982:	bf00      	nop
 8006984:	20001161 	.word	0x20001161

08006988 <__sinit>:
 8006988:	b510      	push	{r4, lr}
 800698a:	4604      	mov	r4, r0
 800698c:	f7ff fff0 	bl	8006970 <__sfp_lock_acquire>
 8006990:	6a23      	ldr	r3, [r4, #32]
 8006992:	b11b      	cbz	r3, 800699c <__sinit+0x14>
 8006994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006998:	f7ff bff0 	b.w	800697c <__sfp_lock_release>
 800699c:	4b04      	ldr	r3, [pc, #16]	@ (80069b0 <__sinit+0x28>)
 800699e:	6223      	str	r3, [r4, #32]
 80069a0:	4b04      	ldr	r3, [pc, #16]	@ (80069b4 <__sinit+0x2c>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d1f5      	bne.n	8006994 <__sinit+0xc>
 80069a8:	f7ff ffc4 	bl	8006934 <global_stdio_init.part.0>
 80069ac:	e7f2      	b.n	8006994 <__sinit+0xc>
 80069ae:	bf00      	nop
 80069b0:	080068f5 	.word	0x080068f5
 80069b4:	20001158 	.word	0x20001158

080069b8 <_fwalk_sglue>:
 80069b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069bc:	4607      	mov	r7, r0
 80069be:	4688      	mov	r8, r1
 80069c0:	4614      	mov	r4, r2
 80069c2:	2600      	movs	r6, #0
 80069c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069c8:	f1b9 0901 	subs.w	r9, r9, #1
 80069cc:	d505      	bpl.n	80069da <_fwalk_sglue+0x22>
 80069ce:	6824      	ldr	r4, [r4, #0]
 80069d0:	2c00      	cmp	r4, #0
 80069d2:	d1f7      	bne.n	80069c4 <_fwalk_sglue+0xc>
 80069d4:	4630      	mov	r0, r6
 80069d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069da:	89ab      	ldrh	r3, [r5, #12]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d907      	bls.n	80069f0 <_fwalk_sglue+0x38>
 80069e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069e4:	3301      	adds	r3, #1
 80069e6:	d003      	beq.n	80069f0 <_fwalk_sglue+0x38>
 80069e8:	4629      	mov	r1, r5
 80069ea:	4638      	mov	r0, r7
 80069ec:	47c0      	blx	r8
 80069ee:	4306      	orrs	r6, r0
 80069f0:	3568      	adds	r5, #104	@ 0x68
 80069f2:	e7e9      	b.n	80069c8 <_fwalk_sglue+0x10>

080069f4 <iprintf>:
 80069f4:	b40f      	push	{r0, r1, r2, r3}
 80069f6:	b507      	push	{r0, r1, r2, lr}
 80069f8:	4906      	ldr	r1, [pc, #24]	@ (8006a14 <iprintf+0x20>)
 80069fa:	ab04      	add	r3, sp, #16
 80069fc:	6808      	ldr	r0, [r1, #0]
 80069fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a02:	6881      	ldr	r1, [r0, #8]
 8006a04:	9301      	str	r3, [sp, #4]
 8006a06:	f003 f81f 	bl	8009a48 <_vfiprintf_r>
 8006a0a:	b003      	add	sp, #12
 8006a0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a10:	b004      	add	sp, #16
 8006a12:	4770      	bx	lr
 8006a14:	20000bd0 	.word	0x20000bd0

08006a18 <_puts_r>:
 8006a18:	6a03      	ldr	r3, [r0, #32]
 8006a1a:	b570      	push	{r4, r5, r6, lr}
 8006a1c:	6884      	ldr	r4, [r0, #8]
 8006a1e:	4605      	mov	r5, r0
 8006a20:	460e      	mov	r6, r1
 8006a22:	b90b      	cbnz	r3, 8006a28 <_puts_r+0x10>
 8006a24:	f7ff ffb0 	bl	8006988 <__sinit>
 8006a28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a2a:	07db      	lsls	r3, r3, #31
 8006a2c:	d405      	bmi.n	8006a3a <_puts_r+0x22>
 8006a2e:	89a3      	ldrh	r3, [r4, #12]
 8006a30:	0598      	lsls	r0, r3, #22
 8006a32:	d402      	bmi.n	8006a3a <_puts_r+0x22>
 8006a34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a36:	f000 fa24 	bl	8006e82 <__retarget_lock_acquire_recursive>
 8006a3a:	89a3      	ldrh	r3, [r4, #12]
 8006a3c:	0719      	lsls	r1, r3, #28
 8006a3e:	d502      	bpl.n	8006a46 <_puts_r+0x2e>
 8006a40:	6923      	ldr	r3, [r4, #16]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d135      	bne.n	8006ab2 <_puts_r+0x9a>
 8006a46:	4621      	mov	r1, r4
 8006a48:	4628      	mov	r0, r5
 8006a4a:	f000 f911 	bl	8006c70 <__swsetup_r>
 8006a4e:	b380      	cbz	r0, 8006ab2 <_puts_r+0x9a>
 8006a50:	f04f 35ff 	mov.w	r5, #4294967295
 8006a54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a56:	07da      	lsls	r2, r3, #31
 8006a58:	d405      	bmi.n	8006a66 <_puts_r+0x4e>
 8006a5a:	89a3      	ldrh	r3, [r4, #12]
 8006a5c:	059b      	lsls	r3, r3, #22
 8006a5e:	d402      	bmi.n	8006a66 <_puts_r+0x4e>
 8006a60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a62:	f000 fa0f 	bl	8006e84 <__retarget_lock_release_recursive>
 8006a66:	4628      	mov	r0, r5
 8006a68:	bd70      	pop	{r4, r5, r6, pc}
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	da04      	bge.n	8006a78 <_puts_r+0x60>
 8006a6e:	69a2      	ldr	r2, [r4, #24]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	dc17      	bgt.n	8006aa4 <_puts_r+0x8c>
 8006a74:	290a      	cmp	r1, #10
 8006a76:	d015      	beq.n	8006aa4 <_puts_r+0x8c>
 8006a78:	6823      	ldr	r3, [r4, #0]
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	6022      	str	r2, [r4, #0]
 8006a7e:	7019      	strb	r1, [r3, #0]
 8006a80:	68a3      	ldr	r3, [r4, #8]
 8006a82:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006a86:	3b01      	subs	r3, #1
 8006a88:	60a3      	str	r3, [r4, #8]
 8006a8a:	2900      	cmp	r1, #0
 8006a8c:	d1ed      	bne.n	8006a6a <_puts_r+0x52>
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	da11      	bge.n	8006ab6 <_puts_r+0x9e>
 8006a92:	4622      	mov	r2, r4
 8006a94:	210a      	movs	r1, #10
 8006a96:	4628      	mov	r0, r5
 8006a98:	f000 f8ab 	bl	8006bf2 <__swbuf_r>
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	d0d7      	beq.n	8006a50 <_puts_r+0x38>
 8006aa0:	250a      	movs	r5, #10
 8006aa2:	e7d7      	b.n	8006a54 <_puts_r+0x3c>
 8006aa4:	4622      	mov	r2, r4
 8006aa6:	4628      	mov	r0, r5
 8006aa8:	f000 f8a3 	bl	8006bf2 <__swbuf_r>
 8006aac:	3001      	adds	r0, #1
 8006aae:	d1e7      	bne.n	8006a80 <_puts_r+0x68>
 8006ab0:	e7ce      	b.n	8006a50 <_puts_r+0x38>
 8006ab2:	3e01      	subs	r6, #1
 8006ab4:	e7e4      	b.n	8006a80 <_puts_r+0x68>
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	1c5a      	adds	r2, r3, #1
 8006aba:	6022      	str	r2, [r4, #0]
 8006abc:	220a      	movs	r2, #10
 8006abe:	701a      	strb	r2, [r3, #0]
 8006ac0:	e7ee      	b.n	8006aa0 <_puts_r+0x88>
	...

08006ac4 <puts>:
 8006ac4:	4b02      	ldr	r3, [pc, #8]	@ (8006ad0 <puts+0xc>)
 8006ac6:	4601      	mov	r1, r0
 8006ac8:	6818      	ldr	r0, [r3, #0]
 8006aca:	f7ff bfa5 	b.w	8006a18 <_puts_r>
 8006ace:	bf00      	nop
 8006ad0:	20000bd0 	.word	0x20000bd0

08006ad4 <siprintf>:
 8006ad4:	b40e      	push	{r1, r2, r3}
 8006ad6:	b500      	push	{lr}
 8006ad8:	b09c      	sub	sp, #112	@ 0x70
 8006ada:	ab1d      	add	r3, sp, #116	@ 0x74
 8006adc:	9002      	str	r0, [sp, #8]
 8006ade:	9006      	str	r0, [sp, #24]
 8006ae0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ae4:	4809      	ldr	r0, [pc, #36]	@ (8006b0c <siprintf+0x38>)
 8006ae6:	9107      	str	r1, [sp, #28]
 8006ae8:	9104      	str	r1, [sp, #16]
 8006aea:	4909      	ldr	r1, [pc, #36]	@ (8006b10 <siprintf+0x3c>)
 8006aec:	f853 2b04 	ldr.w	r2, [r3], #4
 8006af0:	9105      	str	r1, [sp, #20]
 8006af2:	6800      	ldr	r0, [r0, #0]
 8006af4:	9301      	str	r3, [sp, #4]
 8006af6:	a902      	add	r1, sp, #8
 8006af8:	f002 fcb4 	bl	8009464 <_svfiprintf_r>
 8006afc:	9b02      	ldr	r3, [sp, #8]
 8006afe:	2200      	movs	r2, #0
 8006b00:	701a      	strb	r2, [r3, #0]
 8006b02:	b01c      	add	sp, #112	@ 0x70
 8006b04:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b08:	b003      	add	sp, #12
 8006b0a:	4770      	bx	lr
 8006b0c:	20000bd0 	.word	0x20000bd0
 8006b10:	ffff0208 	.word	0xffff0208

08006b14 <siscanf>:
 8006b14:	b40e      	push	{r1, r2, r3}
 8006b16:	b530      	push	{r4, r5, lr}
 8006b18:	b09c      	sub	sp, #112	@ 0x70
 8006b1a:	ac1f      	add	r4, sp, #124	@ 0x7c
 8006b1c:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006b20:	f854 5b04 	ldr.w	r5, [r4], #4
 8006b24:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006b28:	9002      	str	r0, [sp, #8]
 8006b2a:	9006      	str	r0, [sp, #24]
 8006b2c:	f7f9 fba0 	bl	8000270 <strlen>
 8006b30:	4b0b      	ldr	r3, [pc, #44]	@ (8006b60 <siscanf+0x4c>)
 8006b32:	9003      	str	r0, [sp, #12]
 8006b34:	9007      	str	r0, [sp, #28]
 8006b36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b38:	480a      	ldr	r0, [pc, #40]	@ (8006b64 <siscanf+0x50>)
 8006b3a:	9401      	str	r4, [sp, #4]
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006b40:	9314      	str	r3, [sp, #80]	@ 0x50
 8006b42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006b46:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006b4a:	462a      	mov	r2, r5
 8006b4c:	4623      	mov	r3, r4
 8006b4e:	a902      	add	r1, sp, #8
 8006b50:	6800      	ldr	r0, [r0, #0]
 8006b52:	f002 fddb 	bl	800970c <__ssvfiscanf_r>
 8006b56:	b01c      	add	sp, #112	@ 0x70
 8006b58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b5c:	b003      	add	sp, #12
 8006b5e:	4770      	bx	lr
 8006b60:	08006b8b 	.word	0x08006b8b
 8006b64:	20000bd0 	.word	0x20000bd0

08006b68 <__sread>:
 8006b68:	b510      	push	{r4, lr}
 8006b6a:	460c      	mov	r4, r1
 8006b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b70:	f000 f938 	bl	8006de4 <_read_r>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	bfab      	itete	ge
 8006b78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006b7a:	89a3      	ldrhlt	r3, [r4, #12]
 8006b7c:	181b      	addge	r3, r3, r0
 8006b7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006b82:	bfac      	ite	ge
 8006b84:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006b86:	81a3      	strhlt	r3, [r4, #12]
 8006b88:	bd10      	pop	{r4, pc}

08006b8a <__seofread>:
 8006b8a:	2000      	movs	r0, #0
 8006b8c:	4770      	bx	lr

08006b8e <__swrite>:
 8006b8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b92:	461f      	mov	r7, r3
 8006b94:	898b      	ldrh	r3, [r1, #12]
 8006b96:	05db      	lsls	r3, r3, #23
 8006b98:	4605      	mov	r5, r0
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	4616      	mov	r6, r2
 8006b9e:	d505      	bpl.n	8006bac <__swrite+0x1e>
 8006ba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f000 f90a 	bl	8006dc0 <_lseek_r>
 8006bac:	89a3      	ldrh	r3, [r4, #12]
 8006bae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006bb6:	81a3      	strh	r3, [r4, #12]
 8006bb8:	4632      	mov	r2, r6
 8006bba:	463b      	mov	r3, r7
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bc2:	f000 b921 	b.w	8006e08 <_write_r>

08006bc6 <__sseek>:
 8006bc6:	b510      	push	{r4, lr}
 8006bc8:	460c      	mov	r4, r1
 8006bca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bce:	f000 f8f7 	bl	8006dc0 <_lseek_r>
 8006bd2:	1c43      	adds	r3, r0, #1
 8006bd4:	89a3      	ldrh	r3, [r4, #12]
 8006bd6:	bf15      	itete	ne
 8006bd8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006bda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006bde:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006be2:	81a3      	strheq	r3, [r4, #12]
 8006be4:	bf18      	it	ne
 8006be6:	81a3      	strhne	r3, [r4, #12]
 8006be8:	bd10      	pop	{r4, pc}

08006bea <__sclose>:
 8006bea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bee:	f000 b8d7 	b.w	8006da0 <_close_r>

08006bf2 <__swbuf_r>:
 8006bf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bf4:	460e      	mov	r6, r1
 8006bf6:	4614      	mov	r4, r2
 8006bf8:	4605      	mov	r5, r0
 8006bfa:	b118      	cbz	r0, 8006c04 <__swbuf_r+0x12>
 8006bfc:	6a03      	ldr	r3, [r0, #32]
 8006bfe:	b90b      	cbnz	r3, 8006c04 <__swbuf_r+0x12>
 8006c00:	f7ff fec2 	bl	8006988 <__sinit>
 8006c04:	69a3      	ldr	r3, [r4, #24]
 8006c06:	60a3      	str	r3, [r4, #8]
 8006c08:	89a3      	ldrh	r3, [r4, #12]
 8006c0a:	071a      	lsls	r2, r3, #28
 8006c0c:	d501      	bpl.n	8006c12 <__swbuf_r+0x20>
 8006c0e:	6923      	ldr	r3, [r4, #16]
 8006c10:	b943      	cbnz	r3, 8006c24 <__swbuf_r+0x32>
 8006c12:	4621      	mov	r1, r4
 8006c14:	4628      	mov	r0, r5
 8006c16:	f000 f82b 	bl	8006c70 <__swsetup_r>
 8006c1a:	b118      	cbz	r0, 8006c24 <__swbuf_r+0x32>
 8006c1c:	f04f 37ff 	mov.w	r7, #4294967295
 8006c20:	4638      	mov	r0, r7
 8006c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c24:	6823      	ldr	r3, [r4, #0]
 8006c26:	6922      	ldr	r2, [r4, #16]
 8006c28:	1a98      	subs	r0, r3, r2
 8006c2a:	6963      	ldr	r3, [r4, #20]
 8006c2c:	b2f6      	uxtb	r6, r6
 8006c2e:	4283      	cmp	r3, r0
 8006c30:	4637      	mov	r7, r6
 8006c32:	dc05      	bgt.n	8006c40 <__swbuf_r+0x4e>
 8006c34:	4621      	mov	r1, r4
 8006c36:	4628      	mov	r0, r5
 8006c38:	f003 f9f0 	bl	800a01c <_fflush_r>
 8006c3c:	2800      	cmp	r0, #0
 8006c3e:	d1ed      	bne.n	8006c1c <__swbuf_r+0x2a>
 8006c40:	68a3      	ldr	r3, [r4, #8]
 8006c42:	3b01      	subs	r3, #1
 8006c44:	60a3      	str	r3, [r4, #8]
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	6022      	str	r2, [r4, #0]
 8006c4c:	701e      	strb	r6, [r3, #0]
 8006c4e:	6962      	ldr	r2, [r4, #20]
 8006c50:	1c43      	adds	r3, r0, #1
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d004      	beq.n	8006c60 <__swbuf_r+0x6e>
 8006c56:	89a3      	ldrh	r3, [r4, #12]
 8006c58:	07db      	lsls	r3, r3, #31
 8006c5a:	d5e1      	bpl.n	8006c20 <__swbuf_r+0x2e>
 8006c5c:	2e0a      	cmp	r6, #10
 8006c5e:	d1df      	bne.n	8006c20 <__swbuf_r+0x2e>
 8006c60:	4621      	mov	r1, r4
 8006c62:	4628      	mov	r0, r5
 8006c64:	f003 f9da 	bl	800a01c <_fflush_r>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	d0d9      	beq.n	8006c20 <__swbuf_r+0x2e>
 8006c6c:	e7d6      	b.n	8006c1c <__swbuf_r+0x2a>
	...

08006c70 <__swsetup_r>:
 8006c70:	b538      	push	{r3, r4, r5, lr}
 8006c72:	4b29      	ldr	r3, [pc, #164]	@ (8006d18 <__swsetup_r+0xa8>)
 8006c74:	4605      	mov	r5, r0
 8006c76:	6818      	ldr	r0, [r3, #0]
 8006c78:	460c      	mov	r4, r1
 8006c7a:	b118      	cbz	r0, 8006c84 <__swsetup_r+0x14>
 8006c7c:	6a03      	ldr	r3, [r0, #32]
 8006c7e:	b90b      	cbnz	r3, 8006c84 <__swsetup_r+0x14>
 8006c80:	f7ff fe82 	bl	8006988 <__sinit>
 8006c84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c88:	0719      	lsls	r1, r3, #28
 8006c8a:	d422      	bmi.n	8006cd2 <__swsetup_r+0x62>
 8006c8c:	06da      	lsls	r2, r3, #27
 8006c8e:	d407      	bmi.n	8006ca0 <__swsetup_r+0x30>
 8006c90:	2209      	movs	r2, #9
 8006c92:	602a      	str	r2, [r5, #0]
 8006c94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c98:	81a3      	strh	r3, [r4, #12]
 8006c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9e:	e033      	b.n	8006d08 <__swsetup_r+0x98>
 8006ca0:	0758      	lsls	r0, r3, #29
 8006ca2:	d512      	bpl.n	8006cca <__swsetup_r+0x5a>
 8006ca4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ca6:	b141      	cbz	r1, 8006cba <__swsetup_r+0x4a>
 8006ca8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006cac:	4299      	cmp	r1, r3
 8006cae:	d002      	beq.n	8006cb6 <__swsetup_r+0x46>
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	f000 ff45 	bl	8007b40 <_free_r>
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006cba:	89a3      	ldrh	r3, [r4, #12]
 8006cbc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006cc0:	81a3      	strh	r3, [r4, #12]
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	6063      	str	r3, [r4, #4]
 8006cc6:	6923      	ldr	r3, [r4, #16]
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	f043 0308 	orr.w	r3, r3, #8
 8006cd0:	81a3      	strh	r3, [r4, #12]
 8006cd2:	6923      	ldr	r3, [r4, #16]
 8006cd4:	b94b      	cbnz	r3, 8006cea <__swsetup_r+0x7a>
 8006cd6:	89a3      	ldrh	r3, [r4, #12]
 8006cd8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006cdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ce0:	d003      	beq.n	8006cea <__swsetup_r+0x7a>
 8006ce2:	4621      	mov	r1, r4
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	f003 f9e7 	bl	800a0b8 <__smakebuf_r>
 8006cea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cee:	f013 0201 	ands.w	r2, r3, #1
 8006cf2:	d00a      	beq.n	8006d0a <__swsetup_r+0x9a>
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	60a2      	str	r2, [r4, #8]
 8006cf8:	6962      	ldr	r2, [r4, #20]
 8006cfa:	4252      	negs	r2, r2
 8006cfc:	61a2      	str	r2, [r4, #24]
 8006cfe:	6922      	ldr	r2, [r4, #16]
 8006d00:	b942      	cbnz	r2, 8006d14 <__swsetup_r+0xa4>
 8006d02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006d06:	d1c5      	bne.n	8006c94 <__swsetup_r+0x24>
 8006d08:	bd38      	pop	{r3, r4, r5, pc}
 8006d0a:	0799      	lsls	r1, r3, #30
 8006d0c:	bf58      	it	pl
 8006d0e:	6962      	ldrpl	r2, [r4, #20]
 8006d10:	60a2      	str	r2, [r4, #8]
 8006d12:	e7f4      	b.n	8006cfe <__swsetup_r+0x8e>
 8006d14:	2000      	movs	r0, #0
 8006d16:	e7f7      	b.n	8006d08 <__swsetup_r+0x98>
 8006d18:	20000bd0 	.word	0x20000bd0

08006d1c <memset>:
 8006d1c:	4402      	add	r2, r0
 8006d1e:	4603      	mov	r3, r0
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d100      	bne.n	8006d26 <memset+0xa>
 8006d24:	4770      	bx	lr
 8006d26:	f803 1b01 	strb.w	r1, [r3], #1
 8006d2a:	e7f9      	b.n	8006d20 <memset+0x4>

08006d2c <strchr>:
 8006d2c:	b2c9      	uxtb	r1, r1
 8006d2e:	4603      	mov	r3, r0
 8006d30:	4618      	mov	r0, r3
 8006d32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d36:	b112      	cbz	r2, 8006d3e <strchr+0x12>
 8006d38:	428a      	cmp	r2, r1
 8006d3a:	d1f9      	bne.n	8006d30 <strchr+0x4>
 8006d3c:	4770      	bx	lr
 8006d3e:	2900      	cmp	r1, #0
 8006d40:	bf18      	it	ne
 8006d42:	2000      	movne	r0, #0
 8006d44:	4770      	bx	lr

08006d46 <strncpy>:
 8006d46:	b510      	push	{r4, lr}
 8006d48:	3901      	subs	r1, #1
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	b132      	cbz	r2, 8006d5c <strncpy+0x16>
 8006d4e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006d52:	f803 4b01 	strb.w	r4, [r3], #1
 8006d56:	3a01      	subs	r2, #1
 8006d58:	2c00      	cmp	r4, #0
 8006d5a:	d1f7      	bne.n	8006d4c <strncpy+0x6>
 8006d5c:	441a      	add	r2, r3
 8006d5e:	2100      	movs	r1, #0
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d100      	bne.n	8006d66 <strncpy+0x20>
 8006d64:	bd10      	pop	{r4, pc}
 8006d66:	f803 1b01 	strb.w	r1, [r3], #1
 8006d6a:	e7f9      	b.n	8006d60 <strncpy+0x1a>

08006d6c <strstr>:
 8006d6c:	780a      	ldrb	r2, [r1, #0]
 8006d6e:	b570      	push	{r4, r5, r6, lr}
 8006d70:	b96a      	cbnz	r2, 8006d8e <strstr+0x22>
 8006d72:	bd70      	pop	{r4, r5, r6, pc}
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d109      	bne.n	8006d8c <strstr+0x20>
 8006d78:	460c      	mov	r4, r1
 8006d7a:	4605      	mov	r5, r0
 8006d7c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d0f6      	beq.n	8006d72 <strstr+0x6>
 8006d84:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006d88:	429e      	cmp	r6, r3
 8006d8a:	d0f7      	beq.n	8006d7c <strstr+0x10>
 8006d8c:	3001      	adds	r0, #1
 8006d8e:	7803      	ldrb	r3, [r0, #0]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1ef      	bne.n	8006d74 <strstr+0x8>
 8006d94:	4618      	mov	r0, r3
 8006d96:	e7ec      	b.n	8006d72 <strstr+0x6>

08006d98 <_localeconv_r>:
 8006d98:	4800      	ldr	r0, [pc, #0]	@ (8006d9c <_localeconv_r+0x4>)
 8006d9a:	4770      	bx	lr
 8006d9c:	20000d10 	.word	0x20000d10

08006da0 <_close_r>:
 8006da0:	b538      	push	{r3, r4, r5, lr}
 8006da2:	4d06      	ldr	r5, [pc, #24]	@ (8006dbc <_close_r+0x1c>)
 8006da4:	2300      	movs	r3, #0
 8006da6:	4604      	mov	r4, r0
 8006da8:	4608      	mov	r0, r1
 8006daa:	602b      	str	r3, [r5, #0]
 8006dac:	f7fa fe7a 	bl	8001aa4 <_close>
 8006db0:	1c43      	adds	r3, r0, #1
 8006db2:	d102      	bne.n	8006dba <_close_r+0x1a>
 8006db4:	682b      	ldr	r3, [r5, #0]
 8006db6:	b103      	cbz	r3, 8006dba <_close_r+0x1a>
 8006db8:	6023      	str	r3, [r4, #0]
 8006dba:	bd38      	pop	{r3, r4, r5, pc}
 8006dbc:	2000115c 	.word	0x2000115c

08006dc0 <_lseek_r>:
 8006dc0:	b538      	push	{r3, r4, r5, lr}
 8006dc2:	4d07      	ldr	r5, [pc, #28]	@ (8006de0 <_lseek_r+0x20>)
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	4608      	mov	r0, r1
 8006dc8:	4611      	mov	r1, r2
 8006dca:	2200      	movs	r2, #0
 8006dcc:	602a      	str	r2, [r5, #0]
 8006dce:	461a      	mov	r2, r3
 8006dd0:	f7fa fe8f 	bl	8001af2 <_lseek>
 8006dd4:	1c43      	adds	r3, r0, #1
 8006dd6:	d102      	bne.n	8006dde <_lseek_r+0x1e>
 8006dd8:	682b      	ldr	r3, [r5, #0]
 8006dda:	b103      	cbz	r3, 8006dde <_lseek_r+0x1e>
 8006ddc:	6023      	str	r3, [r4, #0]
 8006dde:	bd38      	pop	{r3, r4, r5, pc}
 8006de0:	2000115c 	.word	0x2000115c

08006de4 <_read_r>:
 8006de4:	b538      	push	{r3, r4, r5, lr}
 8006de6:	4d07      	ldr	r5, [pc, #28]	@ (8006e04 <_read_r+0x20>)
 8006de8:	4604      	mov	r4, r0
 8006dea:	4608      	mov	r0, r1
 8006dec:	4611      	mov	r1, r2
 8006dee:	2200      	movs	r2, #0
 8006df0:	602a      	str	r2, [r5, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	f7fa fe1d 	bl	8001a32 <_read>
 8006df8:	1c43      	adds	r3, r0, #1
 8006dfa:	d102      	bne.n	8006e02 <_read_r+0x1e>
 8006dfc:	682b      	ldr	r3, [r5, #0]
 8006dfe:	b103      	cbz	r3, 8006e02 <_read_r+0x1e>
 8006e00:	6023      	str	r3, [r4, #0]
 8006e02:	bd38      	pop	{r3, r4, r5, pc}
 8006e04:	2000115c 	.word	0x2000115c

08006e08 <_write_r>:
 8006e08:	b538      	push	{r3, r4, r5, lr}
 8006e0a:	4d07      	ldr	r5, [pc, #28]	@ (8006e28 <_write_r+0x20>)
 8006e0c:	4604      	mov	r4, r0
 8006e0e:	4608      	mov	r0, r1
 8006e10:	4611      	mov	r1, r2
 8006e12:	2200      	movs	r2, #0
 8006e14:	602a      	str	r2, [r5, #0]
 8006e16:	461a      	mov	r2, r3
 8006e18:	f7fa fe28 	bl	8001a6c <_write>
 8006e1c:	1c43      	adds	r3, r0, #1
 8006e1e:	d102      	bne.n	8006e26 <_write_r+0x1e>
 8006e20:	682b      	ldr	r3, [r5, #0]
 8006e22:	b103      	cbz	r3, 8006e26 <_write_r+0x1e>
 8006e24:	6023      	str	r3, [r4, #0]
 8006e26:	bd38      	pop	{r3, r4, r5, pc}
 8006e28:	2000115c 	.word	0x2000115c

08006e2c <__errno>:
 8006e2c:	4b01      	ldr	r3, [pc, #4]	@ (8006e34 <__errno+0x8>)
 8006e2e:	6818      	ldr	r0, [r3, #0]
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	20000bd0 	.word	0x20000bd0

08006e38 <__libc_init_array>:
 8006e38:	b570      	push	{r4, r5, r6, lr}
 8006e3a:	4d0d      	ldr	r5, [pc, #52]	@ (8006e70 <__libc_init_array+0x38>)
 8006e3c:	4c0d      	ldr	r4, [pc, #52]	@ (8006e74 <__libc_init_array+0x3c>)
 8006e3e:	1b64      	subs	r4, r4, r5
 8006e40:	10a4      	asrs	r4, r4, #2
 8006e42:	2600      	movs	r6, #0
 8006e44:	42a6      	cmp	r6, r4
 8006e46:	d109      	bne.n	8006e5c <__libc_init_array+0x24>
 8006e48:	4d0b      	ldr	r5, [pc, #44]	@ (8006e78 <__libc_init_array+0x40>)
 8006e4a:	4c0c      	ldr	r4, [pc, #48]	@ (8006e7c <__libc_init_array+0x44>)
 8006e4c:	f003 fee8 	bl	800ac20 <_init>
 8006e50:	1b64      	subs	r4, r4, r5
 8006e52:	10a4      	asrs	r4, r4, #2
 8006e54:	2600      	movs	r6, #0
 8006e56:	42a6      	cmp	r6, r4
 8006e58:	d105      	bne.n	8006e66 <__libc_init_array+0x2e>
 8006e5a:	bd70      	pop	{r4, r5, r6, pc}
 8006e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e60:	4798      	blx	r3
 8006e62:	3601      	adds	r6, #1
 8006e64:	e7ee      	b.n	8006e44 <__libc_init_array+0xc>
 8006e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e6a:	4798      	blx	r3
 8006e6c:	3601      	adds	r6, #1
 8006e6e:	e7f2      	b.n	8006e56 <__libc_init_array+0x1e>
 8006e70:	0800b1ac 	.word	0x0800b1ac
 8006e74:	0800b1ac 	.word	0x0800b1ac
 8006e78:	0800b1ac 	.word	0x0800b1ac
 8006e7c:	0800b1b0 	.word	0x0800b1b0

08006e80 <__retarget_lock_init_recursive>:
 8006e80:	4770      	bx	lr

08006e82 <__retarget_lock_acquire_recursive>:
 8006e82:	4770      	bx	lr

08006e84 <__retarget_lock_release_recursive>:
 8006e84:	4770      	bx	lr

08006e86 <strcpy>:
 8006e86:	4603      	mov	r3, r0
 8006e88:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e8c:	f803 2b01 	strb.w	r2, [r3], #1
 8006e90:	2a00      	cmp	r2, #0
 8006e92:	d1f9      	bne.n	8006e88 <strcpy+0x2>
 8006e94:	4770      	bx	lr
	...

08006e98 <nanf>:
 8006e98:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006ea0 <nanf+0x8>
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	7fc00000 	.word	0x7fc00000

08006ea4 <quorem>:
 8006ea4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea8:	6903      	ldr	r3, [r0, #16]
 8006eaa:	690c      	ldr	r4, [r1, #16]
 8006eac:	42a3      	cmp	r3, r4
 8006eae:	4607      	mov	r7, r0
 8006eb0:	db7e      	blt.n	8006fb0 <quorem+0x10c>
 8006eb2:	3c01      	subs	r4, #1
 8006eb4:	f101 0814 	add.w	r8, r1, #20
 8006eb8:	00a3      	lsls	r3, r4, #2
 8006eba:	f100 0514 	add.w	r5, r0, #20
 8006ebe:	9300      	str	r3, [sp, #0]
 8006ec0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ec4:	9301      	str	r3, [sp, #4]
 8006ec6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006eca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ece:	3301      	adds	r3, #1
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ed6:	fbb2 f6f3 	udiv	r6, r2, r3
 8006eda:	d32e      	bcc.n	8006f3a <quorem+0x96>
 8006edc:	f04f 0a00 	mov.w	sl, #0
 8006ee0:	46c4      	mov	ip, r8
 8006ee2:	46ae      	mov	lr, r5
 8006ee4:	46d3      	mov	fp, sl
 8006ee6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006eea:	b298      	uxth	r0, r3
 8006eec:	fb06 a000 	mla	r0, r6, r0, sl
 8006ef0:	0c02      	lsrs	r2, r0, #16
 8006ef2:	0c1b      	lsrs	r3, r3, #16
 8006ef4:	fb06 2303 	mla	r3, r6, r3, r2
 8006ef8:	f8de 2000 	ldr.w	r2, [lr]
 8006efc:	b280      	uxth	r0, r0
 8006efe:	b292      	uxth	r2, r2
 8006f00:	1a12      	subs	r2, r2, r0
 8006f02:	445a      	add	r2, fp
 8006f04:	f8de 0000 	ldr.w	r0, [lr]
 8006f08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006f12:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006f16:	b292      	uxth	r2, r2
 8006f18:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006f1c:	45e1      	cmp	r9, ip
 8006f1e:	f84e 2b04 	str.w	r2, [lr], #4
 8006f22:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006f26:	d2de      	bcs.n	8006ee6 <quorem+0x42>
 8006f28:	9b00      	ldr	r3, [sp, #0]
 8006f2a:	58eb      	ldr	r3, [r5, r3]
 8006f2c:	b92b      	cbnz	r3, 8006f3a <quorem+0x96>
 8006f2e:	9b01      	ldr	r3, [sp, #4]
 8006f30:	3b04      	subs	r3, #4
 8006f32:	429d      	cmp	r5, r3
 8006f34:	461a      	mov	r2, r3
 8006f36:	d32f      	bcc.n	8006f98 <quorem+0xf4>
 8006f38:	613c      	str	r4, [r7, #16]
 8006f3a:	4638      	mov	r0, r7
 8006f3c:	f001 f9c4 	bl	80082c8 <__mcmp>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	db25      	blt.n	8006f90 <quorem+0xec>
 8006f44:	4629      	mov	r1, r5
 8006f46:	2000      	movs	r0, #0
 8006f48:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f4c:	f8d1 c000 	ldr.w	ip, [r1]
 8006f50:	fa1f fe82 	uxth.w	lr, r2
 8006f54:	fa1f f38c 	uxth.w	r3, ip
 8006f58:	eba3 030e 	sub.w	r3, r3, lr
 8006f5c:	4403      	add	r3, r0
 8006f5e:	0c12      	lsrs	r2, r2, #16
 8006f60:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006f64:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f6e:	45c1      	cmp	r9, r8
 8006f70:	f841 3b04 	str.w	r3, [r1], #4
 8006f74:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f78:	d2e6      	bcs.n	8006f48 <quorem+0xa4>
 8006f7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f82:	b922      	cbnz	r2, 8006f8e <quorem+0xea>
 8006f84:	3b04      	subs	r3, #4
 8006f86:	429d      	cmp	r5, r3
 8006f88:	461a      	mov	r2, r3
 8006f8a:	d30b      	bcc.n	8006fa4 <quorem+0x100>
 8006f8c:	613c      	str	r4, [r7, #16]
 8006f8e:	3601      	adds	r6, #1
 8006f90:	4630      	mov	r0, r6
 8006f92:	b003      	add	sp, #12
 8006f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f98:	6812      	ldr	r2, [r2, #0]
 8006f9a:	3b04      	subs	r3, #4
 8006f9c:	2a00      	cmp	r2, #0
 8006f9e:	d1cb      	bne.n	8006f38 <quorem+0x94>
 8006fa0:	3c01      	subs	r4, #1
 8006fa2:	e7c6      	b.n	8006f32 <quorem+0x8e>
 8006fa4:	6812      	ldr	r2, [r2, #0]
 8006fa6:	3b04      	subs	r3, #4
 8006fa8:	2a00      	cmp	r2, #0
 8006faa:	d1ef      	bne.n	8006f8c <quorem+0xe8>
 8006fac:	3c01      	subs	r4, #1
 8006fae:	e7ea      	b.n	8006f86 <quorem+0xe2>
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	e7ee      	b.n	8006f92 <quorem+0xee>
 8006fb4:	0000      	movs	r0, r0
	...

08006fb8 <_dtoa_r>:
 8006fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fbc:	69c7      	ldr	r7, [r0, #28]
 8006fbe:	b099      	sub	sp, #100	@ 0x64
 8006fc0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006fc4:	ec55 4b10 	vmov	r4, r5, d0
 8006fc8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006fca:	9109      	str	r1, [sp, #36]	@ 0x24
 8006fcc:	4683      	mov	fp, r0
 8006fce:	920e      	str	r2, [sp, #56]	@ 0x38
 8006fd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fd2:	b97f      	cbnz	r7, 8006ff4 <_dtoa_r+0x3c>
 8006fd4:	2010      	movs	r0, #16
 8006fd6:	f000 fdfd 	bl	8007bd4 <malloc>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	f8cb 001c 	str.w	r0, [fp, #28]
 8006fe0:	b920      	cbnz	r0, 8006fec <_dtoa_r+0x34>
 8006fe2:	4ba7      	ldr	r3, [pc, #668]	@ (8007280 <_dtoa_r+0x2c8>)
 8006fe4:	21ef      	movs	r1, #239	@ 0xef
 8006fe6:	48a7      	ldr	r0, [pc, #668]	@ (8007284 <_dtoa_r+0x2cc>)
 8006fe8:	f003 f98a 	bl	800a300 <__assert_func>
 8006fec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006ff0:	6007      	str	r7, [r0, #0]
 8006ff2:	60c7      	str	r7, [r0, #12]
 8006ff4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ff8:	6819      	ldr	r1, [r3, #0]
 8006ffa:	b159      	cbz	r1, 8007014 <_dtoa_r+0x5c>
 8006ffc:	685a      	ldr	r2, [r3, #4]
 8006ffe:	604a      	str	r2, [r1, #4]
 8007000:	2301      	movs	r3, #1
 8007002:	4093      	lsls	r3, r2
 8007004:	608b      	str	r3, [r1, #8]
 8007006:	4658      	mov	r0, fp
 8007008:	f000 feda 	bl	8007dc0 <_Bfree>
 800700c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007010:	2200      	movs	r2, #0
 8007012:	601a      	str	r2, [r3, #0]
 8007014:	1e2b      	subs	r3, r5, #0
 8007016:	bfb9      	ittee	lt
 8007018:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800701c:	9303      	strlt	r3, [sp, #12]
 800701e:	2300      	movge	r3, #0
 8007020:	6033      	strge	r3, [r6, #0]
 8007022:	9f03      	ldr	r7, [sp, #12]
 8007024:	4b98      	ldr	r3, [pc, #608]	@ (8007288 <_dtoa_r+0x2d0>)
 8007026:	bfbc      	itt	lt
 8007028:	2201      	movlt	r2, #1
 800702a:	6032      	strlt	r2, [r6, #0]
 800702c:	43bb      	bics	r3, r7
 800702e:	d112      	bne.n	8007056 <_dtoa_r+0x9e>
 8007030:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007032:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007036:	6013      	str	r3, [r2, #0]
 8007038:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800703c:	4323      	orrs	r3, r4
 800703e:	f000 854d 	beq.w	8007adc <_dtoa_r+0xb24>
 8007042:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007044:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800729c <_dtoa_r+0x2e4>
 8007048:	2b00      	cmp	r3, #0
 800704a:	f000 854f 	beq.w	8007aec <_dtoa_r+0xb34>
 800704e:	f10a 0303 	add.w	r3, sl, #3
 8007052:	f000 bd49 	b.w	8007ae8 <_dtoa_r+0xb30>
 8007056:	ed9d 7b02 	vldr	d7, [sp, #8]
 800705a:	2200      	movs	r2, #0
 800705c:	ec51 0b17 	vmov	r0, r1, d7
 8007060:	2300      	movs	r3, #0
 8007062:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007066:	f7f9 fd2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800706a:	4680      	mov	r8, r0
 800706c:	b158      	cbz	r0, 8007086 <_dtoa_r+0xce>
 800706e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007070:	2301      	movs	r3, #1
 8007072:	6013      	str	r3, [r2, #0]
 8007074:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007076:	b113      	cbz	r3, 800707e <_dtoa_r+0xc6>
 8007078:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800707a:	4b84      	ldr	r3, [pc, #528]	@ (800728c <_dtoa_r+0x2d4>)
 800707c:	6013      	str	r3, [r2, #0]
 800707e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80072a0 <_dtoa_r+0x2e8>
 8007082:	f000 bd33 	b.w	8007aec <_dtoa_r+0xb34>
 8007086:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800708a:	aa16      	add	r2, sp, #88	@ 0x58
 800708c:	a917      	add	r1, sp, #92	@ 0x5c
 800708e:	4658      	mov	r0, fp
 8007090:	f001 fa3a 	bl	8008508 <__d2b>
 8007094:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007098:	4681      	mov	r9, r0
 800709a:	2e00      	cmp	r6, #0
 800709c:	d077      	beq.n	800718e <_dtoa_r+0x1d6>
 800709e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070a0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80070a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80070ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80070b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80070b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80070b8:	4619      	mov	r1, r3
 80070ba:	2200      	movs	r2, #0
 80070bc:	4b74      	ldr	r3, [pc, #464]	@ (8007290 <_dtoa_r+0x2d8>)
 80070be:	f7f9 f8e3 	bl	8000288 <__aeabi_dsub>
 80070c2:	a369      	add	r3, pc, #420	@ (adr r3, 8007268 <_dtoa_r+0x2b0>)
 80070c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c8:	f7f9 fa96 	bl	80005f8 <__aeabi_dmul>
 80070cc:	a368      	add	r3, pc, #416	@ (adr r3, 8007270 <_dtoa_r+0x2b8>)
 80070ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d2:	f7f9 f8db 	bl	800028c <__adddf3>
 80070d6:	4604      	mov	r4, r0
 80070d8:	4630      	mov	r0, r6
 80070da:	460d      	mov	r5, r1
 80070dc:	f7f9 fa22 	bl	8000524 <__aeabi_i2d>
 80070e0:	a365      	add	r3, pc, #404	@ (adr r3, 8007278 <_dtoa_r+0x2c0>)
 80070e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e6:	f7f9 fa87 	bl	80005f8 <__aeabi_dmul>
 80070ea:	4602      	mov	r2, r0
 80070ec:	460b      	mov	r3, r1
 80070ee:	4620      	mov	r0, r4
 80070f0:	4629      	mov	r1, r5
 80070f2:	f7f9 f8cb 	bl	800028c <__adddf3>
 80070f6:	4604      	mov	r4, r0
 80070f8:	460d      	mov	r5, r1
 80070fa:	f7f9 fd2d 	bl	8000b58 <__aeabi_d2iz>
 80070fe:	2200      	movs	r2, #0
 8007100:	4607      	mov	r7, r0
 8007102:	2300      	movs	r3, #0
 8007104:	4620      	mov	r0, r4
 8007106:	4629      	mov	r1, r5
 8007108:	f7f9 fce8 	bl	8000adc <__aeabi_dcmplt>
 800710c:	b140      	cbz	r0, 8007120 <_dtoa_r+0x168>
 800710e:	4638      	mov	r0, r7
 8007110:	f7f9 fa08 	bl	8000524 <__aeabi_i2d>
 8007114:	4622      	mov	r2, r4
 8007116:	462b      	mov	r3, r5
 8007118:	f7f9 fcd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800711c:	b900      	cbnz	r0, 8007120 <_dtoa_r+0x168>
 800711e:	3f01      	subs	r7, #1
 8007120:	2f16      	cmp	r7, #22
 8007122:	d851      	bhi.n	80071c8 <_dtoa_r+0x210>
 8007124:	4b5b      	ldr	r3, [pc, #364]	@ (8007294 <_dtoa_r+0x2dc>)
 8007126:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800712a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007132:	f7f9 fcd3 	bl	8000adc <__aeabi_dcmplt>
 8007136:	2800      	cmp	r0, #0
 8007138:	d048      	beq.n	80071cc <_dtoa_r+0x214>
 800713a:	3f01      	subs	r7, #1
 800713c:	2300      	movs	r3, #0
 800713e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007140:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007142:	1b9b      	subs	r3, r3, r6
 8007144:	1e5a      	subs	r2, r3, #1
 8007146:	bf44      	itt	mi
 8007148:	f1c3 0801 	rsbmi	r8, r3, #1
 800714c:	2300      	movmi	r3, #0
 800714e:	9208      	str	r2, [sp, #32]
 8007150:	bf54      	ite	pl
 8007152:	f04f 0800 	movpl.w	r8, #0
 8007156:	9308      	strmi	r3, [sp, #32]
 8007158:	2f00      	cmp	r7, #0
 800715a:	db39      	blt.n	80071d0 <_dtoa_r+0x218>
 800715c:	9b08      	ldr	r3, [sp, #32]
 800715e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007160:	443b      	add	r3, r7
 8007162:	9308      	str	r3, [sp, #32]
 8007164:	2300      	movs	r3, #0
 8007166:	930a      	str	r3, [sp, #40]	@ 0x28
 8007168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800716a:	2b09      	cmp	r3, #9
 800716c:	d864      	bhi.n	8007238 <_dtoa_r+0x280>
 800716e:	2b05      	cmp	r3, #5
 8007170:	bfc4      	itt	gt
 8007172:	3b04      	subgt	r3, #4
 8007174:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007178:	f1a3 0302 	sub.w	r3, r3, #2
 800717c:	bfcc      	ite	gt
 800717e:	2400      	movgt	r4, #0
 8007180:	2401      	movle	r4, #1
 8007182:	2b03      	cmp	r3, #3
 8007184:	d863      	bhi.n	800724e <_dtoa_r+0x296>
 8007186:	e8df f003 	tbb	[pc, r3]
 800718a:	372a      	.short	0x372a
 800718c:	5535      	.short	0x5535
 800718e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007192:	441e      	add	r6, r3
 8007194:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007198:	2b20      	cmp	r3, #32
 800719a:	bfc1      	itttt	gt
 800719c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80071a0:	409f      	lslgt	r7, r3
 80071a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80071a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80071aa:	bfd6      	itet	le
 80071ac:	f1c3 0320 	rsble	r3, r3, #32
 80071b0:	ea47 0003 	orrgt.w	r0, r7, r3
 80071b4:	fa04 f003 	lslle.w	r0, r4, r3
 80071b8:	f7f9 f9a4 	bl	8000504 <__aeabi_ui2d>
 80071bc:	2201      	movs	r2, #1
 80071be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80071c2:	3e01      	subs	r6, #1
 80071c4:	9214      	str	r2, [sp, #80]	@ 0x50
 80071c6:	e777      	b.n	80070b8 <_dtoa_r+0x100>
 80071c8:	2301      	movs	r3, #1
 80071ca:	e7b8      	b.n	800713e <_dtoa_r+0x186>
 80071cc:	9012      	str	r0, [sp, #72]	@ 0x48
 80071ce:	e7b7      	b.n	8007140 <_dtoa_r+0x188>
 80071d0:	427b      	negs	r3, r7
 80071d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80071d4:	2300      	movs	r3, #0
 80071d6:	eba8 0807 	sub.w	r8, r8, r7
 80071da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80071dc:	e7c4      	b.n	8007168 <_dtoa_r+0x1b0>
 80071de:	2300      	movs	r3, #0
 80071e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	dc35      	bgt.n	8007254 <_dtoa_r+0x29c>
 80071e8:	2301      	movs	r3, #1
 80071ea:	9300      	str	r3, [sp, #0]
 80071ec:	9307      	str	r3, [sp, #28]
 80071ee:	461a      	mov	r2, r3
 80071f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80071f2:	e00b      	b.n	800720c <_dtoa_r+0x254>
 80071f4:	2301      	movs	r3, #1
 80071f6:	e7f3      	b.n	80071e0 <_dtoa_r+0x228>
 80071f8:	2300      	movs	r3, #0
 80071fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071fe:	18fb      	adds	r3, r7, r3
 8007200:	9300      	str	r3, [sp, #0]
 8007202:	3301      	adds	r3, #1
 8007204:	2b01      	cmp	r3, #1
 8007206:	9307      	str	r3, [sp, #28]
 8007208:	bfb8      	it	lt
 800720a:	2301      	movlt	r3, #1
 800720c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007210:	2100      	movs	r1, #0
 8007212:	2204      	movs	r2, #4
 8007214:	f102 0514 	add.w	r5, r2, #20
 8007218:	429d      	cmp	r5, r3
 800721a:	d91f      	bls.n	800725c <_dtoa_r+0x2a4>
 800721c:	6041      	str	r1, [r0, #4]
 800721e:	4658      	mov	r0, fp
 8007220:	f000 fd8e 	bl	8007d40 <_Balloc>
 8007224:	4682      	mov	sl, r0
 8007226:	2800      	cmp	r0, #0
 8007228:	d13c      	bne.n	80072a4 <_dtoa_r+0x2ec>
 800722a:	4b1b      	ldr	r3, [pc, #108]	@ (8007298 <_dtoa_r+0x2e0>)
 800722c:	4602      	mov	r2, r0
 800722e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007232:	e6d8      	b.n	8006fe6 <_dtoa_r+0x2e>
 8007234:	2301      	movs	r3, #1
 8007236:	e7e0      	b.n	80071fa <_dtoa_r+0x242>
 8007238:	2401      	movs	r4, #1
 800723a:	2300      	movs	r3, #0
 800723c:	9309      	str	r3, [sp, #36]	@ 0x24
 800723e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007240:	f04f 33ff 	mov.w	r3, #4294967295
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	9307      	str	r3, [sp, #28]
 8007248:	2200      	movs	r2, #0
 800724a:	2312      	movs	r3, #18
 800724c:	e7d0      	b.n	80071f0 <_dtoa_r+0x238>
 800724e:	2301      	movs	r3, #1
 8007250:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007252:	e7f5      	b.n	8007240 <_dtoa_r+0x288>
 8007254:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007256:	9300      	str	r3, [sp, #0]
 8007258:	9307      	str	r3, [sp, #28]
 800725a:	e7d7      	b.n	800720c <_dtoa_r+0x254>
 800725c:	3101      	adds	r1, #1
 800725e:	0052      	lsls	r2, r2, #1
 8007260:	e7d8      	b.n	8007214 <_dtoa_r+0x25c>
 8007262:	bf00      	nop
 8007264:	f3af 8000 	nop.w
 8007268:	636f4361 	.word	0x636f4361
 800726c:	3fd287a7 	.word	0x3fd287a7
 8007270:	8b60c8b3 	.word	0x8b60c8b3
 8007274:	3fc68a28 	.word	0x3fc68a28
 8007278:	509f79fb 	.word	0x509f79fb
 800727c:	3fd34413 	.word	0x3fd34413
 8007280:	0800ada0 	.word	0x0800ada0
 8007284:	0800adb7 	.word	0x0800adb7
 8007288:	7ff00000 	.word	0x7ff00000
 800728c:	0800b0f9 	.word	0x0800b0f9
 8007290:	3ff80000 	.word	0x3ff80000
 8007294:	0800aeb0 	.word	0x0800aeb0
 8007298:	0800ae0f 	.word	0x0800ae0f
 800729c:	0800ad9c 	.word	0x0800ad9c
 80072a0:	0800b0f8 	.word	0x0800b0f8
 80072a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80072a8:	6018      	str	r0, [r3, #0]
 80072aa:	9b07      	ldr	r3, [sp, #28]
 80072ac:	2b0e      	cmp	r3, #14
 80072ae:	f200 80a4 	bhi.w	80073fa <_dtoa_r+0x442>
 80072b2:	2c00      	cmp	r4, #0
 80072b4:	f000 80a1 	beq.w	80073fa <_dtoa_r+0x442>
 80072b8:	2f00      	cmp	r7, #0
 80072ba:	dd33      	ble.n	8007324 <_dtoa_r+0x36c>
 80072bc:	4bad      	ldr	r3, [pc, #692]	@ (8007574 <_dtoa_r+0x5bc>)
 80072be:	f007 020f 	and.w	r2, r7, #15
 80072c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072c6:	ed93 7b00 	vldr	d7, [r3]
 80072ca:	05f8      	lsls	r0, r7, #23
 80072cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80072d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80072d4:	d516      	bpl.n	8007304 <_dtoa_r+0x34c>
 80072d6:	4ba8      	ldr	r3, [pc, #672]	@ (8007578 <_dtoa_r+0x5c0>)
 80072d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072e0:	f7f9 fab4 	bl	800084c <__aeabi_ddiv>
 80072e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072e8:	f004 040f 	and.w	r4, r4, #15
 80072ec:	2603      	movs	r6, #3
 80072ee:	4da2      	ldr	r5, [pc, #648]	@ (8007578 <_dtoa_r+0x5c0>)
 80072f0:	b954      	cbnz	r4, 8007308 <_dtoa_r+0x350>
 80072f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072fa:	f7f9 faa7 	bl	800084c <__aeabi_ddiv>
 80072fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007302:	e028      	b.n	8007356 <_dtoa_r+0x39e>
 8007304:	2602      	movs	r6, #2
 8007306:	e7f2      	b.n	80072ee <_dtoa_r+0x336>
 8007308:	07e1      	lsls	r1, r4, #31
 800730a:	d508      	bpl.n	800731e <_dtoa_r+0x366>
 800730c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007310:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007314:	f7f9 f970 	bl	80005f8 <__aeabi_dmul>
 8007318:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800731c:	3601      	adds	r6, #1
 800731e:	1064      	asrs	r4, r4, #1
 8007320:	3508      	adds	r5, #8
 8007322:	e7e5      	b.n	80072f0 <_dtoa_r+0x338>
 8007324:	f000 80d2 	beq.w	80074cc <_dtoa_r+0x514>
 8007328:	427c      	negs	r4, r7
 800732a:	4b92      	ldr	r3, [pc, #584]	@ (8007574 <_dtoa_r+0x5bc>)
 800732c:	4d92      	ldr	r5, [pc, #584]	@ (8007578 <_dtoa_r+0x5c0>)
 800732e:	f004 020f 	and.w	r2, r4, #15
 8007332:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800733e:	f7f9 f95b 	bl	80005f8 <__aeabi_dmul>
 8007342:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007346:	1124      	asrs	r4, r4, #4
 8007348:	2300      	movs	r3, #0
 800734a:	2602      	movs	r6, #2
 800734c:	2c00      	cmp	r4, #0
 800734e:	f040 80b2 	bne.w	80074b6 <_dtoa_r+0x4fe>
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1d3      	bne.n	80072fe <_dtoa_r+0x346>
 8007356:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007358:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800735c:	2b00      	cmp	r3, #0
 800735e:	f000 80b7 	beq.w	80074d0 <_dtoa_r+0x518>
 8007362:	4b86      	ldr	r3, [pc, #536]	@ (800757c <_dtoa_r+0x5c4>)
 8007364:	2200      	movs	r2, #0
 8007366:	4620      	mov	r0, r4
 8007368:	4629      	mov	r1, r5
 800736a:	f7f9 fbb7 	bl	8000adc <__aeabi_dcmplt>
 800736e:	2800      	cmp	r0, #0
 8007370:	f000 80ae 	beq.w	80074d0 <_dtoa_r+0x518>
 8007374:	9b07      	ldr	r3, [sp, #28]
 8007376:	2b00      	cmp	r3, #0
 8007378:	f000 80aa 	beq.w	80074d0 <_dtoa_r+0x518>
 800737c:	9b00      	ldr	r3, [sp, #0]
 800737e:	2b00      	cmp	r3, #0
 8007380:	dd37      	ble.n	80073f2 <_dtoa_r+0x43a>
 8007382:	1e7b      	subs	r3, r7, #1
 8007384:	9304      	str	r3, [sp, #16]
 8007386:	4620      	mov	r0, r4
 8007388:	4b7d      	ldr	r3, [pc, #500]	@ (8007580 <_dtoa_r+0x5c8>)
 800738a:	2200      	movs	r2, #0
 800738c:	4629      	mov	r1, r5
 800738e:	f7f9 f933 	bl	80005f8 <__aeabi_dmul>
 8007392:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007396:	9c00      	ldr	r4, [sp, #0]
 8007398:	3601      	adds	r6, #1
 800739a:	4630      	mov	r0, r6
 800739c:	f7f9 f8c2 	bl	8000524 <__aeabi_i2d>
 80073a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073a4:	f7f9 f928 	bl	80005f8 <__aeabi_dmul>
 80073a8:	4b76      	ldr	r3, [pc, #472]	@ (8007584 <_dtoa_r+0x5cc>)
 80073aa:	2200      	movs	r2, #0
 80073ac:	f7f8 ff6e 	bl	800028c <__adddf3>
 80073b0:	4605      	mov	r5, r0
 80073b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80073b6:	2c00      	cmp	r4, #0
 80073b8:	f040 808d 	bne.w	80074d6 <_dtoa_r+0x51e>
 80073bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073c0:	4b71      	ldr	r3, [pc, #452]	@ (8007588 <_dtoa_r+0x5d0>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	f7f8 ff60 	bl	8000288 <__aeabi_dsub>
 80073c8:	4602      	mov	r2, r0
 80073ca:	460b      	mov	r3, r1
 80073cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073d0:	462a      	mov	r2, r5
 80073d2:	4633      	mov	r3, r6
 80073d4:	f7f9 fba0 	bl	8000b18 <__aeabi_dcmpgt>
 80073d8:	2800      	cmp	r0, #0
 80073da:	f040 828b 	bne.w	80078f4 <_dtoa_r+0x93c>
 80073de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073e2:	462a      	mov	r2, r5
 80073e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80073e8:	f7f9 fb78 	bl	8000adc <__aeabi_dcmplt>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	f040 8128 	bne.w	8007642 <_dtoa_r+0x68a>
 80073f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80073f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80073fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f2c0 815a 	blt.w	80076b6 <_dtoa_r+0x6fe>
 8007402:	2f0e      	cmp	r7, #14
 8007404:	f300 8157 	bgt.w	80076b6 <_dtoa_r+0x6fe>
 8007408:	4b5a      	ldr	r3, [pc, #360]	@ (8007574 <_dtoa_r+0x5bc>)
 800740a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800740e:	ed93 7b00 	vldr	d7, [r3]
 8007412:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007414:	2b00      	cmp	r3, #0
 8007416:	ed8d 7b00 	vstr	d7, [sp]
 800741a:	da03      	bge.n	8007424 <_dtoa_r+0x46c>
 800741c:	9b07      	ldr	r3, [sp, #28]
 800741e:	2b00      	cmp	r3, #0
 8007420:	f340 8101 	ble.w	8007626 <_dtoa_r+0x66e>
 8007424:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007428:	4656      	mov	r6, sl
 800742a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800742e:	4620      	mov	r0, r4
 8007430:	4629      	mov	r1, r5
 8007432:	f7f9 fa0b 	bl	800084c <__aeabi_ddiv>
 8007436:	f7f9 fb8f 	bl	8000b58 <__aeabi_d2iz>
 800743a:	4680      	mov	r8, r0
 800743c:	f7f9 f872 	bl	8000524 <__aeabi_i2d>
 8007440:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007444:	f7f9 f8d8 	bl	80005f8 <__aeabi_dmul>
 8007448:	4602      	mov	r2, r0
 800744a:	460b      	mov	r3, r1
 800744c:	4620      	mov	r0, r4
 800744e:	4629      	mov	r1, r5
 8007450:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007454:	f7f8 ff18 	bl	8000288 <__aeabi_dsub>
 8007458:	f806 4b01 	strb.w	r4, [r6], #1
 800745c:	9d07      	ldr	r5, [sp, #28]
 800745e:	eba6 040a 	sub.w	r4, r6, sl
 8007462:	42a5      	cmp	r5, r4
 8007464:	4602      	mov	r2, r0
 8007466:	460b      	mov	r3, r1
 8007468:	f040 8117 	bne.w	800769a <_dtoa_r+0x6e2>
 800746c:	f7f8 ff0e 	bl	800028c <__adddf3>
 8007470:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007474:	4604      	mov	r4, r0
 8007476:	460d      	mov	r5, r1
 8007478:	f7f9 fb4e 	bl	8000b18 <__aeabi_dcmpgt>
 800747c:	2800      	cmp	r0, #0
 800747e:	f040 80f9 	bne.w	8007674 <_dtoa_r+0x6bc>
 8007482:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007486:	4620      	mov	r0, r4
 8007488:	4629      	mov	r1, r5
 800748a:	f7f9 fb1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800748e:	b118      	cbz	r0, 8007498 <_dtoa_r+0x4e0>
 8007490:	f018 0f01 	tst.w	r8, #1
 8007494:	f040 80ee 	bne.w	8007674 <_dtoa_r+0x6bc>
 8007498:	4649      	mov	r1, r9
 800749a:	4658      	mov	r0, fp
 800749c:	f000 fc90 	bl	8007dc0 <_Bfree>
 80074a0:	2300      	movs	r3, #0
 80074a2:	7033      	strb	r3, [r6, #0]
 80074a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80074a6:	3701      	adds	r7, #1
 80074a8:	601f      	str	r7, [r3, #0]
 80074aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	f000 831d 	beq.w	8007aec <_dtoa_r+0xb34>
 80074b2:	601e      	str	r6, [r3, #0]
 80074b4:	e31a      	b.n	8007aec <_dtoa_r+0xb34>
 80074b6:	07e2      	lsls	r2, r4, #31
 80074b8:	d505      	bpl.n	80074c6 <_dtoa_r+0x50e>
 80074ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074be:	f7f9 f89b 	bl	80005f8 <__aeabi_dmul>
 80074c2:	3601      	adds	r6, #1
 80074c4:	2301      	movs	r3, #1
 80074c6:	1064      	asrs	r4, r4, #1
 80074c8:	3508      	adds	r5, #8
 80074ca:	e73f      	b.n	800734c <_dtoa_r+0x394>
 80074cc:	2602      	movs	r6, #2
 80074ce:	e742      	b.n	8007356 <_dtoa_r+0x39e>
 80074d0:	9c07      	ldr	r4, [sp, #28]
 80074d2:	9704      	str	r7, [sp, #16]
 80074d4:	e761      	b.n	800739a <_dtoa_r+0x3e2>
 80074d6:	4b27      	ldr	r3, [pc, #156]	@ (8007574 <_dtoa_r+0x5bc>)
 80074d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80074da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074e2:	4454      	add	r4, sl
 80074e4:	2900      	cmp	r1, #0
 80074e6:	d053      	beq.n	8007590 <_dtoa_r+0x5d8>
 80074e8:	4928      	ldr	r1, [pc, #160]	@ (800758c <_dtoa_r+0x5d4>)
 80074ea:	2000      	movs	r0, #0
 80074ec:	f7f9 f9ae 	bl	800084c <__aeabi_ddiv>
 80074f0:	4633      	mov	r3, r6
 80074f2:	462a      	mov	r2, r5
 80074f4:	f7f8 fec8 	bl	8000288 <__aeabi_dsub>
 80074f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80074fc:	4656      	mov	r6, sl
 80074fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007502:	f7f9 fb29 	bl	8000b58 <__aeabi_d2iz>
 8007506:	4605      	mov	r5, r0
 8007508:	f7f9 f80c 	bl	8000524 <__aeabi_i2d>
 800750c:	4602      	mov	r2, r0
 800750e:	460b      	mov	r3, r1
 8007510:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007514:	f7f8 feb8 	bl	8000288 <__aeabi_dsub>
 8007518:	3530      	adds	r5, #48	@ 0x30
 800751a:	4602      	mov	r2, r0
 800751c:	460b      	mov	r3, r1
 800751e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007522:	f806 5b01 	strb.w	r5, [r6], #1
 8007526:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800752a:	f7f9 fad7 	bl	8000adc <__aeabi_dcmplt>
 800752e:	2800      	cmp	r0, #0
 8007530:	d171      	bne.n	8007616 <_dtoa_r+0x65e>
 8007532:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007536:	4911      	ldr	r1, [pc, #68]	@ (800757c <_dtoa_r+0x5c4>)
 8007538:	2000      	movs	r0, #0
 800753a:	f7f8 fea5 	bl	8000288 <__aeabi_dsub>
 800753e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007542:	f7f9 facb 	bl	8000adc <__aeabi_dcmplt>
 8007546:	2800      	cmp	r0, #0
 8007548:	f040 8095 	bne.w	8007676 <_dtoa_r+0x6be>
 800754c:	42a6      	cmp	r6, r4
 800754e:	f43f af50 	beq.w	80073f2 <_dtoa_r+0x43a>
 8007552:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007556:	4b0a      	ldr	r3, [pc, #40]	@ (8007580 <_dtoa_r+0x5c8>)
 8007558:	2200      	movs	r2, #0
 800755a:	f7f9 f84d 	bl	80005f8 <__aeabi_dmul>
 800755e:	4b08      	ldr	r3, [pc, #32]	@ (8007580 <_dtoa_r+0x5c8>)
 8007560:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007564:	2200      	movs	r2, #0
 8007566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800756a:	f7f9 f845 	bl	80005f8 <__aeabi_dmul>
 800756e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007572:	e7c4      	b.n	80074fe <_dtoa_r+0x546>
 8007574:	0800aeb0 	.word	0x0800aeb0
 8007578:	0800ae88 	.word	0x0800ae88
 800757c:	3ff00000 	.word	0x3ff00000
 8007580:	40240000 	.word	0x40240000
 8007584:	401c0000 	.word	0x401c0000
 8007588:	40140000 	.word	0x40140000
 800758c:	3fe00000 	.word	0x3fe00000
 8007590:	4631      	mov	r1, r6
 8007592:	4628      	mov	r0, r5
 8007594:	f7f9 f830 	bl	80005f8 <__aeabi_dmul>
 8007598:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800759c:	9415      	str	r4, [sp, #84]	@ 0x54
 800759e:	4656      	mov	r6, sl
 80075a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075a4:	f7f9 fad8 	bl	8000b58 <__aeabi_d2iz>
 80075a8:	4605      	mov	r5, r0
 80075aa:	f7f8 ffbb 	bl	8000524 <__aeabi_i2d>
 80075ae:	4602      	mov	r2, r0
 80075b0:	460b      	mov	r3, r1
 80075b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075b6:	f7f8 fe67 	bl	8000288 <__aeabi_dsub>
 80075ba:	3530      	adds	r5, #48	@ 0x30
 80075bc:	f806 5b01 	strb.w	r5, [r6], #1
 80075c0:	4602      	mov	r2, r0
 80075c2:	460b      	mov	r3, r1
 80075c4:	42a6      	cmp	r6, r4
 80075c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075ca:	f04f 0200 	mov.w	r2, #0
 80075ce:	d124      	bne.n	800761a <_dtoa_r+0x662>
 80075d0:	4bac      	ldr	r3, [pc, #688]	@ (8007884 <_dtoa_r+0x8cc>)
 80075d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80075d6:	f7f8 fe59 	bl	800028c <__adddf3>
 80075da:	4602      	mov	r2, r0
 80075dc:	460b      	mov	r3, r1
 80075de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075e2:	f7f9 fa99 	bl	8000b18 <__aeabi_dcmpgt>
 80075e6:	2800      	cmp	r0, #0
 80075e8:	d145      	bne.n	8007676 <_dtoa_r+0x6be>
 80075ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80075ee:	49a5      	ldr	r1, [pc, #660]	@ (8007884 <_dtoa_r+0x8cc>)
 80075f0:	2000      	movs	r0, #0
 80075f2:	f7f8 fe49 	bl	8000288 <__aeabi_dsub>
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075fe:	f7f9 fa6d 	bl	8000adc <__aeabi_dcmplt>
 8007602:	2800      	cmp	r0, #0
 8007604:	f43f aef5 	beq.w	80073f2 <_dtoa_r+0x43a>
 8007608:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800760a:	1e73      	subs	r3, r6, #1
 800760c:	9315      	str	r3, [sp, #84]	@ 0x54
 800760e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007612:	2b30      	cmp	r3, #48	@ 0x30
 8007614:	d0f8      	beq.n	8007608 <_dtoa_r+0x650>
 8007616:	9f04      	ldr	r7, [sp, #16]
 8007618:	e73e      	b.n	8007498 <_dtoa_r+0x4e0>
 800761a:	4b9b      	ldr	r3, [pc, #620]	@ (8007888 <_dtoa_r+0x8d0>)
 800761c:	f7f8 ffec 	bl	80005f8 <__aeabi_dmul>
 8007620:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007624:	e7bc      	b.n	80075a0 <_dtoa_r+0x5e8>
 8007626:	d10c      	bne.n	8007642 <_dtoa_r+0x68a>
 8007628:	4b98      	ldr	r3, [pc, #608]	@ (800788c <_dtoa_r+0x8d4>)
 800762a:	2200      	movs	r2, #0
 800762c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007630:	f7f8 ffe2 	bl	80005f8 <__aeabi_dmul>
 8007634:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007638:	f7f9 fa64 	bl	8000b04 <__aeabi_dcmpge>
 800763c:	2800      	cmp	r0, #0
 800763e:	f000 8157 	beq.w	80078f0 <_dtoa_r+0x938>
 8007642:	2400      	movs	r4, #0
 8007644:	4625      	mov	r5, r4
 8007646:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007648:	43db      	mvns	r3, r3
 800764a:	9304      	str	r3, [sp, #16]
 800764c:	4656      	mov	r6, sl
 800764e:	2700      	movs	r7, #0
 8007650:	4621      	mov	r1, r4
 8007652:	4658      	mov	r0, fp
 8007654:	f000 fbb4 	bl	8007dc0 <_Bfree>
 8007658:	2d00      	cmp	r5, #0
 800765a:	d0dc      	beq.n	8007616 <_dtoa_r+0x65e>
 800765c:	b12f      	cbz	r7, 800766a <_dtoa_r+0x6b2>
 800765e:	42af      	cmp	r7, r5
 8007660:	d003      	beq.n	800766a <_dtoa_r+0x6b2>
 8007662:	4639      	mov	r1, r7
 8007664:	4658      	mov	r0, fp
 8007666:	f000 fbab 	bl	8007dc0 <_Bfree>
 800766a:	4629      	mov	r1, r5
 800766c:	4658      	mov	r0, fp
 800766e:	f000 fba7 	bl	8007dc0 <_Bfree>
 8007672:	e7d0      	b.n	8007616 <_dtoa_r+0x65e>
 8007674:	9704      	str	r7, [sp, #16]
 8007676:	4633      	mov	r3, r6
 8007678:	461e      	mov	r6, r3
 800767a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800767e:	2a39      	cmp	r2, #57	@ 0x39
 8007680:	d107      	bne.n	8007692 <_dtoa_r+0x6da>
 8007682:	459a      	cmp	sl, r3
 8007684:	d1f8      	bne.n	8007678 <_dtoa_r+0x6c0>
 8007686:	9a04      	ldr	r2, [sp, #16]
 8007688:	3201      	adds	r2, #1
 800768a:	9204      	str	r2, [sp, #16]
 800768c:	2230      	movs	r2, #48	@ 0x30
 800768e:	f88a 2000 	strb.w	r2, [sl]
 8007692:	781a      	ldrb	r2, [r3, #0]
 8007694:	3201      	adds	r2, #1
 8007696:	701a      	strb	r2, [r3, #0]
 8007698:	e7bd      	b.n	8007616 <_dtoa_r+0x65e>
 800769a:	4b7b      	ldr	r3, [pc, #492]	@ (8007888 <_dtoa_r+0x8d0>)
 800769c:	2200      	movs	r2, #0
 800769e:	f7f8 ffab 	bl	80005f8 <__aeabi_dmul>
 80076a2:	2200      	movs	r2, #0
 80076a4:	2300      	movs	r3, #0
 80076a6:	4604      	mov	r4, r0
 80076a8:	460d      	mov	r5, r1
 80076aa:	f7f9 fa0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80076ae:	2800      	cmp	r0, #0
 80076b0:	f43f aebb 	beq.w	800742a <_dtoa_r+0x472>
 80076b4:	e6f0      	b.n	8007498 <_dtoa_r+0x4e0>
 80076b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80076b8:	2a00      	cmp	r2, #0
 80076ba:	f000 80db 	beq.w	8007874 <_dtoa_r+0x8bc>
 80076be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076c0:	2a01      	cmp	r2, #1
 80076c2:	f300 80bf 	bgt.w	8007844 <_dtoa_r+0x88c>
 80076c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80076c8:	2a00      	cmp	r2, #0
 80076ca:	f000 80b7 	beq.w	800783c <_dtoa_r+0x884>
 80076ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80076d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80076d4:	4646      	mov	r6, r8
 80076d6:	9a08      	ldr	r2, [sp, #32]
 80076d8:	2101      	movs	r1, #1
 80076da:	441a      	add	r2, r3
 80076dc:	4658      	mov	r0, fp
 80076de:	4498      	add	r8, r3
 80076e0:	9208      	str	r2, [sp, #32]
 80076e2:	f000 fc6b 	bl	8007fbc <__i2b>
 80076e6:	4605      	mov	r5, r0
 80076e8:	b15e      	cbz	r6, 8007702 <_dtoa_r+0x74a>
 80076ea:	9b08      	ldr	r3, [sp, #32]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	dd08      	ble.n	8007702 <_dtoa_r+0x74a>
 80076f0:	42b3      	cmp	r3, r6
 80076f2:	9a08      	ldr	r2, [sp, #32]
 80076f4:	bfa8      	it	ge
 80076f6:	4633      	movge	r3, r6
 80076f8:	eba8 0803 	sub.w	r8, r8, r3
 80076fc:	1af6      	subs	r6, r6, r3
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	9308      	str	r3, [sp, #32]
 8007702:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007704:	b1f3      	cbz	r3, 8007744 <_dtoa_r+0x78c>
 8007706:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007708:	2b00      	cmp	r3, #0
 800770a:	f000 80b7 	beq.w	800787c <_dtoa_r+0x8c4>
 800770e:	b18c      	cbz	r4, 8007734 <_dtoa_r+0x77c>
 8007710:	4629      	mov	r1, r5
 8007712:	4622      	mov	r2, r4
 8007714:	4658      	mov	r0, fp
 8007716:	f000 fd11 	bl	800813c <__pow5mult>
 800771a:	464a      	mov	r2, r9
 800771c:	4601      	mov	r1, r0
 800771e:	4605      	mov	r5, r0
 8007720:	4658      	mov	r0, fp
 8007722:	f000 fc61 	bl	8007fe8 <__multiply>
 8007726:	4649      	mov	r1, r9
 8007728:	9004      	str	r0, [sp, #16]
 800772a:	4658      	mov	r0, fp
 800772c:	f000 fb48 	bl	8007dc0 <_Bfree>
 8007730:	9b04      	ldr	r3, [sp, #16]
 8007732:	4699      	mov	r9, r3
 8007734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007736:	1b1a      	subs	r2, r3, r4
 8007738:	d004      	beq.n	8007744 <_dtoa_r+0x78c>
 800773a:	4649      	mov	r1, r9
 800773c:	4658      	mov	r0, fp
 800773e:	f000 fcfd 	bl	800813c <__pow5mult>
 8007742:	4681      	mov	r9, r0
 8007744:	2101      	movs	r1, #1
 8007746:	4658      	mov	r0, fp
 8007748:	f000 fc38 	bl	8007fbc <__i2b>
 800774c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800774e:	4604      	mov	r4, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 81cf 	beq.w	8007af4 <_dtoa_r+0xb3c>
 8007756:	461a      	mov	r2, r3
 8007758:	4601      	mov	r1, r0
 800775a:	4658      	mov	r0, fp
 800775c:	f000 fcee 	bl	800813c <__pow5mult>
 8007760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007762:	2b01      	cmp	r3, #1
 8007764:	4604      	mov	r4, r0
 8007766:	f300 8095 	bgt.w	8007894 <_dtoa_r+0x8dc>
 800776a:	9b02      	ldr	r3, [sp, #8]
 800776c:	2b00      	cmp	r3, #0
 800776e:	f040 8087 	bne.w	8007880 <_dtoa_r+0x8c8>
 8007772:	9b03      	ldr	r3, [sp, #12]
 8007774:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007778:	2b00      	cmp	r3, #0
 800777a:	f040 8089 	bne.w	8007890 <_dtoa_r+0x8d8>
 800777e:	9b03      	ldr	r3, [sp, #12]
 8007780:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007784:	0d1b      	lsrs	r3, r3, #20
 8007786:	051b      	lsls	r3, r3, #20
 8007788:	b12b      	cbz	r3, 8007796 <_dtoa_r+0x7de>
 800778a:	9b08      	ldr	r3, [sp, #32]
 800778c:	3301      	adds	r3, #1
 800778e:	9308      	str	r3, [sp, #32]
 8007790:	f108 0801 	add.w	r8, r8, #1
 8007794:	2301      	movs	r3, #1
 8007796:	930a      	str	r3, [sp, #40]	@ 0x28
 8007798:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800779a:	2b00      	cmp	r3, #0
 800779c:	f000 81b0 	beq.w	8007b00 <_dtoa_r+0xb48>
 80077a0:	6923      	ldr	r3, [r4, #16]
 80077a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80077a6:	6918      	ldr	r0, [r3, #16]
 80077a8:	f000 fbbc 	bl	8007f24 <__hi0bits>
 80077ac:	f1c0 0020 	rsb	r0, r0, #32
 80077b0:	9b08      	ldr	r3, [sp, #32]
 80077b2:	4418      	add	r0, r3
 80077b4:	f010 001f 	ands.w	r0, r0, #31
 80077b8:	d077      	beq.n	80078aa <_dtoa_r+0x8f2>
 80077ba:	f1c0 0320 	rsb	r3, r0, #32
 80077be:	2b04      	cmp	r3, #4
 80077c0:	dd6b      	ble.n	800789a <_dtoa_r+0x8e2>
 80077c2:	9b08      	ldr	r3, [sp, #32]
 80077c4:	f1c0 001c 	rsb	r0, r0, #28
 80077c8:	4403      	add	r3, r0
 80077ca:	4480      	add	r8, r0
 80077cc:	4406      	add	r6, r0
 80077ce:	9308      	str	r3, [sp, #32]
 80077d0:	f1b8 0f00 	cmp.w	r8, #0
 80077d4:	dd05      	ble.n	80077e2 <_dtoa_r+0x82a>
 80077d6:	4649      	mov	r1, r9
 80077d8:	4642      	mov	r2, r8
 80077da:	4658      	mov	r0, fp
 80077dc:	f000 fd08 	bl	80081f0 <__lshift>
 80077e0:	4681      	mov	r9, r0
 80077e2:	9b08      	ldr	r3, [sp, #32]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	dd05      	ble.n	80077f4 <_dtoa_r+0x83c>
 80077e8:	4621      	mov	r1, r4
 80077ea:	461a      	mov	r2, r3
 80077ec:	4658      	mov	r0, fp
 80077ee:	f000 fcff 	bl	80081f0 <__lshift>
 80077f2:	4604      	mov	r4, r0
 80077f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d059      	beq.n	80078ae <_dtoa_r+0x8f6>
 80077fa:	4621      	mov	r1, r4
 80077fc:	4648      	mov	r0, r9
 80077fe:	f000 fd63 	bl	80082c8 <__mcmp>
 8007802:	2800      	cmp	r0, #0
 8007804:	da53      	bge.n	80078ae <_dtoa_r+0x8f6>
 8007806:	1e7b      	subs	r3, r7, #1
 8007808:	9304      	str	r3, [sp, #16]
 800780a:	4649      	mov	r1, r9
 800780c:	2300      	movs	r3, #0
 800780e:	220a      	movs	r2, #10
 8007810:	4658      	mov	r0, fp
 8007812:	f000 faf7 	bl	8007e04 <__multadd>
 8007816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007818:	4681      	mov	r9, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	f000 8172 	beq.w	8007b04 <_dtoa_r+0xb4c>
 8007820:	2300      	movs	r3, #0
 8007822:	4629      	mov	r1, r5
 8007824:	220a      	movs	r2, #10
 8007826:	4658      	mov	r0, fp
 8007828:	f000 faec 	bl	8007e04 <__multadd>
 800782c:	9b00      	ldr	r3, [sp, #0]
 800782e:	2b00      	cmp	r3, #0
 8007830:	4605      	mov	r5, r0
 8007832:	dc67      	bgt.n	8007904 <_dtoa_r+0x94c>
 8007834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007836:	2b02      	cmp	r3, #2
 8007838:	dc41      	bgt.n	80078be <_dtoa_r+0x906>
 800783a:	e063      	b.n	8007904 <_dtoa_r+0x94c>
 800783c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800783e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007842:	e746      	b.n	80076d2 <_dtoa_r+0x71a>
 8007844:	9b07      	ldr	r3, [sp, #28]
 8007846:	1e5c      	subs	r4, r3, #1
 8007848:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800784a:	42a3      	cmp	r3, r4
 800784c:	bfbf      	itttt	lt
 800784e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007850:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007852:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007854:	1ae3      	sublt	r3, r4, r3
 8007856:	bfb4      	ite	lt
 8007858:	18d2      	addlt	r2, r2, r3
 800785a:	1b1c      	subge	r4, r3, r4
 800785c:	9b07      	ldr	r3, [sp, #28]
 800785e:	bfbc      	itt	lt
 8007860:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007862:	2400      	movlt	r4, #0
 8007864:	2b00      	cmp	r3, #0
 8007866:	bfb5      	itete	lt
 8007868:	eba8 0603 	sublt.w	r6, r8, r3
 800786c:	9b07      	ldrge	r3, [sp, #28]
 800786e:	2300      	movlt	r3, #0
 8007870:	4646      	movge	r6, r8
 8007872:	e730      	b.n	80076d6 <_dtoa_r+0x71e>
 8007874:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007876:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007878:	4646      	mov	r6, r8
 800787a:	e735      	b.n	80076e8 <_dtoa_r+0x730>
 800787c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800787e:	e75c      	b.n	800773a <_dtoa_r+0x782>
 8007880:	2300      	movs	r3, #0
 8007882:	e788      	b.n	8007796 <_dtoa_r+0x7de>
 8007884:	3fe00000 	.word	0x3fe00000
 8007888:	40240000 	.word	0x40240000
 800788c:	40140000 	.word	0x40140000
 8007890:	9b02      	ldr	r3, [sp, #8]
 8007892:	e780      	b.n	8007796 <_dtoa_r+0x7de>
 8007894:	2300      	movs	r3, #0
 8007896:	930a      	str	r3, [sp, #40]	@ 0x28
 8007898:	e782      	b.n	80077a0 <_dtoa_r+0x7e8>
 800789a:	d099      	beq.n	80077d0 <_dtoa_r+0x818>
 800789c:	9a08      	ldr	r2, [sp, #32]
 800789e:	331c      	adds	r3, #28
 80078a0:	441a      	add	r2, r3
 80078a2:	4498      	add	r8, r3
 80078a4:	441e      	add	r6, r3
 80078a6:	9208      	str	r2, [sp, #32]
 80078a8:	e792      	b.n	80077d0 <_dtoa_r+0x818>
 80078aa:	4603      	mov	r3, r0
 80078ac:	e7f6      	b.n	800789c <_dtoa_r+0x8e4>
 80078ae:	9b07      	ldr	r3, [sp, #28]
 80078b0:	9704      	str	r7, [sp, #16]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	dc20      	bgt.n	80078f8 <_dtoa_r+0x940>
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078ba:	2b02      	cmp	r3, #2
 80078bc:	dd1e      	ble.n	80078fc <_dtoa_r+0x944>
 80078be:	9b00      	ldr	r3, [sp, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f47f aec0 	bne.w	8007646 <_dtoa_r+0x68e>
 80078c6:	4621      	mov	r1, r4
 80078c8:	2205      	movs	r2, #5
 80078ca:	4658      	mov	r0, fp
 80078cc:	f000 fa9a 	bl	8007e04 <__multadd>
 80078d0:	4601      	mov	r1, r0
 80078d2:	4604      	mov	r4, r0
 80078d4:	4648      	mov	r0, r9
 80078d6:	f000 fcf7 	bl	80082c8 <__mcmp>
 80078da:	2800      	cmp	r0, #0
 80078dc:	f77f aeb3 	ble.w	8007646 <_dtoa_r+0x68e>
 80078e0:	4656      	mov	r6, sl
 80078e2:	2331      	movs	r3, #49	@ 0x31
 80078e4:	f806 3b01 	strb.w	r3, [r6], #1
 80078e8:	9b04      	ldr	r3, [sp, #16]
 80078ea:	3301      	adds	r3, #1
 80078ec:	9304      	str	r3, [sp, #16]
 80078ee:	e6ae      	b.n	800764e <_dtoa_r+0x696>
 80078f0:	9c07      	ldr	r4, [sp, #28]
 80078f2:	9704      	str	r7, [sp, #16]
 80078f4:	4625      	mov	r5, r4
 80078f6:	e7f3      	b.n	80078e0 <_dtoa_r+0x928>
 80078f8:	9b07      	ldr	r3, [sp, #28]
 80078fa:	9300      	str	r3, [sp, #0]
 80078fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f000 8104 	beq.w	8007b0c <_dtoa_r+0xb54>
 8007904:	2e00      	cmp	r6, #0
 8007906:	dd05      	ble.n	8007914 <_dtoa_r+0x95c>
 8007908:	4629      	mov	r1, r5
 800790a:	4632      	mov	r2, r6
 800790c:	4658      	mov	r0, fp
 800790e:	f000 fc6f 	bl	80081f0 <__lshift>
 8007912:	4605      	mov	r5, r0
 8007914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007916:	2b00      	cmp	r3, #0
 8007918:	d05a      	beq.n	80079d0 <_dtoa_r+0xa18>
 800791a:	6869      	ldr	r1, [r5, #4]
 800791c:	4658      	mov	r0, fp
 800791e:	f000 fa0f 	bl	8007d40 <_Balloc>
 8007922:	4606      	mov	r6, r0
 8007924:	b928      	cbnz	r0, 8007932 <_dtoa_r+0x97a>
 8007926:	4b84      	ldr	r3, [pc, #528]	@ (8007b38 <_dtoa_r+0xb80>)
 8007928:	4602      	mov	r2, r0
 800792a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800792e:	f7ff bb5a 	b.w	8006fe6 <_dtoa_r+0x2e>
 8007932:	692a      	ldr	r2, [r5, #16]
 8007934:	3202      	adds	r2, #2
 8007936:	0092      	lsls	r2, r2, #2
 8007938:	f105 010c 	add.w	r1, r5, #12
 800793c:	300c      	adds	r0, #12
 800793e:	f002 fcc9 	bl	800a2d4 <memcpy>
 8007942:	2201      	movs	r2, #1
 8007944:	4631      	mov	r1, r6
 8007946:	4658      	mov	r0, fp
 8007948:	f000 fc52 	bl	80081f0 <__lshift>
 800794c:	f10a 0301 	add.w	r3, sl, #1
 8007950:	9307      	str	r3, [sp, #28]
 8007952:	9b00      	ldr	r3, [sp, #0]
 8007954:	4453      	add	r3, sl
 8007956:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007958:	9b02      	ldr	r3, [sp, #8]
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	462f      	mov	r7, r5
 8007960:	930a      	str	r3, [sp, #40]	@ 0x28
 8007962:	4605      	mov	r5, r0
 8007964:	9b07      	ldr	r3, [sp, #28]
 8007966:	4621      	mov	r1, r4
 8007968:	3b01      	subs	r3, #1
 800796a:	4648      	mov	r0, r9
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	f7ff fa99 	bl	8006ea4 <quorem>
 8007972:	4639      	mov	r1, r7
 8007974:	9002      	str	r0, [sp, #8]
 8007976:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800797a:	4648      	mov	r0, r9
 800797c:	f000 fca4 	bl	80082c8 <__mcmp>
 8007980:	462a      	mov	r2, r5
 8007982:	9008      	str	r0, [sp, #32]
 8007984:	4621      	mov	r1, r4
 8007986:	4658      	mov	r0, fp
 8007988:	f000 fcba 	bl	8008300 <__mdiff>
 800798c:	68c2      	ldr	r2, [r0, #12]
 800798e:	4606      	mov	r6, r0
 8007990:	bb02      	cbnz	r2, 80079d4 <_dtoa_r+0xa1c>
 8007992:	4601      	mov	r1, r0
 8007994:	4648      	mov	r0, r9
 8007996:	f000 fc97 	bl	80082c8 <__mcmp>
 800799a:	4602      	mov	r2, r0
 800799c:	4631      	mov	r1, r6
 800799e:	4658      	mov	r0, fp
 80079a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80079a2:	f000 fa0d 	bl	8007dc0 <_Bfree>
 80079a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80079aa:	9e07      	ldr	r6, [sp, #28]
 80079ac:	ea43 0102 	orr.w	r1, r3, r2
 80079b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079b2:	4319      	orrs	r1, r3
 80079b4:	d110      	bne.n	80079d8 <_dtoa_r+0xa20>
 80079b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80079ba:	d029      	beq.n	8007a10 <_dtoa_r+0xa58>
 80079bc:	9b08      	ldr	r3, [sp, #32]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	dd02      	ble.n	80079c8 <_dtoa_r+0xa10>
 80079c2:	9b02      	ldr	r3, [sp, #8]
 80079c4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80079c8:	9b00      	ldr	r3, [sp, #0]
 80079ca:	f883 8000 	strb.w	r8, [r3]
 80079ce:	e63f      	b.n	8007650 <_dtoa_r+0x698>
 80079d0:	4628      	mov	r0, r5
 80079d2:	e7bb      	b.n	800794c <_dtoa_r+0x994>
 80079d4:	2201      	movs	r2, #1
 80079d6:	e7e1      	b.n	800799c <_dtoa_r+0x9e4>
 80079d8:	9b08      	ldr	r3, [sp, #32]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	db04      	blt.n	80079e8 <_dtoa_r+0xa30>
 80079de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079e0:	430b      	orrs	r3, r1
 80079e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80079e4:	430b      	orrs	r3, r1
 80079e6:	d120      	bne.n	8007a2a <_dtoa_r+0xa72>
 80079e8:	2a00      	cmp	r2, #0
 80079ea:	dded      	ble.n	80079c8 <_dtoa_r+0xa10>
 80079ec:	4649      	mov	r1, r9
 80079ee:	2201      	movs	r2, #1
 80079f0:	4658      	mov	r0, fp
 80079f2:	f000 fbfd 	bl	80081f0 <__lshift>
 80079f6:	4621      	mov	r1, r4
 80079f8:	4681      	mov	r9, r0
 80079fa:	f000 fc65 	bl	80082c8 <__mcmp>
 80079fe:	2800      	cmp	r0, #0
 8007a00:	dc03      	bgt.n	8007a0a <_dtoa_r+0xa52>
 8007a02:	d1e1      	bne.n	80079c8 <_dtoa_r+0xa10>
 8007a04:	f018 0f01 	tst.w	r8, #1
 8007a08:	d0de      	beq.n	80079c8 <_dtoa_r+0xa10>
 8007a0a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a0e:	d1d8      	bne.n	80079c2 <_dtoa_r+0xa0a>
 8007a10:	9a00      	ldr	r2, [sp, #0]
 8007a12:	2339      	movs	r3, #57	@ 0x39
 8007a14:	7013      	strb	r3, [r2, #0]
 8007a16:	4633      	mov	r3, r6
 8007a18:	461e      	mov	r6, r3
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007a20:	2a39      	cmp	r2, #57	@ 0x39
 8007a22:	d052      	beq.n	8007aca <_dtoa_r+0xb12>
 8007a24:	3201      	adds	r2, #1
 8007a26:	701a      	strb	r2, [r3, #0]
 8007a28:	e612      	b.n	8007650 <_dtoa_r+0x698>
 8007a2a:	2a00      	cmp	r2, #0
 8007a2c:	dd07      	ble.n	8007a3e <_dtoa_r+0xa86>
 8007a2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a32:	d0ed      	beq.n	8007a10 <_dtoa_r+0xa58>
 8007a34:	9a00      	ldr	r2, [sp, #0]
 8007a36:	f108 0301 	add.w	r3, r8, #1
 8007a3a:	7013      	strb	r3, [r2, #0]
 8007a3c:	e608      	b.n	8007650 <_dtoa_r+0x698>
 8007a3e:	9b07      	ldr	r3, [sp, #28]
 8007a40:	9a07      	ldr	r2, [sp, #28]
 8007a42:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007a46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d028      	beq.n	8007a9e <_dtoa_r+0xae6>
 8007a4c:	4649      	mov	r1, r9
 8007a4e:	2300      	movs	r3, #0
 8007a50:	220a      	movs	r2, #10
 8007a52:	4658      	mov	r0, fp
 8007a54:	f000 f9d6 	bl	8007e04 <__multadd>
 8007a58:	42af      	cmp	r7, r5
 8007a5a:	4681      	mov	r9, r0
 8007a5c:	f04f 0300 	mov.w	r3, #0
 8007a60:	f04f 020a 	mov.w	r2, #10
 8007a64:	4639      	mov	r1, r7
 8007a66:	4658      	mov	r0, fp
 8007a68:	d107      	bne.n	8007a7a <_dtoa_r+0xac2>
 8007a6a:	f000 f9cb 	bl	8007e04 <__multadd>
 8007a6e:	4607      	mov	r7, r0
 8007a70:	4605      	mov	r5, r0
 8007a72:	9b07      	ldr	r3, [sp, #28]
 8007a74:	3301      	adds	r3, #1
 8007a76:	9307      	str	r3, [sp, #28]
 8007a78:	e774      	b.n	8007964 <_dtoa_r+0x9ac>
 8007a7a:	f000 f9c3 	bl	8007e04 <__multadd>
 8007a7e:	4629      	mov	r1, r5
 8007a80:	4607      	mov	r7, r0
 8007a82:	2300      	movs	r3, #0
 8007a84:	220a      	movs	r2, #10
 8007a86:	4658      	mov	r0, fp
 8007a88:	f000 f9bc 	bl	8007e04 <__multadd>
 8007a8c:	4605      	mov	r5, r0
 8007a8e:	e7f0      	b.n	8007a72 <_dtoa_r+0xaba>
 8007a90:	9b00      	ldr	r3, [sp, #0]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	bfcc      	ite	gt
 8007a96:	461e      	movgt	r6, r3
 8007a98:	2601      	movle	r6, #1
 8007a9a:	4456      	add	r6, sl
 8007a9c:	2700      	movs	r7, #0
 8007a9e:	4649      	mov	r1, r9
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	4658      	mov	r0, fp
 8007aa4:	f000 fba4 	bl	80081f0 <__lshift>
 8007aa8:	4621      	mov	r1, r4
 8007aaa:	4681      	mov	r9, r0
 8007aac:	f000 fc0c 	bl	80082c8 <__mcmp>
 8007ab0:	2800      	cmp	r0, #0
 8007ab2:	dcb0      	bgt.n	8007a16 <_dtoa_r+0xa5e>
 8007ab4:	d102      	bne.n	8007abc <_dtoa_r+0xb04>
 8007ab6:	f018 0f01 	tst.w	r8, #1
 8007aba:	d1ac      	bne.n	8007a16 <_dtoa_r+0xa5e>
 8007abc:	4633      	mov	r3, r6
 8007abe:	461e      	mov	r6, r3
 8007ac0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ac4:	2a30      	cmp	r2, #48	@ 0x30
 8007ac6:	d0fa      	beq.n	8007abe <_dtoa_r+0xb06>
 8007ac8:	e5c2      	b.n	8007650 <_dtoa_r+0x698>
 8007aca:	459a      	cmp	sl, r3
 8007acc:	d1a4      	bne.n	8007a18 <_dtoa_r+0xa60>
 8007ace:	9b04      	ldr	r3, [sp, #16]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	9304      	str	r3, [sp, #16]
 8007ad4:	2331      	movs	r3, #49	@ 0x31
 8007ad6:	f88a 3000 	strb.w	r3, [sl]
 8007ada:	e5b9      	b.n	8007650 <_dtoa_r+0x698>
 8007adc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ade:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007b3c <_dtoa_r+0xb84>
 8007ae2:	b11b      	cbz	r3, 8007aec <_dtoa_r+0xb34>
 8007ae4:	f10a 0308 	add.w	r3, sl, #8
 8007ae8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007aea:	6013      	str	r3, [r2, #0]
 8007aec:	4650      	mov	r0, sl
 8007aee:	b019      	add	sp, #100	@ 0x64
 8007af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	f77f ae37 	ble.w	800776a <_dtoa_r+0x7b2>
 8007afc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007afe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b00:	2001      	movs	r0, #1
 8007b02:	e655      	b.n	80077b0 <_dtoa_r+0x7f8>
 8007b04:	9b00      	ldr	r3, [sp, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	f77f aed6 	ble.w	80078b8 <_dtoa_r+0x900>
 8007b0c:	4656      	mov	r6, sl
 8007b0e:	4621      	mov	r1, r4
 8007b10:	4648      	mov	r0, r9
 8007b12:	f7ff f9c7 	bl	8006ea4 <quorem>
 8007b16:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007b1a:	f806 8b01 	strb.w	r8, [r6], #1
 8007b1e:	9b00      	ldr	r3, [sp, #0]
 8007b20:	eba6 020a 	sub.w	r2, r6, sl
 8007b24:	4293      	cmp	r3, r2
 8007b26:	ddb3      	ble.n	8007a90 <_dtoa_r+0xad8>
 8007b28:	4649      	mov	r1, r9
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	220a      	movs	r2, #10
 8007b2e:	4658      	mov	r0, fp
 8007b30:	f000 f968 	bl	8007e04 <__multadd>
 8007b34:	4681      	mov	r9, r0
 8007b36:	e7ea      	b.n	8007b0e <_dtoa_r+0xb56>
 8007b38:	0800ae0f 	.word	0x0800ae0f
 8007b3c:	0800ad93 	.word	0x0800ad93

08007b40 <_free_r>:
 8007b40:	b538      	push	{r3, r4, r5, lr}
 8007b42:	4605      	mov	r5, r0
 8007b44:	2900      	cmp	r1, #0
 8007b46:	d041      	beq.n	8007bcc <_free_r+0x8c>
 8007b48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b4c:	1f0c      	subs	r4, r1, #4
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	bfb8      	it	lt
 8007b52:	18e4      	addlt	r4, r4, r3
 8007b54:	f000 f8e8 	bl	8007d28 <__malloc_lock>
 8007b58:	4a1d      	ldr	r2, [pc, #116]	@ (8007bd0 <_free_r+0x90>)
 8007b5a:	6813      	ldr	r3, [r2, #0]
 8007b5c:	b933      	cbnz	r3, 8007b6c <_free_r+0x2c>
 8007b5e:	6063      	str	r3, [r4, #4]
 8007b60:	6014      	str	r4, [r2, #0]
 8007b62:	4628      	mov	r0, r5
 8007b64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b68:	f000 b8e4 	b.w	8007d34 <__malloc_unlock>
 8007b6c:	42a3      	cmp	r3, r4
 8007b6e:	d908      	bls.n	8007b82 <_free_r+0x42>
 8007b70:	6820      	ldr	r0, [r4, #0]
 8007b72:	1821      	adds	r1, r4, r0
 8007b74:	428b      	cmp	r3, r1
 8007b76:	bf01      	itttt	eq
 8007b78:	6819      	ldreq	r1, [r3, #0]
 8007b7a:	685b      	ldreq	r3, [r3, #4]
 8007b7c:	1809      	addeq	r1, r1, r0
 8007b7e:	6021      	streq	r1, [r4, #0]
 8007b80:	e7ed      	b.n	8007b5e <_free_r+0x1e>
 8007b82:	461a      	mov	r2, r3
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	b10b      	cbz	r3, 8007b8c <_free_r+0x4c>
 8007b88:	42a3      	cmp	r3, r4
 8007b8a:	d9fa      	bls.n	8007b82 <_free_r+0x42>
 8007b8c:	6811      	ldr	r1, [r2, #0]
 8007b8e:	1850      	adds	r0, r2, r1
 8007b90:	42a0      	cmp	r0, r4
 8007b92:	d10b      	bne.n	8007bac <_free_r+0x6c>
 8007b94:	6820      	ldr	r0, [r4, #0]
 8007b96:	4401      	add	r1, r0
 8007b98:	1850      	adds	r0, r2, r1
 8007b9a:	4283      	cmp	r3, r0
 8007b9c:	6011      	str	r1, [r2, #0]
 8007b9e:	d1e0      	bne.n	8007b62 <_free_r+0x22>
 8007ba0:	6818      	ldr	r0, [r3, #0]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	6053      	str	r3, [r2, #4]
 8007ba6:	4408      	add	r0, r1
 8007ba8:	6010      	str	r0, [r2, #0]
 8007baa:	e7da      	b.n	8007b62 <_free_r+0x22>
 8007bac:	d902      	bls.n	8007bb4 <_free_r+0x74>
 8007bae:	230c      	movs	r3, #12
 8007bb0:	602b      	str	r3, [r5, #0]
 8007bb2:	e7d6      	b.n	8007b62 <_free_r+0x22>
 8007bb4:	6820      	ldr	r0, [r4, #0]
 8007bb6:	1821      	adds	r1, r4, r0
 8007bb8:	428b      	cmp	r3, r1
 8007bba:	bf04      	itt	eq
 8007bbc:	6819      	ldreq	r1, [r3, #0]
 8007bbe:	685b      	ldreq	r3, [r3, #4]
 8007bc0:	6063      	str	r3, [r4, #4]
 8007bc2:	bf04      	itt	eq
 8007bc4:	1809      	addeq	r1, r1, r0
 8007bc6:	6021      	streq	r1, [r4, #0]
 8007bc8:	6054      	str	r4, [r2, #4]
 8007bca:	e7ca      	b.n	8007b62 <_free_r+0x22>
 8007bcc:	bd38      	pop	{r3, r4, r5, pc}
 8007bce:	bf00      	nop
 8007bd0:	20001168 	.word	0x20001168

08007bd4 <malloc>:
 8007bd4:	4b02      	ldr	r3, [pc, #8]	@ (8007be0 <malloc+0xc>)
 8007bd6:	4601      	mov	r1, r0
 8007bd8:	6818      	ldr	r0, [r3, #0]
 8007bda:	f000 b825 	b.w	8007c28 <_malloc_r>
 8007bde:	bf00      	nop
 8007be0:	20000bd0 	.word	0x20000bd0

08007be4 <sbrk_aligned>:
 8007be4:	b570      	push	{r4, r5, r6, lr}
 8007be6:	4e0f      	ldr	r6, [pc, #60]	@ (8007c24 <sbrk_aligned+0x40>)
 8007be8:	460c      	mov	r4, r1
 8007bea:	6831      	ldr	r1, [r6, #0]
 8007bec:	4605      	mov	r5, r0
 8007bee:	b911      	cbnz	r1, 8007bf6 <sbrk_aligned+0x12>
 8007bf0:	f002 fb60 	bl	800a2b4 <_sbrk_r>
 8007bf4:	6030      	str	r0, [r6, #0]
 8007bf6:	4621      	mov	r1, r4
 8007bf8:	4628      	mov	r0, r5
 8007bfa:	f002 fb5b 	bl	800a2b4 <_sbrk_r>
 8007bfe:	1c43      	adds	r3, r0, #1
 8007c00:	d103      	bne.n	8007c0a <sbrk_aligned+0x26>
 8007c02:	f04f 34ff 	mov.w	r4, #4294967295
 8007c06:	4620      	mov	r0, r4
 8007c08:	bd70      	pop	{r4, r5, r6, pc}
 8007c0a:	1cc4      	adds	r4, r0, #3
 8007c0c:	f024 0403 	bic.w	r4, r4, #3
 8007c10:	42a0      	cmp	r0, r4
 8007c12:	d0f8      	beq.n	8007c06 <sbrk_aligned+0x22>
 8007c14:	1a21      	subs	r1, r4, r0
 8007c16:	4628      	mov	r0, r5
 8007c18:	f002 fb4c 	bl	800a2b4 <_sbrk_r>
 8007c1c:	3001      	adds	r0, #1
 8007c1e:	d1f2      	bne.n	8007c06 <sbrk_aligned+0x22>
 8007c20:	e7ef      	b.n	8007c02 <sbrk_aligned+0x1e>
 8007c22:	bf00      	nop
 8007c24:	20001164 	.word	0x20001164

08007c28 <_malloc_r>:
 8007c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c2c:	1ccd      	adds	r5, r1, #3
 8007c2e:	f025 0503 	bic.w	r5, r5, #3
 8007c32:	3508      	adds	r5, #8
 8007c34:	2d0c      	cmp	r5, #12
 8007c36:	bf38      	it	cc
 8007c38:	250c      	movcc	r5, #12
 8007c3a:	2d00      	cmp	r5, #0
 8007c3c:	4606      	mov	r6, r0
 8007c3e:	db01      	blt.n	8007c44 <_malloc_r+0x1c>
 8007c40:	42a9      	cmp	r1, r5
 8007c42:	d904      	bls.n	8007c4e <_malloc_r+0x26>
 8007c44:	230c      	movs	r3, #12
 8007c46:	6033      	str	r3, [r6, #0]
 8007c48:	2000      	movs	r0, #0
 8007c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d24 <_malloc_r+0xfc>
 8007c52:	f000 f869 	bl	8007d28 <__malloc_lock>
 8007c56:	f8d8 3000 	ldr.w	r3, [r8]
 8007c5a:	461c      	mov	r4, r3
 8007c5c:	bb44      	cbnz	r4, 8007cb0 <_malloc_r+0x88>
 8007c5e:	4629      	mov	r1, r5
 8007c60:	4630      	mov	r0, r6
 8007c62:	f7ff ffbf 	bl	8007be4 <sbrk_aligned>
 8007c66:	1c43      	adds	r3, r0, #1
 8007c68:	4604      	mov	r4, r0
 8007c6a:	d158      	bne.n	8007d1e <_malloc_r+0xf6>
 8007c6c:	f8d8 4000 	ldr.w	r4, [r8]
 8007c70:	4627      	mov	r7, r4
 8007c72:	2f00      	cmp	r7, #0
 8007c74:	d143      	bne.n	8007cfe <_malloc_r+0xd6>
 8007c76:	2c00      	cmp	r4, #0
 8007c78:	d04b      	beq.n	8007d12 <_malloc_r+0xea>
 8007c7a:	6823      	ldr	r3, [r4, #0]
 8007c7c:	4639      	mov	r1, r7
 8007c7e:	4630      	mov	r0, r6
 8007c80:	eb04 0903 	add.w	r9, r4, r3
 8007c84:	f002 fb16 	bl	800a2b4 <_sbrk_r>
 8007c88:	4581      	cmp	r9, r0
 8007c8a:	d142      	bne.n	8007d12 <_malloc_r+0xea>
 8007c8c:	6821      	ldr	r1, [r4, #0]
 8007c8e:	1a6d      	subs	r5, r5, r1
 8007c90:	4629      	mov	r1, r5
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7ff ffa6 	bl	8007be4 <sbrk_aligned>
 8007c98:	3001      	adds	r0, #1
 8007c9a:	d03a      	beq.n	8007d12 <_malloc_r+0xea>
 8007c9c:	6823      	ldr	r3, [r4, #0]
 8007c9e:	442b      	add	r3, r5
 8007ca0:	6023      	str	r3, [r4, #0]
 8007ca2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ca6:	685a      	ldr	r2, [r3, #4]
 8007ca8:	bb62      	cbnz	r2, 8007d04 <_malloc_r+0xdc>
 8007caa:	f8c8 7000 	str.w	r7, [r8]
 8007cae:	e00f      	b.n	8007cd0 <_malloc_r+0xa8>
 8007cb0:	6822      	ldr	r2, [r4, #0]
 8007cb2:	1b52      	subs	r2, r2, r5
 8007cb4:	d420      	bmi.n	8007cf8 <_malloc_r+0xd0>
 8007cb6:	2a0b      	cmp	r2, #11
 8007cb8:	d917      	bls.n	8007cea <_malloc_r+0xc2>
 8007cba:	1961      	adds	r1, r4, r5
 8007cbc:	42a3      	cmp	r3, r4
 8007cbe:	6025      	str	r5, [r4, #0]
 8007cc0:	bf18      	it	ne
 8007cc2:	6059      	strne	r1, [r3, #4]
 8007cc4:	6863      	ldr	r3, [r4, #4]
 8007cc6:	bf08      	it	eq
 8007cc8:	f8c8 1000 	streq.w	r1, [r8]
 8007ccc:	5162      	str	r2, [r4, r5]
 8007cce:	604b      	str	r3, [r1, #4]
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	f000 f82f 	bl	8007d34 <__malloc_unlock>
 8007cd6:	f104 000b 	add.w	r0, r4, #11
 8007cda:	1d23      	adds	r3, r4, #4
 8007cdc:	f020 0007 	bic.w	r0, r0, #7
 8007ce0:	1ac2      	subs	r2, r0, r3
 8007ce2:	bf1c      	itt	ne
 8007ce4:	1a1b      	subne	r3, r3, r0
 8007ce6:	50a3      	strne	r3, [r4, r2]
 8007ce8:	e7af      	b.n	8007c4a <_malloc_r+0x22>
 8007cea:	6862      	ldr	r2, [r4, #4]
 8007cec:	42a3      	cmp	r3, r4
 8007cee:	bf0c      	ite	eq
 8007cf0:	f8c8 2000 	streq.w	r2, [r8]
 8007cf4:	605a      	strne	r2, [r3, #4]
 8007cf6:	e7eb      	b.n	8007cd0 <_malloc_r+0xa8>
 8007cf8:	4623      	mov	r3, r4
 8007cfa:	6864      	ldr	r4, [r4, #4]
 8007cfc:	e7ae      	b.n	8007c5c <_malloc_r+0x34>
 8007cfe:	463c      	mov	r4, r7
 8007d00:	687f      	ldr	r7, [r7, #4]
 8007d02:	e7b6      	b.n	8007c72 <_malloc_r+0x4a>
 8007d04:	461a      	mov	r2, r3
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	42a3      	cmp	r3, r4
 8007d0a:	d1fb      	bne.n	8007d04 <_malloc_r+0xdc>
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	6053      	str	r3, [r2, #4]
 8007d10:	e7de      	b.n	8007cd0 <_malloc_r+0xa8>
 8007d12:	230c      	movs	r3, #12
 8007d14:	6033      	str	r3, [r6, #0]
 8007d16:	4630      	mov	r0, r6
 8007d18:	f000 f80c 	bl	8007d34 <__malloc_unlock>
 8007d1c:	e794      	b.n	8007c48 <_malloc_r+0x20>
 8007d1e:	6005      	str	r5, [r0, #0]
 8007d20:	e7d6      	b.n	8007cd0 <_malloc_r+0xa8>
 8007d22:	bf00      	nop
 8007d24:	20001168 	.word	0x20001168

08007d28 <__malloc_lock>:
 8007d28:	4801      	ldr	r0, [pc, #4]	@ (8007d30 <__malloc_lock+0x8>)
 8007d2a:	f7ff b8aa 	b.w	8006e82 <__retarget_lock_acquire_recursive>
 8007d2e:	bf00      	nop
 8007d30:	20001160 	.word	0x20001160

08007d34 <__malloc_unlock>:
 8007d34:	4801      	ldr	r0, [pc, #4]	@ (8007d3c <__malloc_unlock+0x8>)
 8007d36:	f7ff b8a5 	b.w	8006e84 <__retarget_lock_release_recursive>
 8007d3a:	bf00      	nop
 8007d3c:	20001160 	.word	0x20001160

08007d40 <_Balloc>:
 8007d40:	b570      	push	{r4, r5, r6, lr}
 8007d42:	69c6      	ldr	r6, [r0, #28]
 8007d44:	4604      	mov	r4, r0
 8007d46:	460d      	mov	r5, r1
 8007d48:	b976      	cbnz	r6, 8007d68 <_Balloc+0x28>
 8007d4a:	2010      	movs	r0, #16
 8007d4c:	f7ff ff42 	bl	8007bd4 <malloc>
 8007d50:	4602      	mov	r2, r0
 8007d52:	61e0      	str	r0, [r4, #28]
 8007d54:	b920      	cbnz	r0, 8007d60 <_Balloc+0x20>
 8007d56:	4b18      	ldr	r3, [pc, #96]	@ (8007db8 <_Balloc+0x78>)
 8007d58:	4818      	ldr	r0, [pc, #96]	@ (8007dbc <_Balloc+0x7c>)
 8007d5a:	216b      	movs	r1, #107	@ 0x6b
 8007d5c:	f002 fad0 	bl	800a300 <__assert_func>
 8007d60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d64:	6006      	str	r6, [r0, #0]
 8007d66:	60c6      	str	r6, [r0, #12]
 8007d68:	69e6      	ldr	r6, [r4, #28]
 8007d6a:	68f3      	ldr	r3, [r6, #12]
 8007d6c:	b183      	cbz	r3, 8007d90 <_Balloc+0x50>
 8007d6e:	69e3      	ldr	r3, [r4, #28]
 8007d70:	68db      	ldr	r3, [r3, #12]
 8007d72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d76:	b9b8      	cbnz	r0, 8007da8 <_Balloc+0x68>
 8007d78:	2101      	movs	r1, #1
 8007d7a:	fa01 f605 	lsl.w	r6, r1, r5
 8007d7e:	1d72      	adds	r2, r6, #5
 8007d80:	0092      	lsls	r2, r2, #2
 8007d82:	4620      	mov	r0, r4
 8007d84:	f002 fada 	bl	800a33c <_calloc_r>
 8007d88:	b160      	cbz	r0, 8007da4 <_Balloc+0x64>
 8007d8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d8e:	e00e      	b.n	8007dae <_Balloc+0x6e>
 8007d90:	2221      	movs	r2, #33	@ 0x21
 8007d92:	2104      	movs	r1, #4
 8007d94:	4620      	mov	r0, r4
 8007d96:	f002 fad1 	bl	800a33c <_calloc_r>
 8007d9a:	69e3      	ldr	r3, [r4, #28]
 8007d9c:	60f0      	str	r0, [r6, #12]
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d1e4      	bne.n	8007d6e <_Balloc+0x2e>
 8007da4:	2000      	movs	r0, #0
 8007da6:	bd70      	pop	{r4, r5, r6, pc}
 8007da8:	6802      	ldr	r2, [r0, #0]
 8007daa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007dae:	2300      	movs	r3, #0
 8007db0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007db4:	e7f7      	b.n	8007da6 <_Balloc+0x66>
 8007db6:	bf00      	nop
 8007db8:	0800ada0 	.word	0x0800ada0
 8007dbc:	0800ae20 	.word	0x0800ae20

08007dc0 <_Bfree>:
 8007dc0:	b570      	push	{r4, r5, r6, lr}
 8007dc2:	69c6      	ldr	r6, [r0, #28]
 8007dc4:	4605      	mov	r5, r0
 8007dc6:	460c      	mov	r4, r1
 8007dc8:	b976      	cbnz	r6, 8007de8 <_Bfree+0x28>
 8007dca:	2010      	movs	r0, #16
 8007dcc:	f7ff ff02 	bl	8007bd4 <malloc>
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	61e8      	str	r0, [r5, #28]
 8007dd4:	b920      	cbnz	r0, 8007de0 <_Bfree+0x20>
 8007dd6:	4b09      	ldr	r3, [pc, #36]	@ (8007dfc <_Bfree+0x3c>)
 8007dd8:	4809      	ldr	r0, [pc, #36]	@ (8007e00 <_Bfree+0x40>)
 8007dda:	218f      	movs	r1, #143	@ 0x8f
 8007ddc:	f002 fa90 	bl	800a300 <__assert_func>
 8007de0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007de4:	6006      	str	r6, [r0, #0]
 8007de6:	60c6      	str	r6, [r0, #12]
 8007de8:	b13c      	cbz	r4, 8007dfa <_Bfree+0x3a>
 8007dea:	69eb      	ldr	r3, [r5, #28]
 8007dec:	6862      	ldr	r2, [r4, #4]
 8007dee:	68db      	ldr	r3, [r3, #12]
 8007df0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007df4:	6021      	str	r1, [r4, #0]
 8007df6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007dfa:	bd70      	pop	{r4, r5, r6, pc}
 8007dfc:	0800ada0 	.word	0x0800ada0
 8007e00:	0800ae20 	.word	0x0800ae20

08007e04 <__multadd>:
 8007e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e08:	690d      	ldr	r5, [r1, #16]
 8007e0a:	4607      	mov	r7, r0
 8007e0c:	460c      	mov	r4, r1
 8007e0e:	461e      	mov	r6, r3
 8007e10:	f101 0c14 	add.w	ip, r1, #20
 8007e14:	2000      	movs	r0, #0
 8007e16:	f8dc 3000 	ldr.w	r3, [ip]
 8007e1a:	b299      	uxth	r1, r3
 8007e1c:	fb02 6101 	mla	r1, r2, r1, r6
 8007e20:	0c1e      	lsrs	r6, r3, #16
 8007e22:	0c0b      	lsrs	r3, r1, #16
 8007e24:	fb02 3306 	mla	r3, r2, r6, r3
 8007e28:	b289      	uxth	r1, r1
 8007e2a:	3001      	adds	r0, #1
 8007e2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e30:	4285      	cmp	r5, r0
 8007e32:	f84c 1b04 	str.w	r1, [ip], #4
 8007e36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e3a:	dcec      	bgt.n	8007e16 <__multadd+0x12>
 8007e3c:	b30e      	cbz	r6, 8007e82 <__multadd+0x7e>
 8007e3e:	68a3      	ldr	r3, [r4, #8]
 8007e40:	42ab      	cmp	r3, r5
 8007e42:	dc19      	bgt.n	8007e78 <__multadd+0x74>
 8007e44:	6861      	ldr	r1, [r4, #4]
 8007e46:	4638      	mov	r0, r7
 8007e48:	3101      	adds	r1, #1
 8007e4a:	f7ff ff79 	bl	8007d40 <_Balloc>
 8007e4e:	4680      	mov	r8, r0
 8007e50:	b928      	cbnz	r0, 8007e5e <__multadd+0x5a>
 8007e52:	4602      	mov	r2, r0
 8007e54:	4b0c      	ldr	r3, [pc, #48]	@ (8007e88 <__multadd+0x84>)
 8007e56:	480d      	ldr	r0, [pc, #52]	@ (8007e8c <__multadd+0x88>)
 8007e58:	21ba      	movs	r1, #186	@ 0xba
 8007e5a:	f002 fa51 	bl	800a300 <__assert_func>
 8007e5e:	6922      	ldr	r2, [r4, #16]
 8007e60:	3202      	adds	r2, #2
 8007e62:	f104 010c 	add.w	r1, r4, #12
 8007e66:	0092      	lsls	r2, r2, #2
 8007e68:	300c      	adds	r0, #12
 8007e6a:	f002 fa33 	bl	800a2d4 <memcpy>
 8007e6e:	4621      	mov	r1, r4
 8007e70:	4638      	mov	r0, r7
 8007e72:	f7ff ffa5 	bl	8007dc0 <_Bfree>
 8007e76:	4644      	mov	r4, r8
 8007e78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e7c:	3501      	adds	r5, #1
 8007e7e:	615e      	str	r6, [r3, #20]
 8007e80:	6125      	str	r5, [r4, #16]
 8007e82:	4620      	mov	r0, r4
 8007e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e88:	0800ae0f 	.word	0x0800ae0f
 8007e8c:	0800ae20 	.word	0x0800ae20

08007e90 <__s2b>:
 8007e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e94:	460c      	mov	r4, r1
 8007e96:	4615      	mov	r5, r2
 8007e98:	461f      	mov	r7, r3
 8007e9a:	2209      	movs	r2, #9
 8007e9c:	3308      	adds	r3, #8
 8007e9e:	4606      	mov	r6, r0
 8007ea0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	db09      	blt.n	8007ec0 <__s2b+0x30>
 8007eac:	4630      	mov	r0, r6
 8007eae:	f7ff ff47 	bl	8007d40 <_Balloc>
 8007eb2:	b940      	cbnz	r0, 8007ec6 <__s2b+0x36>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	4b19      	ldr	r3, [pc, #100]	@ (8007f1c <__s2b+0x8c>)
 8007eb8:	4819      	ldr	r0, [pc, #100]	@ (8007f20 <__s2b+0x90>)
 8007eba:	21d3      	movs	r1, #211	@ 0xd3
 8007ebc:	f002 fa20 	bl	800a300 <__assert_func>
 8007ec0:	0052      	lsls	r2, r2, #1
 8007ec2:	3101      	adds	r1, #1
 8007ec4:	e7f0      	b.n	8007ea8 <__s2b+0x18>
 8007ec6:	9b08      	ldr	r3, [sp, #32]
 8007ec8:	6143      	str	r3, [r0, #20]
 8007eca:	2d09      	cmp	r5, #9
 8007ecc:	f04f 0301 	mov.w	r3, #1
 8007ed0:	6103      	str	r3, [r0, #16]
 8007ed2:	dd16      	ble.n	8007f02 <__s2b+0x72>
 8007ed4:	f104 0909 	add.w	r9, r4, #9
 8007ed8:	46c8      	mov	r8, r9
 8007eda:	442c      	add	r4, r5
 8007edc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007ee0:	4601      	mov	r1, r0
 8007ee2:	3b30      	subs	r3, #48	@ 0x30
 8007ee4:	220a      	movs	r2, #10
 8007ee6:	4630      	mov	r0, r6
 8007ee8:	f7ff ff8c 	bl	8007e04 <__multadd>
 8007eec:	45a0      	cmp	r8, r4
 8007eee:	d1f5      	bne.n	8007edc <__s2b+0x4c>
 8007ef0:	f1a5 0408 	sub.w	r4, r5, #8
 8007ef4:	444c      	add	r4, r9
 8007ef6:	1b2d      	subs	r5, r5, r4
 8007ef8:	1963      	adds	r3, r4, r5
 8007efa:	42bb      	cmp	r3, r7
 8007efc:	db04      	blt.n	8007f08 <__s2b+0x78>
 8007efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f02:	340a      	adds	r4, #10
 8007f04:	2509      	movs	r5, #9
 8007f06:	e7f6      	b.n	8007ef6 <__s2b+0x66>
 8007f08:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f0c:	4601      	mov	r1, r0
 8007f0e:	3b30      	subs	r3, #48	@ 0x30
 8007f10:	220a      	movs	r2, #10
 8007f12:	4630      	mov	r0, r6
 8007f14:	f7ff ff76 	bl	8007e04 <__multadd>
 8007f18:	e7ee      	b.n	8007ef8 <__s2b+0x68>
 8007f1a:	bf00      	nop
 8007f1c:	0800ae0f 	.word	0x0800ae0f
 8007f20:	0800ae20 	.word	0x0800ae20

08007f24 <__hi0bits>:
 8007f24:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007f28:	4603      	mov	r3, r0
 8007f2a:	bf36      	itet	cc
 8007f2c:	0403      	lslcc	r3, r0, #16
 8007f2e:	2000      	movcs	r0, #0
 8007f30:	2010      	movcc	r0, #16
 8007f32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f36:	bf3c      	itt	cc
 8007f38:	021b      	lslcc	r3, r3, #8
 8007f3a:	3008      	addcc	r0, #8
 8007f3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f40:	bf3c      	itt	cc
 8007f42:	011b      	lslcc	r3, r3, #4
 8007f44:	3004      	addcc	r0, #4
 8007f46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f4a:	bf3c      	itt	cc
 8007f4c:	009b      	lslcc	r3, r3, #2
 8007f4e:	3002      	addcc	r0, #2
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	db05      	blt.n	8007f60 <__hi0bits+0x3c>
 8007f54:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007f58:	f100 0001 	add.w	r0, r0, #1
 8007f5c:	bf08      	it	eq
 8007f5e:	2020      	moveq	r0, #32
 8007f60:	4770      	bx	lr

08007f62 <__lo0bits>:
 8007f62:	6803      	ldr	r3, [r0, #0]
 8007f64:	4602      	mov	r2, r0
 8007f66:	f013 0007 	ands.w	r0, r3, #7
 8007f6a:	d00b      	beq.n	8007f84 <__lo0bits+0x22>
 8007f6c:	07d9      	lsls	r1, r3, #31
 8007f6e:	d421      	bmi.n	8007fb4 <__lo0bits+0x52>
 8007f70:	0798      	lsls	r0, r3, #30
 8007f72:	bf49      	itett	mi
 8007f74:	085b      	lsrmi	r3, r3, #1
 8007f76:	089b      	lsrpl	r3, r3, #2
 8007f78:	2001      	movmi	r0, #1
 8007f7a:	6013      	strmi	r3, [r2, #0]
 8007f7c:	bf5c      	itt	pl
 8007f7e:	6013      	strpl	r3, [r2, #0]
 8007f80:	2002      	movpl	r0, #2
 8007f82:	4770      	bx	lr
 8007f84:	b299      	uxth	r1, r3
 8007f86:	b909      	cbnz	r1, 8007f8c <__lo0bits+0x2a>
 8007f88:	0c1b      	lsrs	r3, r3, #16
 8007f8a:	2010      	movs	r0, #16
 8007f8c:	b2d9      	uxtb	r1, r3
 8007f8e:	b909      	cbnz	r1, 8007f94 <__lo0bits+0x32>
 8007f90:	3008      	adds	r0, #8
 8007f92:	0a1b      	lsrs	r3, r3, #8
 8007f94:	0719      	lsls	r1, r3, #28
 8007f96:	bf04      	itt	eq
 8007f98:	091b      	lsreq	r3, r3, #4
 8007f9a:	3004      	addeq	r0, #4
 8007f9c:	0799      	lsls	r1, r3, #30
 8007f9e:	bf04      	itt	eq
 8007fa0:	089b      	lsreq	r3, r3, #2
 8007fa2:	3002      	addeq	r0, #2
 8007fa4:	07d9      	lsls	r1, r3, #31
 8007fa6:	d403      	bmi.n	8007fb0 <__lo0bits+0x4e>
 8007fa8:	085b      	lsrs	r3, r3, #1
 8007faa:	f100 0001 	add.w	r0, r0, #1
 8007fae:	d003      	beq.n	8007fb8 <__lo0bits+0x56>
 8007fb0:	6013      	str	r3, [r2, #0]
 8007fb2:	4770      	bx	lr
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	4770      	bx	lr
 8007fb8:	2020      	movs	r0, #32
 8007fba:	4770      	bx	lr

08007fbc <__i2b>:
 8007fbc:	b510      	push	{r4, lr}
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	2101      	movs	r1, #1
 8007fc2:	f7ff febd 	bl	8007d40 <_Balloc>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	b928      	cbnz	r0, 8007fd6 <__i2b+0x1a>
 8007fca:	4b05      	ldr	r3, [pc, #20]	@ (8007fe0 <__i2b+0x24>)
 8007fcc:	4805      	ldr	r0, [pc, #20]	@ (8007fe4 <__i2b+0x28>)
 8007fce:	f240 1145 	movw	r1, #325	@ 0x145
 8007fd2:	f002 f995 	bl	800a300 <__assert_func>
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	6144      	str	r4, [r0, #20]
 8007fda:	6103      	str	r3, [r0, #16]
 8007fdc:	bd10      	pop	{r4, pc}
 8007fde:	bf00      	nop
 8007fe0:	0800ae0f 	.word	0x0800ae0f
 8007fe4:	0800ae20 	.word	0x0800ae20

08007fe8 <__multiply>:
 8007fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fec:	4614      	mov	r4, r2
 8007fee:	690a      	ldr	r2, [r1, #16]
 8007ff0:	6923      	ldr	r3, [r4, #16]
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	bfa8      	it	ge
 8007ff6:	4623      	movge	r3, r4
 8007ff8:	460f      	mov	r7, r1
 8007ffa:	bfa4      	itt	ge
 8007ffc:	460c      	movge	r4, r1
 8007ffe:	461f      	movge	r7, r3
 8008000:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008004:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008008:	68a3      	ldr	r3, [r4, #8]
 800800a:	6861      	ldr	r1, [r4, #4]
 800800c:	eb0a 0609 	add.w	r6, sl, r9
 8008010:	42b3      	cmp	r3, r6
 8008012:	b085      	sub	sp, #20
 8008014:	bfb8      	it	lt
 8008016:	3101      	addlt	r1, #1
 8008018:	f7ff fe92 	bl	8007d40 <_Balloc>
 800801c:	b930      	cbnz	r0, 800802c <__multiply+0x44>
 800801e:	4602      	mov	r2, r0
 8008020:	4b44      	ldr	r3, [pc, #272]	@ (8008134 <__multiply+0x14c>)
 8008022:	4845      	ldr	r0, [pc, #276]	@ (8008138 <__multiply+0x150>)
 8008024:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008028:	f002 f96a 	bl	800a300 <__assert_func>
 800802c:	f100 0514 	add.w	r5, r0, #20
 8008030:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008034:	462b      	mov	r3, r5
 8008036:	2200      	movs	r2, #0
 8008038:	4543      	cmp	r3, r8
 800803a:	d321      	bcc.n	8008080 <__multiply+0x98>
 800803c:	f107 0114 	add.w	r1, r7, #20
 8008040:	f104 0214 	add.w	r2, r4, #20
 8008044:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008048:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800804c:	9302      	str	r3, [sp, #8]
 800804e:	1b13      	subs	r3, r2, r4
 8008050:	3b15      	subs	r3, #21
 8008052:	f023 0303 	bic.w	r3, r3, #3
 8008056:	3304      	adds	r3, #4
 8008058:	f104 0715 	add.w	r7, r4, #21
 800805c:	42ba      	cmp	r2, r7
 800805e:	bf38      	it	cc
 8008060:	2304      	movcc	r3, #4
 8008062:	9301      	str	r3, [sp, #4]
 8008064:	9b02      	ldr	r3, [sp, #8]
 8008066:	9103      	str	r1, [sp, #12]
 8008068:	428b      	cmp	r3, r1
 800806a:	d80c      	bhi.n	8008086 <__multiply+0x9e>
 800806c:	2e00      	cmp	r6, #0
 800806e:	dd03      	ble.n	8008078 <__multiply+0x90>
 8008070:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008074:	2b00      	cmp	r3, #0
 8008076:	d05b      	beq.n	8008130 <__multiply+0x148>
 8008078:	6106      	str	r6, [r0, #16]
 800807a:	b005      	add	sp, #20
 800807c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008080:	f843 2b04 	str.w	r2, [r3], #4
 8008084:	e7d8      	b.n	8008038 <__multiply+0x50>
 8008086:	f8b1 a000 	ldrh.w	sl, [r1]
 800808a:	f1ba 0f00 	cmp.w	sl, #0
 800808e:	d024      	beq.n	80080da <__multiply+0xf2>
 8008090:	f104 0e14 	add.w	lr, r4, #20
 8008094:	46a9      	mov	r9, r5
 8008096:	f04f 0c00 	mov.w	ip, #0
 800809a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800809e:	f8d9 3000 	ldr.w	r3, [r9]
 80080a2:	fa1f fb87 	uxth.w	fp, r7
 80080a6:	b29b      	uxth	r3, r3
 80080a8:	fb0a 330b 	mla	r3, sl, fp, r3
 80080ac:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80080b0:	f8d9 7000 	ldr.w	r7, [r9]
 80080b4:	4463      	add	r3, ip
 80080b6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80080ba:	fb0a c70b 	mla	r7, sl, fp, ip
 80080be:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80080c8:	4572      	cmp	r2, lr
 80080ca:	f849 3b04 	str.w	r3, [r9], #4
 80080ce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80080d2:	d8e2      	bhi.n	800809a <__multiply+0xb2>
 80080d4:	9b01      	ldr	r3, [sp, #4]
 80080d6:	f845 c003 	str.w	ip, [r5, r3]
 80080da:	9b03      	ldr	r3, [sp, #12]
 80080dc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80080e0:	3104      	adds	r1, #4
 80080e2:	f1b9 0f00 	cmp.w	r9, #0
 80080e6:	d021      	beq.n	800812c <__multiply+0x144>
 80080e8:	682b      	ldr	r3, [r5, #0]
 80080ea:	f104 0c14 	add.w	ip, r4, #20
 80080ee:	46ae      	mov	lr, r5
 80080f0:	f04f 0a00 	mov.w	sl, #0
 80080f4:	f8bc b000 	ldrh.w	fp, [ip]
 80080f8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80080fc:	fb09 770b 	mla	r7, r9, fp, r7
 8008100:	4457      	add	r7, sl
 8008102:	b29b      	uxth	r3, r3
 8008104:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008108:	f84e 3b04 	str.w	r3, [lr], #4
 800810c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008110:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008114:	f8be 3000 	ldrh.w	r3, [lr]
 8008118:	fb09 330a 	mla	r3, r9, sl, r3
 800811c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008120:	4562      	cmp	r2, ip
 8008122:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008126:	d8e5      	bhi.n	80080f4 <__multiply+0x10c>
 8008128:	9f01      	ldr	r7, [sp, #4]
 800812a:	51eb      	str	r3, [r5, r7]
 800812c:	3504      	adds	r5, #4
 800812e:	e799      	b.n	8008064 <__multiply+0x7c>
 8008130:	3e01      	subs	r6, #1
 8008132:	e79b      	b.n	800806c <__multiply+0x84>
 8008134:	0800ae0f 	.word	0x0800ae0f
 8008138:	0800ae20 	.word	0x0800ae20

0800813c <__pow5mult>:
 800813c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008140:	4615      	mov	r5, r2
 8008142:	f012 0203 	ands.w	r2, r2, #3
 8008146:	4607      	mov	r7, r0
 8008148:	460e      	mov	r6, r1
 800814a:	d007      	beq.n	800815c <__pow5mult+0x20>
 800814c:	4c25      	ldr	r4, [pc, #148]	@ (80081e4 <__pow5mult+0xa8>)
 800814e:	3a01      	subs	r2, #1
 8008150:	2300      	movs	r3, #0
 8008152:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008156:	f7ff fe55 	bl	8007e04 <__multadd>
 800815a:	4606      	mov	r6, r0
 800815c:	10ad      	asrs	r5, r5, #2
 800815e:	d03d      	beq.n	80081dc <__pow5mult+0xa0>
 8008160:	69fc      	ldr	r4, [r7, #28]
 8008162:	b97c      	cbnz	r4, 8008184 <__pow5mult+0x48>
 8008164:	2010      	movs	r0, #16
 8008166:	f7ff fd35 	bl	8007bd4 <malloc>
 800816a:	4602      	mov	r2, r0
 800816c:	61f8      	str	r0, [r7, #28]
 800816e:	b928      	cbnz	r0, 800817c <__pow5mult+0x40>
 8008170:	4b1d      	ldr	r3, [pc, #116]	@ (80081e8 <__pow5mult+0xac>)
 8008172:	481e      	ldr	r0, [pc, #120]	@ (80081ec <__pow5mult+0xb0>)
 8008174:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008178:	f002 f8c2 	bl	800a300 <__assert_func>
 800817c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008180:	6004      	str	r4, [r0, #0]
 8008182:	60c4      	str	r4, [r0, #12]
 8008184:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008188:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800818c:	b94c      	cbnz	r4, 80081a2 <__pow5mult+0x66>
 800818e:	f240 2171 	movw	r1, #625	@ 0x271
 8008192:	4638      	mov	r0, r7
 8008194:	f7ff ff12 	bl	8007fbc <__i2b>
 8008198:	2300      	movs	r3, #0
 800819a:	f8c8 0008 	str.w	r0, [r8, #8]
 800819e:	4604      	mov	r4, r0
 80081a0:	6003      	str	r3, [r0, #0]
 80081a2:	f04f 0900 	mov.w	r9, #0
 80081a6:	07eb      	lsls	r3, r5, #31
 80081a8:	d50a      	bpl.n	80081c0 <__pow5mult+0x84>
 80081aa:	4631      	mov	r1, r6
 80081ac:	4622      	mov	r2, r4
 80081ae:	4638      	mov	r0, r7
 80081b0:	f7ff ff1a 	bl	8007fe8 <__multiply>
 80081b4:	4631      	mov	r1, r6
 80081b6:	4680      	mov	r8, r0
 80081b8:	4638      	mov	r0, r7
 80081ba:	f7ff fe01 	bl	8007dc0 <_Bfree>
 80081be:	4646      	mov	r6, r8
 80081c0:	106d      	asrs	r5, r5, #1
 80081c2:	d00b      	beq.n	80081dc <__pow5mult+0xa0>
 80081c4:	6820      	ldr	r0, [r4, #0]
 80081c6:	b938      	cbnz	r0, 80081d8 <__pow5mult+0x9c>
 80081c8:	4622      	mov	r2, r4
 80081ca:	4621      	mov	r1, r4
 80081cc:	4638      	mov	r0, r7
 80081ce:	f7ff ff0b 	bl	8007fe8 <__multiply>
 80081d2:	6020      	str	r0, [r4, #0]
 80081d4:	f8c0 9000 	str.w	r9, [r0]
 80081d8:	4604      	mov	r4, r0
 80081da:	e7e4      	b.n	80081a6 <__pow5mult+0x6a>
 80081dc:	4630      	mov	r0, r6
 80081de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081e2:	bf00      	nop
 80081e4:	0800ae7c 	.word	0x0800ae7c
 80081e8:	0800ada0 	.word	0x0800ada0
 80081ec:	0800ae20 	.word	0x0800ae20

080081f0 <__lshift>:
 80081f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081f4:	460c      	mov	r4, r1
 80081f6:	6849      	ldr	r1, [r1, #4]
 80081f8:	6923      	ldr	r3, [r4, #16]
 80081fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081fe:	68a3      	ldr	r3, [r4, #8]
 8008200:	4607      	mov	r7, r0
 8008202:	4691      	mov	r9, r2
 8008204:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008208:	f108 0601 	add.w	r6, r8, #1
 800820c:	42b3      	cmp	r3, r6
 800820e:	db0b      	blt.n	8008228 <__lshift+0x38>
 8008210:	4638      	mov	r0, r7
 8008212:	f7ff fd95 	bl	8007d40 <_Balloc>
 8008216:	4605      	mov	r5, r0
 8008218:	b948      	cbnz	r0, 800822e <__lshift+0x3e>
 800821a:	4602      	mov	r2, r0
 800821c:	4b28      	ldr	r3, [pc, #160]	@ (80082c0 <__lshift+0xd0>)
 800821e:	4829      	ldr	r0, [pc, #164]	@ (80082c4 <__lshift+0xd4>)
 8008220:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008224:	f002 f86c 	bl	800a300 <__assert_func>
 8008228:	3101      	adds	r1, #1
 800822a:	005b      	lsls	r3, r3, #1
 800822c:	e7ee      	b.n	800820c <__lshift+0x1c>
 800822e:	2300      	movs	r3, #0
 8008230:	f100 0114 	add.w	r1, r0, #20
 8008234:	f100 0210 	add.w	r2, r0, #16
 8008238:	4618      	mov	r0, r3
 800823a:	4553      	cmp	r3, sl
 800823c:	db33      	blt.n	80082a6 <__lshift+0xb6>
 800823e:	6920      	ldr	r0, [r4, #16]
 8008240:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008244:	f104 0314 	add.w	r3, r4, #20
 8008248:	f019 091f 	ands.w	r9, r9, #31
 800824c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008250:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008254:	d02b      	beq.n	80082ae <__lshift+0xbe>
 8008256:	f1c9 0e20 	rsb	lr, r9, #32
 800825a:	468a      	mov	sl, r1
 800825c:	2200      	movs	r2, #0
 800825e:	6818      	ldr	r0, [r3, #0]
 8008260:	fa00 f009 	lsl.w	r0, r0, r9
 8008264:	4310      	orrs	r0, r2
 8008266:	f84a 0b04 	str.w	r0, [sl], #4
 800826a:	f853 2b04 	ldr.w	r2, [r3], #4
 800826e:	459c      	cmp	ip, r3
 8008270:	fa22 f20e 	lsr.w	r2, r2, lr
 8008274:	d8f3      	bhi.n	800825e <__lshift+0x6e>
 8008276:	ebac 0304 	sub.w	r3, ip, r4
 800827a:	3b15      	subs	r3, #21
 800827c:	f023 0303 	bic.w	r3, r3, #3
 8008280:	3304      	adds	r3, #4
 8008282:	f104 0015 	add.w	r0, r4, #21
 8008286:	4584      	cmp	ip, r0
 8008288:	bf38      	it	cc
 800828a:	2304      	movcc	r3, #4
 800828c:	50ca      	str	r2, [r1, r3]
 800828e:	b10a      	cbz	r2, 8008294 <__lshift+0xa4>
 8008290:	f108 0602 	add.w	r6, r8, #2
 8008294:	3e01      	subs	r6, #1
 8008296:	4638      	mov	r0, r7
 8008298:	612e      	str	r6, [r5, #16]
 800829a:	4621      	mov	r1, r4
 800829c:	f7ff fd90 	bl	8007dc0 <_Bfree>
 80082a0:	4628      	mov	r0, r5
 80082a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80082aa:	3301      	adds	r3, #1
 80082ac:	e7c5      	b.n	800823a <__lshift+0x4a>
 80082ae:	3904      	subs	r1, #4
 80082b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80082b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80082b8:	459c      	cmp	ip, r3
 80082ba:	d8f9      	bhi.n	80082b0 <__lshift+0xc0>
 80082bc:	e7ea      	b.n	8008294 <__lshift+0xa4>
 80082be:	bf00      	nop
 80082c0:	0800ae0f 	.word	0x0800ae0f
 80082c4:	0800ae20 	.word	0x0800ae20

080082c8 <__mcmp>:
 80082c8:	690a      	ldr	r2, [r1, #16]
 80082ca:	4603      	mov	r3, r0
 80082cc:	6900      	ldr	r0, [r0, #16]
 80082ce:	1a80      	subs	r0, r0, r2
 80082d0:	b530      	push	{r4, r5, lr}
 80082d2:	d10e      	bne.n	80082f2 <__mcmp+0x2a>
 80082d4:	3314      	adds	r3, #20
 80082d6:	3114      	adds	r1, #20
 80082d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80082dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80082e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80082e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80082e8:	4295      	cmp	r5, r2
 80082ea:	d003      	beq.n	80082f4 <__mcmp+0x2c>
 80082ec:	d205      	bcs.n	80082fa <__mcmp+0x32>
 80082ee:	f04f 30ff 	mov.w	r0, #4294967295
 80082f2:	bd30      	pop	{r4, r5, pc}
 80082f4:	42a3      	cmp	r3, r4
 80082f6:	d3f3      	bcc.n	80082e0 <__mcmp+0x18>
 80082f8:	e7fb      	b.n	80082f2 <__mcmp+0x2a>
 80082fa:	2001      	movs	r0, #1
 80082fc:	e7f9      	b.n	80082f2 <__mcmp+0x2a>
	...

08008300 <__mdiff>:
 8008300:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008304:	4689      	mov	r9, r1
 8008306:	4606      	mov	r6, r0
 8008308:	4611      	mov	r1, r2
 800830a:	4648      	mov	r0, r9
 800830c:	4614      	mov	r4, r2
 800830e:	f7ff ffdb 	bl	80082c8 <__mcmp>
 8008312:	1e05      	subs	r5, r0, #0
 8008314:	d112      	bne.n	800833c <__mdiff+0x3c>
 8008316:	4629      	mov	r1, r5
 8008318:	4630      	mov	r0, r6
 800831a:	f7ff fd11 	bl	8007d40 <_Balloc>
 800831e:	4602      	mov	r2, r0
 8008320:	b928      	cbnz	r0, 800832e <__mdiff+0x2e>
 8008322:	4b3f      	ldr	r3, [pc, #252]	@ (8008420 <__mdiff+0x120>)
 8008324:	f240 2137 	movw	r1, #567	@ 0x237
 8008328:	483e      	ldr	r0, [pc, #248]	@ (8008424 <__mdiff+0x124>)
 800832a:	f001 ffe9 	bl	800a300 <__assert_func>
 800832e:	2301      	movs	r3, #1
 8008330:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008334:	4610      	mov	r0, r2
 8008336:	b003      	add	sp, #12
 8008338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800833c:	bfbc      	itt	lt
 800833e:	464b      	movlt	r3, r9
 8008340:	46a1      	movlt	r9, r4
 8008342:	4630      	mov	r0, r6
 8008344:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008348:	bfba      	itte	lt
 800834a:	461c      	movlt	r4, r3
 800834c:	2501      	movlt	r5, #1
 800834e:	2500      	movge	r5, #0
 8008350:	f7ff fcf6 	bl	8007d40 <_Balloc>
 8008354:	4602      	mov	r2, r0
 8008356:	b918      	cbnz	r0, 8008360 <__mdiff+0x60>
 8008358:	4b31      	ldr	r3, [pc, #196]	@ (8008420 <__mdiff+0x120>)
 800835a:	f240 2145 	movw	r1, #581	@ 0x245
 800835e:	e7e3      	b.n	8008328 <__mdiff+0x28>
 8008360:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008364:	6926      	ldr	r6, [r4, #16]
 8008366:	60c5      	str	r5, [r0, #12]
 8008368:	f109 0310 	add.w	r3, r9, #16
 800836c:	f109 0514 	add.w	r5, r9, #20
 8008370:	f104 0e14 	add.w	lr, r4, #20
 8008374:	f100 0b14 	add.w	fp, r0, #20
 8008378:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800837c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008380:	9301      	str	r3, [sp, #4]
 8008382:	46d9      	mov	r9, fp
 8008384:	f04f 0c00 	mov.w	ip, #0
 8008388:	9b01      	ldr	r3, [sp, #4]
 800838a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800838e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008392:	9301      	str	r3, [sp, #4]
 8008394:	fa1f f38a 	uxth.w	r3, sl
 8008398:	4619      	mov	r1, r3
 800839a:	b283      	uxth	r3, r0
 800839c:	1acb      	subs	r3, r1, r3
 800839e:	0c00      	lsrs	r0, r0, #16
 80083a0:	4463      	add	r3, ip
 80083a2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80083a6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80083b0:	4576      	cmp	r6, lr
 80083b2:	f849 3b04 	str.w	r3, [r9], #4
 80083b6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80083ba:	d8e5      	bhi.n	8008388 <__mdiff+0x88>
 80083bc:	1b33      	subs	r3, r6, r4
 80083be:	3b15      	subs	r3, #21
 80083c0:	f023 0303 	bic.w	r3, r3, #3
 80083c4:	3415      	adds	r4, #21
 80083c6:	3304      	adds	r3, #4
 80083c8:	42a6      	cmp	r6, r4
 80083ca:	bf38      	it	cc
 80083cc:	2304      	movcc	r3, #4
 80083ce:	441d      	add	r5, r3
 80083d0:	445b      	add	r3, fp
 80083d2:	461e      	mov	r6, r3
 80083d4:	462c      	mov	r4, r5
 80083d6:	4544      	cmp	r4, r8
 80083d8:	d30e      	bcc.n	80083f8 <__mdiff+0xf8>
 80083da:	f108 0103 	add.w	r1, r8, #3
 80083de:	1b49      	subs	r1, r1, r5
 80083e0:	f021 0103 	bic.w	r1, r1, #3
 80083e4:	3d03      	subs	r5, #3
 80083e6:	45a8      	cmp	r8, r5
 80083e8:	bf38      	it	cc
 80083ea:	2100      	movcc	r1, #0
 80083ec:	440b      	add	r3, r1
 80083ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80083f2:	b191      	cbz	r1, 800841a <__mdiff+0x11a>
 80083f4:	6117      	str	r7, [r2, #16]
 80083f6:	e79d      	b.n	8008334 <__mdiff+0x34>
 80083f8:	f854 1b04 	ldr.w	r1, [r4], #4
 80083fc:	46e6      	mov	lr, ip
 80083fe:	0c08      	lsrs	r0, r1, #16
 8008400:	fa1c fc81 	uxtah	ip, ip, r1
 8008404:	4471      	add	r1, lr
 8008406:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800840a:	b289      	uxth	r1, r1
 800840c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008410:	f846 1b04 	str.w	r1, [r6], #4
 8008414:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008418:	e7dd      	b.n	80083d6 <__mdiff+0xd6>
 800841a:	3f01      	subs	r7, #1
 800841c:	e7e7      	b.n	80083ee <__mdiff+0xee>
 800841e:	bf00      	nop
 8008420:	0800ae0f 	.word	0x0800ae0f
 8008424:	0800ae20 	.word	0x0800ae20

08008428 <__ulp>:
 8008428:	b082      	sub	sp, #8
 800842a:	ed8d 0b00 	vstr	d0, [sp]
 800842e:	9a01      	ldr	r2, [sp, #4]
 8008430:	4b0f      	ldr	r3, [pc, #60]	@ (8008470 <__ulp+0x48>)
 8008432:	4013      	ands	r3, r2
 8008434:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008438:	2b00      	cmp	r3, #0
 800843a:	dc08      	bgt.n	800844e <__ulp+0x26>
 800843c:	425b      	negs	r3, r3
 800843e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008442:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008446:	da04      	bge.n	8008452 <__ulp+0x2a>
 8008448:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800844c:	4113      	asrs	r3, r2
 800844e:	2200      	movs	r2, #0
 8008450:	e008      	b.n	8008464 <__ulp+0x3c>
 8008452:	f1a2 0314 	sub.w	r3, r2, #20
 8008456:	2b1e      	cmp	r3, #30
 8008458:	bfda      	itte	le
 800845a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800845e:	40da      	lsrle	r2, r3
 8008460:	2201      	movgt	r2, #1
 8008462:	2300      	movs	r3, #0
 8008464:	4619      	mov	r1, r3
 8008466:	4610      	mov	r0, r2
 8008468:	ec41 0b10 	vmov	d0, r0, r1
 800846c:	b002      	add	sp, #8
 800846e:	4770      	bx	lr
 8008470:	7ff00000 	.word	0x7ff00000

08008474 <__b2d>:
 8008474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008478:	6906      	ldr	r6, [r0, #16]
 800847a:	f100 0814 	add.w	r8, r0, #20
 800847e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008482:	1f37      	subs	r7, r6, #4
 8008484:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008488:	4610      	mov	r0, r2
 800848a:	f7ff fd4b 	bl	8007f24 <__hi0bits>
 800848e:	f1c0 0320 	rsb	r3, r0, #32
 8008492:	280a      	cmp	r0, #10
 8008494:	600b      	str	r3, [r1, #0]
 8008496:	491b      	ldr	r1, [pc, #108]	@ (8008504 <__b2d+0x90>)
 8008498:	dc15      	bgt.n	80084c6 <__b2d+0x52>
 800849a:	f1c0 0c0b 	rsb	ip, r0, #11
 800849e:	fa22 f30c 	lsr.w	r3, r2, ip
 80084a2:	45b8      	cmp	r8, r7
 80084a4:	ea43 0501 	orr.w	r5, r3, r1
 80084a8:	bf34      	ite	cc
 80084aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80084ae:	2300      	movcs	r3, #0
 80084b0:	3015      	adds	r0, #21
 80084b2:	fa02 f000 	lsl.w	r0, r2, r0
 80084b6:	fa23 f30c 	lsr.w	r3, r3, ip
 80084ba:	4303      	orrs	r3, r0
 80084bc:	461c      	mov	r4, r3
 80084be:	ec45 4b10 	vmov	d0, r4, r5
 80084c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084c6:	45b8      	cmp	r8, r7
 80084c8:	bf3a      	itte	cc
 80084ca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80084ce:	f1a6 0708 	subcc.w	r7, r6, #8
 80084d2:	2300      	movcs	r3, #0
 80084d4:	380b      	subs	r0, #11
 80084d6:	d012      	beq.n	80084fe <__b2d+0x8a>
 80084d8:	f1c0 0120 	rsb	r1, r0, #32
 80084dc:	fa23 f401 	lsr.w	r4, r3, r1
 80084e0:	4082      	lsls	r2, r0
 80084e2:	4322      	orrs	r2, r4
 80084e4:	4547      	cmp	r7, r8
 80084e6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80084ea:	bf8c      	ite	hi
 80084ec:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80084f0:	2200      	movls	r2, #0
 80084f2:	4083      	lsls	r3, r0
 80084f4:	40ca      	lsrs	r2, r1
 80084f6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80084fa:	4313      	orrs	r3, r2
 80084fc:	e7de      	b.n	80084bc <__b2d+0x48>
 80084fe:	ea42 0501 	orr.w	r5, r2, r1
 8008502:	e7db      	b.n	80084bc <__b2d+0x48>
 8008504:	3ff00000 	.word	0x3ff00000

08008508 <__d2b>:
 8008508:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800850c:	460f      	mov	r7, r1
 800850e:	2101      	movs	r1, #1
 8008510:	ec59 8b10 	vmov	r8, r9, d0
 8008514:	4616      	mov	r6, r2
 8008516:	f7ff fc13 	bl	8007d40 <_Balloc>
 800851a:	4604      	mov	r4, r0
 800851c:	b930      	cbnz	r0, 800852c <__d2b+0x24>
 800851e:	4602      	mov	r2, r0
 8008520:	4b23      	ldr	r3, [pc, #140]	@ (80085b0 <__d2b+0xa8>)
 8008522:	4824      	ldr	r0, [pc, #144]	@ (80085b4 <__d2b+0xac>)
 8008524:	f240 310f 	movw	r1, #783	@ 0x30f
 8008528:	f001 feea 	bl	800a300 <__assert_func>
 800852c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008530:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008534:	b10d      	cbz	r5, 800853a <__d2b+0x32>
 8008536:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800853a:	9301      	str	r3, [sp, #4]
 800853c:	f1b8 0300 	subs.w	r3, r8, #0
 8008540:	d023      	beq.n	800858a <__d2b+0x82>
 8008542:	4668      	mov	r0, sp
 8008544:	9300      	str	r3, [sp, #0]
 8008546:	f7ff fd0c 	bl	8007f62 <__lo0bits>
 800854a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800854e:	b1d0      	cbz	r0, 8008586 <__d2b+0x7e>
 8008550:	f1c0 0320 	rsb	r3, r0, #32
 8008554:	fa02 f303 	lsl.w	r3, r2, r3
 8008558:	430b      	orrs	r3, r1
 800855a:	40c2      	lsrs	r2, r0
 800855c:	6163      	str	r3, [r4, #20]
 800855e:	9201      	str	r2, [sp, #4]
 8008560:	9b01      	ldr	r3, [sp, #4]
 8008562:	61a3      	str	r3, [r4, #24]
 8008564:	2b00      	cmp	r3, #0
 8008566:	bf0c      	ite	eq
 8008568:	2201      	moveq	r2, #1
 800856a:	2202      	movne	r2, #2
 800856c:	6122      	str	r2, [r4, #16]
 800856e:	b1a5      	cbz	r5, 800859a <__d2b+0x92>
 8008570:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008574:	4405      	add	r5, r0
 8008576:	603d      	str	r5, [r7, #0]
 8008578:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800857c:	6030      	str	r0, [r6, #0]
 800857e:	4620      	mov	r0, r4
 8008580:	b003      	add	sp, #12
 8008582:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008586:	6161      	str	r1, [r4, #20]
 8008588:	e7ea      	b.n	8008560 <__d2b+0x58>
 800858a:	a801      	add	r0, sp, #4
 800858c:	f7ff fce9 	bl	8007f62 <__lo0bits>
 8008590:	9b01      	ldr	r3, [sp, #4]
 8008592:	6163      	str	r3, [r4, #20]
 8008594:	3020      	adds	r0, #32
 8008596:	2201      	movs	r2, #1
 8008598:	e7e8      	b.n	800856c <__d2b+0x64>
 800859a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800859e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80085a2:	6038      	str	r0, [r7, #0]
 80085a4:	6918      	ldr	r0, [r3, #16]
 80085a6:	f7ff fcbd 	bl	8007f24 <__hi0bits>
 80085aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80085ae:	e7e5      	b.n	800857c <__d2b+0x74>
 80085b0:	0800ae0f 	.word	0x0800ae0f
 80085b4:	0800ae20 	.word	0x0800ae20

080085b8 <__ratio>:
 80085b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	b085      	sub	sp, #20
 80085be:	e9cd 1000 	strd	r1, r0, [sp]
 80085c2:	a902      	add	r1, sp, #8
 80085c4:	f7ff ff56 	bl	8008474 <__b2d>
 80085c8:	9800      	ldr	r0, [sp, #0]
 80085ca:	a903      	add	r1, sp, #12
 80085cc:	ec55 4b10 	vmov	r4, r5, d0
 80085d0:	f7ff ff50 	bl	8008474 <__b2d>
 80085d4:	9b01      	ldr	r3, [sp, #4]
 80085d6:	6919      	ldr	r1, [r3, #16]
 80085d8:	9b00      	ldr	r3, [sp, #0]
 80085da:	691b      	ldr	r3, [r3, #16]
 80085dc:	1ac9      	subs	r1, r1, r3
 80085de:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80085e2:	1a9b      	subs	r3, r3, r2
 80085e4:	ec5b ab10 	vmov	sl, fp, d0
 80085e8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	bfce      	itee	gt
 80085f0:	462a      	movgt	r2, r5
 80085f2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80085f6:	465a      	movle	r2, fp
 80085f8:	462f      	mov	r7, r5
 80085fa:	46d9      	mov	r9, fp
 80085fc:	bfcc      	ite	gt
 80085fe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008602:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008606:	464b      	mov	r3, r9
 8008608:	4652      	mov	r2, sl
 800860a:	4620      	mov	r0, r4
 800860c:	4639      	mov	r1, r7
 800860e:	f7f8 f91d 	bl	800084c <__aeabi_ddiv>
 8008612:	ec41 0b10 	vmov	d0, r0, r1
 8008616:	b005      	add	sp, #20
 8008618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800861c <__copybits>:
 800861c:	3901      	subs	r1, #1
 800861e:	b570      	push	{r4, r5, r6, lr}
 8008620:	1149      	asrs	r1, r1, #5
 8008622:	6914      	ldr	r4, [r2, #16]
 8008624:	3101      	adds	r1, #1
 8008626:	f102 0314 	add.w	r3, r2, #20
 800862a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800862e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008632:	1f05      	subs	r5, r0, #4
 8008634:	42a3      	cmp	r3, r4
 8008636:	d30c      	bcc.n	8008652 <__copybits+0x36>
 8008638:	1aa3      	subs	r3, r4, r2
 800863a:	3b11      	subs	r3, #17
 800863c:	f023 0303 	bic.w	r3, r3, #3
 8008640:	3211      	adds	r2, #17
 8008642:	42a2      	cmp	r2, r4
 8008644:	bf88      	it	hi
 8008646:	2300      	movhi	r3, #0
 8008648:	4418      	add	r0, r3
 800864a:	2300      	movs	r3, #0
 800864c:	4288      	cmp	r0, r1
 800864e:	d305      	bcc.n	800865c <__copybits+0x40>
 8008650:	bd70      	pop	{r4, r5, r6, pc}
 8008652:	f853 6b04 	ldr.w	r6, [r3], #4
 8008656:	f845 6f04 	str.w	r6, [r5, #4]!
 800865a:	e7eb      	b.n	8008634 <__copybits+0x18>
 800865c:	f840 3b04 	str.w	r3, [r0], #4
 8008660:	e7f4      	b.n	800864c <__copybits+0x30>

08008662 <__any_on>:
 8008662:	f100 0214 	add.w	r2, r0, #20
 8008666:	6900      	ldr	r0, [r0, #16]
 8008668:	114b      	asrs	r3, r1, #5
 800866a:	4298      	cmp	r0, r3
 800866c:	b510      	push	{r4, lr}
 800866e:	db11      	blt.n	8008694 <__any_on+0x32>
 8008670:	dd0a      	ble.n	8008688 <__any_on+0x26>
 8008672:	f011 011f 	ands.w	r1, r1, #31
 8008676:	d007      	beq.n	8008688 <__any_on+0x26>
 8008678:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800867c:	fa24 f001 	lsr.w	r0, r4, r1
 8008680:	fa00 f101 	lsl.w	r1, r0, r1
 8008684:	428c      	cmp	r4, r1
 8008686:	d10b      	bne.n	80086a0 <__any_on+0x3e>
 8008688:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800868c:	4293      	cmp	r3, r2
 800868e:	d803      	bhi.n	8008698 <__any_on+0x36>
 8008690:	2000      	movs	r0, #0
 8008692:	bd10      	pop	{r4, pc}
 8008694:	4603      	mov	r3, r0
 8008696:	e7f7      	b.n	8008688 <__any_on+0x26>
 8008698:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800869c:	2900      	cmp	r1, #0
 800869e:	d0f5      	beq.n	800868c <__any_on+0x2a>
 80086a0:	2001      	movs	r0, #1
 80086a2:	e7f6      	b.n	8008692 <__any_on+0x30>

080086a4 <sulp>:
 80086a4:	b570      	push	{r4, r5, r6, lr}
 80086a6:	4604      	mov	r4, r0
 80086a8:	460d      	mov	r5, r1
 80086aa:	ec45 4b10 	vmov	d0, r4, r5
 80086ae:	4616      	mov	r6, r2
 80086b0:	f7ff feba 	bl	8008428 <__ulp>
 80086b4:	ec51 0b10 	vmov	r0, r1, d0
 80086b8:	b17e      	cbz	r6, 80086da <sulp+0x36>
 80086ba:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80086be:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	dd09      	ble.n	80086da <sulp+0x36>
 80086c6:	051b      	lsls	r3, r3, #20
 80086c8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80086cc:	2400      	movs	r4, #0
 80086ce:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80086d2:	4622      	mov	r2, r4
 80086d4:	462b      	mov	r3, r5
 80086d6:	f7f7 ff8f 	bl	80005f8 <__aeabi_dmul>
 80086da:	ec41 0b10 	vmov	d0, r0, r1
 80086de:	bd70      	pop	{r4, r5, r6, pc}

080086e0 <_strtod_l>:
 80086e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e4:	b09f      	sub	sp, #124	@ 0x7c
 80086e6:	460c      	mov	r4, r1
 80086e8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80086ea:	2200      	movs	r2, #0
 80086ec:	921a      	str	r2, [sp, #104]	@ 0x68
 80086ee:	9005      	str	r0, [sp, #20]
 80086f0:	f04f 0a00 	mov.w	sl, #0
 80086f4:	f04f 0b00 	mov.w	fp, #0
 80086f8:	460a      	mov	r2, r1
 80086fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80086fc:	7811      	ldrb	r1, [r2, #0]
 80086fe:	292b      	cmp	r1, #43	@ 0x2b
 8008700:	d04a      	beq.n	8008798 <_strtod_l+0xb8>
 8008702:	d838      	bhi.n	8008776 <_strtod_l+0x96>
 8008704:	290d      	cmp	r1, #13
 8008706:	d832      	bhi.n	800876e <_strtod_l+0x8e>
 8008708:	2908      	cmp	r1, #8
 800870a:	d832      	bhi.n	8008772 <_strtod_l+0x92>
 800870c:	2900      	cmp	r1, #0
 800870e:	d03b      	beq.n	8008788 <_strtod_l+0xa8>
 8008710:	2200      	movs	r2, #0
 8008712:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008714:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008716:	782a      	ldrb	r2, [r5, #0]
 8008718:	2a30      	cmp	r2, #48	@ 0x30
 800871a:	f040 80b3 	bne.w	8008884 <_strtod_l+0x1a4>
 800871e:	786a      	ldrb	r2, [r5, #1]
 8008720:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008724:	2a58      	cmp	r2, #88	@ 0x58
 8008726:	d16e      	bne.n	8008806 <_strtod_l+0x126>
 8008728:	9302      	str	r3, [sp, #8]
 800872a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800872c:	9301      	str	r3, [sp, #4]
 800872e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008730:	9300      	str	r3, [sp, #0]
 8008732:	4a8e      	ldr	r2, [pc, #568]	@ (800896c <_strtod_l+0x28c>)
 8008734:	9805      	ldr	r0, [sp, #20]
 8008736:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008738:	a919      	add	r1, sp, #100	@ 0x64
 800873a:	f001 fe7b 	bl	800a434 <__gethex>
 800873e:	f010 060f 	ands.w	r6, r0, #15
 8008742:	4604      	mov	r4, r0
 8008744:	d005      	beq.n	8008752 <_strtod_l+0x72>
 8008746:	2e06      	cmp	r6, #6
 8008748:	d128      	bne.n	800879c <_strtod_l+0xbc>
 800874a:	3501      	adds	r5, #1
 800874c:	2300      	movs	r3, #0
 800874e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008750:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008752:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008754:	2b00      	cmp	r3, #0
 8008756:	f040 858e 	bne.w	8009276 <_strtod_l+0xb96>
 800875a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800875c:	b1cb      	cbz	r3, 8008792 <_strtod_l+0xb2>
 800875e:	4652      	mov	r2, sl
 8008760:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008764:	ec43 2b10 	vmov	d0, r2, r3
 8008768:	b01f      	add	sp, #124	@ 0x7c
 800876a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800876e:	2920      	cmp	r1, #32
 8008770:	d1ce      	bne.n	8008710 <_strtod_l+0x30>
 8008772:	3201      	adds	r2, #1
 8008774:	e7c1      	b.n	80086fa <_strtod_l+0x1a>
 8008776:	292d      	cmp	r1, #45	@ 0x2d
 8008778:	d1ca      	bne.n	8008710 <_strtod_l+0x30>
 800877a:	2101      	movs	r1, #1
 800877c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800877e:	1c51      	adds	r1, r2, #1
 8008780:	9119      	str	r1, [sp, #100]	@ 0x64
 8008782:	7852      	ldrb	r2, [r2, #1]
 8008784:	2a00      	cmp	r2, #0
 8008786:	d1c5      	bne.n	8008714 <_strtod_l+0x34>
 8008788:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800878a:	9419      	str	r4, [sp, #100]	@ 0x64
 800878c:	2b00      	cmp	r3, #0
 800878e:	f040 8570 	bne.w	8009272 <_strtod_l+0xb92>
 8008792:	4652      	mov	r2, sl
 8008794:	465b      	mov	r3, fp
 8008796:	e7e5      	b.n	8008764 <_strtod_l+0x84>
 8008798:	2100      	movs	r1, #0
 800879a:	e7ef      	b.n	800877c <_strtod_l+0x9c>
 800879c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800879e:	b13a      	cbz	r2, 80087b0 <_strtod_l+0xd0>
 80087a0:	2135      	movs	r1, #53	@ 0x35
 80087a2:	a81c      	add	r0, sp, #112	@ 0x70
 80087a4:	f7ff ff3a 	bl	800861c <__copybits>
 80087a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80087aa:	9805      	ldr	r0, [sp, #20]
 80087ac:	f7ff fb08 	bl	8007dc0 <_Bfree>
 80087b0:	3e01      	subs	r6, #1
 80087b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80087b4:	2e04      	cmp	r6, #4
 80087b6:	d806      	bhi.n	80087c6 <_strtod_l+0xe6>
 80087b8:	e8df f006 	tbb	[pc, r6]
 80087bc:	201d0314 	.word	0x201d0314
 80087c0:	14          	.byte	0x14
 80087c1:	00          	.byte	0x00
 80087c2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80087c6:	05e1      	lsls	r1, r4, #23
 80087c8:	bf48      	it	mi
 80087ca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80087ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80087d2:	0d1b      	lsrs	r3, r3, #20
 80087d4:	051b      	lsls	r3, r3, #20
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d1bb      	bne.n	8008752 <_strtod_l+0x72>
 80087da:	f7fe fb27 	bl	8006e2c <__errno>
 80087de:	2322      	movs	r3, #34	@ 0x22
 80087e0:	6003      	str	r3, [r0, #0]
 80087e2:	e7b6      	b.n	8008752 <_strtod_l+0x72>
 80087e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80087e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80087ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80087f0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80087f4:	e7e7      	b.n	80087c6 <_strtod_l+0xe6>
 80087f6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008974 <_strtod_l+0x294>
 80087fa:	e7e4      	b.n	80087c6 <_strtod_l+0xe6>
 80087fc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008800:	f04f 3aff 	mov.w	sl, #4294967295
 8008804:	e7df      	b.n	80087c6 <_strtod_l+0xe6>
 8008806:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008808:	1c5a      	adds	r2, r3, #1
 800880a:	9219      	str	r2, [sp, #100]	@ 0x64
 800880c:	785b      	ldrb	r3, [r3, #1]
 800880e:	2b30      	cmp	r3, #48	@ 0x30
 8008810:	d0f9      	beq.n	8008806 <_strtod_l+0x126>
 8008812:	2b00      	cmp	r3, #0
 8008814:	d09d      	beq.n	8008752 <_strtod_l+0x72>
 8008816:	2301      	movs	r3, #1
 8008818:	9309      	str	r3, [sp, #36]	@ 0x24
 800881a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800881c:	930c      	str	r3, [sp, #48]	@ 0x30
 800881e:	2300      	movs	r3, #0
 8008820:	9308      	str	r3, [sp, #32]
 8008822:	930a      	str	r3, [sp, #40]	@ 0x28
 8008824:	461f      	mov	r7, r3
 8008826:	220a      	movs	r2, #10
 8008828:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800882a:	7805      	ldrb	r5, [r0, #0]
 800882c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008830:	b2d9      	uxtb	r1, r3
 8008832:	2909      	cmp	r1, #9
 8008834:	d928      	bls.n	8008888 <_strtod_l+0x1a8>
 8008836:	494e      	ldr	r1, [pc, #312]	@ (8008970 <_strtod_l+0x290>)
 8008838:	2201      	movs	r2, #1
 800883a:	f001 fd06 	bl	800a24a <strncmp>
 800883e:	2800      	cmp	r0, #0
 8008840:	d032      	beq.n	80088a8 <_strtod_l+0x1c8>
 8008842:	2000      	movs	r0, #0
 8008844:	462a      	mov	r2, r5
 8008846:	4681      	mov	r9, r0
 8008848:	463d      	mov	r5, r7
 800884a:	4603      	mov	r3, r0
 800884c:	2a65      	cmp	r2, #101	@ 0x65
 800884e:	d001      	beq.n	8008854 <_strtod_l+0x174>
 8008850:	2a45      	cmp	r2, #69	@ 0x45
 8008852:	d114      	bne.n	800887e <_strtod_l+0x19e>
 8008854:	b91d      	cbnz	r5, 800885e <_strtod_l+0x17e>
 8008856:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008858:	4302      	orrs	r2, r0
 800885a:	d095      	beq.n	8008788 <_strtod_l+0xa8>
 800885c:	2500      	movs	r5, #0
 800885e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008860:	1c62      	adds	r2, r4, #1
 8008862:	9219      	str	r2, [sp, #100]	@ 0x64
 8008864:	7862      	ldrb	r2, [r4, #1]
 8008866:	2a2b      	cmp	r2, #43	@ 0x2b
 8008868:	d077      	beq.n	800895a <_strtod_l+0x27a>
 800886a:	2a2d      	cmp	r2, #45	@ 0x2d
 800886c:	d07b      	beq.n	8008966 <_strtod_l+0x286>
 800886e:	f04f 0c00 	mov.w	ip, #0
 8008872:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008876:	2909      	cmp	r1, #9
 8008878:	f240 8082 	bls.w	8008980 <_strtod_l+0x2a0>
 800887c:	9419      	str	r4, [sp, #100]	@ 0x64
 800887e:	f04f 0800 	mov.w	r8, #0
 8008882:	e0a2      	b.n	80089ca <_strtod_l+0x2ea>
 8008884:	2300      	movs	r3, #0
 8008886:	e7c7      	b.n	8008818 <_strtod_l+0x138>
 8008888:	2f08      	cmp	r7, #8
 800888a:	bfd5      	itete	le
 800888c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800888e:	9908      	ldrgt	r1, [sp, #32]
 8008890:	fb02 3301 	mlale	r3, r2, r1, r3
 8008894:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008898:	f100 0001 	add.w	r0, r0, #1
 800889c:	bfd4      	ite	le
 800889e:	930a      	strle	r3, [sp, #40]	@ 0x28
 80088a0:	9308      	strgt	r3, [sp, #32]
 80088a2:	3701      	adds	r7, #1
 80088a4:	9019      	str	r0, [sp, #100]	@ 0x64
 80088a6:	e7bf      	b.n	8008828 <_strtod_l+0x148>
 80088a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088aa:	1c5a      	adds	r2, r3, #1
 80088ac:	9219      	str	r2, [sp, #100]	@ 0x64
 80088ae:	785a      	ldrb	r2, [r3, #1]
 80088b0:	b37f      	cbz	r7, 8008912 <_strtod_l+0x232>
 80088b2:	4681      	mov	r9, r0
 80088b4:	463d      	mov	r5, r7
 80088b6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80088ba:	2b09      	cmp	r3, #9
 80088bc:	d912      	bls.n	80088e4 <_strtod_l+0x204>
 80088be:	2301      	movs	r3, #1
 80088c0:	e7c4      	b.n	800884c <_strtod_l+0x16c>
 80088c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088c4:	1c5a      	adds	r2, r3, #1
 80088c6:	9219      	str	r2, [sp, #100]	@ 0x64
 80088c8:	785a      	ldrb	r2, [r3, #1]
 80088ca:	3001      	adds	r0, #1
 80088cc:	2a30      	cmp	r2, #48	@ 0x30
 80088ce:	d0f8      	beq.n	80088c2 <_strtod_l+0x1e2>
 80088d0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80088d4:	2b08      	cmp	r3, #8
 80088d6:	f200 84d3 	bhi.w	8009280 <_strtod_l+0xba0>
 80088da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088dc:	930c      	str	r3, [sp, #48]	@ 0x30
 80088de:	4681      	mov	r9, r0
 80088e0:	2000      	movs	r0, #0
 80088e2:	4605      	mov	r5, r0
 80088e4:	3a30      	subs	r2, #48	@ 0x30
 80088e6:	f100 0301 	add.w	r3, r0, #1
 80088ea:	d02a      	beq.n	8008942 <_strtod_l+0x262>
 80088ec:	4499      	add	r9, r3
 80088ee:	eb00 0c05 	add.w	ip, r0, r5
 80088f2:	462b      	mov	r3, r5
 80088f4:	210a      	movs	r1, #10
 80088f6:	4563      	cmp	r3, ip
 80088f8:	d10d      	bne.n	8008916 <_strtod_l+0x236>
 80088fa:	1c69      	adds	r1, r5, #1
 80088fc:	4401      	add	r1, r0
 80088fe:	4428      	add	r0, r5
 8008900:	2808      	cmp	r0, #8
 8008902:	dc16      	bgt.n	8008932 <_strtod_l+0x252>
 8008904:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008906:	230a      	movs	r3, #10
 8008908:	fb03 2300 	mla	r3, r3, r0, r2
 800890c:	930a      	str	r3, [sp, #40]	@ 0x28
 800890e:	2300      	movs	r3, #0
 8008910:	e018      	b.n	8008944 <_strtod_l+0x264>
 8008912:	4638      	mov	r0, r7
 8008914:	e7da      	b.n	80088cc <_strtod_l+0x1ec>
 8008916:	2b08      	cmp	r3, #8
 8008918:	f103 0301 	add.w	r3, r3, #1
 800891c:	dc03      	bgt.n	8008926 <_strtod_l+0x246>
 800891e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008920:	434e      	muls	r6, r1
 8008922:	960a      	str	r6, [sp, #40]	@ 0x28
 8008924:	e7e7      	b.n	80088f6 <_strtod_l+0x216>
 8008926:	2b10      	cmp	r3, #16
 8008928:	bfde      	ittt	le
 800892a:	9e08      	ldrle	r6, [sp, #32]
 800892c:	434e      	mulle	r6, r1
 800892e:	9608      	strle	r6, [sp, #32]
 8008930:	e7e1      	b.n	80088f6 <_strtod_l+0x216>
 8008932:	280f      	cmp	r0, #15
 8008934:	dceb      	bgt.n	800890e <_strtod_l+0x22e>
 8008936:	9808      	ldr	r0, [sp, #32]
 8008938:	230a      	movs	r3, #10
 800893a:	fb03 2300 	mla	r3, r3, r0, r2
 800893e:	9308      	str	r3, [sp, #32]
 8008940:	e7e5      	b.n	800890e <_strtod_l+0x22e>
 8008942:	4629      	mov	r1, r5
 8008944:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008946:	1c50      	adds	r0, r2, #1
 8008948:	9019      	str	r0, [sp, #100]	@ 0x64
 800894a:	7852      	ldrb	r2, [r2, #1]
 800894c:	4618      	mov	r0, r3
 800894e:	460d      	mov	r5, r1
 8008950:	e7b1      	b.n	80088b6 <_strtod_l+0x1d6>
 8008952:	f04f 0900 	mov.w	r9, #0
 8008956:	2301      	movs	r3, #1
 8008958:	e77d      	b.n	8008856 <_strtod_l+0x176>
 800895a:	f04f 0c00 	mov.w	ip, #0
 800895e:	1ca2      	adds	r2, r4, #2
 8008960:	9219      	str	r2, [sp, #100]	@ 0x64
 8008962:	78a2      	ldrb	r2, [r4, #2]
 8008964:	e785      	b.n	8008872 <_strtod_l+0x192>
 8008966:	f04f 0c01 	mov.w	ip, #1
 800896a:	e7f8      	b.n	800895e <_strtod_l+0x27e>
 800896c:	0800af90 	.word	0x0800af90
 8008970:	0800af78 	.word	0x0800af78
 8008974:	7ff00000 	.word	0x7ff00000
 8008978:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800897a:	1c51      	adds	r1, r2, #1
 800897c:	9119      	str	r1, [sp, #100]	@ 0x64
 800897e:	7852      	ldrb	r2, [r2, #1]
 8008980:	2a30      	cmp	r2, #48	@ 0x30
 8008982:	d0f9      	beq.n	8008978 <_strtod_l+0x298>
 8008984:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008988:	2908      	cmp	r1, #8
 800898a:	f63f af78 	bhi.w	800887e <_strtod_l+0x19e>
 800898e:	3a30      	subs	r2, #48	@ 0x30
 8008990:	920e      	str	r2, [sp, #56]	@ 0x38
 8008992:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008994:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008996:	f04f 080a 	mov.w	r8, #10
 800899a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800899c:	1c56      	adds	r6, r2, #1
 800899e:	9619      	str	r6, [sp, #100]	@ 0x64
 80089a0:	7852      	ldrb	r2, [r2, #1]
 80089a2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80089a6:	f1be 0f09 	cmp.w	lr, #9
 80089aa:	d939      	bls.n	8008a20 <_strtod_l+0x340>
 80089ac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80089ae:	1a76      	subs	r6, r6, r1
 80089b0:	2e08      	cmp	r6, #8
 80089b2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80089b6:	dc03      	bgt.n	80089c0 <_strtod_l+0x2e0>
 80089b8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80089ba:	4588      	cmp	r8, r1
 80089bc:	bfa8      	it	ge
 80089be:	4688      	movge	r8, r1
 80089c0:	f1bc 0f00 	cmp.w	ip, #0
 80089c4:	d001      	beq.n	80089ca <_strtod_l+0x2ea>
 80089c6:	f1c8 0800 	rsb	r8, r8, #0
 80089ca:	2d00      	cmp	r5, #0
 80089cc:	d14e      	bne.n	8008a6c <_strtod_l+0x38c>
 80089ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089d0:	4308      	orrs	r0, r1
 80089d2:	f47f aebe 	bne.w	8008752 <_strtod_l+0x72>
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	f47f aed6 	bne.w	8008788 <_strtod_l+0xa8>
 80089dc:	2a69      	cmp	r2, #105	@ 0x69
 80089de:	d028      	beq.n	8008a32 <_strtod_l+0x352>
 80089e0:	dc25      	bgt.n	8008a2e <_strtod_l+0x34e>
 80089e2:	2a49      	cmp	r2, #73	@ 0x49
 80089e4:	d025      	beq.n	8008a32 <_strtod_l+0x352>
 80089e6:	2a4e      	cmp	r2, #78	@ 0x4e
 80089e8:	f47f aece 	bne.w	8008788 <_strtod_l+0xa8>
 80089ec:	499b      	ldr	r1, [pc, #620]	@ (8008c5c <_strtod_l+0x57c>)
 80089ee:	a819      	add	r0, sp, #100	@ 0x64
 80089f0:	f001 ff42 	bl	800a878 <__match>
 80089f4:	2800      	cmp	r0, #0
 80089f6:	f43f aec7 	beq.w	8008788 <_strtod_l+0xa8>
 80089fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089fc:	781b      	ldrb	r3, [r3, #0]
 80089fe:	2b28      	cmp	r3, #40	@ 0x28
 8008a00:	d12e      	bne.n	8008a60 <_strtod_l+0x380>
 8008a02:	4997      	ldr	r1, [pc, #604]	@ (8008c60 <_strtod_l+0x580>)
 8008a04:	aa1c      	add	r2, sp, #112	@ 0x70
 8008a06:	a819      	add	r0, sp, #100	@ 0x64
 8008a08:	f001 ff4a 	bl	800a8a0 <__hexnan>
 8008a0c:	2805      	cmp	r0, #5
 8008a0e:	d127      	bne.n	8008a60 <_strtod_l+0x380>
 8008a10:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a12:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008a16:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008a1a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008a1e:	e698      	b.n	8008752 <_strtod_l+0x72>
 8008a20:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008a22:	fb08 2101 	mla	r1, r8, r1, r2
 8008a26:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008a2a:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a2c:	e7b5      	b.n	800899a <_strtod_l+0x2ba>
 8008a2e:	2a6e      	cmp	r2, #110	@ 0x6e
 8008a30:	e7da      	b.n	80089e8 <_strtod_l+0x308>
 8008a32:	498c      	ldr	r1, [pc, #560]	@ (8008c64 <_strtod_l+0x584>)
 8008a34:	a819      	add	r0, sp, #100	@ 0x64
 8008a36:	f001 ff1f 	bl	800a878 <__match>
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	f43f aea4 	beq.w	8008788 <_strtod_l+0xa8>
 8008a40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a42:	4989      	ldr	r1, [pc, #548]	@ (8008c68 <_strtod_l+0x588>)
 8008a44:	3b01      	subs	r3, #1
 8008a46:	a819      	add	r0, sp, #100	@ 0x64
 8008a48:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a4a:	f001 ff15 	bl	800a878 <__match>
 8008a4e:	b910      	cbnz	r0, 8008a56 <_strtod_l+0x376>
 8008a50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a52:	3301      	adds	r3, #1
 8008a54:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a56:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008c78 <_strtod_l+0x598>
 8008a5a:	f04f 0a00 	mov.w	sl, #0
 8008a5e:	e678      	b.n	8008752 <_strtod_l+0x72>
 8008a60:	4882      	ldr	r0, [pc, #520]	@ (8008c6c <_strtod_l+0x58c>)
 8008a62:	f001 fc45 	bl	800a2f0 <nan>
 8008a66:	ec5b ab10 	vmov	sl, fp, d0
 8008a6a:	e672      	b.n	8008752 <_strtod_l+0x72>
 8008a6c:	eba8 0309 	sub.w	r3, r8, r9
 8008a70:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a72:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a74:	2f00      	cmp	r7, #0
 8008a76:	bf08      	it	eq
 8008a78:	462f      	moveq	r7, r5
 8008a7a:	2d10      	cmp	r5, #16
 8008a7c:	462c      	mov	r4, r5
 8008a7e:	bfa8      	it	ge
 8008a80:	2410      	movge	r4, #16
 8008a82:	f7f7 fd3f 	bl	8000504 <__aeabi_ui2d>
 8008a86:	2d09      	cmp	r5, #9
 8008a88:	4682      	mov	sl, r0
 8008a8a:	468b      	mov	fp, r1
 8008a8c:	dc13      	bgt.n	8008ab6 <_strtod_l+0x3d6>
 8008a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f43f ae5e 	beq.w	8008752 <_strtod_l+0x72>
 8008a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a98:	dd78      	ble.n	8008b8c <_strtod_l+0x4ac>
 8008a9a:	2b16      	cmp	r3, #22
 8008a9c:	dc5f      	bgt.n	8008b5e <_strtod_l+0x47e>
 8008a9e:	4974      	ldr	r1, [pc, #464]	@ (8008c70 <_strtod_l+0x590>)
 8008aa0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008aa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008aa8:	4652      	mov	r2, sl
 8008aaa:	465b      	mov	r3, fp
 8008aac:	f7f7 fda4 	bl	80005f8 <__aeabi_dmul>
 8008ab0:	4682      	mov	sl, r0
 8008ab2:	468b      	mov	fp, r1
 8008ab4:	e64d      	b.n	8008752 <_strtod_l+0x72>
 8008ab6:	4b6e      	ldr	r3, [pc, #440]	@ (8008c70 <_strtod_l+0x590>)
 8008ab8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008abc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008ac0:	f7f7 fd9a 	bl	80005f8 <__aeabi_dmul>
 8008ac4:	4682      	mov	sl, r0
 8008ac6:	9808      	ldr	r0, [sp, #32]
 8008ac8:	468b      	mov	fp, r1
 8008aca:	f7f7 fd1b 	bl	8000504 <__aeabi_ui2d>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	4650      	mov	r0, sl
 8008ad4:	4659      	mov	r1, fp
 8008ad6:	f7f7 fbd9 	bl	800028c <__adddf3>
 8008ada:	2d0f      	cmp	r5, #15
 8008adc:	4682      	mov	sl, r0
 8008ade:	468b      	mov	fp, r1
 8008ae0:	ddd5      	ble.n	8008a8e <_strtod_l+0x3ae>
 8008ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ae4:	1b2c      	subs	r4, r5, r4
 8008ae6:	441c      	add	r4, r3
 8008ae8:	2c00      	cmp	r4, #0
 8008aea:	f340 8096 	ble.w	8008c1a <_strtod_l+0x53a>
 8008aee:	f014 030f 	ands.w	r3, r4, #15
 8008af2:	d00a      	beq.n	8008b0a <_strtod_l+0x42a>
 8008af4:	495e      	ldr	r1, [pc, #376]	@ (8008c70 <_strtod_l+0x590>)
 8008af6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008afa:	4652      	mov	r2, sl
 8008afc:	465b      	mov	r3, fp
 8008afe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b02:	f7f7 fd79 	bl	80005f8 <__aeabi_dmul>
 8008b06:	4682      	mov	sl, r0
 8008b08:	468b      	mov	fp, r1
 8008b0a:	f034 040f 	bics.w	r4, r4, #15
 8008b0e:	d073      	beq.n	8008bf8 <_strtod_l+0x518>
 8008b10:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008b14:	dd48      	ble.n	8008ba8 <_strtod_l+0x4c8>
 8008b16:	2400      	movs	r4, #0
 8008b18:	46a0      	mov	r8, r4
 8008b1a:	940a      	str	r4, [sp, #40]	@ 0x28
 8008b1c:	46a1      	mov	r9, r4
 8008b1e:	9a05      	ldr	r2, [sp, #20]
 8008b20:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008c78 <_strtod_l+0x598>
 8008b24:	2322      	movs	r3, #34	@ 0x22
 8008b26:	6013      	str	r3, [r2, #0]
 8008b28:	f04f 0a00 	mov.w	sl, #0
 8008b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f43f ae0f 	beq.w	8008752 <_strtod_l+0x72>
 8008b34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b36:	9805      	ldr	r0, [sp, #20]
 8008b38:	f7ff f942 	bl	8007dc0 <_Bfree>
 8008b3c:	9805      	ldr	r0, [sp, #20]
 8008b3e:	4649      	mov	r1, r9
 8008b40:	f7ff f93e 	bl	8007dc0 <_Bfree>
 8008b44:	9805      	ldr	r0, [sp, #20]
 8008b46:	4641      	mov	r1, r8
 8008b48:	f7ff f93a 	bl	8007dc0 <_Bfree>
 8008b4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008b4e:	9805      	ldr	r0, [sp, #20]
 8008b50:	f7ff f936 	bl	8007dc0 <_Bfree>
 8008b54:	9805      	ldr	r0, [sp, #20]
 8008b56:	4621      	mov	r1, r4
 8008b58:	f7ff f932 	bl	8007dc0 <_Bfree>
 8008b5c:	e5f9      	b.n	8008752 <_strtod_l+0x72>
 8008b5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b60:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008b64:	4293      	cmp	r3, r2
 8008b66:	dbbc      	blt.n	8008ae2 <_strtod_l+0x402>
 8008b68:	4c41      	ldr	r4, [pc, #260]	@ (8008c70 <_strtod_l+0x590>)
 8008b6a:	f1c5 050f 	rsb	r5, r5, #15
 8008b6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008b72:	4652      	mov	r2, sl
 8008b74:	465b      	mov	r3, fp
 8008b76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b7a:	f7f7 fd3d 	bl	80005f8 <__aeabi_dmul>
 8008b7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b80:	1b5d      	subs	r5, r3, r5
 8008b82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008b86:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008b8a:	e78f      	b.n	8008aac <_strtod_l+0x3cc>
 8008b8c:	3316      	adds	r3, #22
 8008b8e:	dba8      	blt.n	8008ae2 <_strtod_l+0x402>
 8008b90:	4b37      	ldr	r3, [pc, #220]	@ (8008c70 <_strtod_l+0x590>)
 8008b92:	eba9 0808 	sub.w	r8, r9, r8
 8008b96:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008b9a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008b9e:	4650      	mov	r0, sl
 8008ba0:	4659      	mov	r1, fp
 8008ba2:	f7f7 fe53 	bl	800084c <__aeabi_ddiv>
 8008ba6:	e783      	b.n	8008ab0 <_strtod_l+0x3d0>
 8008ba8:	4b32      	ldr	r3, [pc, #200]	@ (8008c74 <_strtod_l+0x594>)
 8008baa:	9308      	str	r3, [sp, #32]
 8008bac:	2300      	movs	r3, #0
 8008bae:	1124      	asrs	r4, r4, #4
 8008bb0:	4650      	mov	r0, sl
 8008bb2:	4659      	mov	r1, fp
 8008bb4:	461e      	mov	r6, r3
 8008bb6:	2c01      	cmp	r4, #1
 8008bb8:	dc21      	bgt.n	8008bfe <_strtod_l+0x51e>
 8008bba:	b10b      	cbz	r3, 8008bc0 <_strtod_l+0x4e0>
 8008bbc:	4682      	mov	sl, r0
 8008bbe:	468b      	mov	fp, r1
 8008bc0:	492c      	ldr	r1, [pc, #176]	@ (8008c74 <_strtod_l+0x594>)
 8008bc2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008bc6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008bca:	4652      	mov	r2, sl
 8008bcc:	465b      	mov	r3, fp
 8008bce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bd2:	f7f7 fd11 	bl	80005f8 <__aeabi_dmul>
 8008bd6:	4b28      	ldr	r3, [pc, #160]	@ (8008c78 <_strtod_l+0x598>)
 8008bd8:	460a      	mov	r2, r1
 8008bda:	400b      	ands	r3, r1
 8008bdc:	4927      	ldr	r1, [pc, #156]	@ (8008c7c <_strtod_l+0x59c>)
 8008bde:	428b      	cmp	r3, r1
 8008be0:	4682      	mov	sl, r0
 8008be2:	d898      	bhi.n	8008b16 <_strtod_l+0x436>
 8008be4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008be8:	428b      	cmp	r3, r1
 8008bea:	bf86      	itte	hi
 8008bec:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008c80 <_strtod_l+0x5a0>
 8008bf0:	f04f 3aff 	movhi.w	sl, #4294967295
 8008bf4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	9308      	str	r3, [sp, #32]
 8008bfc:	e07a      	b.n	8008cf4 <_strtod_l+0x614>
 8008bfe:	07e2      	lsls	r2, r4, #31
 8008c00:	d505      	bpl.n	8008c0e <_strtod_l+0x52e>
 8008c02:	9b08      	ldr	r3, [sp, #32]
 8008c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c08:	f7f7 fcf6 	bl	80005f8 <__aeabi_dmul>
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	9a08      	ldr	r2, [sp, #32]
 8008c10:	3208      	adds	r2, #8
 8008c12:	3601      	adds	r6, #1
 8008c14:	1064      	asrs	r4, r4, #1
 8008c16:	9208      	str	r2, [sp, #32]
 8008c18:	e7cd      	b.n	8008bb6 <_strtod_l+0x4d6>
 8008c1a:	d0ed      	beq.n	8008bf8 <_strtod_l+0x518>
 8008c1c:	4264      	negs	r4, r4
 8008c1e:	f014 020f 	ands.w	r2, r4, #15
 8008c22:	d00a      	beq.n	8008c3a <_strtod_l+0x55a>
 8008c24:	4b12      	ldr	r3, [pc, #72]	@ (8008c70 <_strtod_l+0x590>)
 8008c26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c2a:	4650      	mov	r0, sl
 8008c2c:	4659      	mov	r1, fp
 8008c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c32:	f7f7 fe0b 	bl	800084c <__aeabi_ddiv>
 8008c36:	4682      	mov	sl, r0
 8008c38:	468b      	mov	fp, r1
 8008c3a:	1124      	asrs	r4, r4, #4
 8008c3c:	d0dc      	beq.n	8008bf8 <_strtod_l+0x518>
 8008c3e:	2c1f      	cmp	r4, #31
 8008c40:	dd20      	ble.n	8008c84 <_strtod_l+0x5a4>
 8008c42:	2400      	movs	r4, #0
 8008c44:	46a0      	mov	r8, r4
 8008c46:	940a      	str	r4, [sp, #40]	@ 0x28
 8008c48:	46a1      	mov	r9, r4
 8008c4a:	9a05      	ldr	r2, [sp, #20]
 8008c4c:	2322      	movs	r3, #34	@ 0x22
 8008c4e:	f04f 0a00 	mov.w	sl, #0
 8008c52:	f04f 0b00 	mov.w	fp, #0
 8008c56:	6013      	str	r3, [r2, #0]
 8008c58:	e768      	b.n	8008b2c <_strtod_l+0x44c>
 8008c5a:	bf00      	nop
 8008c5c:	0800ad69 	.word	0x0800ad69
 8008c60:	0800af7c 	.word	0x0800af7c
 8008c64:	0800ad61 	.word	0x0800ad61
 8008c68:	0800ad96 	.word	0x0800ad96
 8008c6c:	0800b140 	.word	0x0800b140
 8008c70:	0800aeb0 	.word	0x0800aeb0
 8008c74:	0800ae88 	.word	0x0800ae88
 8008c78:	7ff00000 	.word	0x7ff00000
 8008c7c:	7ca00000 	.word	0x7ca00000
 8008c80:	7fefffff 	.word	0x7fefffff
 8008c84:	f014 0310 	ands.w	r3, r4, #16
 8008c88:	bf18      	it	ne
 8008c8a:	236a      	movne	r3, #106	@ 0x6a
 8008c8c:	4ea9      	ldr	r6, [pc, #676]	@ (8008f34 <_strtod_l+0x854>)
 8008c8e:	9308      	str	r3, [sp, #32]
 8008c90:	4650      	mov	r0, sl
 8008c92:	4659      	mov	r1, fp
 8008c94:	2300      	movs	r3, #0
 8008c96:	07e2      	lsls	r2, r4, #31
 8008c98:	d504      	bpl.n	8008ca4 <_strtod_l+0x5c4>
 8008c9a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008c9e:	f7f7 fcab 	bl	80005f8 <__aeabi_dmul>
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	1064      	asrs	r4, r4, #1
 8008ca6:	f106 0608 	add.w	r6, r6, #8
 8008caa:	d1f4      	bne.n	8008c96 <_strtod_l+0x5b6>
 8008cac:	b10b      	cbz	r3, 8008cb2 <_strtod_l+0x5d2>
 8008cae:	4682      	mov	sl, r0
 8008cb0:	468b      	mov	fp, r1
 8008cb2:	9b08      	ldr	r3, [sp, #32]
 8008cb4:	b1b3      	cbz	r3, 8008ce4 <_strtod_l+0x604>
 8008cb6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008cba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	4659      	mov	r1, fp
 8008cc2:	dd0f      	ble.n	8008ce4 <_strtod_l+0x604>
 8008cc4:	2b1f      	cmp	r3, #31
 8008cc6:	dd55      	ble.n	8008d74 <_strtod_l+0x694>
 8008cc8:	2b34      	cmp	r3, #52	@ 0x34
 8008cca:	bfde      	ittt	le
 8008ccc:	f04f 33ff 	movle.w	r3, #4294967295
 8008cd0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008cd4:	4093      	lslle	r3, r2
 8008cd6:	f04f 0a00 	mov.w	sl, #0
 8008cda:	bfcc      	ite	gt
 8008cdc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008ce0:	ea03 0b01 	andle.w	fp, r3, r1
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	4650      	mov	r0, sl
 8008cea:	4659      	mov	r1, fp
 8008cec:	f7f7 feec 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	d1a6      	bne.n	8008c42 <_strtod_l+0x562>
 8008cf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cf6:	9300      	str	r3, [sp, #0]
 8008cf8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008cfa:	9805      	ldr	r0, [sp, #20]
 8008cfc:	462b      	mov	r3, r5
 8008cfe:	463a      	mov	r2, r7
 8008d00:	f7ff f8c6 	bl	8007e90 <__s2b>
 8008d04:	900a      	str	r0, [sp, #40]	@ 0x28
 8008d06:	2800      	cmp	r0, #0
 8008d08:	f43f af05 	beq.w	8008b16 <_strtod_l+0x436>
 8008d0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d0e:	2a00      	cmp	r2, #0
 8008d10:	eba9 0308 	sub.w	r3, r9, r8
 8008d14:	bfa8      	it	ge
 8008d16:	2300      	movge	r3, #0
 8008d18:	9312      	str	r3, [sp, #72]	@ 0x48
 8008d1a:	2400      	movs	r4, #0
 8008d1c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008d20:	9316      	str	r3, [sp, #88]	@ 0x58
 8008d22:	46a0      	mov	r8, r4
 8008d24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d26:	9805      	ldr	r0, [sp, #20]
 8008d28:	6859      	ldr	r1, [r3, #4]
 8008d2a:	f7ff f809 	bl	8007d40 <_Balloc>
 8008d2e:	4681      	mov	r9, r0
 8008d30:	2800      	cmp	r0, #0
 8008d32:	f43f aef4 	beq.w	8008b1e <_strtod_l+0x43e>
 8008d36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d38:	691a      	ldr	r2, [r3, #16]
 8008d3a:	3202      	adds	r2, #2
 8008d3c:	f103 010c 	add.w	r1, r3, #12
 8008d40:	0092      	lsls	r2, r2, #2
 8008d42:	300c      	adds	r0, #12
 8008d44:	f001 fac6 	bl	800a2d4 <memcpy>
 8008d48:	ec4b ab10 	vmov	d0, sl, fp
 8008d4c:	9805      	ldr	r0, [sp, #20]
 8008d4e:	aa1c      	add	r2, sp, #112	@ 0x70
 8008d50:	a91b      	add	r1, sp, #108	@ 0x6c
 8008d52:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008d56:	f7ff fbd7 	bl	8008508 <__d2b>
 8008d5a:	901a      	str	r0, [sp, #104]	@ 0x68
 8008d5c:	2800      	cmp	r0, #0
 8008d5e:	f43f aede 	beq.w	8008b1e <_strtod_l+0x43e>
 8008d62:	9805      	ldr	r0, [sp, #20]
 8008d64:	2101      	movs	r1, #1
 8008d66:	f7ff f929 	bl	8007fbc <__i2b>
 8008d6a:	4680      	mov	r8, r0
 8008d6c:	b948      	cbnz	r0, 8008d82 <_strtod_l+0x6a2>
 8008d6e:	f04f 0800 	mov.w	r8, #0
 8008d72:	e6d4      	b.n	8008b1e <_strtod_l+0x43e>
 8008d74:	f04f 32ff 	mov.w	r2, #4294967295
 8008d78:	fa02 f303 	lsl.w	r3, r2, r3
 8008d7c:	ea03 0a0a 	and.w	sl, r3, sl
 8008d80:	e7b0      	b.n	8008ce4 <_strtod_l+0x604>
 8008d82:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008d84:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008d86:	2d00      	cmp	r5, #0
 8008d88:	bfab      	itete	ge
 8008d8a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008d8c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008d8e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008d90:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008d92:	bfac      	ite	ge
 8008d94:	18ef      	addge	r7, r5, r3
 8008d96:	1b5e      	sublt	r6, r3, r5
 8008d98:	9b08      	ldr	r3, [sp, #32]
 8008d9a:	1aed      	subs	r5, r5, r3
 8008d9c:	4415      	add	r5, r2
 8008d9e:	4b66      	ldr	r3, [pc, #408]	@ (8008f38 <_strtod_l+0x858>)
 8008da0:	3d01      	subs	r5, #1
 8008da2:	429d      	cmp	r5, r3
 8008da4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008da8:	da50      	bge.n	8008e4c <_strtod_l+0x76c>
 8008daa:	1b5b      	subs	r3, r3, r5
 8008dac:	2b1f      	cmp	r3, #31
 8008dae:	eba2 0203 	sub.w	r2, r2, r3
 8008db2:	f04f 0101 	mov.w	r1, #1
 8008db6:	dc3d      	bgt.n	8008e34 <_strtod_l+0x754>
 8008db8:	fa01 f303 	lsl.w	r3, r1, r3
 8008dbc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	9310      	str	r3, [sp, #64]	@ 0x40
 8008dc2:	18bd      	adds	r5, r7, r2
 8008dc4:	9b08      	ldr	r3, [sp, #32]
 8008dc6:	42af      	cmp	r7, r5
 8008dc8:	4416      	add	r6, r2
 8008dca:	441e      	add	r6, r3
 8008dcc:	463b      	mov	r3, r7
 8008dce:	bfa8      	it	ge
 8008dd0:	462b      	movge	r3, r5
 8008dd2:	42b3      	cmp	r3, r6
 8008dd4:	bfa8      	it	ge
 8008dd6:	4633      	movge	r3, r6
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	bfc2      	ittt	gt
 8008ddc:	1aed      	subgt	r5, r5, r3
 8008dde:	1af6      	subgt	r6, r6, r3
 8008de0:	1aff      	subgt	r7, r7, r3
 8008de2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	dd16      	ble.n	8008e16 <_strtod_l+0x736>
 8008de8:	4641      	mov	r1, r8
 8008dea:	9805      	ldr	r0, [sp, #20]
 8008dec:	461a      	mov	r2, r3
 8008dee:	f7ff f9a5 	bl	800813c <__pow5mult>
 8008df2:	4680      	mov	r8, r0
 8008df4:	2800      	cmp	r0, #0
 8008df6:	d0ba      	beq.n	8008d6e <_strtod_l+0x68e>
 8008df8:	4601      	mov	r1, r0
 8008dfa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008dfc:	9805      	ldr	r0, [sp, #20]
 8008dfe:	f7ff f8f3 	bl	8007fe8 <__multiply>
 8008e02:	900e      	str	r0, [sp, #56]	@ 0x38
 8008e04:	2800      	cmp	r0, #0
 8008e06:	f43f ae8a 	beq.w	8008b1e <_strtod_l+0x43e>
 8008e0a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e0c:	9805      	ldr	r0, [sp, #20]
 8008e0e:	f7fe ffd7 	bl	8007dc0 <_Bfree>
 8008e12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e14:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e16:	2d00      	cmp	r5, #0
 8008e18:	dc1d      	bgt.n	8008e56 <_strtod_l+0x776>
 8008e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	dd23      	ble.n	8008e68 <_strtod_l+0x788>
 8008e20:	4649      	mov	r1, r9
 8008e22:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008e24:	9805      	ldr	r0, [sp, #20]
 8008e26:	f7ff f989 	bl	800813c <__pow5mult>
 8008e2a:	4681      	mov	r9, r0
 8008e2c:	b9e0      	cbnz	r0, 8008e68 <_strtod_l+0x788>
 8008e2e:	f04f 0900 	mov.w	r9, #0
 8008e32:	e674      	b.n	8008b1e <_strtod_l+0x43e>
 8008e34:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008e38:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008e3c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008e40:	35e2      	adds	r5, #226	@ 0xe2
 8008e42:	fa01 f305 	lsl.w	r3, r1, r5
 8008e46:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e48:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008e4a:	e7ba      	b.n	8008dc2 <_strtod_l+0x6e2>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e50:	2301      	movs	r3, #1
 8008e52:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e54:	e7b5      	b.n	8008dc2 <_strtod_l+0x6e2>
 8008e56:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e58:	9805      	ldr	r0, [sp, #20]
 8008e5a:	462a      	mov	r2, r5
 8008e5c:	f7ff f9c8 	bl	80081f0 <__lshift>
 8008e60:	901a      	str	r0, [sp, #104]	@ 0x68
 8008e62:	2800      	cmp	r0, #0
 8008e64:	d1d9      	bne.n	8008e1a <_strtod_l+0x73a>
 8008e66:	e65a      	b.n	8008b1e <_strtod_l+0x43e>
 8008e68:	2e00      	cmp	r6, #0
 8008e6a:	dd07      	ble.n	8008e7c <_strtod_l+0x79c>
 8008e6c:	4649      	mov	r1, r9
 8008e6e:	9805      	ldr	r0, [sp, #20]
 8008e70:	4632      	mov	r2, r6
 8008e72:	f7ff f9bd 	bl	80081f0 <__lshift>
 8008e76:	4681      	mov	r9, r0
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	d0d8      	beq.n	8008e2e <_strtod_l+0x74e>
 8008e7c:	2f00      	cmp	r7, #0
 8008e7e:	dd08      	ble.n	8008e92 <_strtod_l+0x7b2>
 8008e80:	4641      	mov	r1, r8
 8008e82:	9805      	ldr	r0, [sp, #20]
 8008e84:	463a      	mov	r2, r7
 8008e86:	f7ff f9b3 	bl	80081f0 <__lshift>
 8008e8a:	4680      	mov	r8, r0
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	f43f ae46 	beq.w	8008b1e <_strtod_l+0x43e>
 8008e92:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e94:	9805      	ldr	r0, [sp, #20]
 8008e96:	464a      	mov	r2, r9
 8008e98:	f7ff fa32 	bl	8008300 <__mdiff>
 8008e9c:	4604      	mov	r4, r0
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	f43f ae3d 	beq.w	8008b1e <_strtod_l+0x43e>
 8008ea4:	68c3      	ldr	r3, [r0, #12]
 8008ea6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	60c3      	str	r3, [r0, #12]
 8008eac:	4641      	mov	r1, r8
 8008eae:	f7ff fa0b 	bl	80082c8 <__mcmp>
 8008eb2:	2800      	cmp	r0, #0
 8008eb4:	da46      	bge.n	8008f44 <_strtod_l+0x864>
 8008eb6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008eb8:	ea53 030a 	orrs.w	r3, r3, sl
 8008ebc:	d16c      	bne.n	8008f98 <_strtod_l+0x8b8>
 8008ebe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d168      	bne.n	8008f98 <_strtod_l+0x8b8>
 8008ec6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008eca:	0d1b      	lsrs	r3, r3, #20
 8008ecc:	051b      	lsls	r3, r3, #20
 8008ece:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008ed2:	d961      	bls.n	8008f98 <_strtod_l+0x8b8>
 8008ed4:	6963      	ldr	r3, [r4, #20]
 8008ed6:	b913      	cbnz	r3, 8008ede <_strtod_l+0x7fe>
 8008ed8:	6923      	ldr	r3, [r4, #16]
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	dd5c      	ble.n	8008f98 <_strtod_l+0x8b8>
 8008ede:	4621      	mov	r1, r4
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	9805      	ldr	r0, [sp, #20]
 8008ee4:	f7ff f984 	bl	80081f0 <__lshift>
 8008ee8:	4641      	mov	r1, r8
 8008eea:	4604      	mov	r4, r0
 8008eec:	f7ff f9ec 	bl	80082c8 <__mcmp>
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	dd51      	ble.n	8008f98 <_strtod_l+0x8b8>
 8008ef4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ef8:	9a08      	ldr	r2, [sp, #32]
 8008efa:	0d1b      	lsrs	r3, r3, #20
 8008efc:	051b      	lsls	r3, r3, #20
 8008efe:	2a00      	cmp	r2, #0
 8008f00:	d06b      	beq.n	8008fda <_strtod_l+0x8fa>
 8008f02:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008f06:	d868      	bhi.n	8008fda <_strtod_l+0x8fa>
 8008f08:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008f0c:	f67f ae9d 	bls.w	8008c4a <_strtod_l+0x56a>
 8008f10:	4b0a      	ldr	r3, [pc, #40]	@ (8008f3c <_strtod_l+0x85c>)
 8008f12:	4650      	mov	r0, sl
 8008f14:	4659      	mov	r1, fp
 8008f16:	2200      	movs	r2, #0
 8008f18:	f7f7 fb6e 	bl	80005f8 <__aeabi_dmul>
 8008f1c:	4b08      	ldr	r3, [pc, #32]	@ (8008f40 <_strtod_l+0x860>)
 8008f1e:	400b      	ands	r3, r1
 8008f20:	4682      	mov	sl, r0
 8008f22:	468b      	mov	fp, r1
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	f47f ae05 	bne.w	8008b34 <_strtod_l+0x454>
 8008f2a:	9a05      	ldr	r2, [sp, #20]
 8008f2c:	2322      	movs	r3, #34	@ 0x22
 8008f2e:	6013      	str	r3, [r2, #0]
 8008f30:	e600      	b.n	8008b34 <_strtod_l+0x454>
 8008f32:	bf00      	nop
 8008f34:	0800afa8 	.word	0x0800afa8
 8008f38:	fffffc02 	.word	0xfffffc02
 8008f3c:	39500000 	.word	0x39500000
 8008f40:	7ff00000 	.word	0x7ff00000
 8008f44:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008f48:	d165      	bne.n	8009016 <_strtod_l+0x936>
 8008f4a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008f4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f50:	b35a      	cbz	r2, 8008faa <_strtod_l+0x8ca>
 8008f52:	4a9f      	ldr	r2, [pc, #636]	@ (80091d0 <_strtod_l+0xaf0>)
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d12b      	bne.n	8008fb0 <_strtod_l+0x8d0>
 8008f58:	9b08      	ldr	r3, [sp, #32]
 8008f5a:	4651      	mov	r1, sl
 8008f5c:	b303      	cbz	r3, 8008fa0 <_strtod_l+0x8c0>
 8008f5e:	4b9d      	ldr	r3, [pc, #628]	@ (80091d4 <_strtod_l+0xaf4>)
 8008f60:	465a      	mov	r2, fp
 8008f62:	4013      	ands	r3, r2
 8008f64:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008f68:	f04f 32ff 	mov.w	r2, #4294967295
 8008f6c:	d81b      	bhi.n	8008fa6 <_strtod_l+0x8c6>
 8008f6e:	0d1b      	lsrs	r3, r3, #20
 8008f70:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f74:	fa02 f303 	lsl.w	r3, r2, r3
 8008f78:	4299      	cmp	r1, r3
 8008f7a:	d119      	bne.n	8008fb0 <_strtod_l+0x8d0>
 8008f7c:	4b96      	ldr	r3, [pc, #600]	@ (80091d8 <_strtod_l+0xaf8>)
 8008f7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d102      	bne.n	8008f8a <_strtod_l+0x8aa>
 8008f84:	3101      	adds	r1, #1
 8008f86:	f43f adca 	beq.w	8008b1e <_strtod_l+0x43e>
 8008f8a:	4b92      	ldr	r3, [pc, #584]	@ (80091d4 <_strtod_l+0xaf4>)
 8008f8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f8e:	401a      	ands	r2, r3
 8008f90:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008f94:	f04f 0a00 	mov.w	sl, #0
 8008f98:	9b08      	ldr	r3, [sp, #32]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d1b8      	bne.n	8008f10 <_strtod_l+0x830>
 8008f9e:	e5c9      	b.n	8008b34 <_strtod_l+0x454>
 8008fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8008fa4:	e7e8      	b.n	8008f78 <_strtod_l+0x898>
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	e7e6      	b.n	8008f78 <_strtod_l+0x898>
 8008faa:	ea53 030a 	orrs.w	r3, r3, sl
 8008fae:	d0a1      	beq.n	8008ef4 <_strtod_l+0x814>
 8008fb0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008fb2:	b1db      	cbz	r3, 8008fec <_strtod_l+0x90c>
 8008fb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fb6:	4213      	tst	r3, r2
 8008fb8:	d0ee      	beq.n	8008f98 <_strtod_l+0x8b8>
 8008fba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fbc:	9a08      	ldr	r2, [sp, #32]
 8008fbe:	4650      	mov	r0, sl
 8008fc0:	4659      	mov	r1, fp
 8008fc2:	b1bb      	cbz	r3, 8008ff4 <_strtod_l+0x914>
 8008fc4:	f7ff fb6e 	bl	80086a4 <sulp>
 8008fc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fcc:	ec53 2b10 	vmov	r2, r3, d0
 8008fd0:	f7f7 f95c 	bl	800028c <__adddf3>
 8008fd4:	4682      	mov	sl, r0
 8008fd6:	468b      	mov	fp, r1
 8008fd8:	e7de      	b.n	8008f98 <_strtod_l+0x8b8>
 8008fda:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008fde:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008fe2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008fe6:	f04f 3aff 	mov.w	sl, #4294967295
 8008fea:	e7d5      	b.n	8008f98 <_strtod_l+0x8b8>
 8008fec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008fee:	ea13 0f0a 	tst.w	r3, sl
 8008ff2:	e7e1      	b.n	8008fb8 <_strtod_l+0x8d8>
 8008ff4:	f7ff fb56 	bl	80086a4 <sulp>
 8008ff8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ffc:	ec53 2b10 	vmov	r2, r3, d0
 8009000:	f7f7 f942 	bl	8000288 <__aeabi_dsub>
 8009004:	2200      	movs	r2, #0
 8009006:	2300      	movs	r3, #0
 8009008:	4682      	mov	sl, r0
 800900a:	468b      	mov	fp, r1
 800900c:	f7f7 fd5c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009010:	2800      	cmp	r0, #0
 8009012:	d0c1      	beq.n	8008f98 <_strtod_l+0x8b8>
 8009014:	e619      	b.n	8008c4a <_strtod_l+0x56a>
 8009016:	4641      	mov	r1, r8
 8009018:	4620      	mov	r0, r4
 800901a:	f7ff facd 	bl	80085b8 <__ratio>
 800901e:	ec57 6b10 	vmov	r6, r7, d0
 8009022:	2200      	movs	r2, #0
 8009024:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009028:	4630      	mov	r0, r6
 800902a:	4639      	mov	r1, r7
 800902c:	f7f7 fd60 	bl	8000af0 <__aeabi_dcmple>
 8009030:	2800      	cmp	r0, #0
 8009032:	d06f      	beq.n	8009114 <_strtod_l+0xa34>
 8009034:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009036:	2b00      	cmp	r3, #0
 8009038:	d17a      	bne.n	8009130 <_strtod_l+0xa50>
 800903a:	f1ba 0f00 	cmp.w	sl, #0
 800903e:	d158      	bne.n	80090f2 <_strtod_l+0xa12>
 8009040:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009042:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009046:	2b00      	cmp	r3, #0
 8009048:	d15a      	bne.n	8009100 <_strtod_l+0xa20>
 800904a:	4b64      	ldr	r3, [pc, #400]	@ (80091dc <_strtod_l+0xafc>)
 800904c:	2200      	movs	r2, #0
 800904e:	4630      	mov	r0, r6
 8009050:	4639      	mov	r1, r7
 8009052:	f7f7 fd43 	bl	8000adc <__aeabi_dcmplt>
 8009056:	2800      	cmp	r0, #0
 8009058:	d159      	bne.n	800910e <_strtod_l+0xa2e>
 800905a:	4630      	mov	r0, r6
 800905c:	4639      	mov	r1, r7
 800905e:	4b60      	ldr	r3, [pc, #384]	@ (80091e0 <_strtod_l+0xb00>)
 8009060:	2200      	movs	r2, #0
 8009062:	f7f7 fac9 	bl	80005f8 <__aeabi_dmul>
 8009066:	4606      	mov	r6, r0
 8009068:	460f      	mov	r7, r1
 800906a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800906e:	9606      	str	r6, [sp, #24]
 8009070:	9307      	str	r3, [sp, #28]
 8009072:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009076:	4d57      	ldr	r5, [pc, #348]	@ (80091d4 <_strtod_l+0xaf4>)
 8009078:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800907c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800907e:	401d      	ands	r5, r3
 8009080:	4b58      	ldr	r3, [pc, #352]	@ (80091e4 <_strtod_l+0xb04>)
 8009082:	429d      	cmp	r5, r3
 8009084:	f040 80b2 	bne.w	80091ec <_strtod_l+0xb0c>
 8009088:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800908a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800908e:	ec4b ab10 	vmov	d0, sl, fp
 8009092:	f7ff f9c9 	bl	8008428 <__ulp>
 8009096:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800909a:	ec51 0b10 	vmov	r0, r1, d0
 800909e:	f7f7 faab 	bl	80005f8 <__aeabi_dmul>
 80090a2:	4652      	mov	r2, sl
 80090a4:	465b      	mov	r3, fp
 80090a6:	f7f7 f8f1 	bl	800028c <__adddf3>
 80090aa:	460b      	mov	r3, r1
 80090ac:	4949      	ldr	r1, [pc, #292]	@ (80091d4 <_strtod_l+0xaf4>)
 80090ae:	4a4e      	ldr	r2, [pc, #312]	@ (80091e8 <_strtod_l+0xb08>)
 80090b0:	4019      	ands	r1, r3
 80090b2:	4291      	cmp	r1, r2
 80090b4:	4682      	mov	sl, r0
 80090b6:	d942      	bls.n	800913e <_strtod_l+0xa5e>
 80090b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090ba:	4b47      	ldr	r3, [pc, #284]	@ (80091d8 <_strtod_l+0xaf8>)
 80090bc:	429a      	cmp	r2, r3
 80090be:	d103      	bne.n	80090c8 <_strtod_l+0x9e8>
 80090c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090c2:	3301      	adds	r3, #1
 80090c4:	f43f ad2b 	beq.w	8008b1e <_strtod_l+0x43e>
 80090c8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80091d8 <_strtod_l+0xaf8>
 80090cc:	f04f 3aff 	mov.w	sl, #4294967295
 80090d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090d2:	9805      	ldr	r0, [sp, #20]
 80090d4:	f7fe fe74 	bl	8007dc0 <_Bfree>
 80090d8:	9805      	ldr	r0, [sp, #20]
 80090da:	4649      	mov	r1, r9
 80090dc:	f7fe fe70 	bl	8007dc0 <_Bfree>
 80090e0:	9805      	ldr	r0, [sp, #20]
 80090e2:	4641      	mov	r1, r8
 80090e4:	f7fe fe6c 	bl	8007dc0 <_Bfree>
 80090e8:	9805      	ldr	r0, [sp, #20]
 80090ea:	4621      	mov	r1, r4
 80090ec:	f7fe fe68 	bl	8007dc0 <_Bfree>
 80090f0:	e618      	b.n	8008d24 <_strtod_l+0x644>
 80090f2:	f1ba 0f01 	cmp.w	sl, #1
 80090f6:	d103      	bne.n	8009100 <_strtod_l+0xa20>
 80090f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	f43f ada5 	beq.w	8008c4a <_strtod_l+0x56a>
 8009100:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80091b0 <_strtod_l+0xad0>
 8009104:	4f35      	ldr	r7, [pc, #212]	@ (80091dc <_strtod_l+0xafc>)
 8009106:	ed8d 7b06 	vstr	d7, [sp, #24]
 800910a:	2600      	movs	r6, #0
 800910c:	e7b1      	b.n	8009072 <_strtod_l+0x992>
 800910e:	4f34      	ldr	r7, [pc, #208]	@ (80091e0 <_strtod_l+0xb00>)
 8009110:	2600      	movs	r6, #0
 8009112:	e7aa      	b.n	800906a <_strtod_l+0x98a>
 8009114:	4b32      	ldr	r3, [pc, #200]	@ (80091e0 <_strtod_l+0xb00>)
 8009116:	4630      	mov	r0, r6
 8009118:	4639      	mov	r1, r7
 800911a:	2200      	movs	r2, #0
 800911c:	f7f7 fa6c 	bl	80005f8 <__aeabi_dmul>
 8009120:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009122:	4606      	mov	r6, r0
 8009124:	460f      	mov	r7, r1
 8009126:	2b00      	cmp	r3, #0
 8009128:	d09f      	beq.n	800906a <_strtod_l+0x98a>
 800912a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800912e:	e7a0      	b.n	8009072 <_strtod_l+0x992>
 8009130:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80091b8 <_strtod_l+0xad8>
 8009134:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009138:	ec57 6b17 	vmov	r6, r7, d7
 800913c:	e799      	b.n	8009072 <_strtod_l+0x992>
 800913e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009142:	9b08      	ldr	r3, [sp, #32]
 8009144:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1c1      	bne.n	80090d0 <_strtod_l+0x9f0>
 800914c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009150:	0d1b      	lsrs	r3, r3, #20
 8009152:	051b      	lsls	r3, r3, #20
 8009154:	429d      	cmp	r5, r3
 8009156:	d1bb      	bne.n	80090d0 <_strtod_l+0x9f0>
 8009158:	4630      	mov	r0, r6
 800915a:	4639      	mov	r1, r7
 800915c:	f7f7 fdac 	bl	8000cb8 <__aeabi_d2lz>
 8009160:	f7f7 fa1c 	bl	800059c <__aeabi_l2d>
 8009164:	4602      	mov	r2, r0
 8009166:	460b      	mov	r3, r1
 8009168:	4630      	mov	r0, r6
 800916a:	4639      	mov	r1, r7
 800916c:	f7f7 f88c 	bl	8000288 <__aeabi_dsub>
 8009170:	460b      	mov	r3, r1
 8009172:	4602      	mov	r2, r0
 8009174:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009178:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800917c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800917e:	ea46 060a 	orr.w	r6, r6, sl
 8009182:	431e      	orrs	r6, r3
 8009184:	d06f      	beq.n	8009266 <_strtod_l+0xb86>
 8009186:	a30e      	add	r3, pc, #56	@ (adr r3, 80091c0 <_strtod_l+0xae0>)
 8009188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800918c:	f7f7 fca6 	bl	8000adc <__aeabi_dcmplt>
 8009190:	2800      	cmp	r0, #0
 8009192:	f47f accf 	bne.w	8008b34 <_strtod_l+0x454>
 8009196:	a30c      	add	r3, pc, #48	@ (adr r3, 80091c8 <_strtod_l+0xae8>)
 8009198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800919c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091a0:	f7f7 fcba 	bl	8000b18 <__aeabi_dcmpgt>
 80091a4:	2800      	cmp	r0, #0
 80091a6:	d093      	beq.n	80090d0 <_strtod_l+0x9f0>
 80091a8:	e4c4      	b.n	8008b34 <_strtod_l+0x454>
 80091aa:	bf00      	nop
 80091ac:	f3af 8000 	nop.w
 80091b0:	00000000 	.word	0x00000000
 80091b4:	bff00000 	.word	0xbff00000
 80091b8:	00000000 	.word	0x00000000
 80091bc:	3ff00000 	.word	0x3ff00000
 80091c0:	94a03595 	.word	0x94a03595
 80091c4:	3fdfffff 	.word	0x3fdfffff
 80091c8:	35afe535 	.word	0x35afe535
 80091cc:	3fe00000 	.word	0x3fe00000
 80091d0:	000fffff 	.word	0x000fffff
 80091d4:	7ff00000 	.word	0x7ff00000
 80091d8:	7fefffff 	.word	0x7fefffff
 80091dc:	3ff00000 	.word	0x3ff00000
 80091e0:	3fe00000 	.word	0x3fe00000
 80091e4:	7fe00000 	.word	0x7fe00000
 80091e8:	7c9fffff 	.word	0x7c9fffff
 80091ec:	9b08      	ldr	r3, [sp, #32]
 80091ee:	b323      	cbz	r3, 800923a <_strtod_l+0xb5a>
 80091f0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80091f4:	d821      	bhi.n	800923a <_strtod_l+0xb5a>
 80091f6:	a328      	add	r3, pc, #160	@ (adr r3, 8009298 <_strtod_l+0xbb8>)
 80091f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fc:	4630      	mov	r0, r6
 80091fe:	4639      	mov	r1, r7
 8009200:	f7f7 fc76 	bl	8000af0 <__aeabi_dcmple>
 8009204:	b1a0      	cbz	r0, 8009230 <_strtod_l+0xb50>
 8009206:	4639      	mov	r1, r7
 8009208:	4630      	mov	r0, r6
 800920a:	f7f7 fccd 	bl	8000ba8 <__aeabi_d2uiz>
 800920e:	2801      	cmp	r0, #1
 8009210:	bf38      	it	cc
 8009212:	2001      	movcc	r0, #1
 8009214:	f7f7 f976 	bl	8000504 <__aeabi_ui2d>
 8009218:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800921a:	4606      	mov	r6, r0
 800921c:	460f      	mov	r7, r1
 800921e:	b9fb      	cbnz	r3, 8009260 <_strtod_l+0xb80>
 8009220:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009224:	9014      	str	r0, [sp, #80]	@ 0x50
 8009226:	9315      	str	r3, [sp, #84]	@ 0x54
 8009228:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800922c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009230:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009232:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009236:	1b5b      	subs	r3, r3, r5
 8009238:	9311      	str	r3, [sp, #68]	@ 0x44
 800923a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800923e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009242:	f7ff f8f1 	bl	8008428 <__ulp>
 8009246:	4650      	mov	r0, sl
 8009248:	ec53 2b10 	vmov	r2, r3, d0
 800924c:	4659      	mov	r1, fp
 800924e:	f7f7 f9d3 	bl	80005f8 <__aeabi_dmul>
 8009252:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009256:	f7f7 f819 	bl	800028c <__adddf3>
 800925a:	4682      	mov	sl, r0
 800925c:	468b      	mov	fp, r1
 800925e:	e770      	b.n	8009142 <_strtod_l+0xa62>
 8009260:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009264:	e7e0      	b.n	8009228 <_strtod_l+0xb48>
 8009266:	a30e      	add	r3, pc, #56	@ (adr r3, 80092a0 <_strtod_l+0xbc0>)
 8009268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926c:	f7f7 fc36 	bl	8000adc <__aeabi_dcmplt>
 8009270:	e798      	b.n	80091a4 <_strtod_l+0xac4>
 8009272:	2300      	movs	r3, #0
 8009274:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009276:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009278:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800927a:	6013      	str	r3, [r2, #0]
 800927c:	f7ff ba6d 	b.w	800875a <_strtod_l+0x7a>
 8009280:	2a65      	cmp	r2, #101	@ 0x65
 8009282:	f43f ab66 	beq.w	8008952 <_strtod_l+0x272>
 8009286:	2a45      	cmp	r2, #69	@ 0x45
 8009288:	f43f ab63 	beq.w	8008952 <_strtod_l+0x272>
 800928c:	2301      	movs	r3, #1
 800928e:	f7ff bb9e 	b.w	80089ce <_strtod_l+0x2ee>
 8009292:	bf00      	nop
 8009294:	f3af 8000 	nop.w
 8009298:	ffc00000 	.word	0xffc00000
 800929c:	41dfffff 	.word	0x41dfffff
 80092a0:	94a03595 	.word	0x94a03595
 80092a4:	3fcfffff 	.word	0x3fcfffff

080092a8 <_strtod_r>:
 80092a8:	4b01      	ldr	r3, [pc, #4]	@ (80092b0 <_strtod_r+0x8>)
 80092aa:	f7ff ba19 	b.w	80086e0 <_strtod_l>
 80092ae:	bf00      	nop
 80092b0:	20000c20 	.word	0x20000c20

080092b4 <_strtol_l.constprop.0>:
 80092b4:	2b24      	cmp	r3, #36	@ 0x24
 80092b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092ba:	4686      	mov	lr, r0
 80092bc:	4690      	mov	r8, r2
 80092be:	d801      	bhi.n	80092c4 <_strtol_l.constprop.0+0x10>
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d106      	bne.n	80092d2 <_strtol_l.constprop.0+0x1e>
 80092c4:	f7fd fdb2 	bl	8006e2c <__errno>
 80092c8:	2316      	movs	r3, #22
 80092ca:	6003      	str	r3, [r0, #0]
 80092cc:	2000      	movs	r0, #0
 80092ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092d2:	4834      	ldr	r0, [pc, #208]	@ (80093a4 <_strtol_l.constprop.0+0xf0>)
 80092d4:	460d      	mov	r5, r1
 80092d6:	462a      	mov	r2, r5
 80092d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092dc:	5d06      	ldrb	r6, [r0, r4]
 80092de:	f016 0608 	ands.w	r6, r6, #8
 80092e2:	d1f8      	bne.n	80092d6 <_strtol_l.constprop.0+0x22>
 80092e4:	2c2d      	cmp	r4, #45	@ 0x2d
 80092e6:	d12d      	bne.n	8009344 <_strtol_l.constprop.0+0x90>
 80092e8:	782c      	ldrb	r4, [r5, #0]
 80092ea:	2601      	movs	r6, #1
 80092ec:	1c95      	adds	r5, r2, #2
 80092ee:	f033 0210 	bics.w	r2, r3, #16
 80092f2:	d109      	bne.n	8009308 <_strtol_l.constprop.0+0x54>
 80092f4:	2c30      	cmp	r4, #48	@ 0x30
 80092f6:	d12a      	bne.n	800934e <_strtol_l.constprop.0+0x9a>
 80092f8:	782a      	ldrb	r2, [r5, #0]
 80092fa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80092fe:	2a58      	cmp	r2, #88	@ 0x58
 8009300:	d125      	bne.n	800934e <_strtol_l.constprop.0+0x9a>
 8009302:	786c      	ldrb	r4, [r5, #1]
 8009304:	2310      	movs	r3, #16
 8009306:	3502      	adds	r5, #2
 8009308:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800930c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009310:	2200      	movs	r2, #0
 8009312:	fbbc f9f3 	udiv	r9, ip, r3
 8009316:	4610      	mov	r0, r2
 8009318:	fb03 ca19 	mls	sl, r3, r9, ip
 800931c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009320:	2f09      	cmp	r7, #9
 8009322:	d81b      	bhi.n	800935c <_strtol_l.constprop.0+0xa8>
 8009324:	463c      	mov	r4, r7
 8009326:	42a3      	cmp	r3, r4
 8009328:	dd27      	ble.n	800937a <_strtol_l.constprop.0+0xc6>
 800932a:	1c57      	adds	r7, r2, #1
 800932c:	d007      	beq.n	800933e <_strtol_l.constprop.0+0x8a>
 800932e:	4581      	cmp	r9, r0
 8009330:	d320      	bcc.n	8009374 <_strtol_l.constprop.0+0xc0>
 8009332:	d101      	bne.n	8009338 <_strtol_l.constprop.0+0x84>
 8009334:	45a2      	cmp	sl, r4
 8009336:	db1d      	blt.n	8009374 <_strtol_l.constprop.0+0xc0>
 8009338:	fb00 4003 	mla	r0, r0, r3, r4
 800933c:	2201      	movs	r2, #1
 800933e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009342:	e7eb      	b.n	800931c <_strtol_l.constprop.0+0x68>
 8009344:	2c2b      	cmp	r4, #43	@ 0x2b
 8009346:	bf04      	itt	eq
 8009348:	782c      	ldrbeq	r4, [r5, #0]
 800934a:	1c95      	addeq	r5, r2, #2
 800934c:	e7cf      	b.n	80092ee <_strtol_l.constprop.0+0x3a>
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1da      	bne.n	8009308 <_strtol_l.constprop.0+0x54>
 8009352:	2c30      	cmp	r4, #48	@ 0x30
 8009354:	bf0c      	ite	eq
 8009356:	2308      	moveq	r3, #8
 8009358:	230a      	movne	r3, #10
 800935a:	e7d5      	b.n	8009308 <_strtol_l.constprop.0+0x54>
 800935c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009360:	2f19      	cmp	r7, #25
 8009362:	d801      	bhi.n	8009368 <_strtol_l.constprop.0+0xb4>
 8009364:	3c37      	subs	r4, #55	@ 0x37
 8009366:	e7de      	b.n	8009326 <_strtol_l.constprop.0+0x72>
 8009368:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800936c:	2f19      	cmp	r7, #25
 800936e:	d804      	bhi.n	800937a <_strtol_l.constprop.0+0xc6>
 8009370:	3c57      	subs	r4, #87	@ 0x57
 8009372:	e7d8      	b.n	8009326 <_strtol_l.constprop.0+0x72>
 8009374:	f04f 32ff 	mov.w	r2, #4294967295
 8009378:	e7e1      	b.n	800933e <_strtol_l.constprop.0+0x8a>
 800937a:	1c53      	adds	r3, r2, #1
 800937c:	d108      	bne.n	8009390 <_strtol_l.constprop.0+0xdc>
 800937e:	2322      	movs	r3, #34	@ 0x22
 8009380:	f8ce 3000 	str.w	r3, [lr]
 8009384:	4660      	mov	r0, ip
 8009386:	f1b8 0f00 	cmp.w	r8, #0
 800938a:	d0a0      	beq.n	80092ce <_strtol_l.constprop.0+0x1a>
 800938c:	1e69      	subs	r1, r5, #1
 800938e:	e006      	b.n	800939e <_strtol_l.constprop.0+0xea>
 8009390:	b106      	cbz	r6, 8009394 <_strtol_l.constprop.0+0xe0>
 8009392:	4240      	negs	r0, r0
 8009394:	f1b8 0f00 	cmp.w	r8, #0
 8009398:	d099      	beq.n	80092ce <_strtol_l.constprop.0+0x1a>
 800939a:	2a00      	cmp	r2, #0
 800939c:	d1f6      	bne.n	800938c <_strtol_l.constprop.0+0xd8>
 800939e:	f8c8 1000 	str.w	r1, [r8]
 80093a2:	e794      	b.n	80092ce <_strtol_l.constprop.0+0x1a>
 80093a4:	0800afd1 	.word	0x0800afd1

080093a8 <_strtol_r>:
 80093a8:	f7ff bf84 	b.w	80092b4 <_strtol_l.constprop.0>

080093ac <__ssputs_r>:
 80093ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093b0:	688e      	ldr	r6, [r1, #8]
 80093b2:	461f      	mov	r7, r3
 80093b4:	42be      	cmp	r6, r7
 80093b6:	680b      	ldr	r3, [r1, #0]
 80093b8:	4682      	mov	sl, r0
 80093ba:	460c      	mov	r4, r1
 80093bc:	4690      	mov	r8, r2
 80093be:	d82d      	bhi.n	800941c <__ssputs_r+0x70>
 80093c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80093c8:	d026      	beq.n	8009418 <__ssputs_r+0x6c>
 80093ca:	6965      	ldr	r5, [r4, #20]
 80093cc:	6909      	ldr	r1, [r1, #16]
 80093ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093d2:	eba3 0901 	sub.w	r9, r3, r1
 80093d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093da:	1c7b      	adds	r3, r7, #1
 80093dc:	444b      	add	r3, r9
 80093de:	106d      	asrs	r5, r5, #1
 80093e0:	429d      	cmp	r5, r3
 80093e2:	bf38      	it	cc
 80093e4:	461d      	movcc	r5, r3
 80093e6:	0553      	lsls	r3, r2, #21
 80093e8:	d527      	bpl.n	800943a <__ssputs_r+0x8e>
 80093ea:	4629      	mov	r1, r5
 80093ec:	f7fe fc1c 	bl	8007c28 <_malloc_r>
 80093f0:	4606      	mov	r6, r0
 80093f2:	b360      	cbz	r0, 800944e <__ssputs_r+0xa2>
 80093f4:	6921      	ldr	r1, [r4, #16]
 80093f6:	464a      	mov	r2, r9
 80093f8:	f000 ff6c 	bl	800a2d4 <memcpy>
 80093fc:	89a3      	ldrh	r3, [r4, #12]
 80093fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009406:	81a3      	strh	r3, [r4, #12]
 8009408:	6126      	str	r6, [r4, #16]
 800940a:	6165      	str	r5, [r4, #20]
 800940c:	444e      	add	r6, r9
 800940e:	eba5 0509 	sub.w	r5, r5, r9
 8009412:	6026      	str	r6, [r4, #0]
 8009414:	60a5      	str	r5, [r4, #8]
 8009416:	463e      	mov	r6, r7
 8009418:	42be      	cmp	r6, r7
 800941a:	d900      	bls.n	800941e <__ssputs_r+0x72>
 800941c:	463e      	mov	r6, r7
 800941e:	6820      	ldr	r0, [r4, #0]
 8009420:	4632      	mov	r2, r6
 8009422:	4641      	mov	r1, r8
 8009424:	f000 fef7 	bl	800a216 <memmove>
 8009428:	68a3      	ldr	r3, [r4, #8]
 800942a:	1b9b      	subs	r3, r3, r6
 800942c:	60a3      	str	r3, [r4, #8]
 800942e:	6823      	ldr	r3, [r4, #0]
 8009430:	4433      	add	r3, r6
 8009432:	6023      	str	r3, [r4, #0]
 8009434:	2000      	movs	r0, #0
 8009436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800943a:	462a      	mov	r2, r5
 800943c:	f001 fadd 	bl	800a9fa <_realloc_r>
 8009440:	4606      	mov	r6, r0
 8009442:	2800      	cmp	r0, #0
 8009444:	d1e0      	bne.n	8009408 <__ssputs_r+0x5c>
 8009446:	6921      	ldr	r1, [r4, #16]
 8009448:	4650      	mov	r0, sl
 800944a:	f7fe fb79 	bl	8007b40 <_free_r>
 800944e:	230c      	movs	r3, #12
 8009450:	f8ca 3000 	str.w	r3, [sl]
 8009454:	89a3      	ldrh	r3, [r4, #12]
 8009456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800945a:	81a3      	strh	r3, [r4, #12]
 800945c:	f04f 30ff 	mov.w	r0, #4294967295
 8009460:	e7e9      	b.n	8009436 <__ssputs_r+0x8a>
	...

08009464 <_svfiprintf_r>:
 8009464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009468:	4698      	mov	r8, r3
 800946a:	898b      	ldrh	r3, [r1, #12]
 800946c:	061b      	lsls	r3, r3, #24
 800946e:	b09d      	sub	sp, #116	@ 0x74
 8009470:	4607      	mov	r7, r0
 8009472:	460d      	mov	r5, r1
 8009474:	4614      	mov	r4, r2
 8009476:	d510      	bpl.n	800949a <_svfiprintf_r+0x36>
 8009478:	690b      	ldr	r3, [r1, #16]
 800947a:	b973      	cbnz	r3, 800949a <_svfiprintf_r+0x36>
 800947c:	2140      	movs	r1, #64	@ 0x40
 800947e:	f7fe fbd3 	bl	8007c28 <_malloc_r>
 8009482:	6028      	str	r0, [r5, #0]
 8009484:	6128      	str	r0, [r5, #16]
 8009486:	b930      	cbnz	r0, 8009496 <_svfiprintf_r+0x32>
 8009488:	230c      	movs	r3, #12
 800948a:	603b      	str	r3, [r7, #0]
 800948c:	f04f 30ff 	mov.w	r0, #4294967295
 8009490:	b01d      	add	sp, #116	@ 0x74
 8009492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009496:	2340      	movs	r3, #64	@ 0x40
 8009498:	616b      	str	r3, [r5, #20]
 800949a:	2300      	movs	r3, #0
 800949c:	9309      	str	r3, [sp, #36]	@ 0x24
 800949e:	2320      	movs	r3, #32
 80094a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80094a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80094a8:	2330      	movs	r3, #48	@ 0x30
 80094aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009648 <_svfiprintf_r+0x1e4>
 80094ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80094b2:	f04f 0901 	mov.w	r9, #1
 80094b6:	4623      	mov	r3, r4
 80094b8:	469a      	mov	sl, r3
 80094ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094be:	b10a      	cbz	r2, 80094c4 <_svfiprintf_r+0x60>
 80094c0:	2a25      	cmp	r2, #37	@ 0x25
 80094c2:	d1f9      	bne.n	80094b8 <_svfiprintf_r+0x54>
 80094c4:	ebba 0b04 	subs.w	fp, sl, r4
 80094c8:	d00b      	beq.n	80094e2 <_svfiprintf_r+0x7e>
 80094ca:	465b      	mov	r3, fp
 80094cc:	4622      	mov	r2, r4
 80094ce:	4629      	mov	r1, r5
 80094d0:	4638      	mov	r0, r7
 80094d2:	f7ff ff6b 	bl	80093ac <__ssputs_r>
 80094d6:	3001      	adds	r0, #1
 80094d8:	f000 80a7 	beq.w	800962a <_svfiprintf_r+0x1c6>
 80094dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094de:	445a      	add	r2, fp
 80094e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80094e2:	f89a 3000 	ldrb.w	r3, [sl]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f000 809f 	beq.w	800962a <_svfiprintf_r+0x1c6>
 80094ec:	2300      	movs	r3, #0
 80094ee:	f04f 32ff 	mov.w	r2, #4294967295
 80094f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094f6:	f10a 0a01 	add.w	sl, sl, #1
 80094fa:	9304      	str	r3, [sp, #16]
 80094fc:	9307      	str	r3, [sp, #28]
 80094fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009502:	931a      	str	r3, [sp, #104]	@ 0x68
 8009504:	4654      	mov	r4, sl
 8009506:	2205      	movs	r2, #5
 8009508:	f814 1b01 	ldrb.w	r1, [r4], #1
 800950c:	484e      	ldr	r0, [pc, #312]	@ (8009648 <_svfiprintf_r+0x1e4>)
 800950e:	f7f6 fe5f 	bl	80001d0 <memchr>
 8009512:	9a04      	ldr	r2, [sp, #16]
 8009514:	b9d8      	cbnz	r0, 800954e <_svfiprintf_r+0xea>
 8009516:	06d0      	lsls	r0, r2, #27
 8009518:	bf44      	itt	mi
 800951a:	2320      	movmi	r3, #32
 800951c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009520:	0711      	lsls	r1, r2, #28
 8009522:	bf44      	itt	mi
 8009524:	232b      	movmi	r3, #43	@ 0x2b
 8009526:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800952a:	f89a 3000 	ldrb.w	r3, [sl]
 800952e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009530:	d015      	beq.n	800955e <_svfiprintf_r+0xfa>
 8009532:	9a07      	ldr	r2, [sp, #28]
 8009534:	4654      	mov	r4, sl
 8009536:	2000      	movs	r0, #0
 8009538:	f04f 0c0a 	mov.w	ip, #10
 800953c:	4621      	mov	r1, r4
 800953e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009542:	3b30      	subs	r3, #48	@ 0x30
 8009544:	2b09      	cmp	r3, #9
 8009546:	d94b      	bls.n	80095e0 <_svfiprintf_r+0x17c>
 8009548:	b1b0      	cbz	r0, 8009578 <_svfiprintf_r+0x114>
 800954a:	9207      	str	r2, [sp, #28]
 800954c:	e014      	b.n	8009578 <_svfiprintf_r+0x114>
 800954e:	eba0 0308 	sub.w	r3, r0, r8
 8009552:	fa09 f303 	lsl.w	r3, r9, r3
 8009556:	4313      	orrs	r3, r2
 8009558:	9304      	str	r3, [sp, #16]
 800955a:	46a2      	mov	sl, r4
 800955c:	e7d2      	b.n	8009504 <_svfiprintf_r+0xa0>
 800955e:	9b03      	ldr	r3, [sp, #12]
 8009560:	1d19      	adds	r1, r3, #4
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	9103      	str	r1, [sp, #12]
 8009566:	2b00      	cmp	r3, #0
 8009568:	bfbb      	ittet	lt
 800956a:	425b      	neglt	r3, r3
 800956c:	f042 0202 	orrlt.w	r2, r2, #2
 8009570:	9307      	strge	r3, [sp, #28]
 8009572:	9307      	strlt	r3, [sp, #28]
 8009574:	bfb8      	it	lt
 8009576:	9204      	strlt	r2, [sp, #16]
 8009578:	7823      	ldrb	r3, [r4, #0]
 800957a:	2b2e      	cmp	r3, #46	@ 0x2e
 800957c:	d10a      	bne.n	8009594 <_svfiprintf_r+0x130>
 800957e:	7863      	ldrb	r3, [r4, #1]
 8009580:	2b2a      	cmp	r3, #42	@ 0x2a
 8009582:	d132      	bne.n	80095ea <_svfiprintf_r+0x186>
 8009584:	9b03      	ldr	r3, [sp, #12]
 8009586:	1d1a      	adds	r2, r3, #4
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	9203      	str	r2, [sp, #12]
 800958c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009590:	3402      	adds	r4, #2
 8009592:	9305      	str	r3, [sp, #20]
 8009594:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009658 <_svfiprintf_r+0x1f4>
 8009598:	7821      	ldrb	r1, [r4, #0]
 800959a:	2203      	movs	r2, #3
 800959c:	4650      	mov	r0, sl
 800959e:	f7f6 fe17 	bl	80001d0 <memchr>
 80095a2:	b138      	cbz	r0, 80095b4 <_svfiprintf_r+0x150>
 80095a4:	9b04      	ldr	r3, [sp, #16]
 80095a6:	eba0 000a 	sub.w	r0, r0, sl
 80095aa:	2240      	movs	r2, #64	@ 0x40
 80095ac:	4082      	lsls	r2, r0
 80095ae:	4313      	orrs	r3, r2
 80095b0:	3401      	adds	r4, #1
 80095b2:	9304      	str	r3, [sp, #16]
 80095b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095b8:	4824      	ldr	r0, [pc, #144]	@ (800964c <_svfiprintf_r+0x1e8>)
 80095ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80095be:	2206      	movs	r2, #6
 80095c0:	f7f6 fe06 	bl	80001d0 <memchr>
 80095c4:	2800      	cmp	r0, #0
 80095c6:	d036      	beq.n	8009636 <_svfiprintf_r+0x1d2>
 80095c8:	4b21      	ldr	r3, [pc, #132]	@ (8009650 <_svfiprintf_r+0x1ec>)
 80095ca:	bb1b      	cbnz	r3, 8009614 <_svfiprintf_r+0x1b0>
 80095cc:	9b03      	ldr	r3, [sp, #12]
 80095ce:	3307      	adds	r3, #7
 80095d0:	f023 0307 	bic.w	r3, r3, #7
 80095d4:	3308      	adds	r3, #8
 80095d6:	9303      	str	r3, [sp, #12]
 80095d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095da:	4433      	add	r3, r6
 80095dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80095de:	e76a      	b.n	80094b6 <_svfiprintf_r+0x52>
 80095e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80095e4:	460c      	mov	r4, r1
 80095e6:	2001      	movs	r0, #1
 80095e8:	e7a8      	b.n	800953c <_svfiprintf_r+0xd8>
 80095ea:	2300      	movs	r3, #0
 80095ec:	3401      	adds	r4, #1
 80095ee:	9305      	str	r3, [sp, #20]
 80095f0:	4619      	mov	r1, r3
 80095f2:	f04f 0c0a 	mov.w	ip, #10
 80095f6:	4620      	mov	r0, r4
 80095f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095fc:	3a30      	subs	r2, #48	@ 0x30
 80095fe:	2a09      	cmp	r2, #9
 8009600:	d903      	bls.n	800960a <_svfiprintf_r+0x1a6>
 8009602:	2b00      	cmp	r3, #0
 8009604:	d0c6      	beq.n	8009594 <_svfiprintf_r+0x130>
 8009606:	9105      	str	r1, [sp, #20]
 8009608:	e7c4      	b.n	8009594 <_svfiprintf_r+0x130>
 800960a:	fb0c 2101 	mla	r1, ip, r1, r2
 800960e:	4604      	mov	r4, r0
 8009610:	2301      	movs	r3, #1
 8009612:	e7f0      	b.n	80095f6 <_svfiprintf_r+0x192>
 8009614:	ab03      	add	r3, sp, #12
 8009616:	9300      	str	r3, [sp, #0]
 8009618:	462a      	mov	r2, r5
 800961a:	4b0e      	ldr	r3, [pc, #56]	@ (8009654 <_svfiprintf_r+0x1f0>)
 800961c:	a904      	add	r1, sp, #16
 800961e:	4638      	mov	r0, r7
 8009620:	f7fc fb5a 	bl	8005cd8 <_printf_float>
 8009624:	1c42      	adds	r2, r0, #1
 8009626:	4606      	mov	r6, r0
 8009628:	d1d6      	bne.n	80095d8 <_svfiprintf_r+0x174>
 800962a:	89ab      	ldrh	r3, [r5, #12]
 800962c:	065b      	lsls	r3, r3, #25
 800962e:	f53f af2d 	bmi.w	800948c <_svfiprintf_r+0x28>
 8009632:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009634:	e72c      	b.n	8009490 <_svfiprintf_r+0x2c>
 8009636:	ab03      	add	r3, sp, #12
 8009638:	9300      	str	r3, [sp, #0]
 800963a:	462a      	mov	r2, r5
 800963c:	4b05      	ldr	r3, [pc, #20]	@ (8009654 <_svfiprintf_r+0x1f0>)
 800963e:	a904      	add	r1, sp, #16
 8009640:	4638      	mov	r0, r7
 8009642:	f7fc fde1 	bl	8006208 <_printf_i>
 8009646:	e7ed      	b.n	8009624 <_svfiprintf_r+0x1c0>
 8009648:	0800b0d1 	.word	0x0800b0d1
 800964c:	0800b0db 	.word	0x0800b0db
 8009650:	08005cd9 	.word	0x08005cd9
 8009654:	080093ad 	.word	0x080093ad
 8009658:	0800b0d7 	.word	0x0800b0d7

0800965c <_sungetc_r>:
 800965c:	b538      	push	{r3, r4, r5, lr}
 800965e:	1c4b      	adds	r3, r1, #1
 8009660:	4614      	mov	r4, r2
 8009662:	d103      	bne.n	800966c <_sungetc_r+0x10>
 8009664:	f04f 35ff 	mov.w	r5, #4294967295
 8009668:	4628      	mov	r0, r5
 800966a:	bd38      	pop	{r3, r4, r5, pc}
 800966c:	8993      	ldrh	r3, [r2, #12]
 800966e:	f023 0320 	bic.w	r3, r3, #32
 8009672:	8193      	strh	r3, [r2, #12]
 8009674:	6853      	ldr	r3, [r2, #4]
 8009676:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009678:	b2cd      	uxtb	r5, r1
 800967a:	b18a      	cbz	r2, 80096a0 <_sungetc_r+0x44>
 800967c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800967e:	429a      	cmp	r2, r3
 8009680:	dd08      	ble.n	8009694 <_sungetc_r+0x38>
 8009682:	6823      	ldr	r3, [r4, #0]
 8009684:	1e5a      	subs	r2, r3, #1
 8009686:	6022      	str	r2, [r4, #0]
 8009688:	f803 5c01 	strb.w	r5, [r3, #-1]
 800968c:	6863      	ldr	r3, [r4, #4]
 800968e:	3301      	adds	r3, #1
 8009690:	6063      	str	r3, [r4, #4]
 8009692:	e7e9      	b.n	8009668 <_sungetc_r+0xc>
 8009694:	4621      	mov	r1, r4
 8009696:	f000 fd84 	bl	800a1a2 <__submore>
 800969a:	2800      	cmp	r0, #0
 800969c:	d0f1      	beq.n	8009682 <_sungetc_r+0x26>
 800969e:	e7e1      	b.n	8009664 <_sungetc_r+0x8>
 80096a0:	6921      	ldr	r1, [r4, #16]
 80096a2:	6822      	ldr	r2, [r4, #0]
 80096a4:	b141      	cbz	r1, 80096b8 <_sungetc_r+0x5c>
 80096a6:	4291      	cmp	r1, r2
 80096a8:	d206      	bcs.n	80096b8 <_sungetc_r+0x5c>
 80096aa:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80096ae:	42a9      	cmp	r1, r5
 80096b0:	d102      	bne.n	80096b8 <_sungetc_r+0x5c>
 80096b2:	3a01      	subs	r2, #1
 80096b4:	6022      	str	r2, [r4, #0]
 80096b6:	e7ea      	b.n	800968e <_sungetc_r+0x32>
 80096b8:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80096bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80096c2:	2303      	movs	r3, #3
 80096c4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80096c6:	4623      	mov	r3, r4
 80096c8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80096cc:	6023      	str	r3, [r4, #0]
 80096ce:	2301      	movs	r3, #1
 80096d0:	e7de      	b.n	8009690 <_sungetc_r+0x34>

080096d2 <__ssrefill_r>:
 80096d2:	b510      	push	{r4, lr}
 80096d4:	460c      	mov	r4, r1
 80096d6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80096d8:	b169      	cbz	r1, 80096f6 <__ssrefill_r+0x24>
 80096da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096de:	4299      	cmp	r1, r3
 80096e0:	d001      	beq.n	80096e6 <__ssrefill_r+0x14>
 80096e2:	f7fe fa2d 	bl	8007b40 <_free_r>
 80096e6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80096e8:	6063      	str	r3, [r4, #4]
 80096ea:	2000      	movs	r0, #0
 80096ec:	6360      	str	r0, [r4, #52]	@ 0x34
 80096ee:	b113      	cbz	r3, 80096f6 <__ssrefill_r+0x24>
 80096f0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80096f2:	6023      	str	r3, [r4, #0]
 80096f4:	bd10      	pop	{r4, pc}
 80096f6:	6923      	ldr	r3, [r4, #16]
 80096f8:	6023      	str	r3, [r4, #0]
 80096fa:	2300      	movs	r3, #0
 80096fc:	6063      	str	r3, [r4, #4]
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	f043 0320 	orr.w	r3, r3, #32
 8009704:	81a3      	strh	r3, [r4, #12]
 8009706:	f04f 30ff 	mov.w	r0, #4294967295
 800970a:	e7f3      	b.n	80096f4 <__ssrefill_r+0x22>

0800970c <__ssvfiscanf_r>:
 800970c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009710:	460c      	mov	r4, r1
 8009712:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8009716:	2100      	movs	r1, #0
 8009718:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800971c:	49a5      	ldr	r1, [pc, #660]	@ (80099b4 <__ssvfiscanf_r+0x2a8>)
 800971e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8009720:	f10d 0804 	add.w	r8, sp, #4
 8009724:	49a4      	ldr	r1, [pc, #656]	@ (80099b8 <__ssvfiscanf_r+0x2ac>)
 8009726:	4fa5      	ldr	r7, [pc, #660]	@ (80099bc <__ssvfiscanf_r+0x2b0>)
 8009728:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800972c:	4606      	mov	r6, r0
 800972e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8009730:	9300      	str	r3, [sp, #0]
 8009732:	7813      	ldrb	r3, [r2, #0]
 8009734:	2b00      	cmp	r3, #0
 8009736:	f000 8158 	beq.w	80099ea <__ssvfiscanf_r+0x2de>
 800973a:	5cf9      	ldrb	r1, [r7, r3]
 800973c:	f011 0108 	ands.w	r1, r1, #8
 8009740:	f102 0501 	add.w	r5, r2, #1
 8009744:	d019      	beq.n	800977a <__ssvfiscanf_r+0x6e>
 8009746:	6863      	ldr	r3, [r4, #4]
 8009748:	2b00      	cmp	r3, #0
 800974a:	dd0f      	ble.n	800976c <__ssvfiscanf_r+0x60>
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	781a      	ldrb	r2, [r3, #0]
 8009750:	5cba      	ldrb	r2, [r7, r2]
 8009752:	0712      	lsls	r2, r2, #28
 8009754:	d401      	bmi.n	800975a <__ssvfiscanf_r+0x4e>
 8009756:	462a      	mov	r2, r5
 8009758:	e7eb      	b.n	8009732 <__ssvfiscanf_r+0x26>
 800975a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800975c:	3201      	adds	r2, #1
 800975e:	9245      	str	r2, [sp, #276]	@ 0x114
 8009760:	6862      	ldr	r2, [r4, #4]
 8009762:	3301      	adds	r3, #1
 8009764:	3a01      	subs	r2, #1
 8009766:	6062      	str	r2, [r4, #4]
 8009768:	6023      	str	r3, [r4, #0]
 800976a:	e7ec      	b.n	8009746 <__ssvfiscanf_r+0x3a>
 800976c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800976e:	4621      	mov	r1, r4
 8009770:	4630      	mov	r0, r6
 8009772:	4798      	blx	r3
 8009774:	2800      	cmp	r0, #0
 8009776:	d0e9      	beq.n	800974c <__ssvfiscanf_r+0x40>
 8009778:	e7ed      	b.n	8009756 <__ssvfiscanf_r+0x4a>
 800977a:	2b25      	cmp	r3, #37	@ 0x25
 800977c:	d012      	beq.n	80097a4 <__ssvfiscanf_r+0x98>
 800977e:	4699      	mov	r9, r3
 8009780:	6863      	ldr	r3, [r4, #4]
 8009782:	2b00      	cmp	r3, #0
 8009784:	f340 8093 	ble.w	80098ae <__ssvfiscanf_r+0x1a2>
 8009788:	6822      	ldr	r2, [r4, #0]
 800978a:	7813      	ldrb	r3, [r2, #0]
 800978c:	454b      	cmp	r3, r9
 800978e:	f040 812c 	bne.w	80099ea <__ssvfiscanf_r+0x2de>
 8009792:	6863      	ldr	r3, [r4, #4]
 8009794:	3b01      	subs	r3, #1
 8009796:	6063      	str	r3, [r4, #4]
 8009798:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800979a:	3201      	adds	r2, #1
 800979c:	3301      	adds	r3, #1
 800979e:	6022      	str	r2, [r4, #0]
 80097a0:	9345      	str	r3, [sp, #276]	@ 0x114
 80097a2:	e7d8      	b.n	8009756 <__ssvfiscanf_r+0x4a>
 80097a4:	9141      	str	r1, [sp, #260]	@ 0x104
 80097a6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80097a8:	7853      	ldrb	r3, [r2, #1]
 80097aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80097ac:	bf02      	ittt	eq
 80097ae:	2310      	moveq	r3, #16
 80097b0:	1c95      	addeq	r5, r2, #2
 80097b2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80097b4:	220a      	movs	r2, #10
 80097b6:	46a9      	mov	r9, r5
 80097b8:	f819 1b01 	ldrb.w	r1, [r9], #1
 80097bc:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80097c0:	2b09      	cmp	r3, #9
 80097c2:	d91e      	bls.n	8009802 <__ssvfiscanf_r+0xf6>
 80097c4:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 80099c0 <__ssvfiscanf_r+0x2b4>
 80097c8:	2203      	movs	r2, #3
 80097ca:	4650      	mov	r0, sl
 80097cc:	f7f6 fd00 	bl	80001d0 <memchr>
 80097d0:	b138      	cbz	r0, 80097e2 <__ssvfiscanf_r+0xd6>
 80097d2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80097d4:	eba0 000a 	sub.w	r0, r0, sl
 80097d8:	2301      	movs	r3, #1
 80097da:	4083      	lsls	r3, r0
 80097dc:	4313      	orrs	r3, r2
 80097de:	9341      	str	r3, [sp, #260]	@ 0x104
 80097e0:	464d      	mov	r5, r9
 80097e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80097e6:	2b78      	cmp	r3, #120	@ 0x78
 80097e8:	d806      	bhi.n	80097f8 <__ssvfiscanf_r+0xec>
 80097ea:	2b57      	cmp	r3, #87	@ 0x57
 80097ec:	d810      	bhi.n	8009810 <__ssvfiscanf_r+0x104>
 80097ee:	2b25      	cmp	r3, #37	@ 0x25
 80097f0:	d0c5      	beq.n	800977e <__ssvfiscanf_r+0x72>
 80097f2:	d857      	bhi.n	80098a4 <__ssvfiscanf_r+0x198>
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d065      	beq.n	80098c4 <__ssvfiscanf_r+0x1b8>
 80097f8:	2303      	movs	r3, #3
 80097fa:	9347      	str	r3, [sp, #284]	@ 0x11c
 80097fc:	230a      	movs	r3, #10
 80097fe:	9342      	str	r3, [sp, #264]	@ 0x108
 8009800:	e078      	b.n	80098f4 <__ssvfiscanf_r+0x1e8>
 8009802:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8009804:	fb02 1103 	mla	r1, r2, r3, r1
 8009808:	3930      	subs	r1, #48	@ 0x30
 800980a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800980c:	464d      	mov	r5, r9
 800980e:	e7d2      	b.n	80097b6 <__ssvfiscanf_r+0xaa>
 8009810:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8009814:	2a20      	cmp	r2, #32
 8009816:	d8ef      	bhi.n	80097f8 <__ssvfiscanf_r+0xec>
 8009818:	a101      	add	r1, pc, #4	@ (adr r1, 8009820 <__ssvfiscanf_r+0x114>)
 800981a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800981e:	bf00      	nop
 8009820:	080098d3 	.word	0x080098d3
 8009824:	080097f9 	.word	0x080097f9
 8009828:	080097f9 	.word	0x080097f9
 800982c:	0800992d 	.word	0x0800992d
 8009830:	080097f9 	.word	0x080097f9
 8009834:	080097f9 	.word	0x080097f9
 8009838:	080097f9 	.word	0x080097f9
 800983c:	080097f9 	.word	0x080097f9
 8009840:	080097f9 	.word	0x080097f9
 8009844:	080097f9 	.word	0x080097f9
 8009848:	080097f9 	.word	0x080097f9
 800984c:	08009943 	.word	0x08009943
 8009850:	08009929 	.word	0x08009929
 8009854:	080098ab 	.word	0x080098ab
 8009858:	080098ab 	.word	0x080098ab
 800985c:	080098ab 	.word	0x080098ab
 8009860:	080097f9 	.word	0x080097f9
 8009864:	080098e5 	.word	0x080098e5
 8009868:	080097f9 	.word	0x080097f9
 800986c:	080097f9 	.word	0x080097f9
 8009870:	080097f9 	.word	0x080097f9
 8009874:	080097f9 	.word	0x080097f9
 8009878:	08009953 	.word	0x08009953
 800987c:	080098ed 	.word	0x080098ed
 8009880:	080098cb 	.word	0x080098cb
 8009884:	080097f9 	.word	0x080097f9
 8009888:	080097f9 	.word	0x080097f9
 800988c:	0800994f 	.word	0x0800994f
 8009890:	080097f9 	.word	0x080097f9
 8009894:	08009929 	.word	0x08009929
 8009898:	080097f9 	.word	0x080097f9
 800989c:	080097f9 	.word	0x080097f9
 80098a0:	080098d3 	.word	0x080098d3
 80098a4:	3b45      	subs	r3, #69	@ 0x45
 80098a6:	2b02      	cmp	r3, #2
 80098a8:	d8a6      	bhi.n	80097f8 <__ssvfiscanf_r+0xec>
 80098aa:	2305      	movs	r3, #5
 80098ac:	e021      	b.n	80098f2 <__ssvfiscanf_r+0x1e6>
 80098ae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80098b0:	4621      	mov	r1, r4
 80098b2:	4630      	mov	r0, r6
 80098b4:	4798      	blx	r3
 80098b6:	2800      	cmp	r0, #0
 80098b8:	f43f af66 	beq.w	8009788 <__ssvfiscanf_r+0x7c>
 80098bc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80098be:	2800      	cmp	r0, #0
 80098c0:	f040 808b 	bne.w	80099da <__ssvfiscanf_r+0x2ce>
 80098c4:	f04f 30ff 	mov.w	r0, #4294967295
 80098c8:	e08b      	b.n	80099e2 <__ssvfiscanf_r+0x2d6>
 80098ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80098cc:	f042 0220 	orr.w	r2, r2, #32
 80098d0:	9241      	str	r2, [sp, #260]	@ 0x104
 80098d2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80098d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80098d8:	9241      	str	r2, [sp, #260]	@ 0x104
 80098da:	2210      	movs	r2, #16
 80098dc:	2b6e      	cmp	r3, #110	@ 0x6e
 80098de:	9242      	str	r2, [sp, #264]	@ 0x108
 80098e0:	d902      	bls.n	80098e8 <__ssvfiscanf_r+0x1dc>
 80098e2:	e005      	b.n	80098f0 <__ssvfiscanf_r+0x1e4>
 80098e4:	2300      	movs	r3, #0
 80098e6:	9342      	str	r3, [sp, #264]	@ 0x108
 80098e8:	2303      	movs	r3, #3
 80098ea:	e002      	b.n	80098f2 <__ssvfiscanf_r+0x1e6>
 80098ec:	2308      	movs	r3, #8
 80098ee:	9342      	str	r3, [sp, #264]	@ 0x108
 80098f0:	2304      	movs	r3, #4
 80098f2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80098f4:	6863      	ldr	r3, [r4, #4]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	dd39      	ble.n	800996e <__ssvfiscanf_r+0x262>
 80098fa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80098fc:	0659      	lsls	r1, r3, #25
 80098fe:	d404      	bmi.n	800990a <__ssvfiscanf_r+0x1fe>
 8009900:	6823      	ldr	r3, [r4, #0]
 8009902:	781a      	ldrb	r2, [r3, #0]
 8009904:	5cba      	ldrb	r2, [r7, r2]
 8009906:	0712      	lsls	r2, r2, #28
 8009908:	d438      	bmi.n	800997c <__ssvfiscanf_r+0x270>
 800990a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800990c:	2b02      	cmp	r3, #2
 800990e:	dc47      	bgt.n	80099a0 <__ssvfiscanf_r+0x294>
 8009910:	466b      	mov	r3, sp
 8009912:	4622      	mov	r2, r4
 8009914:	a941      	add	r1, sp, #260	@ 0x104
 8009916:	4630      	mov	r0, r6
 8009918:	f000 f9ae 	bl	8009c78 <_scanf_chars>
 800991c:	2801      	cmp	r0, #1
 800991e:	d064      	beq.n	80099ea <__ssvfiscanf_r+0x2de>
 8009920:	2802      	cmp	r0, #2
 8009922:	f47f af18 	bne.w	8009756 <__ssvfiscanf_r+0x4a>
 8009926:	e7c9      	b.n	80098bc <__ssvfiscanf_r+0x1b0>
 8009928:	220a      	movs	r2, #10
 800992a:	e7d7      	b.n	80098dc <__ssvfiscanf_r+0x1d0>
 800992c:	4629      	mov	r1, r5
 800992e:	4640      	mov	r0, r8
 8009930:	f000 fbfe 	bl	800a130 <__sccl>
 8009934:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800993a:	9341      	str	r3, [sp, #260]	@ 0x104
 800993c:	4605      	mov	r5, r0
 800993e:	2301      	movs	r3, #1
 8009940:	e7d7      	b.n	80098f2 <__ssvfiscanf_r+0x1e6>
 8009942:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009944:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009948:	9341      	str	r3, [sp, #260]	@ 0x104
 800994a:	2300      	movs	r3, #0
 800994c:	e7d1      	b.n	80098f2 <__ssvfiscanf_r+0x1e6>
 800994e:	2302      	movs	r3, #2
 8009950:	e7cf      	b.n	80098f2 <__ssvfiscanf_r+0x1e6>
 8009952:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8009954:	06c3      	lsls	r3, r0, #27
 8009956:	f53f aefe 	bmi.w	8009756 <__ssvfiscanf_r+0x4a>
 800995a:	9b00      	ldr	r3, [sp, #0]
 800995c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800995e:	1d19      	adds	r1, r3, #4
 8009960:	9100      	str	r1, [sp, #0]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	07c0      	lsls	r0, r0, #31
 8009966:	bf4c      	ite	mi
 8009968:	801a      	strhmi	r2, [r3, #0]
 800996a:	601a      	strpl	r2, [r3, #0]
 800996c:	e6f3      	b.n	8009756 <__ssvfiscanf_r+0x4a>
 800996e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009970:	4621      	mov	r1, r4
 8009972:	4630      	mov	r0, r6
 8009974:	4798      	blx	r3
 8009976:	2800      	cmp	r0, #0
 8009978:	d0bf      	beq.n	80098fa <__ssvfiscanf_r+0x1ee>
 800997a:	e79f      	b.n	80098bc <__ssvfiscanf_r+0x1b0>
 800997c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800997e:	3201      	adds	r2, #1
 8009980:	9245      	str	r2, [sp, #276]	@ 0x114
 8009982:	6862      	ldr	r2, [r4, #4]
 8009984:	3a01      	subs	r2, #1
 8009986:	2a00      	cmp	r2, #0
 8009988:	6062      	str	r2, [r4, #4]
 800998a:	dd02      	ble.n	8009992 <__ssvfiscanf_r+0x286>
 800998c:	3301      	adds	r3, #1
 800998e:	6023      	str	r3, [r4, #0]
 8009990:	e7b6      	b.n	8009900 <__ssvfiscanf_r+0x1f4>
 8009992:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009994:	4621      	mov	r1, r4
 8009996:	4630      	mov	r0, r6
 8009998:	4798      	blx	r3
 800999a:	2800      	cmp	r0, #0
 800999c:	d0b0      	beq.n	8009900 <__ssvfiscanf_r+0x1f4>
 800999e:	e78d      	b.n	80098bc <__ssvfiscanf_r+0x1b0>
 80099a0:	2b04      	cmp	r3, #4
 80099a2:	dc0f      	bgt.n	80099c4 <__ssvfiscanf_r+0x2b8>
 80099a4:	466b      	mov	r3, sp
 80099a6:	4622      	mov	r2, r4
 80099a8:	a941      	add	r1, sp, #260	@ 0x104
 80099aa:	4630      	mov	r0, r6
 80099ac:	f000 f9be 	bl	8009d2c <_scanf_i>
 80099b0:	e7b4      	b.n	800991c <__ssvfiscanf_r+0x210>
 80099b2:	bf00      	nop
 80099b4:	0800965d 	.word	0x0800965d
 80099b8:	080096d3 	.word	0x080096d3
 80099bc:	0800afd1 	.word	0x0800afd1
 80099c0:	0800b0d7 	.word	0x0800b0d7
 80099c4:	4b0a      	ldr	r3, [pc, #40]	@ (80099f0 <__ssvfiscanf_r+0x2e4>)
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	f43f aec5 	beq.w	8009756 <__ssvfiscanf_r+0x4a>
 80099cc:	466b      	mov	r3, sp
 80099ce:	4622      	mov	r2, r4
 80099d0:	a941      	add	r1, sp, #260	@ 0x104
 80099d2:	4630      	mov	r0, r6
 80099d4:	f7fc fd38 	bl	8006448 <_scanf_float>
 80099d8:	e7a0      	b.n	800991c <__ssvfiscanf_r+0x210>
 80099da:	89a3      	ldrh	r3, [r4, #12]
 80099dc:	065b      	lsls	r3, r3, #25
 80099de:	f53f af71 	bmi.w	80098c4 <__ssvfiscanf_r+0x1b8>
 80099e2:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80099e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099ea:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80099ec:	e7f9      	b.n	80099e2 <__ssvfiscanf_r+0x2d6>
 80099ee:	bf00      	nop
 80099f0:	08006449 	.word	0x08006449

080099f4 <__sfputc_r>:
 80099f4:	6893      	ldr	r3, [r2, #8]
 80099f6:	3b01      	subs	r3, #1
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	b410      	push	{r4}
 80099fc:	6093      	str	r3, [r2, #8]
 80099fe:	da08      	bge.n	8009a12 <__sfputc_r+0x1e>
 8009a00:	6994      	ldr	r4, [r2, #24]
 8009a02:	42a3      	cmp	r3, r4
 8009a04:	db01      	blt.n	8009a0a <__sfputc_r+0x16>
 8009a06:	290a      	cmp	r1, #10
 8009a08:	d103      	bne.n	8009a12 <__sfputc_r+0x1e>
 8009a0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a0e:	f7fd b8f0 	b.w	8006bf2 <__swbuf_r>
 8009a12:	6813      	ldr	r3, [r2, #0]
 8009a14:	1c58      	adds	r0, r3, #1
 8009a16:	6010      	str	r0, [r2, #0]
 8009a18:	7019      	strb	r1, [r3, #0]
 8009a1a:	4608      	mov	r0, r1
 8009a1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a20:	4770      	bx	lr

08009a22 <__sfputs_r>:
 8009a22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a24:	4606      	mov	r6, r0
 8009a26:	460f      	mov	r7, r1
 8009a28:	4614      	mov	r4, r2
 8009a2a:	18d5      	adds	r5, r2, r3
 8009a2c:	42ac      	cmp	r4, r5
 8009a2e:	d101      	bne.n	8009a34 <__sfputs_r+0x12>
 8009a30:	2000      	movs	r0, #0
 8009a32:	e007      	b.n	8009a44 <__sfputs_r+0x22>
 8009a34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a38:	463a      	mov	r2, r7
 8009a3a:	4630      	mov	r0, r6
 8009a3c:	f7ff ffda 	bl	80099f4 <__sfputc_r>
 8009a40:	1c43      	adds	r3, r0, #1
 8009a42:	d1f3      	bne.n	8009a2c <__sfputs_r+0xa>
 8009a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a48 <_vfiprintf_r>:
 8009a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a4c:	460d      	mov	r5, r1
 8009a4e:	b09d      	sub	sp, #116	@ 0x74
 8009a50:	4614      	mov	r4, r2
 8009a52:	4698      	mov	r8, r3
 8009a54:	4606      	mov	r6, r0
 8009a56:	b118      	cbz	r0, 8009a60 <_vfiprintf_r+0x18>
 8009a58:	6a03      	ldr	r3, [r0, #32]
 8009a5a:	b90b      	cbnz	r3, 8009a60 <_vfiprintf_r+0x18>
 8009a5c:	f7fc ff94 	bl	8006988 <__sinit>
 8009a60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a62:	07d9      	lsls	r1, r3, #31
 8009a64:	d405      	bmi.n	8009a72 <_vfiprintf_r+0x2a>
 8009a66:	89ab      	ldrh	r3, [r5, #12]
 8009a68:	059a      	lsls	r2, r3, #22
 8009a6a:	d402      	bmi.n	8009a72 <_vfiprintf_r+0x2a>
 8009a6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a6e:	f7fd fa08 	bl	8006e82 <__retarget_lock_acquire_recursive>
 8009a72:	89ab      	ldrh	r3, [r5, #12]
 8009a74:	071b      	lsls	r3, r3, #28
 8009a76:	d501      	bpl.n	8009a7c <_vfiprintf_r+0x34>
 8009a78:	692b      	ldr	r3, [r5, #16]
 8009a7a:	b99b      	cbnz	r3, 8009aa4 <_vfiprintf_r+0x5c>
 8009a7c:	4629      	mov	r1, r5
 8009a7e:	4630      	mov	r0, r6
 8009a80:	f7fd f8f6 	bl	8006c70 <__swsetup_r>
 8009a84:	b170      	cbz	r0, 8009aa4 <_vfiprintf_r+0x5c>
 8009a86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a88:	07dc      	lsls	r4, r3, #31
 8009a8a:	d504      	bpl.n	8009a96 <_vfiprintf_r+0x4e>
 8009a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a90:	b01d      	add	sp, #116	@ 0x74
 8009a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a96:	89ab      	ldrh	r3, [r5, #12]
 8009a98:	0598      	lsls	r0, r3, #22
 8009a9a:	d4f7      	bmi.n	8009a8c <_vfiprintf_r+0x44>
 8009a9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a9e:	f7fd f9f1 	bl	8006e84 <__retarget_lock_release_recursive>
 8009aa2:	e7f3      	b.n	8009a8c <_vfiprintf_r+0x44>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aa8:	2320      	movs	r3, #32
 8009aaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009aae:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ab2:	2330      	movs	r3, #48	@ 0x30
 8009ab4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c64 <_vfiprintf_r+0x21c>
 8009ab8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009abc:	f04f 0901 	mov.w	r9, #1
 8009ac0:	4623      	mov	r3, r4
 8009ac2:	469a      	mov	sl, r3
 8009ac4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ac8:	b10a      	cbz	r2, 8009ace <_vfiprintf_r+0x86>
 8009aca:	2a25      	cmp	r2, #37	@ 0x25
 8009acc:	d1f9      	bne.n	8009ac2 <_vfiprintf_r+0x7a>
 8009ace:	ebba 0b04 	subs.w	fp, sl, r4
 8009ad2:	d00b      	beq.n	8009aec <_vfiprintf_r+0xa4>
 8009ad4:	465b      	mov	r3, fp
 8009ad6:	4622      	mov	r2, r4
 8009ad8:	4629      	mov	r1, r5
 8009ada:	4630      	mov	r0, r6
 8009adc:	f7ff ffa1 	bl	8009a22 <__sfputs_r>
 8009ae0:	3001      	adds	r0, #1
 8009ae2:	f000 80a7 	beq.w	8009c34 <_vfiprintf_r+0x1ec>
 8009ae6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ae8:	445a      	add	r2, fp
 8009aea:	9209      	str	r2, [sp, #36]	@ 0x24
 8009aec:	f89a 3000 	ldrb.w	r3, [sl]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	f000 809f 	beq.w	8009c34 <_vfiprintf_r+0x1ec>
 8009af6:	2300      	movs	r3, #0
 8009af8:	f04f 32ff 	mov.w	r2, #4294967295
 8009afc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b00:	f10a 0a01 	add.w	sl, sl, #1
 8009b04:	9304      	str	r3, [sp, #16]
 8009b06:	9307      	str	r3, [sp, #28]
 8009b08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b0e:	4654      	mov	r4, sl
 8009b10:	2205      	movs	r2, #5
 8009b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b16:	4853      	ldr	r0, [pc, #332]	@ (8009c64 <_vfiprintf_r+0x21c>)
 8009b18:	f7f6 fb5a 	bl	80001d0 <memchr>
 8009b1c:	9a04      	ldr	r2, [sp, #16]
 8009b1e:	b9d8      	cbnz	r0, 8009b58 <_vfiprintf_r+0x110>
 8009b20:	06d1      	lsls	r1, r2, #27
 8009b22:	bf44      	itt	mi
 8009b24:	2320      	movmi	r3, #32
 8009b26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b2a:	0713      	lsls	r3, r2, #28
 8009b2c:	bf44      	itt	mi
 8009b2e:	232b      	movmi	r3, #43	@ 0x2b
 8009b30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b34:	f89a 3000 	ldrb.w	r3, [sl]
 8009b38:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b3a:	d015      	beq.n	8009b68 <_vfiprintf_r+0x120>
 8009b3c:	9a07      	ldr	r2, [sp, #28]
 8009b3e:	4654      	mov	r4, sl
 8009b40:	2000      	movs	r0, #0
 8009b42:	f04f 0c0a 	mov.w	ip, #10
 8009b46:	4621      	mov	r1, r4
 8009b48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b4c:	3b30      	subs	r3, #48	@ 0x30
 8009b4e:	2b09      	cmp	r3, #9
 8009b50:	d94b      	bls.n	8009bea <_vfiprintf_r+0x1a2>
 8009b52:	b1b0      	cbz	r0, 8009b82 <_vfiprintf_r+0x13a>
 8009b54:	9207      	str	r2, [sp, #28]
 8009b56:	e014      	b.n	8009b82 <_vfiprintf_r+0x13a>
 8009b58:	eba0 0308 	sub.w	r3, r0, r8
 8009b5c:	fa09 f303 	lsl.w	r3, r9, r3
 8009b60:	4313      	orrs	r3, r2
 8009b62:	9304      	str	r3, [sp, #16]
 8009b64:	46a2      	mov	sl, r4
 8009b66:	e7d2      	b.n	8009b0e <_vfiprintf_r+0xc6>
 8009b68:	9b03      	ldr	r3, [sp, #12]
 8009b6a:	1d19      	adds	r1, r3, #4
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	9103      	str	r1, [sp, #12]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	bfbb      	ittet	lt
 8009b74:	425b      	neglt	r3, r3
 8009b76:	f042 0202 	orrlt.w	r2, r2, #2
 8009b7a:	9307      	strge	r3, [sp, #28]
 8009b7c:	9307      	strlt	r3, [sp, #28]
 8009b7e:	bfb8      	it	lt
 8009b80:	9204      	strlt	r2, [sp, #16]
 8009b82:	7823      	ldrb	r3, [r4, #0]
 8009b84:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b86:	d10a      	bne.n	8009b9e <_vfiprintf_r+0x156>
 8009b88:	7863      	ldrb	r3, [r4, #1]
 8009b8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b8c:	d132      	bne.n	8009bf4 <_vfiprintf_r+0x1ac>
 8009b8e:	9b03      	ldr	r3, [sp, #12]
 8009b90:	1d1a      	adds	r2, r3, #4
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	9203      	str	r2, [sp, #12]
 8009b96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b9a:	3402      	adds	r4, #2
 8009b9c:	9305      	str	r3, [sp, #20]
 8009b9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c74 <_vfiprintf_r+0x22c>
 8009ba2:	7821      	ldrb	r1, [r4, #0]
 8009ba4:	2203      	movs	r2, #3
 8009ba6:	4650      	mov	r0, sl
 8009ba8:	f7f6 fb12 	bl	80001d0 <memchr>
 8009bac:	b138      	cbz	r0, 8009bbe <_vfiprintf_r+0x176>
 8009bae:	9b04      	ldr	r3, [sp, #16]
 8009bb0:	eba0 000a 	sub.w	r0, r0, sl
 8009bb4:	2240      	movs	r2, #64	@ 0x40
 8009bb6:	4082      	lsls	r2, r0
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	3401      	adds	r4, #1
 8009bbc:	9304      	str	r3, [sp, #16]
 8009bbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bc2:	4829      	ldr	r0, [pc, #164]	@ (8009c68 <_vfiprintf_r+0x220>)
 8009bc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bc8:	2206      	movs	r2, #6
 8009bca:	f7f6 fb01 	bl	80001d0 <memchr>
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	d03f      	beq.n	8009c52 <_vfiprintf_r+0x20a>
 8009bd2:	4b26      	ldr	r3, [pc, #152]	@ (8009c6c <_vfiprintf_r+0x224>)
 8009bd4:	bb1b      	cbnz	r3, 8009c1e <_vfiprintf_r+0x1d6>
 8009bd6:	9b03      	ldr	r3, [sp, #12]
 8009bd8:	3307      	adds	r3, #7
 8009bda:	f023 0307 	bic.w	r3, r3, #7
 8009bde:	3308      	adds	r3, #8
 8009be0:	9303      	str	r3, [sp, #12]
 8009be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009be4:	443b      	add	r3, r7
 8009be6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009be8:	e76a      	b.n	8009ac0 <_vfiprintf_r+0x78>
 8009bea:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bee:	460c      	mov	r4, r1
 8009bf0:	2001      	movs	r0, #1
 8009bf2:	e7a8      	b.n	8009b46 <_vfiprintf_r+0xfe>
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	3401      	adds	r4, #1
 8009bf8:	9305      	str	r3, [sp, #20]
 8009bfa:	4619      	mov	r1, r3
 8009bfc:	f04f 0c0a 	mov.w	ip, #10
 8009c00:	4620      	mov	r0, r4
 8009c02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c06:	3a30      	subs	r2, #48	@ 0x30
 8009c08:	2a09      	cmp	r2, #9
 8009c0a:	d903      	bls.n	8009c14 <_vfiprintf_r+0x1cc>
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d0c6      	beq.n	8009b9e <_vfiprintf_r+0x156>
 8009c10:	9105      	str	r1, [sp, #20]
 8009c12:	e7c4      	b.n	8009b9e <_vfiprintf_r+0x156>
 8009c14:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c18:	4604      	mov	r4, r0
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	e7f0      	b.n	8009c00 <_vfiprintf_r+0x1b8>
 8009c1e:	ab03      	add	r3, sp, #12
 8009c20:	9300      	str	r3, [sp, #0]
 8009c22:	462a      	mov	r2, r5
 8009c24:	4b12      	ldr	r3, [pc, #72]	@ (8009c70 <_vfiprintf_r+0x228>)
 8009c26:	a904      	add	r1, sp, #16
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f7fc f855 	bl	8005cd8 <_printf_float>
 8009c2e:	4607      	mov	r7, r0
 8009c30:	1c78      	adds	r0, r7, #1
 8009c32:	d1d6      	bne.n	8009be2 <_vfiprintf_r+0x19a>
 8009c34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c36:	07d9      	lsls	r1, r3, #31
 8009c38:	d405      	bmi.n	8009c46 <_vfiprintf_r+0x1fe>
 8009c3a:	89ab      	ldrh	r3, [r5, #12]
 8009c3c:	059a      	lsls	r2, r3, #22
 8009c3e:	d402      	bmi.n	8009c46 <_vfiprintf_r+0x1fe>
 8009c40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c42:	f7fd f91f 	bl	8006e84 <__retarget_lock_release_recursive>
 8009c46:	89ab      	ldrh	r3, [r5, #12]
 8009c48:	065b      	lsls	r3, r3, #25
 8009c4a:	f53f af1f 	bmi.w	8009a8c <_vfiprintf_r+0x44>
 8009c4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c50:	e71e      	b.n	8009a90 <_vfiprintf_r+0x48>
 8009c52:	ab03      	add	r3, sp, #12
 8009c54:	9300      	str	r3, [sp, #0]
 8009c56:	462a      	mov	r2, r5
 8009c58:	4b05      	ldr	r3, [pc, #20]	@ (8009c70 <_vfiprintf_r+0x228>)
 8009c5a:	a904      	add	r1, sp, #16
 8009c5c:	4630      	mov	r0, r6
 8009c5e:	f7fc fad3 	bl	8006208 <_printf_i>
 8009c62:	e7e4      	b.n	8009c2e <_vfiprintf_r+0x1e6>
 8009c64:	0800b0d1 	.word	0x0800b0d1
 8009c68:	0800b0db 	.word	0x0800b0db
 8009c6c:	08005cd9 	.word	0x08005cd9
 8009c70:	08009a23 	.word	0x08009a23
 8009c74:	0800b0d7 	.word	0x0800b0d7

08009c78 <_scanf_chars>:
 8009c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c7c:	4615      	mov	r5, r2
 8009c7e:	688a      	ldr	r2, [r1, #8]
 8009c80:	4680      	mov	r8, r0
 8009c82:	460c      	mov	r4, r1
 8009c84:	b932      	cbnz	r2, 8009c94 <_scanf_chars+0x1c>
 8009c86:	698a      	ldr	r2, [r1, #24]
 8009c88:	2a00      	cmp	r2, #0
 8009c8a:	bf14      	ite	ne
 8009c8c:	f04f 32ff 	movne.w	r2, #4294967295
 8009c90:	2201      	moveq	r2, #1
 8009c92:	608a      	str	r2, [r1, #8]
 8009c94:	6822      	ldr	r2, [r4, #0]
 8009c96:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8009d28 <_scanf_chars+0xb0>
 8009c9a:	06d1      	lsls	r1, r2, #27
 8009c9c:	bf5f      	itttt	pl
 8009c9e:	681a      	ldrpl	r2, [r3, #0]
 8009ca0:	1d11      	addpl	r1, r2, #4
 8009ca2:	6019      	strpl	r1, [r3, #0]
 8009ca4:	6816      	ldrpl	r6, [r2, #0]
 8009ca6:	2700      	movs	r7, #0
 8009ca8:	69a0      	ldr	r0, [r4, #24]
 8009caa:	b188      	cbz	r0, 8009cd0 <_scanf_chars+0x58>
 8009cac:	2801      	cmp	r0, #1
 8009cae:	d107      	bne.n	8009cc0 <_scanf_chars+0x48>
 8009cb0:	682b      	ldr	r3, [r5, #0]
 8009cb2:	781a      	ldrb	r2, [r3, #0]
 8009cb4:	6963      	ldr	r3, [r4, #20]
 8009cb6:	5c9b      	ldrb	r3, [r3, r2]
 8009cb8:	b953      	cbnz	r3, 8009cd0 <_scanf_chars+0x58>
 8009cba:	2f00      	cmp	r7, #0
 8009cbc:	d031      	beq.n	8009d22 <_scanf_chars+0xaa>
 8009cbe:	e022      	b.n	8009d06 <_scanf_chars+0x8e>
 8009cc0:	2802      	cmp	r0, #2
 8009cc2:	d120      	bne.n	8009d06 <_scanf_chars+0x8e>
 8009cc4:	682b      	ldr	r3, [r5, #0]
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8009ccc:	071b      	lsls	r3, r3, #28
 8009cce:	d41a      	bmi.n	8009d06 <_scanf_chars+0x8e>
 8009cd0:	6823      	ldr	r3, [r4, #0]
 8009cd2:	06da      	lsls	r2, r3, #27
 8009cd4:	bf5e      	ittt	pl
 8009cd6:	682b      	ldrpl	r3, [r5, #0]
 8009cd8:	781b      	ldrbpl	r3, [r3, #0]
 8009cda:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009cde:	682a      	ldr	r2, [r5, #0]
 8009ce0:	686b      	ldr	r3, [r5, #4]
 8009ce2:	3201      	adds	r2, #1
 8009ce4:	602a      	str	r2, [r5, #0]
 8009ce6:	68a2      	ldr	r2, [r4, #8]
 8009ce8:	3b01      	subs	r3, #1
 8009cea:	3a01      	subs	r2, #1
 8009cec:	606b      	str	r3, [r5, #4]
 8009cee:	3701      	adds	r7, #1
 8009cf0:	60a2      	str	r2, [r4, #8]
 8009cf2:	b142      	cbz	r2, 8009d06 <_scanf_chars+0x8e>
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	dcd7      	bgt.n	8009ca8 <_scanf_chars+0x30>
 8009cf8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009cfc:	4629      	mov	r1, r5
 8009cfe:	4640      	mov	r0, r8
 8009d00:	4798      	blx	r3
 8009d02:	2800      	cmp	r0, #0
 8009d04:	d0d0      	beq.n	8009ca8 <_scanf_chars+0x30>
 8009d06:	6823      	ldr	r3, [r4, #0]
 8009d08:	f013 0310 	ands.w	r3, r3, #16
 8009d0c:	d105      	bne.n	8009d1a <_scanf_chars+0xa2>
 8009d0e:	68e2      	ldr	r2, [r4, #12]
 8009d10:	3201      	adds	r2, #1
 8009d12:	60e2      	str	r2, [r4, #12]
 8009d14:	69a2      	ldr	r2, [r4, #24]
 8009d16:	b102      	cbz	r2, 8009d1a <_scanf_chars+0xa2>
 8009d18:	7033      	strb	r3, [r6, #0]
 8009d1a:	6923      	ldr	r3, [r4, #16]
 8009d1c:	443b      	add	r3, r7
 8009d1e:	6123      	str	r3, [r4, #16]
 8009d20:	2000      	movs	r0, #0
 8009d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d26:	bf00      	nop
 8009d28:	0800afd1 	.word	0x0800afd1

08009d2c <_scanf_i>:
 8009d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d30:	4698      	mov	r8, r3
 8009d32:	4b74      	ldr	r3, [pc, #464]	@ (8009f04 <_scanf_i+0x1d8>)
 8009d34:	460c      	mov	r4, r1
 8009d36:	4682      	mov	sl, r0
 8009d38:	4616      	mov	r6, r2
 8009d3a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d3e:	b087      	sub	sp, #28
 8009d40:	ab03      	add	r3, sp, #12
 8009d42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009d46:	4b70      	ldr	r3, [pc, #448]	@ (8009f08 <_scanf_i+0x1dc>)
 8009d48:	69a1      	ldr	r1, [r4, #24]
 8009d4a:	4a70      	ldr	r2, [pc, #448]	@ (8009f0c <_scanf_i+0x1e0>)
 8009d4c:	2903      	cmp	r1, #3
 8009d4e:	bf08      	it	eq
 8009d50:	461a      	moveq	r2, r3
 8009d52:	68a3      	ldr	r3, [r4, #8]
 8009d54:	9201      	str	r2, [sp, #4]
 8009d56:	1e5a      	subs	r2, r3, #1
 8009d58:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009d5c:	bf88      	it	hi
 8009d5e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009d62:	4627      	mov	r7, r4
 8009d64:	bf82      	ittt	hi
 8009d66:	eb03 0905 	addhi.w	r9, r3, r5
 8009d6a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009d6e:	60a3      	strhi	r3, [r4, #8]
 8009d70:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009d74:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8009d78:	bf98      	it	ls
 8009d7a:	f04f 0900 	movls.w	r9, #0
 8009d7e:	6023      	str	r3, [r4, #0]
 8009d80:	463d      	mov	r5, r7
 8009d82:	f04f 0b00 	mov.w	fp, #0
 8009d86:	6831      	ldr	r1, [r6, #0]
 8009d88:	ab03      	add	r3, sp, #12
 8009d8a:	7809      	ldrb	r1, [r1, #0]
 8009d8c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009d90:	2202      	movs	r2, #2
 8009d92:	f7f6 fa1d 	bl	80001d0 <memchr>
 8009d96:	b328      	cbz	r0, 8009de4 <_scanf_i+0xb8>
 8009d98:	f1bb 0f01 	cmp.w	fp, #1
 8009d9c:	d159      	bne.n	8009e52 <_scanf_i+0x126>
 8009d9e:	6862      	ldr	r2, [r4, #4]
 8009da0:	b92a      	cbnz	r2, 8009dae <_scanf_i+0x82>
 8009da2:	6822      	ldr	r2, [r4, #0]
 8009da4:	2108      	movs	r1, #8
 8009da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009daa:	6061      	str	r1, [r4, #4]
 8009dac:	6022      	str	r2, [r4, #0]
 8009dae:	6822      	ldr	r2, [r4, #0]
 8009db0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8009db4:	6022      	str	r2, [r4, #0]
 8009db6:	68a2      	ldr	r2, [r4, #8]
 8009db8:	1e51      	subs	r1, r2, #1
 8009dba:	60a1      	str	r1, [r4, #8]
 8009dbc:	b192      	cbz	r2, 8009de4 <_scanf_i+0xb8>
 8009dbe:	6832      	ldr	r2, [r6, #0]
 8009dc0:	1c51      	adds	r1, r2, #1
 8009dc2:	6031      	str	r1, [r6, #0]
 8009dc4:	7812      	ldrb	r2, [r2, #0]
 8009dc6:	f805 2b01 	strb.w	r2, [r5], #1
 8009dca:	6872      	ldr	r2, [r6, #4]
 8009dcc:	3a01      	subs	r2, #1
 8009dce:	2a00      	cmp	r2, #0
 8009dd0:	6072      	str	r2, [r6, #4]
 8009dd2:	dc07      	bgt.n	8009de4 <_scanf_i+0xb8>
 8009dd4:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8009dd8:	4631      	mov	r1, r6
 8009dda:	4650      	mov	r0, sl
 8009ddc:	4790      	blx	r2
 8009dde:	2800      	cmp	r0, #0
 8009de0:	f040 8085 	bne.w	8009eee <_scanf_i+0x1c2>
 8009de4:	f10b 0b01 	add.w	fp, fp, #1
 8009de8:	f1bb 0f03 	cmp.w	fp, #3
 8009dec:	d1cb      	bne.n	8009d86 <_scanf_i+0x5a>
 8009dee:	6863      	ldr	r3, [r4, #4]
 8009df0:	b90b      	cbnz	r3, 8009df6 <_scanf_i+0xca>
 8009df2:	230a      	movs	r3, #10
 8009df4:	6063      	str	r3, [r4, #4]
 8009df6:	6863      	ldr	r3, [r4, #4]
 8009df8:	4945      	ldr	r1, [pc, #276]	@ (8009f10 <_scanf_i+0x1e4>)
 8009dfa:	6960      	ldr	r0, [r4, #20]
 8009dfc:	1ac9      	subs	r1, r1, r3
 8009dfe:	f000 f997 	bl	800a130 <__sccl>
 8009e02:	f04f 0b00 	mov.w	fp, #0
 8009e06:	68a3      	ldr	r3, [r4, #8]
 8009e08:	6822      	ldr	r2, [r4, #0]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d03d      	beq.n	8009e8a <_scanf_i+0x15e>
 8009e0e:	6831      	ldr	r1, [r6, #0]
 8009e10:	6960      	ldr	r0, [r4, #20]
 8009e12:	f891 c000 	ldrb.w	ip, [r1]
 8009e16:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d035      	beq.n	8009e8a <_scanf_i+0x15e>
 8009e1e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8009e22:	d124      	bne.n	8009e6e <_scanf_i+0x142>
 8009e24:	0510      	lsls	r0, r2, #20
 8009e26:	d522      	bpl.n	8009e6e <_scanf_i+0x142>
 8009e28:	f10b 0b01 	add.w	fp, fp, #1
 8009e2c:	f1b9 0f00 	cmp.w	r9, #0
 8009e30:	d003      	beq.n	8009e3a <_scanf_i+0x10e>
 8009e32:	3301      	adds	r3, #1
 8009e34:	f109 39ff 	add.w	r9, r9, #4294967295
 8009e38:	60a3      	str	r3, [r4, #8]
 8009e3a:	6873      	ldr	r3, [r6, #4]
 8009e3c:	3b01      	subs	r3, #1
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	6073      	str	r3, [r6, #4]
 8009e42:	dd1b      	ble.n	8009e7c <_scanf_i+0x150>
 8009e44:	6833      	ldr	r3, [r6, #0]
 8009e46:	3301      	adds	r3, #1
 8009e48:	6033      	str	r3, [r6, #0]
 8009e4a:	68a3      	ldr	r3, [r4, #8]
 8009e4c:	3b01      	subs	r3, #1
 8009e4e:	60a3      	str	r3, [r4, #8]
 8009e50:	e7d9      	b.n	8009e06 <_scanf_i+0xda>
 8009e52:	f1bb 0f02 	cmp.w	fp, #2
 8009e56:	d1ae      	bne.n	8009db6 <_scanf_i+0x8a>
 8009e58:	6822      	ldr	r2, [r4, #0]
 8009e5a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8009e5e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009e62:	d1bf      	bne.n	8009de4 <_scanf_i+0xb8>
 8009e64:	2110      	movs	r1, #16
 8009e66:	6061      	str	r1, [r4, #4]
 8009e68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009e6c:	e7a2      	b.n	8009db4 <_scanf_i+0x88>
 8009e6e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8009e72:	6022      	str	r2, [r4, #0]
 8009e74:	780b      	ldrb	r3, [r1, #0]
 8009e76:	f805 3b01 	strb.w	r3, [r5], #1
 8009e7a:	e7de      	b.n	8009e3a <_scanf_i+0x10e>
 8009e7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009e80:	4631      	mov	r1, r6
 8009e82:	4650      	mov	r0, sl
 8009e84:	4798      	blx	r3
 8009e86:	2800      	cmp	r0, #0
 8009e88:	d0df      	beq.n	8009e4a <_scanf_i+0x11e>
 8009e8a:	6823      	ldr	r3, [r4, #0]
 8009e8c:	05d9      	lsls	r1, r3, #23
 8009e8e:	d50d      	bpl.n	8009eac <_scanf_i+0x180>
 8009e90:	42bd      	cmp	r5, r7
 8009e92:	d909      	bls.n	8009ea8 <_scanf_i+0x17c>
 8009e94:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009e98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009e9c:	4632      	mov	r2, r6
 8009e9e:	4650      	mov	r0, sl
 8009ea0:	4798      	blx	r3
 8009ea2:	f105 39ff 	add.w	r9, r5, #4294967295
 8009ea6:	464d      	mov	r5, r9
 8009ea8:	42bd      	cmp	r5, r7
 8009eaa:	d028      	beq.n	8009efe <_scanf_i+0x1d2>
 8009eac:	6822      	ldr	r2, [r4, #0]
 8009eae:	f012 0210 	ands.w	r2, r2, #16
 8009eb2:	d113      	bne.n	8009edc <_scanf_i+0x1b0>
 8009eb4:	702a      	strb	r2, [r5, #0]
 8009eb6:	6863      	ldr	r3, [r4, #4]
 8009eb8:	9e01      	ldr	r6, [sp, #4]
 8009eba:	4639      	mov	r1, r7
 8009ebc:	4650      	mov	r0, sl
 8009ebe:	47b0      	blx	r6
 8009ec0:	f8d8 3000 	ldr.w	r3, [r8]
 8009ec4:	6821      	ldr	r1, [r4, #0]
 8009ec6:	1d1a      	adds	r2, r3, #4
 8009ec8:	f8c8 2000 	str.w	r2, [r8]
 8009ecc:	f011 0f20 	tst.w	r1, #32
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	d00f      	beq.n	8009ef4 <_scanf_i+0x1c8>
 8009ed4:	6018      	str	r0, [r3, #0]
 8009ed6:	68e3      	ldr	r3, [r4, #12]
 8009ed8:	3301      	adds	r3, #1
 8009eda:	60e3      	str	r3, [r4, #12]
 8009edc:	6923      	ldr	r3, [r4, #16]
 8009ede:	1bed      	subs	r5, r5, r7
 8009ee0:	445d      	add	r5, fp
 8009ee2:	442b      	add	r3, r5
 8009ee4:	6123      	str	r3, [r4, #16]
 8009ee6:	2000      	movs	r0, #0
 8009ee8:	b007      	add	sp, #28
 8009eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eee:	f04f 0b00 	mov.w	fp, #0
 8009ef2:	e7ca      	b.n	8009e8a <_scanf_i+0x15e>
 8009ef4:	07ca      	lsls	r2, r1, #31
 8009ef6:	bf4c      	ite	mi
 8009ef8:	8018      	strhmi	r0, [r3, #0]
 8009efa:	6018      	strpl	r0, [r3, #0]
 8009efc:	e7eb      	b.n	8009ed6 <_scanf_i+0x1aa>
 8009efe:	2001      	movs	r0, #1
 8009f00:	e7f2      	b.n	8009ee8 <_scanf_i+0x1bc>
 8009f02:	bf00      	nop
 8009f04:	0800ad08 	.word	0x0800ad08
 8009f08:	080093a9 	.word	0x080093a9
 8009f0c:	0800ab35 	.word	0x0800ab35
 8009f10:	0800b0f2 	.word	0x0800b0f2

08009f14 <__sflush_r>:
 8009f14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f1c:	0716      	lsls	r6, r2, #28
 8009f1e:	4605      	mov	r5, r0
 8009f20:	460c      	mov	r4, r1
 8009f22:	d454      	bmi.n	8009fce <__sflush_r+0xba>
 8009f24:	684b      	ldr	r3, [r1, #4]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	dc02      	bgt.n	8009f30 <__sflush_r+0x1c>
 8009f2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	dd48      	ble.n	8009fc2 <__sflush_r+0xae>
 8009f30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f32:	2e00      	cmp	r6, #0
 8009f34:	d045      	beq.n	8009fc2 <__sflush_r+0xae>
 8009f36:	2300      	movs	r3, #0
 8009f38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f3c:	682f      	ldr	r7, [r5, #0]
 8009f3e:	6a21      	ldr	r1, [r4, #32]
 8009f40:	602b      	str	r3, [r5, #0]
 8009f42:	d030      	beq.n	8009fa6 <__sflush_r+0x92>
 8009f44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f46:	89a3      	ldrh	r3, [r4, #12]
 8009f48:	0759      	lsls	r1, r3, #29
 8009f4a:	d505      	bpl.n	8009f58 <__sflush_r+0x44>
 8009f4c:	6863      	ldr	r3, [r4, #4]
 8009f4e:	1ad2      	subs	r2, r2, r3
 8009f50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f52:	b10b      	cbz	r3, 8009f58 <__sflush_r+0x44>
 8009f54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009f56:	1ad2      	subs	r2, r2, r3
 8009f58:	2300      	movs	r3, #0
 8009f5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f5c:	6a21      	ldr	r1, [r4, #32]
 8009f5e:	4628      	mov	r0, r5
 8009f60:	47b0      	blx	r6
 8009f62:	1c43      	adds	r3, r0, #1
 8009f64:	89a3      	ldrh	r3, [r4, #12]
 8009f66:	d106      	bne.n	8009f76 <__sflush_r+0x62>
 8009f68:	6829      	ldr	r1, [r5, #0]
 8009f6a:	291d      	cmp	r1, #29
 8009f6c:	d82b      	bhi.n	8009fc6 <__sflush_r+0xb2>
 8009f6e:	4a2a      	ldr	r2, [pc, #168]	@ (800a018 <__sflush_r+0x104>)
 8009f70:	410a      	asrs	r2, r1
 8009f72:	07d6      	lsls	r6, r2, #31
 8009f74:	d427      	bmi.n	8009fc6 <__sflush_r+0xb2>
 8009f76:	2200      	movs	r2, #0
 8009f78:	6062      	str	r2, [r4, #4]
 8009f7a:	04d9      	lsls	r1, r3, #19
 8009f7c:	6922      	ldr	r2, [r4, #16]
 8009f7e:	6022      	str	r2, [r4, #0]
 8009f80:	d504      	bpl.n	8009f8c <__sflush_r+0x78>
 8009f82:	1c42      	adds	r2, r0, #1
 8009f84:	d101      	bne.n	8009f8a <__sflush_r+0x76>
 8009f86:	682b      	ldr	r3, [r5, #0]
 8009f88:	b903      	cbnz	r3, 8009f8c <__sflush_r+0x78>
 8009f8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8009f8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f8e:	602f      	str	r7, [r5, #0]
 8009f90:	b1b9      	cbz	r1, 8009fc2 <__sflush_r+0xae>
 8009f92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f96:	4299      	cmp	r1, r3
 8009f98:	d002      	beq.n	8009fa0 <__sflush_r+0x8c>
 8009f9a:	4628      	mov	r0, r5
 8009f9c:	f7fd fdd0 	bl	8007b40 <_free_r>
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fa4:	e00d      	b.n	8009fc2 <__sflush_r+0xae>
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	4628      	mov	r0, r5
 8009faa:	47b0      	blx	r6
 8009fac:	4602      	mov	r2, r0
 8009fae:	1c50      	adds	r0, r2, #1
 8009fb0:	d1c9      	bne.n	8009f46 <__sflush_r+0x32>
 8009fb2:	682b      	ldr	r3, [r5, #0]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d0c6      	beq.n	8009f46 <__sflush_r+0x32>
 8009fb8:	2b1d      	cmp	r3, #29
 8009fba:	d001      	beq.n	8009fc0 <__sflush_r+0xac>
 8009fbc:	2b16      	cmp	r3, #22
 8009fbe:	d11e      	bne.n	8009ffe <__sflush_r+0xea>
 8009fc0:	602f      	str	r7, [r5, #0]
 8009fc2:	2000      	movs	r0, #0
 8009fc4:	e022      	b.n	800a00c <__sflush_r+0xf8>
 8009fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fca:	b21b      	sxth	r3, r3
 8009fcc:	e01b      	b.n	800a006 <__sflush_r+0xf2>
 8009fce:	690f      	ldr	r7, [r1, #16]
 8009fd0:	2f00      	cmp	r7, #0
 8009fd2:	d0f6      	beq.n	8009fc2 <__sflush_r+0xae>
 8009fd4:	0793      	lsls	r3, r2, #30
 8009fd6:	680e      	ldr	r6, [r1, #0]
 8009fd8:	bf08      	it	eq
 8009fda:	694b      	ldreq	r3, [r1, #20]
 8009fdc:	600f      	str	r7, [r1, #0]
 8009fde:	bf18      	it	ne
 8009fe0:	2300      	movne	r3, #0
 8009fe2:	eba6 0807 	sub.w	r8, r6, r7
 8009fe6:	608b      	str	r3, [r1, #8]
 8009fe8:	f1b8 0f00 	cmp.w	r8, #0
 8009fec:	dde9      	ble.n	8009fc2 <__sflush_r+0xae>
 8009fee:	6a21      	ldr	r1, [r4, #32]
 8009ff0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009ff2:	4643      	mov	r3, r8
 8009ff4:	463a      	mov	r2, r7
 8009ff6:	4628      	mov	r0, r5
 8009ff8:	47b0      	blx	r6
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	dc08      	bgt.n	800a010 <__sflush_r+0xfc>
 8009ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a006:	81a3      	strh	r3, [r4, #12]
 800a008:	f04f 30ff 	mov.w	r0, #4294967295
 800a00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a010:	4407      	add	r7, r0
 800a012:	eba8 0800 	sub.w	r8, r8, r0
 800a016:	e7e7      	b.n	8009fe8 <__sflush_r+0xd4>
 800a018:	dfbffffe 	.word	0xdfbffffe

0800a01c <_fflush_r>:
 800a01c:	b538      	push	{r3, r4, r5, lr}
 800a01e:	690b      	ldr	r3, [r1, #16]
 800a020:	4605      	mov	r5, r0
 800a022:	460c      	mov	r4, r1
 800a024:	b913      	cbnz	r3, 800a02c <_fflush_r+0x10>
 800a026:	2500      	movs	r5, #0
 800a028:	4628      	mov	r0, r5
 800a02a:	bd38      	pop	{r3, r4, r5, pc}
 800a02c:	b118      	cbz	r0, 800a036 <_fflush_r+0x1a>
 800a02e:	6a03      	ldr	r3, [r0, #32]
 800a030:	b90b      	cbnz	r3, 800a036 <_fflush_r+0x1a>
 800a032:	f7fc fca9 	bl	8006988 <__sinit>
 800a036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d0f3      	beq.n	800a026 <_fflush_r+0xa>
 800a03e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a040:	07d0      	lsls	r0, r2, #31
 800a042:	d404      	bmi.n	800a04e <_fflush_r+0x32>
 800a044:	0599      	lsls	r1, r3, #22
 800a046:	d402      	bmi.n	800a04e <_fflush_r+0x32>
 800a048:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a04a:	f7fc ff1a 	bl	8006e82 <__retarget_lock_acquire_recursive>
 800a04e:	4628      	mov	r0, r5
 800a050:	4621      	mov	r1, r4
 800a052:	f7ff ff5f 	bl	8009f14 <__sflush_r>
 800a056:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a058:	07da      	lsls	r2, r3, #31
 800a05a:	4605      	mov	r5, r0
 800a05c:	d4e4      	bmi.n	800a028 <_fflush_r+0xc>
 800a05e:	89a3      	ldrh	r3, [r4, #12]
 800a060:	059b      	lsls	r3, r3, #22
 800a062:	d4e1      	bmi.n	800a028 <_fflush_r+0xc>
 800a064:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a066:	f7fc ff0d 	bl	8006e84 <__retarget_lock_release_recursive>
 800a06a:	e7dd      	b.n	800a028 <_fflush_r+0xc>

0800a06c <__swhatbuf_r>:
 800a06c:	b570      	push	{r4, r5, r6, lr}
 800a06e:	460c      	mov	r4, r1
 800a070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a074:	2900      	cmp	r1, #0
 800a076:	b096      	sub	sp, #88	@ 0x58
 800a078:	4615      	mov	r5, r2
 800a07a:	461e      	mov	r6, r3
 800a07c:	da0d      	bge.n	800a09a <__swhatbuf_r+0x2e>
 800a07e:	89a3      	ldrh	r3, [r4, #12]
 800a080:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a084:	f04f 0100 	mov.w	r1, #0
 800a088:	bf14      	ite	ne
 800a08a:	2340      	movne	r3, #64	@ 0x40
 800a08c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a090:	2000      	movs	r0, #0
 800a092:	6031      	str	r1, [r6, #0]
 800a094:	602b      	str	r3, [r5, #0]
 800a096:	b016      	add	sp, #88	@ 0x58
 800a098:	bd70      	pop	{r4, r5, r6, pc}
 800a09a:	466a      	mov	r2, sp
 800a09c:	f000 f8e8 	bl	800a270 <_fstat_r>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	dbec      	blt.n	800a07e <__swhatbuf_r+0x12>
 800a0a4:	9901      	ldr	r1, [sp, #4]
 800a0a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a0aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0ae:	4259      	negs	r1, r3
 800a0b0:	4159      	adcs	r1, r3
 800a0b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0b6:	e7eb      	b.n	800a090 <__swhatbuf_r+0x24>

0800a0b8 <__smakebuf_r>:
 800a0b8:	898b      	ldrh	r3, [r1, #12]
 800a0ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0bc:	079d      	lsls	r5, r3, #30
 800a0be:	4606      	mov	r6, r0
 800a0c0:	460c      	mov	r4, r1
 800a0c2:	d507      	bpl.n	800a0d4 <__smakebuf_r+0x1c>
 800a0c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0c8:	6023      	str	r3, [r4, #0]
 800a0ca:	6123      	str	r3, [r4, #16]
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	6163      	str	r3, [r4, #20]
 800a0d0:	b003      	add	sp, #12
 800a0d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0d4:	ab01      	add	r3, sp, #4
 800a0d6:	466a      	mov	r2, sp
 800a0d8:	f7ff ffc8 	bl	800a06c <__swhatbuf_r>
 800a0dc:	9f00      	ldr	r7, [sp, #0]
 800a0de:	4605      	mov	r5, r0
 800a0e0:	4639      	mov	r1, r7
 800a0e2:	4630      	mov	r0, r6
 800a0e4:	f7fd fda0 	bl	8007c28 <_malloc_r>
 800a0e8:	b948      	cbnz	r0, 800a0fe <__smakebuf_r+0x46>
 800a0ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0ee:	059a      	lsls	r2, r3, #22
 800a0f0:	d4ee      	bmi.n	800a0d0 <__smakebuf_r+0x18>
 800a0f2:	f023 0303 	bic.w	r3, r3, #3
 800a0f6:	f043 0302 	orr.w	r3, r3, #2
 800a0fa:	81a3      	strh	r3, [r4, #12]
 800a0fc:	e7e2      	b.n	800a0c4 <__smakebuf_r+0xc>
 800a0fe:	89a3      	ldrh	r3, [r4, #12]
 800a100:	6020      	str	r0, [r4, #0]
 800a102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a106:	81a3      	strh	r3, [r4, #12]
 800a108:	9b01      	ldr	r3, [sp, #4]
 800a10a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a10e:	b15b      	cbz	r3, 800a128 <__smakebuf_r+0x70>
 800a110:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a114:	4630      	mov	r0, r6
 800a116:	f000 f8bd 	bl	800a294 <_isatty_r>
 800a11a:	b128      	cbz	r0, 800a128 <__smakebuf_r+0x70>
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	f023 0303 	bic.w	r3, r3, #3
 800a122:	f043 0301 	orr.w	r3, r3, #1
 800a126:	81a3      	strh	r3, [r4, #12]
 800a128:	89a3      	ldrh	r3, [r4, #12]
 800a12a:	431d      	orrs	r5, r3
 800a12c:	81a5      	strh	r5, [r4, #12]
 800a12e:	e7cf      	b.n	800a0d0 <__smakebuf_r+0x18>

0800a130 <__sccl>:
 800a130:	b570      	push	{r4, r5, r6, lr}
 800a132:	780b      	ldrb	r3, [r1, #0]
 800a134:	4604      	mov	r4, r0
 800a136:	2b5e      	cmp	r3, #94	@ 0x5e
 800a138:	bf0b      	itete	eq
 800a13a:	784b      	ldrbeq	r3, [r1, #1]
 800a13c:	1c4a      	addne	r2, r1, #1
 800a13e:	1c8a      	addeq	r2, r1, #2
 800a140:	2100      	movne	r1, #0
 800a142:	bf08      	it	eq
 800a144:	2101      	moveq	r1, #1
 800a146:	3801      	subs	r0, #1
 800a148:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800a14c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a150:	42a8      	cmp	r0, r5
 800a152:	d1fb      	bne.n	800a14c <__sccl+0x1c>
 800a154:	b90b      	cbnz	r3, 800a15a <__sccl+0x2a>
 800a156:	1e50      	subs	r0, r2, #1
 800a158:	bd70      	pop	{r4, r5, r6, pc}
 800a15a:	f081 0101 	eor.w	r1, r1, #1
 800a15e:	54e1      	strb	r1, [r4, r3]
 800a160:	4610      	mov	r0, r2
 800a162:	4602      	mov	r2, r0
 800a164:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a168:	2d2d      	cmp	r5, #45	@ 0x2d
 800a16a:	d005      	beq.n	800a178 <__sccl+0x48>
 800a16c:	2d5d      	cmp	r5, #93	@ 0x5d
 800a16e:	d016      	beq.n	800a19e <__sccl+0x6e>
 800a170:	2d00      	cmp	r5, #0
 800a172:	d0f1      	beq.n	800a158 <__sccl+0x28>
 800a174:	462b      	mov	r3, r5
 800a176:	e7f2      	b.n	800a15e <__sccl+0x2e>
 800a178:	7846      	ldrb	r6, [r0, #1]
 800a17a:	2e5d      	cmp	r6, #93	@ 0x5d
 800a17c:	d0fa      	beq.n	800a174 <__sccl+0x44>
 800a17e:	42b3      	cmp	r3, r6
 800a180:	dcf8      	bgt.n	800a174 <__sccl+0x44>
 800a182:	3002      	adds	r0, #2
 800a184:	461a      	mov	r2, r3
 800a186:	3201      	adds	r2, #1
 800a188:	4296      	cmp	r6, r2
 800a18a:	54a1      	strb	r1, [r4, r2]
 800a18c:	dcfb      	bgt.n	800a186 <__sccl+0x56>
 800a18e:	1af2      	subs	r2, r6, r3
 800a190:	3a01      	subs	r2, #1
 800a192:	1c5d      	adds	r5, r3, #1
 800a194:	42b3      	cmp	r3, r6
 800a196:	bfa8      	it	ge
 800a198:	2200      	movge	r2, #0
 800a19a:	18ab      	adds	r3, r5, r2
 800a19c:	e7e1      	b.n	800a162 <__sccl+0x32>
 800a19e:	4610      	mov	r0, r2
 800a1a0:	e7da      	b.n	800a158 <__sccl+0x28>

0800a1a2 <__submore>:
 800a1a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1a6:	460c      	mov	r4, r1
 800a1a8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a1aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a1ae:	4299      	cmp	r1, r3
 800a1b0:	d11d      	bne.n	800a1ee <__submore+0x4c>
 800a1b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a1b6:	f7fd fd37 	bl	8007c28 <_malloc_r>
 800a1ba:	b918      	cbnz	r0, 800a1c4 <__submore+0x22>
 800a1bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1c8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a1ca:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800a1ce:	6360      	str	r0, [r4, #52]	@ 0x34
 800a1d0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800a1d4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a1d8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800a1dc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a1e0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800a1e4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800a1e8:	6020      	str	r0, [r4, #0]
 800a1ea:	2000      	movs	r0, #0
 800a1ec:	e7e8      	b.n	800a1c0 <__submore+0x1e>
 800a1ee:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800a1f0:	0077      	lsls	r7, r6, #1
 800a1f2:	463a      	mov	r2, r7
 800a1f4:	f000 fc01 	bl	800a9fa <_realloc_r>
 800a1f8:	4605      	mov	r5, r0
 800a1fa:	2800      	cmp	r0, #0
 800a1fc:	d0de      	beq.n	800a1bc <__submore+0x1a>
 800a1fe:	eb00 0806 	add.w	r8, r0, r6
 800a202:	4601      	mov	r1, r0
 800a204:	4632      	mov	r2, r6
 800a206:	4640      	mov	r0, r8
 800a208:	f000 f864 	bl	800a2d4 <memcpy>
 800a20c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800a210:	f8c4 8000 	str.w	r8, [r4]
 800a214:	e7e9      	b.n	800a1ea <__submore+0x48>

0800a216 <memmove>:
 800a216:	4288      	cmp	r0, r1
 800a218:	b510      	push	{r4, lr}
 800a21a:	eb01 0402 	add.w	r4, r1, r2
 800a21e:	d902      	bls.n	800a226 <memmove+0x10>
 800a220:	4284      	cmp	r4, r0
 800a222:	4623      	mov	r3, r4
 800a224:	d807      	bhi.n	800a236 <memmove+0x20>
 800a226:	1e43      	subs	r3, r0, #1
 800a228:	42a1      	cmp	r1, r4
 800a22a:	d008      	beq.n	800a23e <memmove+0x28>
 800a22c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a230:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a234:	e7f8      	b.n	800a228 <memmove+0x12>
 800a236:	4402      	add	r2, r0
 800a238:	4601      	mov	r1, r0
 800a23a:	428a      	cmp	r2, r1
 800a23c:	d100      	bne.n	800a240 <memmove+0x2a>
 800a23e:	bd10      	pop	{r4, pc}
 800a240:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a244:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a248:	e7f7      	b.n	800a23a <memmove+0x24>

0800a24a <strncmp>:
 800a24a:	b510      	push	{r4, lr}
 800a24c:	b16a      	cbz	r2, 800a26a <strncmp+0x20>
 800a24e:	3901      	subs	r1, #1
 800a250:	1884      	adds	r4, r0, r2
 800a252:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a256:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d103      	bne.n	800a266 <strncmp+0x1c>
 800a25e:	42a0      	cmp	r0, r4
 800a260:	d001      	beq.n	800a266 <strncmp+0x1c>
 800a262:	2a00      	cmp	r2, #0
 800a264:	d1f5      	bne.n	800a252 <strncmp+0x8>
 800a266:	1ad0      	subs	r0, r2, r3
 800a268:	bd10      	pop	{r4, pc}
 800a26a:	4610      	mov	r0, r2
 800a26c:	e7fc      	b.n	800a268 <strncmp+0x1e>
	...

0800a270 <_fstat_r>:
 800a270:	b538      	push	{r3, r4, r5, lr}
 800a272:	4d07      	ldr	r5, [pc, #28]	@ (800a290 <_fstat_r+0x20>)
 800a274:	2300      	movs	r3, #0
 800a276:	4604      	mov	r4, r0
 800a278:	4608      	mov	r0, r1
 800a27a:	4611      	mov	r1, r2
 800a27c:	602b      	str	r3, [r5, #0]
 800a27e:	f7f7 fc1d 	bl	8001abc <_fstat>
 800a282:	1c43      	adds	r3, r0, #1
 800a284:	d102      	bne.n	800a28c <_fstat_r+0x1c>
 800a286:	682b      	ldr	r3, [r5, #0]
 800a288:	b103      	cbz	r3, 800a28c <_fstat_r+0x1c>
 800a28a:	6023      	str	r3, [r4, #0]
 800a28c:	bd38      	pop	{r3, r4, r5, pc}
 800a28e:	bf00      	nop
 800a290:	2000115c 	.word	0x2000115c

0800a294 <_isatty_r>:
 800a294:	b538      	push	{r3, r4, r5, lr}
 800a296:	4d06      	ldr	r5, [pc, #24]	@ (800a2b0 <_isatty_r+0x1c>)
 800a298:	2300      	movs	r3, #0
 800a29a:	4604      	mov	r4, r0
 800a29c:	4608      	mov	r0, r1
 800a29e:	602b      	str	r3, [r5, #0]
 800a2a0:	f7f7 fc1c 	bl	8001adc <_isatty>
 800a2a4:	1c43      	adds	r3, r0, #1
 800a2a6:	d102      	bne.n	800a2ae <_isatty_r+0x1a>
 800a2a8:	682b      	ldr	r3, [r5, #0]
 800a2aa:	b103      	cbz	r3, 800a2ae <_isatty_r+0x1a>
 800a2ac:	6023      	str	r3, [r4, #0]
 800a2ae:	bd38      	pop	{r3, r4, r5, pc}
 800a2b0:	2000115c 	.word	0x2000115c

0800a2b4 <_sbrk_r>:
 800a2b4:	b538      	push	{r3, r4, r5, lr}
 800a2b6:	4d06      	ldr	r5, [pc, #24]	@ (800a2d0 <_sbrk_r+0x1c>)
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	4604      	mov	r4, r0
 800a2bc:	4608      	mov	r0, r1
 800a2be:	602b      	str	r3, [r5, #0]
 800a2c0:	f7f7 fc24 	bl	8001b0c <_sbrk>
 800a2c4:	1c43      	adds	r3, r0, #1
 800a2c6:	d102      	bne.n	800a2ce <_sbrk_r+0x1a>
 800a2c8:	682b      	ldr	r3, [r5, #0]
 800a2ca:	b103      	cbz	r3, 800a2ce <_sbrk_r+0x1a>
 800a2cc:	6023      	str	r3, [r4, #0]
 800a2ce:	bd38      	pop	{r3, r4, r5, pc}
 800a2d0:	2000115c 	.word	0x2000115c

0800a2d4 <memcpy>:
 800a2d4:	440a      	add	r2, r1
 800a2d6:	4291      	cmp	r1, r2
 800a2d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2dc:	d100      	bne.n	800a2e0 <memcpy+0xc>
 800a2de:	4770      	bx	lr
 800a2e0:	b510      	push	{r4, lr}
 800a2e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a2ea:	4291      	cmp	r1, r2
 800a2ec:	d1f9      	bne.n	800a2e2 <memcpy+0xe>
 800a2ee:	bd10      	pop	{r4, pc}

0800a2f0 <nan>:
 800a2f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a2f8 <nan+0x8>
 800a2f4:	4770      	bx	lr
 800a2f6:	bf00      	nop
 800a2f8:	00000000 	.word	0x00000000
 800a2fc:	7ff80000 	.word	0x7ff80000

0800a300 <__assert_func>:
 800a300:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a302:	4614      	mov	r4, r2
 800a304:	461a      	mov	r2, r3
 800a306:	4b09      	ldr	r3, [pc, #36]	@ (800a32c <__assert_func+0x2c>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4605      	mov	r5, r0
 800a30c:	68d8      	ldr	r0, [r3, #12]
 800a30e:	b954      	cbnz	r4, 800a326 <__assert_func+0x26>
 800a310:	4b07      	ldr	r3, [pc, #28]	@ (800a330 <__assert_func+0x30>)
 800a312:	461c      	mov	r4, r3
 800a314:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a318:	9100      	str	r1, [sp, #0]
 800a31a:	462b      	mov	r3, r5
 800a31c:	4905      	ldr	r1, [pc, #20]	@ (800a334 <__assert_func+0x34>)
 800a31e:	f000 fc19 	bl	800ab54 <fiprintf>
 800a322:	f000 fc29 	bl	800ab78 <abort>
 800a326:	4b04      	ldr	r3, [pc, #16]	@ (800a338 <__assert_func+0x38>)
 800a328:	e7f4      	b.n	800a314 <__assert_func+0x14>
 800a32a:	bf00      	nop
 800a32c:	20000bd0 	.word	0x20000bd0
 800a330:	0800b140 	.word	0x0800b140
 800a334:	0800b112 	.word	0x0800b112
 800a338:	0800b105 	.word	0x0800b105

0800a33c <_calloc_r>:
 800a33c:	b570      	push	{r4, r5, r6, lr}
 800a33e:	fba1 5402 	umull	r5, r4, r1, r2
 800a342:	b93c      	cbnz	r4, 800a354 <_calloc_r+0x18>
 800a344:	4629      	mov	r1, r5
 800a346:	f7fd fc6f 	bl	8007c28 <_malloc_r>
 800a34a:	4606      	mov	r6, r0
 800a34c:	b928      	cbnz	r0, 800a35a <_calloc_r+0x1e>
 800a34e:	2600      	movs	r6, #0
 800a350:	4630      	mov	r0, r6
 800a352:	bd70      	pop	{r4, r5, r6, pc}
 800a354:	220c      	movs	r2, #12
 800a356:	6002      	str	r2, [r0, #0]
 800a358:	e7f9      	b.n	800a34e <_calloc_r+0x12>
 800a35a:	462a      	mov	r2, r5
 800a35c:	4621      	mov	r1, r4
 800a35e:	f7fc fcdd 	bl	8006d1c <memset>
 800a362:	e7f5      	b.n	800a350 <_calloc_r+0x14>

0800a364 <rshift>:
 800a364:	6903      	ldr	r3, [r0, #16]
 800a366:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a36a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a36e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a372:	f100 0414 	add.w	r4, r0, #20
 800a376:	dd45      	ble.n	800a404 <rshift+0xa0>
 800a378:	f011 011f 	ands.w	r1, r1, #31
 800a37c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a380:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a384:	d10c      	bne.n	800a3a0 <rshift+0x3c>
 800a386:	f100 0710 	add.w	r7, r0, #16
 800a38a:	4629      	mov	r1, r5
 800a38c:	42b1      	cmp	r1, r6
 800a38e:	d334      	bcc.n	800a3fa <rshift+0x96>
 800a390:	1a9b      	subs	r3, r3, r2
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	1eea      	subs	r2, r5, #3
 800a396:	4296      	cmp	r6, r2
 800a398:	bf38      	it	cc
 800a39a:	2300      	movcc	r3, #0
 800a39c:	4423      	add	r3, r4
 800a39e:	e015      	b.n	800a3cc <rshift+0x68>
 800a3a0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a3a4:	f1c1 0820 	rsb	r8, r1, #32
 800a3a8:	40cf      	lsrs	r7, r1
 800a3aa:	f105 0e04 	add.w	lr, r5, #4
 800a3ae:	46a1      	mov	r9, r4
 800a3b0:	4576      	cmp	r6, lr
 800a3b2:	46f4      	mov	ip, lr
 800a3b4:	d815      	bhi.n	800a3e2 <rshift+0x7e>
 800a3b6:	1a9a      	subs	r2, r3, r2
 800a3b8:	0092      	lsls	r2, r2, #2
 800a3ba:	3a04      	subs	r2, #4
 800a3bc:	3501      	adds	r5, #1
 800a3be:	42ae      	cmp	r6, r5
 800a3c0:	bf38      	it	cc
 800a3c2:	2200      	movcc	r2, #0
 800a3c4:	18a3      	adds	r3, r4, r2
 800a3c6:	50a7      	str	r7, [r4, r2]
 800a3c8:	b107      	cbz	r7, 800a3cc <rshift+0x68>
 800a3ca:	3304      	adds	r3, #4
 800a3cc:	1b1a      	subs	r2, r3, r4
 800a3ce:	42a3      	cmp	r3, r4
 800a3d0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a3d4:	bf08      	it	eq
 800a3d6:	2300      	moveq	r3, #0
 800a3d8:	6102      	str	r2, [r0, #16]
 800a3da:	bf08      	it	eq
 800a3dc:	6143      	streq	r3, [r0, #20]
 800a3de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3e2:	f8dc c000 	ldr.w	ip, [ip]
 800a3e6:	fa0c fc08 	lsl.w	ip, ip, r8
 800a3ea:	ea4c 0707 	orr.w	r7, ip, r7
 800a3ee:	f849 7b04 	str.w	r7, [r9], #4
 800a3f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a3f6:	40cf      	lsrs	r7, r1
 800a3f8:	e7da      	b.n	800a3b0 <rshift+0x4c>
 800a3fa:	f851 cb04 	ldr.w	ip, [r1], #4
 800a3fe:	f847 cf04 	str.w	ip, [r7, #4]!
 800a402:	e7c3      	b.n	800a38c <rshift+0x28>
 800a404:	4623      	mov	r3, r4
 800a406:	e7e1      	b.n	800a3cc <rshift+0x68>

0800a408 <__hexdig_fun>:
 800a408:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a40c:	2b09      	cmp	r3, #9
 800a40e:	d802      	bhi.n	800a416 <__hexdig_fun+0xe>
 800a410:	3820      	subs	r0, #32
 800a412:	b2c0      	uxtb	r0, r0
 800a414:	4770      	bx	lr
 800a416:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a41a:	2b05      	cmp	r3, #5
 800a41c:	d801      	bhi.n	800a422 <__hexdig_fun+0x1a>
 800a41e:	3847      	subs	r0, #71	@ 0x47
 800a420:	e7f7      	b.n	800a412 <__hexdig_fun+0xa>
 800a422:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a426:	2b05      	cmp	r3, #5
 800a428:	d801      	bhi.n	800a42e <__hexdig_fun+0x26>
 800a42a:	3827      	subs	r0, #39	@ 0x27
 800a42c:	e7f1      	b.n	800a412 <__hexdig_fun+0xa>
 800a42e:	2000      	movs	r0, #0
 800a430:	4770      	bx	lr
	...

0800a434 <__gethex>:
 800a434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a438:	b085      	sub	sp, #20
 800a43a:	468a      	mov	sl, r1
 800a43c:	9302      	str	r3, [sp, #8]
 800a43e:	680b      	ldr	r3, [r1, #0]
 800a440:	9001      	str	r0, [sp, #4]
 800a442:	4690      	mov	r8, r2
 800a444:	1c9c      	adds	r4, r3, #2
 800a446:	46a1      	mov	r9, r4
 800a448:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a44c:	2830      	cmp	r0, #48	@ 0x30
 800a44e:	d0fa      	beq.n	800a446 <__gethex+0x12>
 800a450:	eba9 0303 	sub.w	r3, r9, r3
 800a454:	f1a3 0b02 	sub.w	fp, r3, #2
 800a458:	f7ff ffd6 	bl	800a408 <__hexdig_fun>
 800a45c:	4605      	mov	r5, r0
 800a45e:	2800      	cmp	r0, #0
 800a460:	d168      	bne.n	800a534 <__gethex+0x100>
 800a462:	49a0      	ldr	r1, [pc, #640]	@ (800a6e4 <__gethex+0x2b0>)
 800a464:	2201      	movs	r2, #1
 800a466:	4648      	mov	r0, r9
 800a468:	f7ff feef 	bl	800a24a <strncmp>
 800a46c:	4607      	mov	r7, r0
 800a46e:	2800      	cmp	r0, #0
 800a470:	d167      	bne.n	800a542 <__gethex+0x10e>
 800a472:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a476:	4626      	mov	r6, r4
 800a478:	f7ff ffc6 	bl	800a408 <__hexdig_fun>
 800a47c:	2800      	cmp	r0, #0
 800a47e:	d062      	beq.n	800a546 <__gethex+0x112>
 800a480:	4623      	mov	r3, r4
 800a482:	7818      	ldrb	r0, [r3, #0]
 800a484:	2830      	cmp	r0, #48	@ 0x30
 800a486:	4699      	mov	r9, r3
 800a488:	f103 0301 	add.w	r3, r3, #1
 800a48c:	d0f9      	beq.n	800a482 <__gethex+0x4e>
 800a48e:	f7ff ffbb 	bl	800a408 <__hexdig_fun>
 800a492:	fab0 f580 	clz	r5, r0
 800a496:	096d      	lsrs	r5, r5, #5
 800a498:	f04f 0b01 	mov.w	fp, #1
 800a49c:	464a      	mov	r2, r9
 800a49e:	4616      	mov	r6, r2
 800a4a0:	3201      	adds	r2, #1
 800a4a2:	7830      	ldrb	r0, [r6, #0]
 800a4a4:	f7ff ffb0 	bl	800a408 <__hexdig_fun>
 800a4a8:	2800      	cmp	r0, #0
 800a4aa:	d1f8      	bne.n	800a49e <__gethex+0x6a>
 800a4ac:	498d      	ldr	r1, [pc, #564]	@ (800a6e4 <__gethex+0x2b0>)
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	4630      	mov	r0, r6
 800a4b2:	f7ff feca 	bl	800a24a <strncmp>
 800a4b6:	2800      	cmp	r0, #0
 800a4b8:	d13f      	bne.n	800a53a <__gethex+0x106>
 800a4ba:	b944      	cbnz	r4, 800a4ce <__gethex+0x9a>
 800a4bc:	1c74      	adds	r4, r6, #1
 800a4be:	4622      	mov	r2, r4
 800a4c0:	4616      	mov	r6, r2
 800a4c2:	3201      	adds	r2, #1
 800a4c4:	7830      	ldrb	r0, [r6, #0]
 800a4c6:	f7ff ff9f 	bl	800a408 <__hexdig_fun>
 800a4ca:	2800      	cmp	r0, #0
 800a4cc:	d1f8      	bne.n	800a4c0 <__gethex+0x8c>
 800a4ce:	1ba4      	subs	r4, r4, r6
 800a4d0:	00a7      	lsls	r7, r4, #2
 800a4d2:	7833      	ldrb	r3, [r6, #0]
 800a4d4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a4d8:	2b50      	cmp	r3, #80	@ 0x50
 800a4da:	d13e      	bne.n	800a55a <__gethex+0x126>
 800a4dc:	7873      	ldrb	r3, [r6, #1]
 800a4de:	2b2b      	cmp	r3, #43	@ 0x2b
 800a4e0:	d033      	beq.n	800a54a <__gethex+0x116>
 800a4e2:	2b2d      	cmp	r3, #45	@ 0x2d
 800a4e4:	d034      	beq.n	800a550 <__gethex+0x11c>
 800a4e6:	1c71      	adds	r1, r6, #1
 800a4e8:	2400      	movs	r4, #0
 800a4ea:	7808      	ldrb	r0, [r1, #0]
 800a4ec:	f7ff ff8c 	bl	800a408 <__hexdig_fun>
 800a4f0:	1e43      	subs	r3, r0, #1
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	2b18      	cmp	r3, #24
 800a4f6:	d830      	bhi.n	800a55a <__gethex+0x126>
 800a4f8:	f1a0 0210 	sub.w	r2, r0, #16
 800a4fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a500:	f7ff ff82 	bl	800a408 <__hexdig_fun>
 800a504:	f100 3cff 	add.w	ip, r0, #4294967295
 800a508:	fa5f fc8c 	uxtb.w	ip, ip
 800a50c:	f1bc 0f18 	cmp.w	ip, #24
 800a510:	f04f 030a 	mov.w	r3, #10
 800a514:	d91e      	bls.n	800a554 <__gethex+0x120>
 800a516:	b104      	cbz	r4, 800a51a <__gethex+0xe6>
 800a518:	4252      	negs	r2, r2
 800a51a:	4417      	add	r7, r2
 800a51c:	f8ca 1000 	str.w	r1, [sl]
 800a520:	b1ed      	cbz	r5, 800a55e <__gethex+0x12a>
 800a522:	f1bb 0f00 	cmp.w	fp, #0
 800a526:	bf0c      	ite	eq
 800a528:	2506      	moveq	r5, #6
 800a52a:	2500      	movne	r5, #0
 800a52c:	4628      	mov	r0, r5
 800a52e:	b005      	add	sp, #20
 800a530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a534:	2500      	movs	r5, #0
 800a536:	462c      	mov	r4, r5
 800a538:	e7b0      	b.n	800a49c <__gethex+0x68>
 800a53a:	2c00      	cmp	r4, #0
 800a53c:	d1c7      	bne.n	800a4ce <__gethex+0x9a>
 800a53e:	4627      	mov	r7, r4
 800a540:	e7c7      	b.n	800a4d2 <__gethex+0x9e>
 800a542:	464e      	mov	r6, r9
 800a544:	462f      	mov	r7, r5
 800a546:	2501      	movs	r5, #1
 800a548:	e7c3      	b.n	800a4d2 <__gethex+0x9e>
 800a54a:	2400      	movs	r4, #0
 800a54c:	1cb1      	adds	r1, r6, #2
 800a54e:	e7cc      	b.n	800a4ea <__gethex+0xb6>
 800a550:	2401      	movs	r4, #1
 800a552:	e7fb      	b.n	800a54c <__gethex+0x118>
 800a554:	fb03 0002 	mla	r0, r3, r2, r0
 800a558:	e7ce      	b.n	800a4f8 <__gethex+0xc4>
 800a55a:	4631      	mov	r1, r6
 800a55c:	e7de      	b.n	800a51c <__gethex+0xe8>
 800a55e:	eba6 0309 	sub.w	r3, r6, r9
 800a562:	3b01      	subs	r3, #1
 800a564:	4629      	mov	r1, r5
 800a566:	2b07      	cmp	r3, #7
 800a568:	dc0a      	bgt.n	800a580 <__gethex+0x14c>
 800a56a:	9801      	ldr	r0, [sp, #4]
 800a56c:	f7fd fbe8 	bl	8007d40 <_Balloc>
 800a570:	4604      	mov	r4, r0
 800a572:	b940      	cbnz	r0, 800a586 <__gethex+0x152>
 800a574:	4b5c      	ldr	r3, [pc, #368]	@ (800a6e8 <__gethex+0x2b4>)
 800a576:	4602      	mov	r2, r0
 800a578:	21e4      	movs	r1, #228	@ 0xe4
 800a57a:	485c      	ldr	r0, [pc, #368]	@ (800a6ec <__gethex+0x2b8>)
 800a57c:	f7ff fec0 	bl	800a300 <__assert_func>
 800a580:	3101      	adds	r1, #1
 800a582:	105b      	asrs	r3, r3, #1
 800a584:	e7ef      	b.n	800a566 <__gethex+0x132>
 800a586:	f100 0a14 	add.w	sl, r0, #20
 800a58a:	2300      	movs	r3, #0
 800a58c:	4655      	mov	r5, sl
 800a58e:	469b      	mov	fp, r3
 800a590:	45b1      	cmp	r9, r6
 800a592:	d337      	bcc.n	800a604 <__gethex+0x1d0>
 800a594:	f845 bb04 	str.w	fp, [r5], #4
 800a598:	eba5 050a 	sub.w	r5, r5, sl
 800a59c:	10ad      	asrs	r5, r5, #2
 800a59e:	6125      	str	r5, [r4, #16]
 800a5a0:	4658      	mov	r0, fp
 800a5a2:	f7fd fcbf 	bl	8007f24 <__hi0bits>
 800a5a6:	016d      	lsls	r5, r5, #5
 800a5a8:	f8d8 6000 	ldr.w	r6, [r8]
 800a5ac:	1a2d      	subs	r5, r5, r0
 800a5ae:	42b5      	cmp	r5, r6
 800a5b0:	dd54      	ble.n	800a65c <__gethex+0x228>
 800a5b2:	1bad      	subs	r5, r5, r6
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	f7fe f853 	bl	8008662 <__any_on>
 800a5bc:	4681      	mov	r9, r0
 800a5be:	b178      	cbz	r0, 800a5e0 <__gethex+0x1ac>
 800a5c0:	1e6b      	subs	r3, r5, #1
 800a5c2:	1159      	asrs	r1, r3, #5
 800a5c4:	f003 021f 	and.w	r2, r3, #31
 800a5c8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a5cc:	f04f 0901 	mov.w	r9, #1
 800a5d0:	fa09 f202 	lsl.w	r2, r9, r2
 800a5d4:	420a      	tst	r2, r1
 800a5d6:	d003      	beq.n	800a5e0 <__gethex+0x1ac>
 800a5d8:	454b      	cmp	r3, r9
 800a5da:	dc36      	bgt.n	800a64a <__gethex+0x216>
 800a5dc:	f04f 0902 	mov.w	r9, #2
 800a5e0:	4629      	mov	r1, r5
 800a5e2:	4620      	mov	r0, r4
 800a5e4:	f7ff febe 	bl	800a364 <rshift>
 800a5e8:	442f      	add	r7, r5
 800a5ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a5ee:	42bb      	cmp	r3, r7
 800a5f0:	da42      	bge.n	800a678 <__gethex+0x244>
 800a5f2:	9801      	ldr	r0, [sp, #4]
 800a5f4:	4621      	mov	r1, r4
 800a5f6:	f7fd fbe3 	bl	8007dc0 <_Bfree>
 800a5fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	6013      	str	r3, [r2, #0]
 800a600:	25a3      	movs	r5, #163	@ 0xa3
 800a602:	e793      	b.n	800a52c <__gethex+0xf8>
 800a604:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a608:	2a2e      	cmp	r2, #46	@ 0x2e
 800a60a:	d012      	beq.n	800a632 <__gethex+0x1fe>
 800a60c:	2b20      	cmp	r3, #32
 800a60e:	d104      	bne.n	800a61a <__gethex+0x1e6>
 800a610:	f845 bb04 	str.w	fp, [r5], #4
 800a614:	f04f 0b00 	mov.w	fp, #0
 800a618:	465b      	mov	r3, fp
 800a61a:	7830      	ldrb	r0, [r6, #0]
 800a61c:	9303      	str	r3, [sp, #12]
 800a61e:	f7ff fef3 	bl	800a408 <__hexdig_fun>
 800a622:	9b03      	ldr	r3, [sp, #12]
 800a624:	f000 000f 	and.w	r0, r0, #15
 800a628:	4098      	lsls	r0, r3
 800a62a:	ea4b 0b00 	orr.w	fp, fp, r0
 800a62e:	3304      	adds	r3, #4
 800a630:	e7ae      	b.n	800a590 <__gethex+0x15c>
 800a632:	45b1      	cmp	r9, r6
 800a634:	d8ea      	bhi.n	800a60c <__gethex+0x1d8>
 800a636:	492b      	ldr	r1, [pc, #172]	@ (800a6e4 <__gethex+0x2b0>)
 800a638:	9303      	str	r3, [sp, #12]
 800a63a:	2201      	movs	r2, #1
 800a63c:	4630      	mov	r0, r6
 800a63e:	f7ff fe04 	bl	800a24a <strncmp>
 800a642:	9b03      	ldr	r3, [sp, #12]
 800a644:	2800      	cmp	r0, #0
 800a646:	d1e1      	bne.n	800a60c <__gethex+0x1d8>
 800a648:	e7a2      	b.n	800a590 <__gethex+0x15c>
 800a64a:	1ea9      	subs	r1, r5, #2
 800a64c:	4620      	mov	r0, r4
 800a64e:	f7fe f808 	bl	8008662 <__any_on>
 800a652:	2800      	cmp	r0, #0
 800a654:	d0c2      	beq.n	800a5dc <__gethex+0x1a8>
 800a656:	f04f 0903 	mov.w	r9, #3
 800a65a:	e7c1      	b.n	800a5e0 <__gethex+0x1ac>
 800a65c:	da09      	bge.n	800a672 <__gethex+0x23e>
 800a65e:	1b75      	subs	r5, r6, r5
 800a660:	4621      	mov	r1, r4
 800a662:	9801      	ldr	r0, [sp, #4]
 800a664:	462a      	mov	r2, r5
 800a666:	f7fd fdc3 	bl	80081f0 <__lshift>
 800a66a:	1b7f      	subs	r7, r7, r5
 800a66c:	4604      	mov	r4, r0
 800a66e:	f100 0a14 	add.w	sl, r0, #20
 800a672:	f04f 0900 	mov.w	r9, #0
 800a676:	e7b8      	b.n	800a5ea <__gethex+0x1b6>
 800a678:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a67c:	42bd      	cmp	r5, r7
 800a67e:	dd6f      	ble.n	800a760 <__gethex+0x32c>
 800a680:	1bed      	subs	r5, r5, r7
 800a682:	42ae      	cmp	r6, r5
 800a684:	dc34      	bgt.n	800a6f0 <__gethex+0x2bc>
 800a686:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a68a:	2b02      	cmp	r3, #2
 800a68c:	d022      	beq.n	800a6d4 <__gethex+0x2a0>
 800a68e:	2b03      	cmp	r3, #3
 800a690:	d024      	beq.n	800a6dc <__gethex+0x2a8>
 800a692:	2b01      	cmp	r3, #1
 800a694:	d115      	bne.n	800a6c2 <__gethex+0x28e>
 800a696:	42ae      	cmp	r6, r5
 800a698:	d113      	bne.n	800a6c2 <__gethex+0x28e>
 800a69a:	2e01      	cmp	r6, #1
 800a69c:	d10b      	bne.n	800a6b6 <__gethex+0x282>
 800a69e:	9a02      	ldr	r2, [sp, #8]
 800a6a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a6a4:	6013      	str	r3, [r2, #0]
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	6123      	str	r3, [r4, #16]
 800a6aa:	f8ca 3000 	str.w	r3, [sl]
 800a6ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6b0:	2562      	movs	r5, #98	@ 0x62
 800a6b2:	601c      	str	r4, [r3, #0]
 800a6b4:	e73a      	b.n	800a52c <__gethex+0xf8>
 800a6b6:	1e71      	subs	r1, r6, #1
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	f7fd ffd2 	bl	8008662 <__any_on>
 800a6be:	2800      	cmp	r0, #0
 800a6c0:	d1ed      	bne.n	800a69e <__gethex+0x26a>
 800a6c2:	9801      	ldr	r0, [sp, #4]
 800a6c4:	4621      	mov	r1, r4
 800a6c6:	f7fd fb7b 	bl	8007dc0 <_Bfree>
 800a6ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	6013      	str	r3, [r2, #0]
 800a6d0:	2550      	movs	r5, #80	@ 0x50
 800a6d2:	e72b      	b.n	800a52c <__gethex+0xf8>
 800a6d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d1f3      	bne.n	800a6c2 <__gethex+0x28e>
 800a6da:	e7e0      	b.n	800a69e <__gethex+0x26a>
 800a6dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d1dd      	bne.n	800a69e <__gethex+0x26a>
 800a6e2:	e7ee      	b.n	800a6c2 <__gethex+0x28e>
 800a6e4:	0800af78 	.word	0x0800af78
 800a6e8:	0800ae0f 	.word	0x0800ae0f
 800a6ec:	0800b141 	.word	0x0800b141
 800a6f0:	1e6f      	subs	r7, r5, #1
 800a6f2:	f1b9 0f00 	cmp.w	r9, #0
 800a6f6:	d130      	bne.n	800a75a <__gethex+0x326>
 800a6f8:	b127      	cbz	r7, 800a704 <__gethex+0x2d0>
 800a6fa:	4639      	mov	r1, r7
 800a6fc:	4620      	mov	r0, r4
 800a6fe:	f7fd ffb0 	bl	8008662 <__any_on>
 800a702:	4681      	mov	r9, r0
 800a704:	117a      	asrs	r2, r7, #5
 800a706:	2301      	movs	r3, #1
 800a708:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a70c:	f007 071f 	and.w	r7, r7, #31
 800a710:	40bb      	lsls	r3, r7
 800a712:	4213      	tst	r3, r2
 800a714:	4629      	mov	r1, r5
 800a716:	4620      	mov	r0, r4
 800a718:	bf18      	it	ne
 800a71a:	f049 0902 	orrne.w	r9, r9, #2
 800a71e:	f7ff fe21 	bl	800a364 <rshift>
 800a722:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a726:	1b76      	subs	r6, r6, r5
 800a728:	2502      	movs	r5, #2
 800a72a:	f1b9 0f00 	cmp.w	r9, #0
 800a72e:	d047      	beq.n	800a7c0 <__gethex+0x38c>
 800a730:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a734:	2b02      	cmp	r3, #2
 800a736:	d015      	beq.n	800a764 <__gethex+0x330>
 800a738:	2b03      	cmp	r3, #3
 800a73a:	d017      	beq.n	800a76c <__gethex+0x338>
 800a73c:	2b01      	cmp	r3, #1
 800a73e:	d109      	bne.n	800a754 <__gethex+0x320>
 800a740:	f019 0f02 	tst.w	r9, #2
 800a744:	d006      	beq.n	800a754 <__gethex+0x320>
 800a746:	f8da 3000 	ldr.w	r3, [sl]
 800a74a:	ea49 0903 	orr.w	r9, r9, r3
 800a74e:	f019 0f01 	tst.w	r9, #1
 800a752:	d10e      	bne.n	800a772 <__gethex+0x33e>
 800a754:	f045 0510 	orr.w	r5, r5, #16
 800a758:	e032      	b.n	800a7c0 <__gethex+0x38c>
 800a75a:	f04f 0901 	mov.w	r9, #1
 800a75e:	e7d1      	b.n	800a704 <__gethex+0x2d0>
 800a760:	2501      	movs	r5, #1
 800a762:	e7e2      	b.n	800a72a <__gethex+0x2f6>
 800a764:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a766:	f1c3 0301 	rsb	r3, r3, #1
 800a76a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a76c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d0f0      	beq.n	800a754 <__gethex+0x320>
 800a772:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a776:	f104 0314 	add.w	r3, r4, #20
 800a77a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a77e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a782:	f04f 0c00 	mov.w	ip, #0
 800a786:	4618      	mov	r0, r3
 800a788:	f853 2b04 	ldr.w	r2, [r3], #4
 800a78c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a790:	d01b      	beq.n	800a7ca <__gethex+0x396>
 800a792:	3201      	adds	r2, #1
 800a794:	6002      	str	r2, [r0, #0]
 800a796:	2d02      	cmp	r5, #2
 800a798:	f104 0314 	add.w	r3, r4, #20
 800a79c:	d13c      	bne.n	800a818 <__gethex+0x3e4>
 800a79e:	f8d8 2000 	ldr.w	r2, [r8]
 800a7a2:	3a01      	subs	r2, #1
 800a7a4:	42b2      	cmp	r2, r6
 800a7a6:	d109      	bne.n	800a7bc <__gethex+0x388>
 800a7a8:	1171      	asrs	r1, r6, #5
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a7b0:	f006 061f 	and.w	r6, r6, #31
 800a7b4:	fa02 f606 	lsl.w	r6, r2, r6
 800a7b8:	421e      	tst	r6, r3
 800a7ba:	d13a      	bne.n	800a832 <__gethex+0x3fe>
 800a7bc:	f045 0520 	orr.w	r5, r5, #32
 800a7c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a7c2:	601c      	str	r4, [r3, #0]
 800a7c4:	9b02      	ldr	r3, [sp, #8]
 800a7c6:	601f      	str	r7, [r3, #0]
 800a7c8:	e6b0      	b.n	800a52c <__gethex+0xf8>
 800a7ca:	4299      	cmp	r1, r3
 800a7cc:	f843 cc04 	str.w	ip, [r3, #-4]
 800a7d0:	d8d9      	bhi.n	800a786 <__gethex+0x352>
 800a7d2:	68a3      	ldr	r3, [r4, #8]
 800a7d4:	459b      	cmp	fp, r3
 800a7d6:	db17      	blt.n	800a808 <__gethex+0x3d4>
 800a7d8:	6861      	ldr	r1, [r4, #4]
 800a7da:	9801      	ldr	r0, [sp, #4]
 800a7dc:	3101      	adds	r1, #1
 800a7de:	f7fd faaf 	bl	8007d40 <_Balloc>
 800a7e2:	4681      	mov	r9, r0
 800a7e4:	b918      	cbnz	r0, 800a7ee <__gethex+0x3ba>
 800a7e6:	4b1a      	ldr	r3, [pc, #104]	@ (800a850 <__gethex+0x41c>)
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	2184      	movs	r1, #132	@ 0x84
 800a7ec:	e6c5      	b.n	800a57a <__gethex+0x146>
 800a7ee:	6922      	ldr	r2, [r4, #16]
 800a7f0:	3202      	adds	r2, #2
 800a7f2:	f104 010c 	add.w	r1, r4, #12
 800a7f6:	0092      	lsls	r2, r2, #2
 800a7f8:	300c      	adds	r0, #12
 800a7fa:	f7ff fd6b 	bl	800a2d4 <memcpy>
 800a7fe:	4621      	mov	r1, r4
 800a800:	9801      	ldr	r0, [sp, #4]
 800a802:	f7fd fadd 	bl	8007dc0 <_Bfree>
 800a806:	464c      	mov	r4, r9
 800a808:	6923      	ldr	r3, [r4, #16]
 800a80a:	1c5a      	adds	r2, r3, #1
 800a80c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a810:	6122      	str	r2, [r4, #16]
 800a812:	2201      	movs	r2, #1
 800a814:	615a      	str	r2, [r3, #20]
 800a816:	e7be      	b.n	800a796 <__gethex+0x362>
 800a818:	6922      	ldr	r2, [r4, #16]
 800a81a:	455a      	cmp	r2, fp
 800a81c:	dd0b      	ble.n	800a836 <__gethex+0x402>
 800a81e:	2101      	movs	r1, #1
 800a820:	4620      	mov	r0, r4
 800a822:	f7ff fd9f 	bl	800a364 <rshift>
 800a826:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a82a:	3701      	adds	r7, #1
 800a82c:	42bb      	cmp	r3, r7
 800a82e:	f6ff aee0 	blt.w	800a5f2 <__gethex+0x1be>
 800a832:	2501      	movs	r5, #1
 800a834:	e7c2      	b.n	800a7bc <__gethex+0x388>
 800a836:	f016 061f 	ands.w	r6, r6, #31
 800a83a:	d0fa      	beq.n	800a832 <__gethex+0x3fe>
 800a83c:	4453      	add	r3, sl
 800a83e:	f1c6 0620 	rsb	r6, r6, #32
 800a842:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a846:	f7fd fb6d 	bl	8007f24 <__hi0bits>
 800a84a:	42b0      	cmp	r0, r6
 800a84c:	dbe7      	blt.n	800a81e <__gethex+0x3ea>
 800a84e:	e7f0      	b.n	800a832 <__gethex+0x3fe>
 800a850:	0800ae0f 	.word	0x0800ae0f

0800a854 <L_shift>:
 800a854:	f1c2 0208 	rsb	r2, r2, #8
 800a858:	0092      	lsls	r2, r2, #2
 800a85a:	b570      	push	{r4, r5, r6, lr}
 800a85c:	f1c2 0620 	rsb	r6, r2, #32
 800a860:	6843      	ldr	r3, [r0, #4]
 800a862:	6804      	ldr	r4, [r0, #0]
 800a864:	fa03 f506 	lsl.w	r5, r3, r6
 800a868:	432c      	orrs	r4, r5
 800a86a:	40d3      	lsrs	r3, r2
 800a86c:	6004      	str	r4, [r0, #0]
 800a86e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a872:	4288      	cmp	r0, r1
 800a874:	d3f4      	bcc.n	800a860 <L_shift+0xc>
 800a876:	bd70      	pop	{r4, r5, r6, pc}

0800a878 <__match>:
 800a878:	b530      	push	{r4, r5, lr}
 800a87a:	6803      	ldr	r3, [r0, #0]
 800a87c:	3301      	adds	r3, #1
 800a87e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a882:	b914      	cbnz	r4, 800a88a <__match+0x12>
 800a884:	6003      	str	r3, [r0, #0]
 800a886:	2001      	movs	r0, #1
 800a888:	bd30      	pop	{r4, r5, pc}
 800a88a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a88e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a892:	2d19      	cmp	r5, #25
 800a894:	bf98      	it	ls
 800a896:	3220      	addls	r2, #32
 800a898:	42a2      	cmp	r2, r4
 800a89a:	d0f0      	beq.n	800a87e <__match+0x6>
 800a89c:	2000      	movs	r0, #0
 800a89e:	e7f3      	b.n	800a888 <__match+0x10>

0800a8a0 <__hexnan>:
 800a8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a4:	680b      	ldr	r3, [r1, #0]
 800a8a6:	6801      	ldr	r1, [r0, #0]
 800a8a8:	115e      	asrs	r6, r3, #5
 800a8aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a8ae:	f013 031f 	ands.w	r3, r3, #31
 800a8b2:	b087      	sub	sp, #28
 800a8b4:	bf18      	it	ne
 800a8b6:	3604      	addne	r6, #4
 800a8b8:	2500      	movs	r5, #0
 800a8ba:	1f37      	subs	r7, r6, #4
 800a8bc:	4682      	mov	sl, r0
 800a8be:	4690      	mov	r8, r2
 800a8c0:	9301      	str	r3, [sp, #4]
 800a8c2:	f846 5c04 	str.w	r5, [r6, #-4]
 800a8c6:	46b9      	mov	r9, r7
 800a8c8:	463c      	mov	r4, r7
 800a8ca:	9502      	str	r5, [sp, #8]
 800a8cc:	46ab      	mov	fp, r5
 800a8ce:	784a      	ldrb	r2, [r1, #1]
 800a8d0:	1c4b      	adds	r3, r1, #1
 800a8d2:	9303      	str	r3, [sp, #12]
 800a8d4:	b342      	cbz	r2, 800a928 <__hexnan+0x88>
 800a8d6:	4610      	mov	r0, r2
 800a8d8:	9105      	str	r1, [sp, #20]
 800a8da:	9204      	str	r2, [sp, #16]
 800a8dc:	f7ff fd94 	bl	800a408 <__hexdig_fun>
 800a8e0:	2800      	cmp	r0, #0
 800a8e2:	d151      	bne.n	800a988 <__hexnan+0xe8>
 800a8e4:	9a04      	ldr	r2, [sp, #16]
 800a8e6:	9905      	ldr	r1, [sp, #20]
 800a8e8:	2a20      	cmp	r2, #32
 800a8ea:	d818      	bhi.n	800a91e <__hexnan+0x7e>
 800a8ec:	9b02      	ldr	r3, [sp, #8]
 800a8ee:	459b      	cmp	fp, r3
 800a8f0:	dd13      	ble.n	800a91a <__hexnan+0x7a>
 800a8f2:	454c      	cmp	r4, r9
 800a8f4:	d206      	bcs.n	800a904 <__hexnan+0x64>
 800a8f6:	2d07      	cmp	r5, #7
 800a8f8:	dc04      	bgt.n	800a904 <__hexnan+0x64>
 800a8fa:	462a      	mov	r2, r5
 800a8fc:	4649      	mov	r1, r9
 800a8fe:	4620      	mov	r0, r4
 800a900:	f7ff ffa8 	bl	800a854 <L_shift>
 800a904:	4544      	cmp	r4, r8
 800a906:	d952      	bls.n	800a9ae <__hexnan+0x10e>
 800a908:	2300      	movs	r3, #0
 800a90a:	f1a4 0904 	sub.w	r9, r4, #4
 800a90e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a912:	f8cd b008 	str.w	fp, [sp, #8]
 800a916:	464c      	mov	r4, r9
 800a918:	461d      	mov	r5, r3
 800a91a:	9903      	ldr	r1, [sp, #12]
 800a91c:	e7d7      	b.n	800a8ce <__hexnan+0x2e>
 800a91e:	2a29      	cmp	r2, #41	@ 0x29
 800a920:	d157      	bne.n	800a9d2 <__hexnan+0x132>
 800a922:	3102      	adds	r1, #2
 800a924:	f8ca 1000 	str.w	r1, [sl]
 800a928:	f1bb 0f00 	cmp.w	fp, #0
 800a92c:	d051      	beq.n	800a9d2 <__hexnan+0x132>
 800a92e:	454c      	cmp	r4, r9
 800a930:	d206      	bcs.n	800a940 <__hexnan+0xa0>
 800a932:	2d07      	cmp	r5, #7
 800a934:	dc04      	bgt.n	800a940 <__hexnan+0xa0>
 800a936:	462a      	mov	r2, r5
 800a938:	4649      	mov	r1, r9
 800a93a:	4620      	mov	r0, r4
 800a93c:	f7ff ff8a 	bl	800a854 <L_shift>
 800a940:	4544      	cmp	r4, r8
 800a942:	d936      	bls.n	800a9b2 <__hexnan+0x112>
 800a944:	f1a8 0204 	sub.w	r2, r8, #4
 800a948:	4623      	mov	r3, r4
 800a94a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a94e:	f842 1f04 	str.w	r1, [r2, #4]!
 800a952:	429f      	cmp	r7, r3
 800a954:	d2f9      	bcs.n	800a94a <__hexnan+0xaa>
 800a956:	1b3b      	subs	r3, r7, r4
 800a958:	f023 0303 	bic.w	r3, r3, #3
 800a95c:	3304      	adds	r3, #4
 800a95e:	3401      	adds	r4, #1
 800a960:	3e03      	subs	r6, #3
 800a962:	42b4      	cmp	r4, r6
 800a964:	bf88      	it	hi
 800a966:	2304      	movhi	r3, #4
 800a968:	4443      	add	r3, r8
 800a96a:	2200      	movs	r2, #0
 800a96c:	f843 2b04 	str.w	r2, [r3], #4
 800a970:	429f      	cmp	r7, r3
 800a972:	d2fb      	bcs.n	800a96c <__hexnan+0xcc>
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	b91b      	cbnz	r3, 800a980 <__hexnan+0xe0>
 800a978:	4547      	cmp	r7, r8
 800a97a:	d128      	bne.n	800a9ce <__hexnan+0x12e>
 800a97c:	2301      	movs	r3, #1
 800a97e:	603b      	str	r3, [r7, #0]
 800a980:	2005      	movs	r0, #5
 800a982:	b007      	add	sp, #28
 800a984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a988:	3501      	adds	r5, #1
 800a98a:	2d08      	cmp	r5, #8
 800a98c:	f10b 0b01 	add.w	fp, fp, #1
 800a990:	dd06      	ble.n	800a9a0 <__hexnan+0x100>
 800a992:	4544      	cmp	r4, r8
 800a994:	d9c1      	bls.n	800a91a <__hexnan+0x7a>
 800a996:	2300      	movs	r3, #0
 800a998:	f844 3c04 	str.w	r3, [r4, #-4]
 800a99c:	2501      	movs	r5, #1
 800a99e:	3c04      	subs	r4, #4
 800a9a0:	6822      	ldr	r2, [r4, #0]
 800a9a2:	f000 000f 	and.w	r0, r0, #15
 800a9a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a9aa:	6020      	str	r0, [r4, #0]
 800a9ac:	e7b5      	b.n	800a91a <__hexnan+0x7a>
 800a9ae:	2508      	movs	r5, #8
 800a9b0:	e7b3      	b.n	800a91a <__hexnan+0x7a>
 800a9b2:	9b01      	ldr	r3, [sp, #4]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d0dd      	beq.n	800a974 <__hexnan+0xd4>
 800a9b8:	f1c3 0320 	rsb	r3, r3, #32
 800a9bc:	f04f 32ff 	mov.w	r2, #4294967295
 800a9c0:	40da      	lsrs	r2, r3
 800a9c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a9c6:	4013      	ands	r3, r2
 800a9c8:	f846 3c04 	str.w	r3, [r6, #-4]
 800a9cc:	e7d2      	b.n	800a974 <__hexnan+0xd4>
 800a9ce:	3f04      	subs	r7, #4
 800a9d0:	e7d0      	b.n	800a974 <__hexnan+0xd4>
 800a9d2:	2004      	movs	r0, #4
 800a9d4:	e7d5      	b.n	800a982 <__hexnan+0xe2>

0800a9d6 <__ascii_mbtowc>:
 800a9d6:	b082      	sub	sp, #8
 800a9d8:	b901      	cbnz	r1, 800a9dc <__ascii_mbtowc+0x6>
 800a9da:	a901      	add	r1, sp, #4
 800a9dc:	b142      	cbz	r2, 800a9f0 <__ascii_mbtowc+0x1a>
 800a9de:	b14b      	cbz	r3, 800a9f4 <__ascii_mbtowc+0x1e>
 800a9e0:	7813      	ldrb	r3, [r2, #0]
 800a9e2:	600b      	str	r3, [r1, #0]
 800a9e4:	7812      	ldrb	r2, [r2, #0]
 800a9e6:	1e10      	subs	r0, r2, #0
 800a9e8:	bf18      	it	ne
 800a9ea:	2001      	movne	r0, #1
 800a9ec:	b002      	add	sp, #8
 800a9ee:	4770      	bx	lr
 800a9f0:	4610      	mov	r0, r2
 800a9f2:	e7fb      	b.n	800a9ec <__ascii_mbtowc+0x16>
 800a9f4:	f06f 0001 	mvn.w	r0, #1
 800a9f8:	e7f8      	b.n	800a9ec <__ascii_mbtowc+0x16>

0800a9fa <_realloc_r>:
 800a9fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9fe:	4680      	mov	r8, r0
 800aa00:	4615      	mov	r5, r2
 800aa02:	460c      	mov	r4, r1
 800aa04:	b921      	cbnz	r1, 800aa10 <_realloc_r+0x16>
 800aa06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa0a:	4611      	mov	r1, r2
 800aa0c:	f7fd b90c 	b.w	8007c28 <_malloc_r>
 800aa10:	b92a      	cbnz	r2, 800aa1e <_realloc_r+0x24>
 800aa12:	f7fd f895 	bl	8007b40 <_free_r>
 800aa16:	2400      	movs	r4, #0
 800aa18:	4620      	mov	r0, r4
 800aa1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa1e:	f000 f8b2 	bl	800ab86 <_malloc_usable_size_r>
 800aa22:	4285      	cmp	r5, r0
 800aa24:	4606      	mov	r6, r0
 800aa26:	d802      	bhi.n	800aa2e <_realloc_r+0x34>
 800aa28:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800aa2c:	d8f4      	bhi.n	800aa18 <_realloc_r+0x1e>
 800aa2e:	4629      	mov	r1, r5
 800aa30:	4640      	mov	r0, r8
 800aa32:	f7fd f8f9 	bl	8007c28 <_malloc_r>
 800aa36:	4607      	mov	r7, r0
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	d0ec      	beq.n	800aa16 <_realloc_r+0x1c>
 800aa3c:	42b5      	cmp	r5, r6
 800aa3e:	462a      	mov	r2, r5
 800aa40:	4621      	mov	r1, r4
 800aa42:	bf28      	it	cs
 800aa44:	4632      	movcs	r2, r6
 800aa46:	f7ff fc45 	bl	800a2d4 <memcpy>
 800aa4a:	4621      	mov	r1, r4
 800aa4c:	4640      	mov	r0, r8
 800aa4e:	f7fd f877 	bl	8007b40 <_free_r>
 800aa52:	463c      	mov	r4, r7
 800aa54:	e7e0      	b.n	800aa18 <_realloc_r+0x1e>
	...

0800aa58 <_strtoul_l.constprop.0>:
 800aa58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa5c:	4e34      	ldr	r6, [pc, #208]	@ (800ab30 <_strtoul_l.constprop.0+0xd8>)
 800aa5e:	4686      	mov	lr, r0
 800aa60:	460d      	mov	r5, r1
 800aa62:	4628      	mov	r0, r5
 800aa64:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa68:	5d37      	ldrb	r7, [r6, r4]
 800aa6a:	f017 0708 	ands.w	r7, r7, #8
 800aa6e:	d1f8      	bne.n	800aa62 <_strtoul_l.constprop.0+0xa>
 800aa70:	2c2d      	cmp	r4, #45	@ 0x2d
 800aa72:	d12f      	bne.n	800aad4 <_strtoul_l.constprop.0+0x7c>
 800aa74:	782c      	ldrb	r4, [r5, #0]
 800aa76:	2701      	movs	r7, #1
 800aa78:	1c85      	adds	r5, r0, #2
 800aa7a:	f033 0010 	bics.w	r0, r3, #16
 800aa7e:	d109      	bne.n	800aa94 <_strtoul_l.constprop.0+0x3c>
 800aa80:	2c30      	cmp	r4, #48	@ 0x30
 800aa82:	d12c      	bne.n	800aade <_strtoul_l.constprop.0+0x86>
 800aa84:	7828      	ldrb	r0, [r5, #0]
 800aa86:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800aa8a:	2858      	cmp	r0, #88	@ 0x58
 800aa8c:	d127      	bne.n	800aade <_strtoul_l.constprop.0+0x86>
 800aa8e:	786c      	ldrb	r4, [r5, #1]
 800aa90:	2310      	movs	r3, #16
 800aa92:	3502      	adds	r5, #2
 800aa94:	f04f 38ff 	mov.w	r8, #4294967295
 800aa98:	2600      	movs	r6, #0
 800aa9a:	fbb8 f8f3 	udiv	r8, r8, r3
 800aa9e:	fb03 f908 	mul.w	r9, r3, r8
 800aaa2:	ea6f 0909 	mvn.w	r9, r9
 800aaa6:	4630      	mov	r0, r6
 800aaa8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800aaac:	f1bc 0f09 	cmp.w	ip, #9
 800aab0:	d81c      	bhi.n	800aaec <_strtoul_l.constprop.0+0x94>
 800aab2:	4664      	mov	r4, ip
 800aab4:	42a3      	cmp	r3, r4
 800aab6:	dd2a      	ble.n	800ab0e <_strtoul_l.constprop.0+0xb6>
 800aab8:	f1b6 3fff 	cmp.w	r6, #4294967295
 800aabc:	d007      	beq.n	800aace <_strtoul_l.constprop.0+0x76>
 800aabe:	4580      	cmp	r8, r0
 800aac0:	d322      	bcc.n	800ab08 <_strtoul_l.constprop.0+0xb0>
 800aac2:	d101      	bne.n	800aac8 <_strtoul_l.constprop.0+0x70>
 800aac4:	45a1      	cmp	r9, r4
 800aac6:	db1f      	blt.n	800ab08 <_strtoul_l.constprop.0+0xb0>
 800aac8:	fb00 4003 	mla	r0, r0, r3, r4
 800aacc:	2601      	movs	r6, #1
 800aace:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aad2:	e7e9      	b.n	800aaa8 <_strtoul_l.constprop.0+0x50>
 800aad4:	2c2b      	cmp	r4, #43	@ 0x2b
 800aad6:	bf04      	itt	eq
 800aad8:	782c      	ldrbeq	r4, [r5, #0]
 800aada:	1c85      	addeq	r5, r0, #2
 800aadc:	e7cd      	b.n	800aa7a <_strtoul_l.constprop.0+0x22>
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d1d8      	bne.n	800aa94 <_strtoul_l.constprop.0+0x3c>
 800aae2:	2c30      	cmp	r4, #48	@ 0x30
 800aae4:	bf0c      	ite	eq
 800aae6:	2308      	moveq	r3, #8
 800aae8:	230a      	movne	r3, #10
 800aaea:	e7d3      	b.n	800aa94 <_strtoul_l.constprop.0+0x3c>
 800aaec:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800aaf0:	f1bc 0f19 	cmp.w	ip, #25
 800aaf4:	d801      	bhi.n	800aafa <_strtoul_l.constprop.0+0xa2>
 800aaf6:	3c37      	subs	r4, #55	@ 0x37
 800aaf8:	e7dc      	b.n	800aab4 <_strtoul_l.constprop.0+0x5c>
 800aafa:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800aafe:	f1bc 0f19 	cmp.w	ip, #25
 800ab02:	d804      	bhi.n	800ab0e <_strtoul_l.constprop.0+0xb6>
 800ab04:	3c57      	subs	r4, #87	@ 0x57
 800ab06:	e7d5      	b.n	800aab4 <_strtoul_l.constprop.0+0x5c>
 800ab08:	f04f 36ff 	mov.w	r6, #4294967295
 800ab0c:	e7df      	b.n	800aace <_strtoul_l.constprop.0+0x76>
 800ab0e:	1c73      	adds	r3, r6, #1
 800ab10:	d106      	bne.n	800ab20 <_strtoul_l.constprop.0+0xc8>
 800ab12:	2322      	movs	r3, #34	@ 0x22
 800ab14:	f8ce 3000 	str.w	r3, [lr]
 800ab18:	4630      	mov	r0, r6
 800ab1a:	b932      	cbnz	r2, 800ab2a <_strtoul_l.constprop.0+0xd2>
 800ab1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab20:	b107      	cbz	r7, 800ab24 <_strtoul_l.constprop.0+0xcc>
 800ab22:	4240      	negs	r0, r0
 800ab24:	2a00      	cmp	r2, #0
 800ab26:	d0f9      	beq.n	800ab1c <_strtoul_l.constprop.0+0xc4>
 800ab28:	b106      	cbz	r6, 800ab2c <_strtoul_l.constprop.0+0xd4>
 800ab2a:	1e69      	subs	r1, r5, #1
 800ab2c:	6011      	str	r1, [r2, #0]
 800ab2e:	e7f5      	b.n	800ab1c <_strtoul_l.constprop.0+0xc4>
 800ab30:	0800afd1 	.word	0x0800afd1

0800ab34 <_strtoul_r>:
 800ab34:	f7ff bf90 	b.w	800aa58 <_strtoul_l.constprop.0>

0800ab38 <__ascii_wctomb>:
 800ab38:	4603      	mov	r3, r0
 800ab3a:	4608      	mov	r0, r1
 800ab3c:	b141      	cbz	r1, 800ab50 <__ascii_wctomb+0x18>
 800ab3e:	2aff      	cmp	r2, #255	@ 0xff
 800ab40:	d904      	bls.n	800ab4c <__ascii_wctomb+0x14>
 800ab42:	228a      	movs	r2, #138	@ 0x8a
 800ab44:	601a      	str	r2, [r3, #0]
 800ab46:	f04f 30ff 	mov.w	r0, #4294967295
 800ab4a:	4770      	bx	lr
 800ab4c:	700a      	strb	r2, [r1, #0]
 800ab4e:	2001      	movs	r0, #1
 800ab50:	4770      	bx	lr
	...

0800ab54 <fiprintf>:
 800ab54:	b40e      	push	{r1, r2, r3}
 800ab56:	b503      	push	{r0, r1, lr}
 800ab58:	4601      	mov	r1, r0
 800ab5a:	ab03      	add	r3, sp, #12
 800ab5c:	4805      	ldr	r0, [pc, #20]	@ (800ab74 <fiprintf+0x20>)
 800ab5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab62:	6800      	ldr	r0, [r0, #0]
 800ab64:	9301      	str	r3, [sp, #4]
 800ab66:	f7fe ff6f 	bl	8009a48 <_vfiprintf_r>
 800ab6a:	b002      	add	sp, #8
 800ab6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab70:	b003      	add	sp, #12
 800ab72:	4770      	bx	lr
 800ab74:	20000bd0 	.word	0x20000bd0

0800ab78 <abort>:
 800ab78:	b508      	push	{r3, lr}
 800ab7a:	2006      	movs	r0, #6
 800ab7c:	f000 f834 	bl	800abe8 <raise>
 800ab80:	2001      	movs	r0, #1
 800ab82:	f7f6 ff4b 	bl	8001a1c <_exit>

0800ab86 <_malloc_usable_size_r>:
 800ab86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab8a:	1f18      	subs	r0, r3, #4
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	bfbc      	itt	lt
 800ab90:	580b      	ldrlt	r3, [r1, r0]
 800ab92:	18c0      	addlt	r0, r0, r3
 800ab94:	4770      	bx	lr

0800ab96 <_raise_r>:
 800ab96:	291f      	cmp	r1, #31
 800ab98:	b538      	push	{r3, r4, r5, lr}
 800ab9a:	4605      	mov	r5, r0
 800ab9c:	460c      	mov	r4, r1
 800ab9e:	d904      	bls.n	800abaa <_raise_r+0x14>
 800aba0:	2316      	movs	r3, #22
 800aba2:	6003      	str	r3, [r0, #0]
 800aba4:	f04f 30ff 	mov.w	r0, #4294967295
 800aba8:	bd38      	pop	{r3, r4, r5, pc}
 800abaa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800abac:	b112      	cbz	r2, 800abb4 <_raise_r+0x1e>
 800abae:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800abb2:	b94b      	cbnz	r3, 800abc8 <_raise_r+0x32>
 800abb4:	4628      	mov	r0, r5
 800abb6:	f000 f831 	bl	800ac1c <_getpid_r>
 800abba:	4622      	mov	r2, r4
 800abbc:	4601      	mov	r1, r0
 800abbe:	4628      	mov	r0, r5
 800abc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800abc4:	f000 b818 	b.w	800abf8 <_kill_r>
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d00a      	beq.n	800abe2 <_raise_r+0x4c>
 800abcc:	1c59      	adds	r1, r3, #1
 800abce:	d103      	bne.n	800abd8 <_raise_r+0x42>
 800abd0:	2316      	movs	r3, #22
 800abd2:	6003      	str	r3, [r0, #0]
 800abd4:	2001      	movs	r0, #1
 800abd6:	e7e7      	b.n	800aba8 <_raise_r+0x12>
 800abd8:	2100      	movs	r1, #0
 800abda:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800abde:	4620      	mov	r0, r4
 800abe0:	4798      	blx	r3
 800abe2:	2000      	movs	r0, #0
 800abe4:	e7e0      	b.n	800aba8 <_raise_r+0x12>
	...

0800abe8 <raise>:
 800abe8:	4b02      	ldr	r3, [pc, #8]	@ (800abf4 <raise+0xc>)
 800abea:	4601      	mov	r1, r0
 800abec:	6818      	ldr	r0, [r3, #0]
 800abee:	f7ff bfd2 	b.w	800ab96 <_raise_r>
 800abf2:	bf00      	nop
 800abf4:	20000bd0 	.word	0x20000bd0

0800abf8 <_kill_r>:
 800abf8:	b538      	push	{r3, r4, r5, lr}
 800abfa:	4d07      	ldr	r5, [pc, #28]	@ (800ac18 <_kill_r+0x20>)
 800abfc:	2300      	movs	r3, #0
 800abfe:	4604      	mov	r4, r0
 800ac00:	4608      	mov	r0, r1
 800ac02:	4611      	mov	r1, r2
 800ac04:	602b      	str	r3, [r5, #0]
 800ac06:	f7f6 fef9 	bl	80019fc <_kill>
 800ac0a:	1c43      	adds	r3, r0, #1
 800ac0c:	d102      	bne.n	800ac14 <_kill_r+0x1c>
 800ac0e:	682b      	ldr	r3, [r5, #0]
 800ac10:	b103      	cbz	r3, 800ac14 <_kill_r+0x1c>
 800ac12:	6023      	str	r3, [r4, #0]
 800ac14:	bd38      	pop	{r3, r4, r5, pc}
 800ac16:	bf00      	nop
 800ac18:	2000115c 	.word	0x2000115c

0800ac1c <_getpid_r>:
 800ac1c:	f7f6 bee6 	b.w	80019ec <_getpid>

0800ac20 <_init>:
 800ac20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac22:	bf00      	nop
 800ac24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac26:	bc08      	pop	{r3}
 800ac28:	469e      	mov	lr, r3
 800ac2a:	4770      	bx	lr

0800ac2c <_fini>:
 800ac2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac2e:	bf00      	nop
 800ac30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac32:	bc08      	pop	{r3}
 800ac34:	469e      	mov	lr, r3
 800ac36:	4770      	bx	lr
