(edif PipeLine
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 11 30 11 8 47)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure PipeLine.ngc PipeLine.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell DCM_SP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port DSSEN
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLK2X180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port (rename STATUS_7_ "STATUS<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename STATUS_6_ "STATUS<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename STATUS_5_ "STATUS<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename STATUS_4_ "STATUS<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename STATUS_3_ "STATUS<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename STATUS_2_ "STATUS<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename STATUS_1_ "STATUS<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename STATUS_0_ "STATUS<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE_1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR_1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUFT
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port T
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library PipeLine_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell PipeLine
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk_orig
              (direction INPUT)
            )
            (port ram1_we
              (direction OUTPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port ram2_en
              (direction OUTPUT)
            )
            (port tbre
              (direction INPUT)
            )
            (port ram2_oe
              (direction OUTPUT)
            )
            (port tsre
              (direction INPUT)
            )
            (port ram1_en
              (direction OUTPUT)
            )
            (port ram2_we
              (direction OUTPUT)
            )
            (port rdn
              (direction OUTPUT)
            )
            (port wrn
              (direction OUTPUT)
            )
            (port ram1_oe
              (direction OUTPUT)
            )
            (port (array (rename ram1_data "ram1_data<15:0>") 16)
              (direction INOUT))
            (port (array (rename ram2_data "ram2_data<15:0>") 16)
              (direction INOUT))
            (port (array (rename ledA "ledA<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename ledB "ledB<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename ram1_addr "ram1_addr<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename ram2_addr "ram2_addr<17:0>") 18)
              (direction OUTPUT))
            (designator "xc3s1200e-4-fg320")
            (property TYPE (string "PipeLine") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:ram1_data<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:ram2_data<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:ledA<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:ledB<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:ram1_addr<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:ram2_addr<17:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "PipeLine_PipeLine") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_pll_DCM_SP_INST "_pll/DCM_SP_INST")
              (viewRef view_1 (cellRef DCM_SP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:CTLSEL<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:STSADRS<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:STATUS<7:0>") (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 4) (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKIN_PERIOD (string "20.000000") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "FIXED") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "2X") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DSS_MODE (string "NONE") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property DRC_DCM_S3E_REMAP (string "FALSE") (owner "Xilinx"))
              (property PHASE_SHIFT (integer 32) (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property VERY_HIGH_FREQUENCY (string "FALSE") (owner "Xilinx"))
              (property FACTORY_JF (string "C080") (owner "Xilinx"))
            )
            (instance (rename &_pll_CLK2X_BUFG_INST1 "_pll/CLK2X_BUFG_INST1")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_pll_CLK2X_BUFG_INST "_pll/CLK2X_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_pll_CLK0_BUFG_INST "_pll/CLK0_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_pll_CLKIN_IBUFG_INST "_pll/CLKIN_IBUFG_INST")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename &_mem_Ram1OE_renamed_0 "_mem/Ram1OE")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_mem_Ram1WE_renamed_1 "_mem/Ram1WE")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_mem_link_data1_renamed_2 "_mem/link_data1")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename &_mem_link_data2_renamed_3 "_mem/link_data2")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename &_mem_status_renamed_4 "_mem/status")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename &_ex_m_memread_out_renamed_5 "_ex_m/memread_out")
              (viewRef view_1 (cellRef FDR_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_mem_link_data2_and00001 "_mem/link_data2_and00001")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename &_mem_link_data1_mux00001 "_mem/link_data1_mux00001")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename &_mem_Ram1WE_mux00001 "_mem/Ram1WE_mux00001")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename &_mem_Ram1EN_and00001 "_mem/Ram1EN_and00001")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename &_mem_link_data1_and00001 "_mem/link_data1_and00001")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_6 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_15_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_14_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_13_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_12_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_11_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_10_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_9_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_8_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_7_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_6_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_5_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_4_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_3_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_2_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_1_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_data_0_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_15_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_14_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_13_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_12_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_11_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_10_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_9_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_8_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_7_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_6_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_5_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_4_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_3_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_2_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_1_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_data_0_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_we_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_en_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2_oe_OBUF_renamed_7 "ram2_oe_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_en_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_we_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance wrn_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_oe_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledA_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledA_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledA_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledA_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledA_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledA_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledA_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledA_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledB_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledB_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledB_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledB_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledB_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledB_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledB_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ledB_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_17_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_16_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram1_addr_13_OBUF_renamed_8 "ram1_addr_13_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1_addr_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_17_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_16_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2_addr_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_mem_link_data2_inv1_INV_0 "_mem/link_data2_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_mem_link_data1_inv1_INV_0 "_mem/link_data1_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_mem_status_mux00001_INV_0 "_mem/status_mux00001_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename &_ex_m_memread_out "_ex_m/memread_out")
              (joined
                (portRef Q (instanceRef &_ex_m_memread_out_renamed_5))
                (portRef I0 (instanceRef &_mem_link_data1_mux00001))
                (portRef I1 (instanceRef &_mem_Ram1WE_mux00001))
                (portRef I1 (instanceRef &_mem_Ram1EN_and00001))
                (portRef I2 (instanceRef &_mem_link_data1_and00001))
              )
            )
            (net (rename &_mem_Ram1EN_and0000 "_mem/Ram1EN_and0000")
              (joined
                (portRef CE (instanceRef &_mem_Ram1WE_renamed_1))
                (portRef CE (instanceRef &_mem_Ram1OE_renamed_0))
                (portRef O (instanceRef &_mem_Ram1EN_and00001))
              )
            )
            (net (rename &_mem_Ram1OE "_mem/Ram1OE")
              (joined
                (portRef Q (instanceRef &_mem_Ram1OE_renamed_0))
                (portRef I (instanceRef ram1_oe_OBUF))
              )
            )
            (net (rename &_mem_Ram1OE_mux0000 "_mem/Ram1OE_mux0000")
              (joined
                (portRef D (instanceRef &_mem_Ram1OE_renamed_0))
                (portRef D (instanceRef &_mem_link_data1_renamed_2))
                (portRef O (instanceRef &_mem_link_data1_mux00001))
              )
            )
            (net (rename &_mem_Ram1WE "_mem/Ram1WE")
              (joined
                (portRef Q (instanceRef &_mem_Ram1WE_renamed_1))
                (portRef I (instanceRef ram1_we_OBUF))
              )
            )
            (net (rename &_mem_Ram1WE_mux0000 "_mem/Ram1WE_mux0000")
              (joined
                (portRef D (instanceRef &_mem_Ram1WE_renamed_1))
                (portRef O (instanceRef &_mem_Ram1WE_mux00001))
              )
            )
            (net (rename &_mem_link_data1 "_mem/link_data1")
              (joined
                (portRef Q (instanceRef &_mem_link_data1_renamed_2))
                (portRef I (instanceRef &_mem_link_data1_inv1_INV_0))
              )
            )
            (net (rename &_mem_link_data1_and0000 "_mem/link_data1_and0000")
              (joined
                (portRef CE (instanceRef &_mem_link_data1_renamed_2))
                (portRef O (instanceRef &_mem_link_data1_and00001))
              )
            )
            (net (rename &_mem_link_data1_inv "_mem/link_data1_inv")
              (joined
                (portRef T (instanceRef ram1_data_15_OBUFT))
                (portRef T (instanceRef ram1_data_14_OBUFT))
                (portRef T (instanceRef ram1_data_13_OBUFT))
                (portRef T (instanceRef ram1_data_12_OBUFT))
                (portRef T (instanceRef ram1_data_11_OBUFT))
                (portRef T (instanceRef ram1_data_10_OBUFT))
                (portRef T (instanceRef ram1_data_9_OBUFT))
                (portRef T (instanceRef ram1_data_8_OBUFT))
                (portRef T (instanceRef ram1_data_7_OBUFT))
                (portRef T (instanceRef ram1_data_6_OBUFT))
                (portRef T (instanceRef ram1_data_5_OBUFT))
                (portRef T (instanceRef ram1_data_4_OBUFT))
                (portRef T (instanceRef ram1_data_3_OBUFT))
                (portRef T (instanceRef ram1_data_2_OBUFT))
                (portRef T (instanceRef ram1_data_1_OBUFT))
                (portRef T (instanceRef ram1_data_0_OBUFT))
                (portRef O (instanceRef &_mem_link_data1_inv1_INV_0))
              )
            )
            (net (rename &_mem_link_data2 "_mem/link_data2")
              (joined
                (portRef Q (instanceRef &_mem_link_data2_renamed_3))
                (portRef I (instanceRef &_mem_link_data2_inv1_INV_0))
              )
            )
            (net (rename &_mem_link_data2_and0000 "_mem/link_data2_and0000")
              (joined
                (portRef CE (instanceRef &_mem_link_data2_renamed_3))
                (portRef O (instanceRef &_mem_link_data2_and00001))
              )
            )
            (net (rename &_mem_link_data2_inv "_mem/link_data2_inv")
              (joined
                (portRef T (instanceRef ram2_data_15_OBUFT))
                (portRef T (instanceRef ram2_data_14_OBUFT))
                (portRef T (instanceRef ram2_data_13_OBUFT))
                (portRef T (instanceRef ram2_data_12_OBUFT))
                (portRef T (instanceRef ram2_data_11_OBUFT))
                (portRef T (instanceRef ram2_data_10_OBUFT))
                (portRef T (instanceRef ram2_data_9_OBUFT))
                (portRef T (instanceRef ram2_data_8_OBUFT))
                (portRef T (instanceRef ram2_data_7_OBUFT))
                (portRef T (instanceRef ram2_data_6_OBUFT))
                (portRef T (instanceRef ram2_data_5_OBUFT))
                (portRef T (instanceRef ram2_data_4_OBUFT))
                (portRef T (instanceRef ram2_data_3_OBUFT))
                (portRef T (instanceRef ram2_data_2_OBUFT))
                (portRef T (instanceRef ram2_data_1_OBUFT))
                (portRef T (instanceRef ram2_data_0_OBUFT))
                (portRef O (instanceRef &_mem_link_data2_inv1_INV_0))
              )
            )
            (net (rename &_mem_status "_mem/status")
              (joined
                (portRef Q (instanceRef &_mem_status_renamed_4))
                (portRef I0 (instanceRef &_mem_link_data2_and00001))
                (portRef I1 (instanceRef &_mem_link_data1_mux00001))
                (portRef I0 (instanceRef &_mem_Ram1WE_mux00001))
                (portRef I1 (instanceRef &_mem_link_data1_and00001))
                (portRef I (instanceRef &_mem_status_mux00001_INV_0))
              )
            )
            (net (rename &_mem_status_mux0000 "_mem/status_mux0000")
              (joined
                (portRef D (instanceRef &_mem_status_renamed_4))
                (portRef O (instanceRef &_mem_status_mux00001_INV_0))
              )
            )
            (net (rename &_pll_CLK0_BUF "_pll/CLK0_BUF")
              (joined
                (portRef CLK0 (instanceRef &_pll_DCM_SP_INST))
                (portRef I (instanceRef &_pll_CLK0_BUFG_INST))
              )
            )
            (net (rename &_pll_CLK2X_BUF "_pll/CLK2X_BUF")
              (joined
                (portRef CLK2X (instanceRef &_pll_DCM_SP_INST))
                (portRef I (instanceRef &_pll_CLK2X_BUFG_INST1))
                (portRef I (instanceRef &_pll_CLK2X_BUFG_INST))
              )
            )
            (net clk
              (joined
                (portRef CLKIN (instanceRef &_pll_DCM_SP_INST))
                (portRef O (instanceRef &_pll_CLKIN_IBUFG_INST))
                (portRef C (instanceRef &_ex_m_memread_out_renamed_5))
              )
            )
            (net clk2x
              (joined
                (portRef CLKFB (instanceRef &_pll_DCM_SP_INST))
                (portRef O (instanceRef &_pll_CLK2X_BUFG_INST))
                (portRef C (instanceRef &_mem_status_renamed_4))
                (portRef C (instanceRef &_mem_link_data2_renamed_3))
                (portRef C (instanceRef &_mem_link_data1_renamed_2))
                (portRef C (instanceRef &_mem_Ram1WE_renamed_1))
                (portRef C (instanceRef &_mem_Ram1OE_renamed_0))
              )
            )
            (net clk_orig
              (joined
                (portRef clk_orig)
                (portRef I (instanceRef &_pll_CLKIN_IBUFG_INST))
              )
            )
            (net (rename ledA_0_ "ledA<0>")
              (joined
                (portRef (member ledA 7))
                (portRef O (instanceRef ledA_0_OBUF))
              )
            )
            (net (rename ledA_1_ "ledA<1>")
              (joined
                (portRef (member ledA 6))
                (portRef O (instanceRef ledA_1_OBUF))
              )
            )
            (net (rename ledA_2_ "ledA<2>")
              (joined
                (portRef (member ledA 5))
                (portRef O (instanceRef ledA_2_OBUF))
              )
            )
            (net (rename ledA_3_ "ledA<3>")
              (joined
                (portRef (member ledA 4))
                (portRef O (instanceRef ledA_3_OBUF))
              )
            )
            (net (rename ledA_4_ "ledA<4>")
              (joined
                (portRef (member ledA 3))
                (portRef O (instanceRef ledA_4_OBUF))
              )
            )
            (net (rename ledA_5_ "ledA<5>")
              (joined
                (portRef (member ledA 2))
                (portRef O (instanceRef ledA_5_OBUF))
              )
            )
            (net (rename ledA_6_ "ledA<6>")
              (joined
                (portRef (member ledA 1))
                (portRef O (instanceRef ledA_6_OBUF))
              )
            )
            (net (rename ledA_7_ "ledA<7>")
              (joined
                (portRef (member ledA 0))
                (portRef O (instanceRef ledA_7_OBUF))
              )
            )
            (net (rename ledB_0_ "ledB<0>")
              (joined
                (portRef (member ledB 7))
                (portRef O (instanceRef ledB_0_OBUF))
              )
            )
            (net (rename ledB_1_ "ledB<1>")
              (joined
                (portRef (member ledB 6))
                (portRef O (instanceRef ledB_1_OBUF))
              )
            )
            (net (rename ledB_2_ "ledB<2>")
              (joined
                (portRef (member ledB 5))
                (portRef O (instanceRef ledB_2_OBUF))
              )
            )
            (net (rename ledB_3_ "ledB<3>")
              (joined
                (portRef (member ledB 4))
                (portRef O (instanceRef ledB_3_OBUF))
              )
            )
            (net (rename ledB_4_ "ledB<4>")
              (joined
                (portRef (member ledB 3))
                (portRef O (instanceRef ledB_4_OBUF))
              )
            )
            (net (rename ledB_5_ "ledB<5>")
              (joined
                (portRef (member ledB 2))
                (portRef O (instanceRef ledB_5_OBUF))
              )
            )
            (net (rename ledB_6_ "ledB<6>")
              (joined
                (portRef (member ledB 1))
                (portRef O (instanceRef ledB_6_OBUF))
              )
            )
            (net (rename ledB_7_ "ledB<7>")
              (joined
                (portRef (member ledB 0))
                (portRef O (instanceRef ledB_7_OBUF))
              )
            )
            (net (rename ram1_addr_0_ "ram1_addr<0>")
              (joined
                (portRef (member ram1_addr 17))
                (portRef O (instanceRef ram1_addr_0_OBUF))
              )
            )
            (net (rename ram1_addr_10_ "ram1_addr<10>")
              (joined
                (portRef (member ram1_addr 7))
                (portRef O (instanceRef ram1_addr_10_OBUF))
              )
            )
            (net (rename ram1_addr_11_ "ram1_addr<11>")
              (joined
                (portRef (member ram1_addr 6))
                (portRef O (instanceRef ram1_addr_11_OBUF))
              )
            )
            (net (rename ram1_addr_12_ "ram1_addr<12>")
              (joined
                (portRef (member ram1_addr 5))
                (portRef O (instanceRef ram1_addr_12_OBUF))
              )
            )
            (net (rename ram1_addr_13_ "ram1_addr<13>")
              (joined
                (portRef (member ram1_addr 4))
                (portRef O (instanceRef ram1_addr_13_OBUF_renamed_8))
              )
            )
            (net (rename ram1_addr_14_ "ram1_addr<14>")
              (joined
                (portRef (member ram1_addr 3))
                (portRef O (instanceRef ram1_addr_14_OBUF))
              )
            )
            (net (rename ram1_addr_15_ "ram1_addr<15>")
              (joined
                (portRef (member ram1_addr 2))
                (portRef O (instanceRef ram1_addr_15_OBUF))
              )
            )
            (net (rename ram1_addr_16_ "ram1_addr<16>")
              (joined
                (portRef (member ram1_addr 1))
                (portRef O (instanceRef ram1_addr_16_OBUF))
              )
            )
            (net (rename ram1_addr_17_ "ram1_addr<17>")
              (joined
                (portRef (member ram1_addr 0))
                (portRef O (instanceRef ram1_addr_17_OBUF))
              )
            )
            (net (rename ram1_addr_1_ "ram1_addr<1>")
              (joined
                (portRef (member ram1_addr 16))
                (portRef O (instanceRef ram1_addr_1_OBUF))
              )
            )
            (net (rename ram1_addr_2_ "ram1_addr<2>")
              (joined
                (portRef (member ram1_addr 15))
                (portRef O (instanceRef ram1_addr_2_OBUF))
              )
            )
            (net (rename ram1_addr_3_ "ram1_addr<3>")
              (joined
                (portRef (member ram1_addr 14))
                (portRef O (instanceRef ram1_addr_3_OBUF))
              )
            )
            (net (rename ram1_addr_4_ "ram1_addr<4>")
              (joined
                (portRef (member ram1_addr 13))
                (portRef O (instanceRef ram1_addr_4_OBUF))
              )
            )
            (net (rename ram1_addr_5_ "ram1_addr<5>")
              (joined
                (portRef (member ram1_addr 12))
                (portRef O (instanceRef ram1_addr_5_OBUF))
              )
            )
            (net (rename ram1_addr_6_ "ram1_addr<6>")
              (joined
                (portRef (member ram1_addr 11))
                (portRef O (instanceRef ram1_addr_6_OBUF))
              )
            )
            (net (rename ram1_addr_7_ "ram1_addr<7>")
              (joined
                (portRef (member ram1_addr 10))
                (portRef O (instanceRef ram1_addr_7_OBUF))
              )
            )
            (net (rename ram1_addr_8_ "ram1_addr<8>")
              (joined
                (portRef (member ram1_addr 9))
                (portRef O (instanceRef ram1_addr_8_OBUF))
              )
            )
            (net (rename ram1_addr_9_ "ram1_addr<9>")
              (joined
                (portRef (member ram1_addr 8))
                (portRef O (instanceRef ram1_addr_9_OBUF))
              )
            )
            (net ram1_addr_13_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DSSEN (instanceRef &_pll_DCM_SP_INST))
                (portRef PSCLK (instanceRef &_pll_DCM_SP_INST))
                (portRef PSEN (instanceRef &_pll_DCM_SP_INST))
                (portRef PSINCDEC (instanceRef &_pll_DCM_SP_INST))
                (portRef D (instanceRef &_mem_link_data2_renamed_3))
                (portRef I (instanceRef ram1_data_15_OBUFT))
                (portRef I (instanceRef ram1_data_14_OBUFT))
                (portRef I (instanceRef ram1_data_13_OBUFT))
                (portRef I (instanceRef ram1_data_12_OBUFT))
                (portRef I (instanceRef ram1_data_11_OBUFT))
                (portRef I (instanceRef ram1_data_10_OBUFT))
                (portRef I (instanceRef ram1_data_9_OBUFT))
                (portRef I (instanceRef ram1_data_8_OBUFT))
                (portRef I (instanceRef ram1_data_7_OBUFT))
                (portRef I (instanceRef ram1_data_6_OBUFT))
                (portRef I (instanceRef ram1_data_5_OBUFT))
                (portRef I (instanceRef ram1_data_4_OBUFT))
                (portRef I (instanceRef ram1_data_3_OBUFT))
                (portRef I (instanceRef ram1_data_2_OBUFT))
                (portRef I (instanceRef ram1_data_1_OBUFT))
                (portRef I (instanceRef ram1_data_0_OBUFT))
                (portRef I (instanceRef ram2_data_15_OBUFT))
                (portRef I (instanceRef ram2_data_14_OBUFT))
                (portRef I (instanceRef ram2_data_13_OBUFT))
                (portRef I (instanceRef ram2_data_12_OBUFT))
                (portRef I (instanceRef ram2_data_11_OBUFT))
                (portRef I (instanceRef ram2_data_10_OBUFT))
                (portRef I (instanceRef ram2_data_9_OBUFT))
                (portRef I (instanceRef ram2_data_8_OBUFT))
                (portRef I (instanceRef ram2_data_7_OBUFT))
                (portRef I (instanceRef ram2_data_6_OBUFT))
                (portRef I (instanceRef ram2_data_5_OBUFT))
                (portRef I (instanceRef ram2_data_4_OBUFT))
                (portRef I (instanceRef ram2_data_3_OBUFT))
                (portRef I (instanceRef ram2_data_2_OBUFT))
                (portRef I (instanceRef ram2_data_1_OBUFT))
                (portRef I (instanceRef ram2_data_0_OBUFT))
                (portRef I (instanceRef ram1_en_OBUF))
                (portRef I (instanceRef ledA_7_OBUF))
                (portRef I (instanceRef ledA_6_OBUF))
                (portRef I (instanceRef ledA_5_OBUF))
                (portRef I (instanceRef ledA_4_OBUF))
                (portRef I (instanceRef ledA_3_OBUF))
                (portRef I (instanceRef ledA_2_OBUF))
                (portRef I (instanceRef ledA_1_OBUF))
                (portRef I (instanceRef ledA_0_OBUF))
                (portRef I (instanceRef ledB_7_OBUF))
                (portRef I (instanceRef ledB_6_OBUF))
                (portRef I (instanceRef ledB_5_OBUF))
                (portRef I (instanceRef ledB_4_OBUF))
                (portRef I (instanceRef ledB_3_OBUF))
                (portRef I (instanceRef ledB_2_OBUF))
                (portRef I (instanceRef ledB_1_OBUF))
                (portRef I (instanceRef ledB_0_OBUF))
                (portRef I (instanceRef ram1_addr_17_OBUF))
                (portRef I (instanceRef ram1_addr_16_OBUF))
                (portRef I (instanceRef ram1_addr_15_OBUF))
                (portRef I (instanceRef ram1_addr_14_OBUF))
                (portRef I (instanceRef ram1_addr_13_OBUF_renamed_8))
                (portRef I (instanceRef ram1_addr_12_OBUF))
                (portRef I (instanceRef ram1_addr_11_OBUF))
                (portRef I (instanceRef ram1_addr_10_OBUF))
                (portRef I (instanceRef ram1_addr_9_OBUF))
                (portRef I (instanceRef ram1_addr_8_OBUF))
                (portRef I (instanceRef ram1_addr_7_OBUF))
                (portRef I (instanceRef ram1_addr_6_OBUF))
                (portRef I (instanceRef ram1_addr_5_OBUF))
                (portRef I (instanceRef ram1_addr_4_OBUF))
                (portRef I (instanceRef ram1_addr_3_OBUF))
                (portRef I (instanceRef ram1_addr_2_OBUF))
                (portRef I (instanceRef ram1_addr_1_OBUF))
                (portRef I (instanceRef ram1_addr_0_OBUF))
                (portRef I (instanceRef ram2_addr_17_OBUF))
                (portRef I (instanceRef ram2_addr_16_OBUF))
                (portRef I (instanceRef ram2_addr_15_OBUF))
                (portRef I (instanceRef ram2_addr_14_OBUF))
                (portRef I (instanceRef ram2_addr_13_OBUF))
                (portRef I (instanceRef ram2_addr_12_OBUF))
                (portRef I (instanceRef ram2_addr_11_OBUF))
                (portRef I (instanceRef ram2_addr_10_OBUF))
                (portRef I (instanceRef ram2_addr_9_OBUF))
                (portRef I (instanceRef ram2_addr_8_OBUF))
                (portRef I (instanceRef ram2_addr_7_OBUF))
                (portRef I (instanceRef ram2_addr_6_OBUF))
                (portRef I (instanceRef ram2_addr_5_OBUF))
                (portRef I (instanceRef ram2_addr_4_OBUF))
                (portRef I (instanceRef ram2_addr_3_OBUF))
                (portRef I (instanceRef ram2_addr_2_OBUF))
                (portRef I (instanceRef ram2_addr_1_OBUF))
                (portRef I (instanceRef ram2_addr_0_OBUF))
              )
            )
            (net (rename ram1_data_0_ "ram1_data<0>")
              (joined
                (portRef (member ram1_data 15))
                (portRef O (instanceRef ram1_data_0_OBUFT))
              )
            )
            (net (rename ram1_data_10_ "ram1_data<10>")
              (joined
                (portRef (member ram1_data 5))
                (portRef O (instanceRef ram1_data_10_OBUFT))
              )
            )
            (net (rename ram1_data_11_ "ram1_data<11>")
              (joined
                (portRef (member ram1_data 4))
                (portRef O (instanceRef ram1_data_11_OBUFT))
              )
            )
            (net (rename ram1_data_12_ "ram1_data<12>")
              (joined
                (portRef (member ram1_data 3))
                (portRef O (instanceRef ram1_data_12_OBUFT))
              )
            )
            (net (rename ram1_data_13_ "ram1_data<13>")
              (joined
                (portRef (member ram1_data 2))
                (portRef O (instanceRef ram1_data_13_OBUFT))
              )
            )
            (net (rename ram1_data_14_ "ram1_data<14>")
              (joined
                (portRef (member ram1_data 1))
                (portRef O (instanceRef ram1_data_14_OBUFT))
              )
            )
            (net (rename ram1_data_15_ "ram1_data<15>")
              (joined
                (portRef (member ram1_data 0))
                (portRef O (instanceRef ram1_data_15_OBUFT))
              )
            )
            (net (rename ram1_data_1_ "ram1_data<1>")
              (joined
                (portRef (member ram1_data 14))
                (portRef O (instanceRef ram1_data_1_OBUFT))
              )
            )
            (net (rename ram1_data_2_ "ram1_data<2>")
              (joined
                (portRef (member ram1_data 13))
                (portRef O (instanceRef ram1_data_2_OBUFT))
              )
            )
            (net (rename ram1_data_3_ "ram1_data<3>")
              (joined
                (portRef (member ram1_data 12))
                (portRef O (instanceRef ram1_data_3_OBUFT))
              )
            )
            (net (rename ram1_data_4_ "ram1_data<4>")
              (joined
                (portRef (member ram1_data 11))
                (portRef O (instanceRef ram1_data_4_OBUFT))
              )
            )
            (net (rename ram1_data_5_ "ram1_data<5>")
              (joined
                (portRef (member ram1_data 10))
                (portRef O (instanceRef ram1_data_5_OBUFT))
              )
            )
            (net (rename ram1_data_6_ "ram1_data<6>")
              (joined
                (portRef (member ram1_data 9))
                (portRef O (instanceRef ram1_data_6_OBUFT))
              )
            )
            (net (rename ram1_data_7_ "ram1_data<7>")
              (joined
                (portRef (member ram1_data 8))
                (portRef O (instanceRef ram1_data_7_OBUFT))
              )
            )
            (net (rename ram1_data_8_ "ram1_data<8>")
              (joined
                (portRef (member ram1_data 7))
                (portRef O (instanceRef ram1_data_8_OBUFT))
              )
            )
            (net (rename ram1_data_9_ "ram1_data<9>")
              (joined
                (portRef (member ram1_data 6))
                (portRef O (instanceRef ram1_data_9_OBUFT))
              )
            )
            (net ram1_en
              (joined
                (portRef ram1_en)
                (portRef O (instanceRef ram1_en_OBUF))
              )
            )
            (net ram1_oe
              (joined
                (portRef ram1_oe)
                (portRef O (instanceRef ram1_oe_OBUF))
              )
            )
            (net ram1_we
              (joined
                (portRef ram1_we)
                (portRef O (instanceRef ram1_we_OBUF))
              )
            )
            (net (rename ram2_addr_0_ "ram2_addr<0>")
              (joined
                (portRef (member ram2_addr 17))
                (portRef O (instanceRef ram2_addr_0_OBUF))
              )
            )
            (net (rename ram2_addr_10_ "ram2_addr<10>")
              (joined
                (portRef (member ram2_addr 7))
                (portRef O (instanceRef ram2_addr_10_OBUF))
              )
            )
            (net (rename ram2_addr_11_ "ram2_addr<11>")
              (joined
                (portRef (member ram2_addr 6))
                (portRef O (instanceRef ram2_addr_11_OBUF))
              )
            )
            (net (rename ram2_addr_12_ "ram2_addr<12>")
              (joined
                (portRef (member ram2_addr 5))
                (portRef O (instanceRef ram2_addr_12_OBUF))
              )
            )
            (net (rename ram2_addr_13_ "ram2_addr<13>")
              (joined
                (portRef (member ram2_addr 4))
                (portRef O (instanceRef ram2_addr_13_OBUF))
              )
            )
            (net (rename ram2_addr_14_ "ram2_addr<14>")
              (joined
                (portRef (member ram2_addr 3))
                (portRef O (instanceRef ram2_addr_14_OBUF))
              )
            )
            (net (rename ram2_addr_15_ "ram2_addr<15>")
              (joined
                (portRef (member ram2_addr 2))
                (portRef O (instanceRef ram2_addr_15_OBUF))
              )
            )
            (net (rename ram2_addr_16_ "ram2_addr<16>")
              (joined
                (portRef (member ram2_addr 1))
                (portRef O (instanceRef ram2_addr_16_OBUF))
              )
            )
            (net (rename ram2_addr_17_ "ram2_addr<17>")
              (joined
                (portRef (member ram2_addr 0))
                (portRef O (instanceRef ram2_addr_17_OBUF))
              )
            )
            (net (rename ram2_addr_1_ "ram2_addr<1>")
              (joined
                (portRef (member ram2_addr 16))
                (portRef O (instanceRef ram2_addr_1_OBUF))
              )
            )
            (net (rename ram2_addr_2_ "ram2_addr<2>")
              (joined
                (portRef (member ram2_addr 15))
                (portRef O (instanceRef ram2_addr_2_OBUF))
              )
            )
            (net (rename ram2_addr_3_ "ram2_addr<3>")
              (joined
                (portRef (member ram2_addr 14))
                (portRef O (instanceRef ram2_addr_3_OBUF))
              )
            )
            (net (rename ram2_addr_4_ "ram2_addr<4>")
              (joined
                (portRef (member ram2_addr 13))
                (portRef O (instanceRef ram2_addr_4_OBUF))
              )
            )
            (net (rename ram2_addr_5_ "ram2_addr<5>")
              (joined
                (portRef (member ram2_addr 12))
                (portRef O (instanceRef ram2_addr_5_OBUF))
              )
            )
            (net (rename ram2_addr_6_ "ram2_addr<6>")
              (joined
                (portRef (member ram2_addr 11))
                (portRef O (instanceRef ram2_addr_6_OBUF))
              )
            )
            (net (rename ram2_addr_7_ "ram2_addr<7>")
              (joined
                (portRef (member ram2_addr 10))
                (portRef O (instanceRef ram2_addr_7_OBUF))
              )
            )
            (net (rename ram2_addr_8_ "ram2_addr<8>")
              (joined
                (portRef (member ram2_addr 9))
                (portRef O (instanceRef ram2_addr_8_OBUF))
              )
            )
            (net (rename ram2_addr_9_ "ram2_addr<9>")
              (joined
                (portRef (member ram2_addr 8))
                (portRef O (instanceRef ram2_addr_9_OBUF))
              )
            )
            (net (rename ram2_data_0_ "ram2_data<0>")
              (joined
                (portRef (member ram2_data 15))
                (portRef O (instanceRef ram2_data_0_OBUFT))
              )
            )
            (net (rename ram2_data_10_ "ram2_data<10>")
              (joined
                (portRef (member ram2_data 5))
                (portRef O (instanceRef ram2_data_10_OBUFT))
              )
            )
            (net (rename ram2_data_11_ "ram2_data<11>")
              (joined
                (portRef (member ram2_data 4))
                (portRef O (instanceRef ram2_data_11_OBUFT))
              )
            )
            (net (rename ram2_data_12_ "ram2_data<12>")
              (joined
                (portRef (member ram2_data 3))
                (portRef O (instanceRef ram2_data_12_OBUFT))
              )
            )
            (net (rename ram2_data_13_ "ram2_data<13>")
              (joined
                (portRef (member ram2_data 2))
                (portRef O (instanceRef ram2_data_13_OBUFT))
              )
            )
            (net (rename ram2_data_14_ "ram2_data<14>")
              (joined
                (portRef (member ram2_data 1))
                (portRef O (instanceRef ram2_data_14_OBUFT))
              )
            )
            (net (rename ram2_data_15_ "ram2_data<15>")
              (joined
                (portRef (member ram2_data 0))
                (portRef O (instanceRef ram2_data_15_OBUFT))
              )
            )
            (net (rename ram2_data_1_ "ram2_data<1>")
              (joined
                (portRef (member ram2_data 14))
                (portRef O (instanceRef ram2_data_1_OBUFT))
              )
            )
            (net (rename ram2_data_2_ "ram2_data<2>")
              (joined
                (portRef (member ram2_data 13))
                (portRef O (instanceRef ram2_data_2_OBUFT))
              )
            )
            (net (rename ram2_data_3_ "ram2_data<3>")
              (joined
                (portRef (member ram2_data 12))
                (portRef O (instanceRef ram2_data_3_OBUFT))
              )
            )
            (net (rename ram2_data_4_ "ram2_data<4>")
              (joined
                (portRef (member ram2_data 11))
                (portRef O (instanceRef ram2_data_4_OBUFT))
              )
            )
            (net (rename ram2_data_5_ "ram2_data<5>")
              (joined
                (portRef (member ram2_data 10))
                (portRef O (instanceRef ram2_data_5_OBUFT))
              )
            )
            (net (rename ram2_data_6_ "ram2_data<6>")
              (joined
                (portRef (member ram2_data 9))
                (portRef O (instanceRef ram2_data_6_OBUFT))
              )
            )
            (net (rename ram2_data_7_ "ram2_data<7>")
              (joined
                (portRef (member ram2_data 8))
                (portRef O (instanceRef ram2_data_7_OBUFT))
              )
            )
            (net (rename ram2_data_8_ "ram2_data<8>")
              (joined
                (portRef (member ram2_data 7))
                (portRef O (instanceRef ram2_data_8_OBUFT))
              )
            )
            (net (rename ram2_data_9_ "ram2_data<9>")
              (joined
                (portRef (member ram2_data 6))
                (portRef O (instanceRef ram2_data_9_OBUFT))
              )
            )
            (net ram2_en
              (joined
                (portRef ram2_en)
                (portRef O (instanceRef ram2_en_OBUF))
              )
            )
            (net ram2_oe
              (joined
                (portRef ram2_oe)
                (portRef O (instanceRef ram2_oe_OBUF_renamed_7))
              )
            )
            (net ram2_oe_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef D (instanceRef &_ex_m_memread_out_renamed_5))
                (portRef R (instanceRef &_ex_m_memread_out_renamed_5))
                (portRef I (instanceRef ram2_en_OBUF))
                (portRef I (instanceRef ram2_oe_OBUF_renamed_7))
                (portRef I (instanceRef ram2_we_OBUF))
                (portRef I (instanceRef wrn_OBUF))
              )
            )
            (net ram2_we
              (joined
                (portRef ram2_we)
                (portRef O (instanceRef ram2_we_OBUF))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_6))
              )
            )
            (net rst_IBUF
              (joined
                (portRef RST (instanceRef &_pll_DCM_SP_INST))
                (portRef CE (instanceRef &_mem_status_renamed_4))
                (portRef I1 (instanceRef &_mem_link_data2_and00001))
                (portRef I0 (instanceRef &_mem_Ram1EN_and00001))
                (portRef I0 (instanceRef &_mem_link_data1_and00001))
                (portRef O (instanceRef rst_IBUF_renamed_6))
              )
            )
            (net wrn
              (joined
                (portRef wrn)
                (portRef O (instanceRef wrn_OBUF))
              )
            )
          )
      )
    )
  )

  (design PipeLine
    (cellRef PipeLine
      (libraryRef PipeLine_lib)
    )
    (property PART (string "xc3s1200e-4-fg320") (owner "Xilinx"))
  )
)

