/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [14:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [39:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [18:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_44z;
  wire [29:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_52z;
  wire [8:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire [2:0] celloutsig_0_59z;
  wire [3:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_62z;
  wire [15:0] celloutsig_0_64z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire [3:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = celloutsig_0_6z[3] ? celloutsig_0_16z : celloutsig_0_8z;
  assign celloutsig_0_36z = celloutsig_0_18z | ~(celloutsig_0_10z[5]);
  assign celloutsig_0_56z = celloutsig_0_27z[1] | ~(celloutsig_0_17z[0]);
  assign celloutsig_0_15z = celloutsig_0_9z[5] | ~(in_data[59]);
  assign celloutsig_0_18z = celloutsig_0_3z[0] | ~(_00_);
  assign celloutsig_0_20z = celloutsig_0_2z | ~(celloutsig_0_7z);
  assign celloutsig_0_2z = celloutsig_0_0z[14] | ~(celloutsig_0_1z[3]);
  assign celloutsig_1_1z = { in_data[166:157], celloutsig_1_0z } + in_data[177:167];
  assign celloutsig_0_9z = { in_data[58:51], celloutsig_0_6z } + { in_data[84:83], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[8:2] + celloutsig_0_0z[6:0];
  reg [8:0] _12_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 9'h000;
    else _12_ <= in_data[85:77];
  assign { _01_[8:7], _00_, _01_[5:0] } = _12_;
  assign celloutsig_0_58z = celloutsig_0_0z[10:3] / { 1'h1, celloutsig_0_54z[7:4], celloutsig_0_33z };
  assign celloutsig_0_61z = { celloutsig_0_44z[2:0], celloutsig_0_34z } / { 1'h1, celloutsig_0_54z[4:1], celloutsig_0_25z };
  assign celloutsig_1_3z = { in_data[134:129], celloutsig_1_1z } / { 1'h1, in_data[129:122], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_1z[6:1] / { 1'h1, celloutsig_0_0z[12:8] };
  assign celloutsig_0_23z = { in_data[10:1], celloutsig_0_5z, celloutsig_0_8z } / { 1'h1, celloutsig_0_4z[25:12] };
  assign celloutsig_0_3z = celloutsig_0_1z[6:3] / { 1'h1, in_data[89:87] };
  assign celloutsig_0_27z = { celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[13:0] };
  assign celloutsig_1_11z = in_data[139:132] >= { celloutsig_1_3z[5:2], celloutsig_1_4z };
  assign celloutsig_0_16z = celloutsig_0_14z[33:8] >= { in_data[93:69], celloutsig_0_2z };
  assign celloutsig_0_50z = { celloutsig_0_32z[9:6], celloutsig_0_42z, celloutsig_0_7z } <= celloutsig_0_30z[9:2];
  assign celloutsig_0_77z = { in_data[72:63], celloutsig_0_62z, celloutsig_0_7z, celloutsig_0_59z, celloutsig_0_57z } <= { _00_, _01_[5], celloutsig_0_13z, celloutsig_0_64z };
  assign celloutsig_1_0z = in_data[111:101] <= in_data[188:178];
  assign celloutsig_0_8z = in_data[74:69] <= celloutsig_0_1z[6:1];
  assign celloutsig_0_12z = { celloutsig_0_4z[29], celloutsig_0_6z } <= celloutsig_0_4z[16:12];
  assign celloutsig_0_44z = celloutsig_0_13z[4:0] % { 1'h1, celloutsig_0_37z[2], celloutsig_0_31z };
  assign celloutsig_0_57z = celloutsig_0_0z[10:5] % { 1'h1, celloutsig_0_3z[1:0], celloutsig_0_31z };
  assign celloutsig_0_64z = { celloutsig_0_0z[7:3], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z } % { 1'h1, celloutsig_0_58z[6:0], celloutsig_0_8z, celloutsig_0_36z, celloutsig_0_52z, celloutsig_0_42z };
  assign celloutsig_0_14z = in_data[41:2] % { 1'h1, in_data[20:16], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_14z[24:16] % { 1'h1, celloutsig_0_14z[35:28] };
  assign celloutsig_0_34z = in_data[14:10] * { celloutsig_0_1z[3:0], celloutsig_0_16z };
  assign celloutsig_0_4z = { celloutsig_0_3z[3:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z } * { in_data[40:34], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_52z = celloutsig_0_42z * { _01_[2], celloutsig_0_18z, celloutsig_0_22z };
  assign celloutsig_0_6z = celloutsig_0_3z * celloutsig_0_3z;
  assign celloutsig_0_29z = celloutsig_0_28z[5:2] * celloutsig_0_14z[11:8];
  assign celloutsig_0_33z = { celloutsig_0_23z[1:0], celloutsig_0_2z } * celloutsig_0_32z[17:15];
  assign celloutsig_1_10z = - in_data[112:98];
  assign celloutsig_1_12z = - { celloutsig_1_3z[5:0], celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_17z = - celloutsig_0_6z[2:0];
  assign celloutsig_0_25z = - celloutsig_0_3z[3:1];
  assign celloutsig_0_37z = ~ celloutsig_0_21z;
  assign celloutsig_0_42z = ~ celloutsig_0_0z[5:3];
  assign celloutsig_0_62z = ~ celloutsig_0_10z[4:1];
  assign celloutsig_1_2z = ~ celloutsig_1_1z[7:1];
  assign celloutsig_1_19z = ~ celloutsig_1_12z[7:3];
  assign celloutsig_0_26z = ~ celloutsig_0_3z;
  assign celloutsig_0_31z = ~ celloutsig_0_4z[12:10];
  assign celloutsig_0_7z = ^ { celloutsig_0_6z[0], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_5z = ^ { celloutsig_1_1z[8:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_18z = ^ { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_54z = { _01_[5:4], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_44z } <<< celloutsig_0_27z[11:3];
  assign celloutsig_0_5z = celloutsig_0_3z <<< celloutsig_0_3z;
  assign celloutsig_0_59z = celloutsig_0_0z[5:3] <<< celloutsig_0_26z[3:1];
  assign celloutsig_0_78z = { celloutsig_0_14z[4], celloutsig_0_50z, celloutsig_0_12z, celloutsig_0_56z } <<< celloutsig_0_61z[5:2];
  assign celloutsig_1_4z = { celloutsig_1_1z[3:1], celloutsig_1_0z } <<< in_data[103:100];
  assign celloutsig_0_28z = celloutsig_0_4z[23:16] <<< celloutsig_0_0z[14:7];
  assign celloutsig_0_30z = { celloutsig_0_29z[3], celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_19z } <<< celloutsig_0_0z[11:0];
  assign celloutsig_0_0z = in_data[68:54] ~^ in_data[81:67];
  assign celloutsig_0_13z = celloutsig_0_4z[14:9] ~^ { celloutsig_0_5z[3:2], celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_17z[1:0], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_12z } ~^ { celloutsig_0_4z[26], celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_27z[13:7], celloutsig_0_28z, celloutsig_0_26z } ~^ { celloutsig_0_17z, _01_[8:7], _00_, _01_[5:0], celloutsig_0_1z };
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
