---
layout: post
title: HardCaml
categories: [open-source]
tags: [fpga, hardcaml, hardware-design, vhdl, verilog, ocaml]
---

An opensource domain specific language embedded in OCaml for designing and testing 
register transfer level hardware designs.

The HardCaml library provides an API roughly consistent with the structural subset 
of VHDL and Verilog.

{% highlight verilog %}
/* Verilog counter */
module counter 
  #(parameter bits = 8)
  (
    input clock, clear, enable,
    output reg [bits-1:0] q 
  );

  always @(posedge clock) 
    if (clear) q <= 0;
    else if (enable) q <= q + 1;

endmodule
{% endhighlight %}

{% highlight ocaml %}
(* HardCaml counter *)
let q = reg_fb r_sync enable bits (fun d -> d +: 1)
{% endhighlight %}

OCaml provides the features to parameterise hardware designs.  Along the lines of
parameters and generate statements in VHDL or Verilog but much, much more powerful.

{% highlight ocaml %}
(* binary tree *)
let rec zip op = function
  | [] -> []
  | [x] -> [x]
  | x::y::t -> (op x y) :: zip op t

let rec tree op = function
  | [] -> failwith "unexpected"
  | [x] -> x
  | x -> tree op (zip op x)
{% endhighlight %}

