INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sources_1/new/factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab1/Lab1.srcs/sim_1/new/tb_factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_factorial_CU
