<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_IPRIORITYR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICD_IPRIORITYR&lt;n&gt;, Interrupt Priority Registers, n =
      0 - 254</h1><p>The GICD_IPRIORITYR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Holds the priority of the corresponding interrupt.</p>
        <p>This 
        register
       is part of the GIC Distributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>These registers are always used when affinity routing is not enabled. When affinity routing is enabled for the Security state of an interrupt:</p>
        
          <ul>
            <li>
              <a href="ext-gicr_ipriorityrn.html">GICR_IPRIORITYR&lt;n&gt;</a> is used instead of GICD_IPRIORITYR&lt;n&gt; where n = 0 to 7 (that is, for SGIs and PPIs).
            </li>
            <li>
              GICD_IPRIORITYR&lt;n&gt; is RAZ/WI where n = 0 to 7.
            </li>
          </ul>
        
          <p>These registers are byte-accessible.</p>
        
          <p>A register field corresponding to an unimplemented interrupt is RAZ/WI.</p>
        
          <p>A GIC might implement fewer than eight priority bits, but must implement at least bits [7:4] of each field. In each field, unimplemented bits are RAZ/WI, see <span class="xref">Interrupt prioritization</span>.</p>
        
          <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0:</p>
        
          <ul>
            <li>
              A register bit that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.
            </li>
            <li>
              A Non-secure access to a field that corresponds to a Non-secure Group 1 interrupt behaves as described in <span class="xref">Software views of interrupt priority</span>.
            </li>
          </ul>
        
          <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether changing the value of a priority field changes the priority of an active interrupt.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than once. The effect of the change must be visible in finite time.</p>
          </div>
        <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>These registers are available in all configurations of the GIC. When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, these registers are Common.</p>
        
          <p>The number of implemented GICD_IPRIORITYR&lt;n&gt; registers is 8*(<a href="ext-gicd_typer.html">GICD_TYPER</a>.ITLinesNumber+1). Registers are numbered from 0.</p>
        
          <p>GICD_IPRIORITYR0 to GICD_IPRIORITYR7 are Banked for each connected PE with <a href="ext-gicr_typer.html">GICR_TYPER</a>.Processor_Number &lt; 8.</p>
        
          <p>Accessing GICD_IPRIORITYR0 to GICD_IPRIORITYR7 from a PE with <a href="ext-gicr_typer.html">GICR_TYPER</a>.Processor_Number &gt; 7 is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
        
          <ul>
            <li>
              Register is RAZ/WI.
            </li>
            <li>
              An <span class="arm-defined-word">UNKNOWN</span> banked copy of the register is accessed.
            </li>
          </ul>
        <h2>Attributes</h2>
          <p>GICD_IPRIORITYR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICD_IPRIORITYR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#Priority_offset_3B">Priority_offset_3B</a></td><td class="lr" colspan="8"><a href="#Priority_offset_2B">Priority_offset_2B</a></td><td class="lr" colspan="8"><a href="#Priority_offset_1B">Priority_offset_1B</a></td><td class="lr" colspan="8"><a href="#Priority_offset_0B">Priority_offset_0B</a></td></tr></tbody></table><h4 id="Priority_offset_3B">Priority_offset_3B, bits [31:24]
                  </h4>
              <p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 3. Lower priority values correspond to greater priority of the interrupt.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="Priority_offset_2B">Priority_offset_2B, bits [23:16]
                  </h4>
              <p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 2. Lower priority values correspond to greater priority of the interrupt.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="Priority_offset_1B">Priority_offset_1B, bits [15:8]
                  </h4>
              <p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 1. Lower priority values correspond to greater priority of the interrupt.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="Priority_offset_0B">Priority_offset_0B, bits [7:0]
                  </h4>
              <p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 0. Lower priority values correspond to greater priority of the interrupt.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="text_after_fields">
            <p>For interrupt ID m, when DIV and MOD are the integer division and modulo operations:</p>
            <ul>
              <li>
                The corresponding GICD_IPRIORITYR&lt;n&gt; number, n, is given by n = m DIV 4.
              </li>
              <li>
                The offset of the required GICD_IPRIORITYR&lt;n&gt; register is (<span class="hexnumber">0x400</span> + (4*n)).
              </li>
              <li>
                The byte offset of the required Priority field in this register is m MOD 4, where:<ul><li>Byte offset 0 refers to register bits [7:0].</li><li>Byte offset 1 refers to register bits [15:8].</li><li>Byte offset 2 refers to register bits [23:16].</li><li>Byte offset 3 refers to register bits [31:24].</li></ul>
              </li>
            </ul>
          </div><h2>Accessing the GICD_IPRIORITYR&lt;n&gt;</h2><p>GICD_IPRIORITYR&lt;n&gt; can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Distributor</td><td><span class="hexnumber">0x0400</span> + 4n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
