|VXL
Done <= Controller:inst1.Done
Start => Controller:inst1.Start
CLK => Datapath:inst.CLK
CLK => Controller:inst1.CLK
A[0] => Datapath:inst.A[0]
A[1] => Datapath:inst.A[1]
A[2] => Datapath:inst.A[2]
A[3] => Datapath:inst.A[3]
A[4] => Datapath:inst.A[4]
A[5] => Datapath:inst.A[5]
A[6] => Datapath:inst.A[6]
A[7] => Datapath:inst.A[7]
A[8] => Datapath:inst.A[8]
A[9] => Datapath:inst.A[9]
A[10] => Datapath:inst.A[10]
A[11] => Datapath:inst.A[11]
A[12] => Datapath:inst.A[12]
A[13] => Datapath:inst.A[13]
A[14] => Datapath:inst.A[14]
A[15] => Datapath:inst.A[15]
A[16] => Datapath:inst.A[16]
A[17] => Datapath:inst.A[17]
A[18] => Datapath:inst.A[18]
A[19] => Datapath:inst.A[19]
A[20] => Datapath:inst.A[20]
A[21] => Datapath:inst.A[21]
A[22] => Datapath:inst.A[22]
A[23] => Datapath:inst.A[23]
A[24] => Datapath:inst.A[24]
A[25] => Datapath:inst.A[25]
A[26] => Datapath:inst.A[26]
A[27] => Datapath:inst.A[27]
A[28] => Datapath:inst.A[28]
A[29] => Datapath:inst.A[29]
A[30] => Datapath:inst.A[30]
A[31] => Datapath:inst.A[31]
B[0] => Datapath:inst.B[0]
B[1] => Datapath:inst.B[1]
B[2] => Datapath:inst.B[2]
B[3] => Datapath:inst.B[3]
B[4] => Datapath:inst.B[4]
B[5] => Datapath:inst.B[5]
B[6] => Datapath:inst.B[6]
B[7] => Datapath:inst.B[7]
B[8] => Datapath:inst.B[8]
B[9] => Datapath:inst.B[9]
B[10] => Datapath:inst.B[10]
B[11] => Datapath:inst.B[11]
B[12] => Datapath:inst.B[12]
B[13] => Datapath:inst.B[13]
B[14] => Datapath:inst.B[14]
B[15] => Datapath:inst.B[15]
B[16] => Datapath:inst.B[16]
B[17] => Datapath:inst.B[17]
B[18] => Datapath:inst.B[18]
B[19] => Datapath:inst.B[19]
B[20] => Datapath:inst.B[20]
B[21] => Datapath:inst.B[21]
B[22] => Datapath:inst.B[22]
B[23] => Datapath:inst.B[23]
B[24] => Datapath:inst.B[24]
B[25] => Datapath:inst.B[25]
B[26] => Datapath:inst.B[26]
B[27] => Datapath:inst.B[27]
B[28] => Datapath:inst.B[28]
B[29] => Datapath:inst.B[29]
B[30] => Datapath:inst.B[30]
B[31] => Datapath:inst.B[31]
O[0] <= Datapath:inst.O[0]
O[1] <= Datapath:inst.O[1]
O[2] <= Datapath:inst.O[2]
O[3] <= Datapath:inst.O[3]
O[4] <= Datapath:inst.O[4]
O[5] <= Datapath:inst.O[5]
O[6] <= Datapath:inst.O[6]
O[7] <= Datapath:inst.O[7]
O[8] <= Datapath:inst.O[8]
O[9] <= Datapath:inst.O[9]
O[10] <= Datapath:inst.O[10]
O[11] <= Datapath:inst.O[11]
O[12] <= Datapath:inst.O[12]
O[13] <= Datapath:inst.O[13]
O[14] <= Datapath:inst.O[14]
O[15] <= Datapath:inst.O[15]
O[16] <= Datapath:inst.O[16]
O[17] <= Datapath:inst.O[17]
O[18] <= Datapath:inst.O[18]
O[19] <= Datapath:inst.O[19]
O[20] <= Datapath:inst.O[20]
O[21] <= Datapath:inst.O[21]
O[22] <= Datapath:inst.O[22]
O[23] <= Datapath:inst.O[23]
O[24] <= Datapath:inst.O[24]
O[25] <= Datapath:inst.O[25]
O[26] <= Datapath:inst.O[26]
O[27] <= Datapath:inst.O[27]
O[28] <= Datapath:inst.O[28]
O[29] <= Datapath:inst.O[29]
O[30] <= Datapath:inst.O[30]
O[31] <= Datapath:inst.O[31]
O[32] <= Datapath:inst.O[32]
O[33] <= Datapath:inst.O[33]
O[34] <= Datapath:inst.O[34]
O[35] <= Datapath:inst.O[35]
O[36] <= Datapath:inst.O[36]
O[37] <= Datapath:inst.O[37]
O[38] <= Datapath:inst.O[38]
O[39] <= Datapath:inst.O[39]
O[40] <= Datapath:inst.O[40]
O[41] <= Datapath:inst.O[41]
O[42] <= Datapath:inst.O[42]
O[43] <= Datapath:inst.O[43]
O[44] <= Datapath:inst.O[44]
O[45] <= Datapath:inst.O[45]
O[46] <= Datapath:inst.O[46]
O[47] <= Datapath:inst.O[47]
O[48] <= Datapath:inst.O[48]
O[49] <= Datapath:inst.O[49]
O[50] <= Datapath:inst.O[50]
O[51] <= Datapath:inst.O[51]
O[52] <= Datapath:inst.O[52]
O[53] <= Datapath:inst.O[53]
O[54] <= Datapath:inst.O[54]
O[55] <= Datapath:inst.O[55]
O[56] <= Datapath:inst.O[56]
O[57] <= Datapath:inst.O[57]
O[58] <= Datapath:inst.O[58]
O[59] <= Datapath:inst.O[59]
O[60] <= Datapath:inst.O[60]
O[61] <= Datapath:inst.O[61]
O[62] <= Datapath:inst.O[62]
O[63] <= Datapath:inst.O[63]


|VXL|Controller:inst1
IE <= NgoRa:inst5.IE
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst2.CLK
Start => TTKT:inst3.Start
Zero => TTKT:inst3.Zero
A_[0] => TTKT:inst3.A[0]
En <= NgoRa:inst5.En
OE <= NgoRa:inst5.OE
Done <= NgoRa:inst5.Done
SA[0] <= NgoRa:inst5.SA[0]
SA[1] <= NgoRa:inst5.SA[1]
SB[0] <= NgoRa:inst5.SB[0]
SB[1] <= NgoRa:inst5.SB[1]
ST[0] <= NgoRa:inst5.ST[0]


|VXL|Controller:inst1|NgoRa:inst5
IE <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => inst17.IN2
Q[0] => inst2.IN0
Q[0] => inst15.IN2
Q[0] => inst30.IN0
Q[0] => inst6.IN0
Q[0] => inst4.IN1
Q[0] => inst8.IN0
Q[0] => inst10.IN1
Q[0] => inst31.IN1
Q[1] => inst.IN0
Q[1] => inst18.IN0
Q[1] => inst12.IN1
Q[1] => inst16.IN0
Q[1] => inst30.IN1
Q[1] => inst6.IN1
Q[1] => inst3.IN0
Q[1] => inst8.IN1
Q[1] => inst11.IN0
Q[2] => inst.IN1
Q[2] => inst17.IN1
Q[2] => inst2.IN1
Q[2] => inst15.IN0
Q[2] => inst1.IN1
Q[2] => inst5.IN1
Q[2] => inst3.IN1
Q[2] => inst9.IN1
Q[2] => inst11.IN1
Q[2] => inst19.IN0
OE <= inst17.DB_MAX_OUTPUT_PORT_TYPE
En <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Done <= inst15.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
SB[0] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SB[1] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Controller:inst1|TTKT:inst3
D[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[0] => inst2.IN2
Q[0] => inst4.IN0
Q[0] => inst9.IN2
Q[0] => inst11.IN0
Q[0] => inst8.IN1
Q[0] => inst16.IN0
Q[0] => inst18.IN2
Q[0] => inst14.IN0
Q[1] => inst2.IN1
Q[1] => inst4.IN1
Q[1] => inst1.IN1
Q[1] => inst9.IN1
Q[1] => inst12.IN2
Q[1] => inst7.IN0
Q[1] => inst17.IN2
Q[1] => inst18.IN1
Q[1] => inst14.IN1
Q[2] => inst3.IN0
Q[2] => inst5.IN2
Q[2] => inst.IN0
Q[2] => inst10.IN1
Q[2] => inst11.IN1
Q[2] => inst7.IN1
Q[2] => inst16.IN1
Q[2] => inst18.IN0
Q[2] => inst15.IN2
Zero => inst5.IN1
Zero => inst9.IN0
Zero => inst15.IN1
A0 => inst.IN1
A0 => inst12.IN1
A0 => inst17.IN1
Start => inst19.IN1


|VXL|Datapath:inst
Zero <= Counter:inst12.Zero
En => Counter:inst12.En
CLK => Counter:inst12.CLK
CLK => REG_64bits:inst10.CLK
CLK => SRwPL_32bit:inst.CLK
CLK => SRwPL_64bits:inst4.CLK
CLK => SRwPL_64bits:inst16.CLK
O[0] <= REG_64bits:inst10.OA[0]
O[1] <= REG_64bits:inst10.OA[1]
O[2] <= REG_64bits:inst10.OA[2]
O[3] <= REG_64bits:inst10.OA[3]
O[4] <= REG_64bits:inst10.OA[4]
O[5] <= REG_64bits:inst10.OA[5]
O[6] <= REG_64bits:inst10.OA[6]
O[7] <= REG_64bits:inst10.OA[7]
O[8] <= REG_64bits:inst10.OA[8]
O[9] <= REG_64bits:inst10.OA[9]
O[10] <= REG_64bits:inst10.OA[10]
O[11] <= REG_64bits:inst10.OA[11]
O[12] <= REG_64bits:inst10.OA[12]
O[13] <= REG_64bits:inst10.OA[13]
O[14] <= REG_64bits:inst10.OA[14]
O[15] <= REG_64bits:inst10.OA[15]
O[16] <= REG_64bits:inst10.OA[16]
O[17] <= REG_64bits:inst10.OA[17]
O[18] <= REG_64bits:inst10.OA[18]
O[19] <= REG_64bits:inst10.OA[19]
O[20] <= REG_64bits:inst10.OA[20]
O[21] <= REG_64bits:inst10.OA[21]
O[22] <= REG_64bits:inst10.OA[22]
O[23] <= REG_64bits:inst10.OA[23]
O[24] <= REG_64bits:inst10.OA[24]
O[25] <= REG_64bits:inst10.OA[25]
O[26] <= REG_64bits:inst10.OA[26]
O[27] <= REG_64bits:inst10.OA[27]
O[28] <= REG_64bits:inst10.OA[28]
O[29] <= REG_64bits:inst10.OA[29]
O[30] <= REG_64bits:inst10.OA[30]
O[31] <= REG_64bits:inst10.OA[31]
O[32] <= REG_64bits:inst10.OA[32]
O[33] <= REG_64bits:inst10.OA[33]
O[34] <= REG_64bits:inst10.OA[34]
O[35] <= REG_64bits:inst10.OA[35]
O[36] <= REG_64bits:inst10.OA[36]
O[37] <= REG_64bits:inst10.OA[37]
O[38] <= REG_64bits:inst10.OA[38]
O[39] <= REG_64bits:inst10.OA[39]
O[40] <= REG_64bits:inst10.OA[40]
O[41] <= REG_64bits:inst10.OA[41]
O[42] <= REG_64bits:inst10.OA[42]
O[43] <= REG_64bits:inst10.OA[43]
O[44] <= REG_64bits:inst10.OA[44]
O[45] <= REG_64bits:inst10.OA[45]
O[46] <= REG_64bits:inst10.OA[46]
O[47] <= REG_64bits:inst10.OA[47]
O[48] <= REG_64bits:inst10.OA[48]
O[49] <= REG_64bits:inst10.OA[49]
O[50] <= REG_64bits:inst10.OA[50]
O[51] <= REG_64bits:inst10.OA[51]
O[52] <= REG_64bits:inst10.OA[52]
O[53] <= REG_64bits:inst10.OA[53]
O[54] <= REG_64bits:inst10.OA[54]
O[55] <= REG_64bits:inst10.OA[55]
O[56] <= REG_64bits:inst10.OA[56]
O[57] <= REG_64bits:inst10.OA[57]
O[58] <= REG_64bits:inst10.OA[58]
O[59] <= REG_64bits:inst10.OA[59]
O[60] <= REG_64bits:inst10.OA[60]
O[61] <= REG_64bits:inst10.OA[61]
O[62] <= REG_64bits:inst10.OA[62]
O[63] <= REG_64bits:inst10.OA[63]
OE => REG_64bits:inst10.WS
OA[0] <= SRwPL_32bit:inst.O[0]
A[0] => SRwPL_32bit:inst.I[0]
A[1] => SRwPL_32bit:inst.I[1]
A[2] => SRwPL_32bit:inst.I[2]
A[3] => SRwPL_32bit:inst.I[3]
A[4] => SRwPL_32bit:inst.I[4]
A[5] => SRwPL_32bit:inst.I[5]
A[6] => SRwPL_32bit:inst.I[6]
A[7] => SRwPL_32bit:inst.I[7]
A[8] => SRwPL_32bit:inst.I[8]
A[9] => SRwPL_32bit:inst.I[9]
A[10] => SRwPL_32bit:inst.I[10]
A[11] => SRwPL_32bit:inst.I[11]
A[12] => SRwPL_32bit:inst.I[12]
A[13] => SRwPL_32bit:inst.I[13]
A[14] => SRwPL_32bit:inst.I[14]
A[15] => SRwPL_32bit:inst.I[15]
A[16] => SRwPL_32bit:inst.I[16]
A[17] => SRwPL_32bit:inst.I[17]
A[18] => SRwPL_32bit:inst.I[18]
A[19] => SRwPL_32bit:inst.I[19]
A[20] => SRwPL_32bit:inst.I[20]
A[21] => SRwPL_32bit:inst.I[21]
A[22] => SRwPL_32bit:inst.I[22]
A[23] => SRwPL_32bit:inst.I[23]
A[24] => SRwPL_32bit:inst.I[24]
A[25] => SRwPL_32bit:inst.I[25]
A[26] => SRwPL_32bit:inst.I[26]
A[27] => SRwPL_32bit:inst.I[27]
A[28] => SRwPL_32bit:inst.I[28]
A[29] => SRwPL_32bit:inst.I[29]
A[30] => SRwPL_32bit:inst.I[30]
A[31] => SRwPL_32bit:inst.I[31]
SA[0] => SRwPL_32bit:inst.S[0]
SA[1] => SRwPL_32bit:inst.S[1]
IE => MUX2_64bits:inst13.S
ST[0] => SRwPL_64bits:inst4.S[0]
B[0] => SRwPL_64bits:inst16.I[0]
B[1] => SRwPL_64bits:inst16.I[1]
B[2] => SRwPL_64bits:inst16.I[2]
B[3] => SRwPL_64bits:inst16.I[3]
B[4] => SRwPL_64bits:inst16.I[4]
B[5] => SRwPL_64bits:inst16.I[5]
B[6] => SRwPL_64bits:inst16.I[6]
B[7] => SRwPL_64bits:inst16.I[7]
B[8] => SRwPL_64bits:inst16.I[8]
B[9] => SRwPL_64bits:inst16.I[9]
B[10] => SRwPL_64bits:inst16.I[10]
B[11] => SRwPL_64bits:inst16.I[11]
B[12] => SRwPL_64bits:inst16.I[12]
B[13] => SRwPL_64bits:inst16.I[13]
B[14] => SRwPL_64bits:inst16.I[14]
B[15] => SRwPL_64bits:inst16.I[15]
B[16] => SRwPL_64bits:inst16.I[16]
B[17] => SRwPL_64bits:inst16.I[17]
B[18] => SRwPL_64bits:inst16.I[18]
B[19] => SRwPL_64bits:inst16.I[19]
B[20] => SRwPL_64bits:inst16.I[20]
B[21] => SRwPL_64bits:inst16.I[21]
B[22] => SRwPL_64bits:inst16.I[22]
B[23] => SRwPL_64bits:inst16.I[23]
B[24] => SRwPL_64bits:inst16.I[24]
B[25] => SRwPL_64bits:inst16.I[25]
B[26] => SRwPL_64bits:inst16.I[26]
B[27] => SRwPL_64bits:inst16.I[27]
B[28] => SRwPL_64bits:inst16.I[28]
B[29] => SRwPL_64bits:inst16.I[29]
B[30] => SRwPL_64bits:inst16.I[30]
B[31] => SRwPL_64bits:inst16.I[31]
SB[0] => SRwPL_64bits:inst16.S[0]
SB[1] => SRwPL_64bits:inst16.S[1]


|VXL|Datapath:inst|Counter:inst12
Zero <= SoSanh0:inst.Zero
En => Up_DownCounter6bit:inst3.E
CLK => Up_DownCounter6bit:inst3.CLK


|VXL|Datapath:inst|Counter:inst12|SoSanh0:inst
Zero <= NOR16:inst.OUT
I[0] => NOR16:inst.IN1
I[1] => NOR16:inst.IN2
I[2] => NOR16:inst.IN3
I[3] => NOR16:inst.IN4
I[4] => NOR16:inst.IN5
I[5] => NOR16:inst.IN6
I[6] => NOR16:inst.IN7
I[7] => NOR16:inst.IN8
I[8] => NOR16:inst.IN9
I[9] => NOR16:inst.IN10
I[10] => NOR16:inst.IN11
I[11] => NOR16:inst.IN12
I[12] => NOR16:inst.IN13
I[13] => NOR16:inst.IN14
I[14] => NOR16:inst.IN15
I[15] => NOR16:inst.IN16


|VXL|Datapath:inst|Counter:inst12|SoSanh0:inst|NOR16:inst
OUT <= 20.DB_MAX_OUTPUT_PORT_TYPE
IN9 => 18.IN0
IN10 => 18.IN1
IN11 => 18.IN2
IN12 => 18.IN3
IN8 => 18.IN4
IN7 => 18.IN5
IN6 => 18.IN6
IN5 => 18.IN7
IN4 => 18.IN8
IN3 => 18.IN9
IN2 => 18.IN10
IN1 => 18.IN11
IN13 => 19.IN0
IN14 => 19.IN1
IN15 => 19.IN2
IN16 => 19.IN3


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3
O[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst2.CLK
CLK => inst4.CLK
CLK => inst6.CLK
CLK => inst8.CLK
Load => MUX2:inst9.S
Load => MUX2:inst11.S
Load => MUX2:inst1.S
Load => MUX2:inst3.S
Load => MUX2:inst5.S
Load => MUX2:inst7.S
I[0] => MUX2:inst7.D1
I[1] => MUX2:inst5.D1
I[2] => MUX2:inst3.D1
I[3] => MUX2:inst1.D1
I[4] => MUX2:inst11.D1
I[5] => MUX2:inst9.D1
D => HAS:inst20.D
D => HAS:inst19.D
D => HAS:inst.D
D => HAS:inst16.D
D => HAS:inst17.D
D => HAS:inst18.D
E => HAS:inst18.Ci


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|MUX2:inst9
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|HAS:inst20
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|HAS:inst19
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|HAS:inst
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|HAS:inst16
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|HAS:inst17
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|HAS:inst18
Di <= inst.DB_MAX_OUTPUT_PORT_TYPE
Qi => inst.IN0
Qi => inst1.IN2
Qi => inst4.IN0
Ci => inst.IN1
Ci => inst1.IN0
Ci => inst2.IN2
Ci1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN0
D => inst2.IN0


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|MUX2:inst11
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|MUX2:inst3
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|MUX2:inst5
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|Counter:inst12|Up_DownCounter6bit:inst3|MUX2:inst7
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10
OA[0] <= ThanhGhi16bit:inst.OA[0]
OA[1] <= ThanhGhi16bit:inst.OA[1]
OA[2] <= ThanhGhi16bit:inst.OA[2]
OA[3] <= ThanhGhi16bit:inst.OA[3]
OA[4] <= ThanhGhi16bit:inst.OA[4]
OA[5] <= ThanhGhi16bit:inst.OA[5]
OA[6] <= ThanhGhi16bit:inst.OA[6]
OA[7] <= ThanhGhi16bit:inst.OA[7]
OA[8] <= ThanhGhi16bit:inst.OA[8]
OA[9] <= ThanhGhi16bit:inst.OA[9]
OA[10] <= ThanhGhi16bit:inst.OA[10]
OA[11] <= ThanhGhi16bit:inst.OA[11]
OA[12] <= ThanhGhi16bit:inst.OA[12]
OA[13] <= ThanhGhi16bit:inst.OA[13]
OA[14] <= ThanhGhi16bit:inst.OA[14]
OA[15] <= ThanhGhi16bit:inst.OA[15]
OA[16] <= ThanhGhi16bit:inst1.OA[0]
OA[17] <= ThanhGhi16bit:inst1.OA[1]
OA[18] <= ThanhGhi16bit:inst1.OA[2]
OA[19] <= ThanhGhi16bit:inst1.OA[3]
OA[20] <= ThanhGhi16bit:inst1.OA[4]
OA[21] <= ThanhGhi16bit:inst1.OA[5]
OA[22] <= ThanhGhi16bit:inst1.OA[6]
OA[23] <= ThanhGhi16bit:inst1.OA[7]
OA[24] <= ThanhGhi16bit:inst1.OA[8]
OA[25] <= ThanhGhi16bit:inst1.OA[9]
OA[26] <= ThanhGhi16bit:inst1.OA[10]
OA[27] <= ThanhGhi16bit:inst1.OA[11]
OA[28] <= ThanhGhi16bit:inst1.OA[12]
OA[29] <= ThanhGhi16bit:inst1.OA[13]
OA[30] <= ThanhGhi16bit:inst1.OA[14]
OA[31] <= ThanhGhi16bit:inst1.OA[15]
OA[32] <= ThanhGhi16bit:inst2.OA[0]
OA[33] <= ThanhGhi16bit:inst2.OA[1]
OA[34] <= ThanhGhi16bit:inst2.OA[2]
OA[35] <= ThanhGhi16bit:inst2.OA[3]
OA[36] <= ThanhGhi16bit:inst2.OA[4]
OA[37] <= ThanhGhi16bit:inst2.OA[5]
OA[38] <= ThanhGhi16bit:inst2.OA[6]
OA[39] <= ThanhGhi16bit:inst2.OA[7]
OA[40] <= ThanhGhi16bit:inst2.OA[8]
OA[41] <= ThanhGhi16bit:inst2.OA[9]
OA[42] <= ThanhGhi16bit:inst2.OA[10]
OA[43] <= ThanhGhi16bit:inst2.OA[11]
OA[44] <= ThanhGhi16bit:inst2.OA[12]
OA[45] <= ThanhGhi16bit:inst2.OA[13]
OA[46] <= ThanhGhi16bit:inst2.OA[14]
OA[47] <= ThanhGhi16bit:inst2.OA[15]
OA[48] <= ThanhGhi16bit:inst3.OA[0]
OA[49] <= ThanhGhi16bit:inst3.OA[1]
OA[50] <= ThanhGhi16bit:inst3.OA[2]
OA[51] <= ThanhGhi16bit:inst3.OA[3]
OA[52] <= ThanhGhi16bit:inst3.OA[4]
OA[53] <= ThanhGhi16bit:inst3.OA[5]
OA[54] <= ThanhGhi16bit:inst3.OA[6]
OA[55] <= ThanhGhi16bit:inst3.OA[7]
OA[56] <= ThanhGhi16bit:inst3.OA[8]
OA[57] <= ThanhGhi16bit:inst3.OA[9]
OA[58] <= ThanhGhi16bit:inst3.OA[10]
OA[59] <= ThanhGhi16bit:inst3.OA[11]
OA[60] <= ThanhGhi16bit:inst3.OA[12]
OA[61] <= ThanhGhi16bit:inst3.OA[13]
OA[62] <= ThanhGhi16bit:inst3.OA[14]
OA[63] <= ThanhGhi16bit:inst3.OA[15]
WS => ThanhGhi16bit:inst.WS
WS => ThanhGhi16bit:inst1.WS
WS => ThanhGhi16bit:inst2.WS
WS => ThanhGhi16bit:inst3.WS
RSA => ThanhGhi16bit:inst.RSA
RSA => ThanhGhi16bit:inst1.RSA
RSA => ThanhGhi16bit:inst2.RSA
RSA => ThanhGhi16bit:inst3.RSA
RSB => ThanhGhi16bit:inst.RSB
RSB => ThanhGhi16bit:inst1.RSB
RSB => ThanhGhi16bit:inst2.RSB
RSB => ThanhGhi16bit:inst3.RSB
CLK => ThanhGhi16bit:inst.CLK
CLK => ThanhGhi16bit:inst1.CLK
CLK => ThanhGhi16bit:inst2.CLK
CLK => ThanhGhi16bit:inst3.CLK
I[0] => ThanhGhi16bit:inst.I[0]
I[1] => ThanhGhi16bit:inst.I[1]
I[2] => ThanhGhi16bit:inst.I[2]
I[3] => ThanhGhi16bit:inst.I[3]
I[4] => ThanhGhi16bit:inst.I[4]
I[5] => ThanhGhi16bit:inst.I[5]
I[6] => ThanhGhi16bit:inst.I[6]
I[7] => ThanhGhi16bit:inst.I[7]
I[8] => ThanhGhi16bit:inst.I[8]
I[9] => ThanhGhi16bit:inst.I[9]
I[10] => ThanhGhi16bit:inst.I[10]
I[11] => ThanhGhi16bit:inst.I[11]
I[12] => ThanhGhi16bit:inst.I[12]
I[13] => ThanhGhi16bit:inst.I[13]
I[14] => ThanhGhi16bit:inst.I[14]
I[15] => ThanhGhi16bit:inst.I[15]
I[16] => ThanhGhi16bit:inst1.I[0]
I[17] => ThanhGhi16bit:inst1.I[1]
I[18] => ThanhGhi16bit:inst1.I[2]
I[19] => ThanhGhi16bit:inst1.I[3]
I[20] => ThanhGhi16bit:inst1.I[4]
I[21] => ThanhGhi16bit:inst1.I[5]
I[22] => ThanhGhi16bit:inst1.I[6]
I[23] => ThanhGhi16bit:inst1.I[7]
I[24] => ThanhGhi16bit:inst1.I[8]
I[25] => ThanhGhi16bit:inst1.I[9]
I[26] => ThanhGhi16bit:inst1.I[10]
I[27] => ThanhGhi16bit:inst1.I[11]
I[28] => ThanhGhi16bit:inst1.I[12]
I[29] => ThanhGhi16bit:inst1.I[13]
I[30] => ThanhGhi16bit:inst1.I[14]
I[31] => ThanhGhi16bit:inst1.I[15]
I[32] => ThanhGhi16bit:inst2.I[0]
I[33] => ThanhGhi16bit:inst2.I[1]
I[34] => ThanhGhi16bit:inst2.I[2]
I[35] => ThanhGhi16bit:inst2.I[3]
I[36] => ThanhGhi16bit:inst2.I[4]
I[37] => ThanhGhi16bit:inst2.I[5]
I[38] => ThanhGhi16bit:inst2.I[6]
I[39] => ThanhGhi16bit:inst2.I[7]
I[40] => ThanhGhi16bit:inst2.I[8]
I[41] => ThanhGhi16bit:inst2.I[9]
I[42] => ThanhGhi16bit:inst2.I[10]
I[43] => ThanhGhi16bit:inst2.I[11]
I[44] => ThanhGhi16bit:inst2.I[12]
I[45] => ThanhGhi16bit:inst2.I[13]
I[46] => ThanhGhi16bit:inst2.I[14]
I[47] => ThanhGhi16bit:inst2.I[15]
I[48] => ThanhGhi16bit:inst3.I[0]
I[49] => ThanhGhi16bit:inst3.I[1]
I[50] => ThanhGhi16bit:inst3.I[2]
I[51] => ThanhGhi16bit:inst3.I[3]
I[52] => ThanhGhi16bit:inst3.I[4]
I[53] => ThanhGhi16bit:inst3.I[5]
I[54] => ThanhGhi16bit:inst3.I[6]
I[55] => ThanhGhi16bit:inst3.I[7]
I[56] => ThanhGhi16bit:inst3.I[8]
I[57] => ThanhGhi16bit:inst3.I[9]
I[58] => ThanhGhi16bit:inst3.I[10]
I[59] => ThanhGhi16bit:inst3.I[11]
I[60] => ThanhGhi16bit:inst3.I[12]
I[61] => ThanhGhi16bit:inst3.I[13]
I[62] => ThanhGhi16bit:inst3.I[14]
I[63] => ThanhGhi16bit:inst3.I[15]
OB[0] <= ThanhGhi16bit:inst.OB[0]
OB[1] <= ThanhGhi16bit:inst.OB[1]
OB[2] <= ThanhGhi16bit:inst.OB[2]
OB[3] <= ThanhGhi16bit:inst.OB[3]
OB[4] <= ThanhGhi16bit:inst.OB[4]
OB[5] <= ThanhGhi16bit:inst.OB[5]
OB[6] <= ThanhGhi16bit:inst.OB[6]
OB[7] <= ThanhGhi16bit:inst.OB[7]
OB[8] <= ThanhGhi16bit:inst.OB[8]
OB[9] <= ThanhGhi16bit:inst.OB[9]
OB[10] <= ThanhGhi16bit:inst.OB[10]
OB[11] <= ThanhGhi16bit:inst.OB[11]
OB[12] <= ThanhGhi16bit:inst.OB[12]
OB[13] <= ThanhGhi16bit:inst.OB[13]
OB[14] <= ThanhGhi16bit:inst.OB[14]
OB[15] <= ThanhGhi16bit:inst.OB[15]
OB[16] <= ThanhGhi16bit:inst1.OB[0]
OB[17] <= ThanhGhi16bit:inst1.OB[1]
OB[18] <= ThanhGhi16bit:inst1.OB[2]
OB[19] <= ThanhGhi16bit:inst1.OB[3]
OB[20] <= ThanhGhi16bit:inst1.OB[4]
OB[21] <= ThanhGhi16bit:inst1.OB[5]
OB[22] <= ThanhGhi16bit:inst1.OB[6]
OB[23] <= ThanhGhi16bit:inst1.OB[7]
OB[24] <= ThanhGhi16bit:inst1.OB[8]
OB[25] <= ThanhGhi16bit:inst1.OB[9]
OB[26] <= ThanhGhi16bit:inst1.OB[10]
OB[27] <= ThanhGhi16bit:inst1.OB[11]
OB[28] <= ThanhGhi16bit:inst1.OB[12]
OB[29] <= ThanhGhi16bit:inst1.OB[13]
OB[30] <= ThanhGhi16bit:inst1.OB[14]
OB[31] <= ThanhGhi16bit:inst1.OB[15]
OB[32] <= ThanhGhi16bit:inst2.OB[0]
OB[33] <= ThanhGhi16bit:inst2.OB[1]
OB[34] <= ThanhGhi16bit:inst2.OB[2]
OB[35] <= ThanhGhi16bit:inst2.OB[3]
OB[36] <= ThanhGhi16bit:inst2.OB[4]
OB[37] <= ThanhGhi16bit:inst2.OB[5]
OB[38] <= ThanhGhi16bit:inst2.OB[6]
OB[39] <= ThanhGhi16bit:inst2.OB[7]
OB[40] <= ThanhGhi16bit:inst2.OB[8]
OB[41] <= ThanhGhi16bit:inst2.OB[9]
OB[42] <= ThanhGhi16bit:inst2.OB[10]
OB[43] <= ThanhGhi16bit:inst2.OB[11]
OB[44] <= ThanhGhi16bit:inst2.OB[12]
OB[45] <= ThanhGhi16bit:inst2.OB[13]
OB[46] <= ThanhGhi16bit:inst2.OB[14]
OB[47] <= ThanhGhi16bit:inst2.OB[15]
OB[48] <= ThanhGhi16bit:inst3.OB[0]
OB[49] <= ThanhGhi16bit:inst3.OB[1]
OB[50] <= ThanhGhi16bit:inst3.OB[2]
OB[51] <= ThanhGhi16bit:inst3.OB[3]
OB[52] <= ThanhGhi16bit:inst3.OB[4]
OB[53] <= ThanhGhi16bit:inst3.OB[5]
OB[54] <= ThanhGhi16bit:inst3.OB[6]
OB[55] <= ThanhGhi16bit:inst3.OB[7]
OB[56] <= ThanhGhi16bit:inst3.OB[8]
OB[57] <= ThanhGhi16bit:inst3.OB[9]
OB[58] <= ThanhGhi16bit:inst3.OB[10]
OB[59] <= ThanhGhi16bit:inst3.OB[11]
OB[60] <= ThanhGhi16bit:inst3.OB[12]
OB[61] <= ThanhGhi16bit:inst3.OB[13]
OB[62] <= ThanhGhi16bit:inst3.OB[14]
OB[63] <= ThanhGhi16bit:inst3.OB[15]


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst
OA[0] <= RFC:inst15.OA
OA[1] <= RFC:inst14.OA
OA[2] <= RFC:inst13.OA
OA[3] <= RFC:inst12.OA
OA[4] <= RFC:inst11.OA
OA[5] <= RFC:inst10.OA
OA[6] <= RFC:inst9.OA
OA[7] <= RFC:inst8.OA
OA[8] <= RFC:inst7.OA
OA[9] <= RFC:inst6.OA
OA[10] <= RFC:inst5.OA
OA[11] <= RFC:inst4.OA
OA[12] <= RFC:inst3.OA
OA[13] <= RFC:inst2.OA
OA[14] <= RFC:inst1.OA
OA[15] <= RFC:inst.OA
RSA => RFC:inst15.RSA
RSA => RFC:inst14.RSA
RSA => RFC:inst13.RSA
RSA => RFC:inst12.RSA
RSA => RFC:inst11.RSA
RSA => RFC:inst10.RSA
RSA => RFC:inst9.RSA
RSA => RFC:inst8.RSA
RSA => RFC:inst7.RSA
RSA => RFC:inst6.RSA
RSA => RFC:inst5.RSA
RSA => RFC:inst4.RSA
RSA => RFC:inst3.RSA
RSA => RFC:inst2.RSA
RSA => RFC:inst1.RSA
RSA => RFC:inst.RSA
WS => RFC:inst15.WS
WS => RFC:inst14.WS
WS => RFC:inst13.WS
WS => RFC:inst12.WS
WS => RFC:inst11.WS
WS => RFC:inst10.WS
WS => RFC:inst9.WS
WS => RFC:inst8.WS
WS => RFC:inst7.WS
WS => RFC:inst6.WS
WS => RFC:inst5.WS
WS => RFC:inst4.WS
WS => RFC:inst3.WS
WS => RFC:inst2.WS
WS => RFC:inst1.WS
WS => RFC:inst.WS
RSB => RFC:inst15.RSB
RSB => RFC:inst14.RSB
RSB => RFC:inst13.RSB
RSB => RFC:inst12.RSB
RSB => RFC:inst11.RSB
RSB => RFC:inst10.RSB
RSB => RFC:inst9.RSB
RSB => RFC:inst8.RSB
RSB => RFC:inst7.RSB
RSB => RFC:inst6.RSB
RSB => RFC:inst5.RSB
RSB => RFC:inst4.RSB
RSB => RFC:inst3.RSB
RSB => RFC:inst2.RSB
RSB => RFC:inst1.RSB
RSB => RFC:inst.RSB
I[0] => RFC:inst15.I
I[1] => RFC:inst14.I
I[2] => RFC:inst13.I
I[3] => RFC:inst12.I
I[4] => RFC:inst11.I
I[5] => RFC:inst10.I
I[6] => RFC:inst9.I
I[7] => RFC:inst8.I
I[8] => RFC:inst7.I
I[9] => RFC:inst6.I
I[10] => RFC:inst5.I
I[11] => RFC:inst4.I
I[12] => RFC:inst3.I
I[13] => RFC:inst2.I
I[14] => RFC:inst1.I
I[15] => RFC:inst.I
CLK => RFC:inst15.CLK
CLK => RFC:inst14.CLK
CLK => RFC:inst13.CLK
CLK => RFC:inst12.CLK
CLK => RFC:inst11.CLK
CLK => RFC:inst10.CLK
CLK => RFC:inst9.CLK
CLK => RFC:inst8.CLK
CLK => RFC:inst7.CLK
CLK => RFC:inst6.CLK
CLK => RFC:inst5.CLK
CLK => RFC:inst4.CLK
CLK => RFC:inst3.CLK
CLK => RFC:inst2.CLK
CLK => RFC:inst1.CLK
CLK => RFC:inst.CLK
OB[0] <= RFC:inst15.OB
OB[1] <= RFC:inst14.OB
OB[2] <= RFC:inst13.OB
OB[3] <= RFC:inst12.OB
OB[4] <= RFC:inst11.OB
OB[5] <= RFC:inst10.OB
OB[6] <= RFC:inst9.OB
OB[7] <= RFC:inst8.OB
OB[8] <= RFC:inst7.OB
OB[9] <= RFC:inst6.OB
OB[10] <= RFC:inst5.OB
OB[11] <= RFC:inst4.OB
OB[12] <= RFC:inst3.OB
OB[13] <= RFC:inst2.OB
OB[14] <= RFC:inst1.OB
OB[15] <= RFC:inst.OB


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst15
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst15|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst14
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst14|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst13
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst13|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst12
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst12|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst11
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst11|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst10
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst10|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst9
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst9|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst8
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst8|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst7
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst7|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst6
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst6|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst5
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst5|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst4
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst3
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst3|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst2
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst2|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst1
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst1|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst|RFC:inst|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1
OA[0] <= RFC:inst15.OA
OA[1] <= RFC:inst14.OA
OA[2] <= RFC:inst13.OA
OA[3] <= RFC:inst12.OA
OA[4] <= RFC:inst11.OA
OA[5] <= RFC:inst10.OA
OA[6] <= RFC:inst9.OA
OA[7] <= RFC:inst8.OA
OA[8] <= RFC:inst7.OA
OA[9] <= RFC:inst6.OA
OA[10] <= RFC:inst5.OA
OA[11] <= RFC:inst4.OA
OA[12] <= RFC:inst3.OA
OA[13] <= RFC:inst2.OA
OA[14] <= RFC:inst1.OA
OA[15] <= RFC:inst.OA
RSA => RFC:inst15.RSA
RSA => RFC:inst14.RSA
RSA => RFC:inst13.RSA
RSA => RFC:inst12.RSA
RSA => RFC:inst11.RSA
RSA => RFC:inst10.RSA
RSA => RFC:inst9.RSA
RSA => RFC:inst8.RSA
RSA => RFC:inst7.RSA
RSA => RFC:inst6.RSA
RSA => RFC:inst5.RSA
RSA => RFC:inst4.RSA
RSA => RFC:inst3.RSA
RSA => RFC:inst2.RSA
RSA => RFC:inst1.RSA
RSA => RFC:inst.RSA
WS => RFC:inst15.WS
WS => RFC:inst14.WS
WS => RFC:inst13.WS
WS => RFC:inst12.WS
WS => RFC:inst11.WS
WS => RFC:inst10.WS
WS => RFC:inst9.WS
WS => RFC:inst8.WS
WS => RFC:inst7.WS
WS => RFC:inst6.WS
WS => RFC:inst5.WS
WS => RFC:inst4.WS
WS => RFC:inst3.WS
WS => RFC:inst2.WS
WS => RFC:inst1.WS
WS => RFC:inst.WS
RSB => RFC:inst15.RSB
RSB => RFC:inst14.RSB
RSB => RFC:inst13.RSB
RSB => RFC:inst12.RSB
RSB => RFC:inst11.RSB
RSB => RFC:inst10.RSB
RSB => RFC:inst9.RSB
RSB => RFC:inst8.RSB
RSB => RFC:inst7.RSB
RSB => RFC:inst6.RSB
RSB => RFC:inst5.RSB
RSB => RFC:inst4.RSB
RSB => RFC:inst3.RSB
RSB => RFC:inst2.RSB
RSB => RFC:inst1.RSB
RSB => RFC:inst.RSB
I[0] => RFC:inst15.I
I[1] => RFC:inst14.I
I[2] => RFC:inst13.I
I[3] => RFC:inst12.I
I[4] => RFC:inst11.I
I[5] => RFC:inst10.I
I[6] => RFC:inst9.I
I[7] => RFC:inst8.I
I[8] => RFC:inst7.I
I[9] => RFC:inst6.I
I[10] => RFC:inst5.I
I[11] => RFC:inst4.I
I[12] => RFC:inst3.I
I[13] => RFC:inst2.I
I[14] => RFC:inst1.I
I[15] => RFC:inst.I
CLK => RFC:inst15.CLK
CLK => RFC:inst14.CLK
CLK => RFC:inst13.CLK
CLK => RFC:inst12.CLK
CLK => RFC:inst11.CLK
CLK => RFC:inst10.CLK
CLK => RFC:inst9.CLK
CLK => RFC:inst8.CLK
CLK => RFC:inst7.CLK
CLK => RFC:inst6.CLK
CLK => RFC:inst5.CLK
CLK => RFC:inst4.CLK
CLK => RFC:inst3.CLK
CLK => RFC:inst2.CLK
CLK => RFC:inst1.CLK
CLK => RFC:inst.CLK
OB[0] <= RFC:inst15.OB
OB[1] <= RFC:inst14.OB
OB[2] <= RFC:inst13.OB
OB[3] <= RFC:inst12.OB
OB[4] <= RFC:inst11.OB
OB[5] <= RFC:inst10.OB
OB[6] <= RFC:inst9.OB
OB[7] <= RFC:inst8.OB
OB[8] <= RFC:inst7.OB
OB[9] <= RFC:inst6.OB
OB[10] <= RFC:inst5.OB
OB[11] <= RFC:inst4.OB
OB[12] <= RFC:inst3.OB
OB[13] <= RFC:inst2.OB
OB[14] <= RFC:inst1.OB
OB[15] <= RFC:inst.OB


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst15
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst15|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst14
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst14|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst13
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst13|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst12
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst12|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst11
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst11|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst10
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst10|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst9
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst9|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst8
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst8|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst7
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst7|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst6
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst6|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst5
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst5|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst4
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst3
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst3|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst2
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst2|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst1
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst1|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst1|RFC:inst|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2
OA[0] <= RFC:inst15.OA
OA[1] <= RFC:inst14.OA
OA[2] <= RFC:inst13.OA
OA[3] <= RFC:inst12.OA
OA[4] <= RFC:inst11.OA
OA[5] <= RFC:inst10.OA
OA[6] <= RFC:inst9.OA
OA[7] <= RFC:inst8.OA
OA[8] <= RFC:inst7.OA
OA[9] <= RFC:inst6.OA
OA[10] <= RFC:inst5.OA
OA[11] <= RFC:inst4.OA
OA[12] <= RFC:inst3.OA
OA[13] <= RFC:inst2.OA
OA[14] <= RFC:inst1.OA
OA[15] <= RFC:inst.OA
RSA => RFC:inst15.RSA
RSA => RFC:inst14.RSA
RSA => RFC:inst13.RSA
RSA => RFC:inst12.RSA
RSA => RFC:inst11.RSA
RSA => RFC:inst10.RSA
RSA => RFC:inst9.RSA
RSA => RFC:inst8.RSA
RSA => RFC:inst7.RSA
RSA => RFC:inst6.RSA
RSA => RFC:inst5.RSA
RSA => RFC:inst4.RSA
RSA => RFC:inst3.RSA
RSA => RFC:inst2.RSA
RSA => RFC:inst1.RSA
RSA => RFC:inst.RSA
WS => RFC:inst15.WS
WS => RFC:inst14.WS
WS => RFC:inst13.WS
WS => RFC:inst12.WS
WS => RFC:inst11.WS
WS => RFC:inst10.WS
WS => RFC:inst9.WS
WS => RFC:inst8.WS
WS => RFC:inst7.WS
WS => RFC:inst6.WS
WS => RFC:inst5.WS
WS => RFC:inst4.WS
WS => RFC:inst3.WS
WS => RFC:inst2.WS
WS => RFC:inst1.WS
WS => RFC:inst.WS
RSB => RFC:inst15.RSB
RSB => RFC:inst14.RSB
RSB => RFC:inst13.RSB
RSB => RFC:inst12.RSB
RSB => RFC:inst11.RSB
RSB => RFC:inst10.RSB
RSB => RFC:inst9.RSB
RSB => RFC:inst8.RSB
RSB => RFC:inst7.RSB
RSB => RFC:inst6.RSB
RSB => RFC:inst5.RSB
RSB => RFC:inst4.RSB
RSB => RFC:inst3.RSB
RSB => RFC:inst2.RSB
RSB => RFC:inst1.RSB
RSB => RFC:inst.RSB
I[0] => RFC:inst15.I
I[1] => RFC:inst14.I
I[2] => RFC:inst13.I
I[3] => RFC:inst12.I
I[4] => RFC:inst11.I
I[5] => RFC:inst10.I
I[6] => RFC:inst9.I
I[7] => RFC:inst8.I
I[8] => RFC:inst7.I
I[9] => RFC:inst6.I
I[10] => RFC:inst5.I
I[11] => RFC:inst4.I
I[12] => RFC:inst3.I
I[13] => RFC:inst2.I
I[14] => RFC:inst1.I
I[15] => RFC:inst.I
CLK => RFC:inst15.CLK
CLK => RFC:inst14.CLK
CLK => RFC:inst13.CLK
CLK => RFC:inst12.CLK
CLK => RFC:inst11.CLK
CLK => RFC:inst10.CLK
CLK => RFC:inst9.CLK
CLK => RFC:inst8.CLK
CLK => RFC:inst7.CLK
CLK => RFC:inst6.CLK
CLK => RFC:inst5.CLK
CLK => RFC:inst4.CLK
CLK => RFC:inst3.CLK
CLK => RFC:inst2.CLK
CLK => RFC:inst1.CLK
CLK => RFC:inst.CLK
OB[0] <= RFC:inst15.OB
OB[1] <= RFC:inst14.OB
OB[2] <= RFC:inst13.OB
OB[3] <= RFC:inst12.OB
OB[4] <= RFC:inst11.OB
OB[5] <= RFC:inst10.OB
OB[6] <= RFC:inst9.OB
OB[7] <= RFC:inst8.OB
OB[8] <= RFC:inst7.OB
OB[9] <= RFC:inst6.OB
OB[10] <= RFC:inst5.OB
OB[11] <= RFC:inst4.OB
OB[12] <= RFC:inst3.OB
OB[13] <= RFC:inst2.OB
OB[14] <= RFC:inst1.OB
OB[15] <= RFC:inst.OB


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst15
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst15|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst14
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst14|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst13
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst13|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst12
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst12|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst11
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst11|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst10
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst10|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst9
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst9|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst8
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst8|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst7
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst7|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst6
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst6|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst5
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst5|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst4
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst3
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst3|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst2
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst2|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst1
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst1|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst2|RFC:inst|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3
OA[0] <= RFC:inst15.OA
OA[1] <= RFC:inst14.OA
OA[2] <= RFC:inst13.OA
OA[3] <= RFC:inst12.OA
OA[4] <= RFC:inst11.OA
OA[5] <= RFC:inst10.OA
OA[6] <= RFC:inst9.OA
OA[7] <= RFC:inst8.OA
OA[8] <= RFC:inst7.OA
OA[9] <= RFC:inst6.OA
OA[10] <= RFC:inst5.OA
OA[11] <= RFC:inst4.OA
OA[12] <= RFC:inst3.OA
OA[13] <= RFC:inst2.OA
OA[14] <= RFC:inst1.OA
OA[15] <= RFC:inst.OA
RSA => RFC:inst15.RSA
RSA => RFC:inst14.RSA
RSA => RFC:inst13.RSA
RSA => RFC:inst12.RSA
RSA => RFC:inst11.RSA
RSA => RFC:inst10.RSA
RSA => RFC:inst9.RSA
RSA => RFC:inst8.RSA
RSA => RFC:inst7.RSA
RSA => RFC:inst6.RSA
RSA => RFC:inst5.RSA
RSA => RFC:inst4.RSA
RSA => RFC:inst3.RSA
RSA => RFC:inst2.RSA
RSA => RFC:inst1.RSA
RSA => RFC:inst.RSA
WS => RFC:inst15.WS
WS => RFC:inst14.WS
WS => RFC:inst13.WS
WS => RFC:inst12.WS
WS => RFC:inst11.WS
WS => RFC:inst10.WS
WS => RFC:inst9.WS
WS => RFC:inst8.WS
WS => RFC:inst7.WS
WS => RFC:inst6.WS
WS => RFC:inst5.WS
WS => RFC:inst4.WS
WS => RFC:inst3.WS
WS => RFC:inst2.WS
WS => RFC:inst1.WS
WS => RFC:inst.WS
RSB => RFC:inst15.RSB
RSB => RFC:inst14.RSB
RSB => RFC:inst13.RSB
RSB => RFC:inst12.RSB
RSB => RFC:inst11.RSB
RSB => RFC:inst10.RSB
RSB => RFC:inst9.RSB
RSB => RFC:inst8.RSB
RSB => RFC:inst7.RSB
RSB => RFC:inst6.RSB
RSB => RFC:inst5.RSB
RSB => RFC:inst4.RSB
RSB => RFC:inst3.RSB
RSB => RFC:inst2.RSB
RSB => RFC:inst1.RSB
RSB => RFC:inst.RSB
I[0] => RFC:inst15.I
I[1] => RFC:inst14.I
I[2] => RFC:inst13.I
I[3] => RFC:inst12.I
I[4] => RFC:inst11.I
I[5] => RFC:inst10.I
I[6] => RFC:inst9.I
I[7] => RFC:inst8.I
I[8] => RFC:inst7.I
I[9] => RFC:inst6.I
I[10] => RFC:inst5.I
I[11] => RFC:inst4.I
I[12] => RFC:inst3.I
I[13] => RFC:inst2.I
I[14] => RFC:inst1.I
I[15] => RFC:inst.I
CLK => RFC:inst15.CLK
CLK => RFC:inst14.CLK
CLK => RFC:inst13.CLK
CLK => RFC:inst12.CLK
CLK => RFC:inst11.CLK
CLK => RFC:inst10.CLK
CLK => RFC:inst9.CLK
CLK => RFC:inst8.CLK
CLK => RFC:inst7.CLK
CLK => RFC:inst6.CLK
CLK => RFC:inst5.CLK
CLK => RFC:inst4.CLK
CLK => RFC:inst3.CLK
CLK => RFC:inst2.CLK
CLK => RFC:inst1.CLK
CLK => RFC:inst.CLK
OB[0] <= RFC:inst15.OB
OB[1] <= RFC:inst14.OB
OB[2] <= RFC:inst13.OB
OB[3] <= RFC:inst12.OB
OB[4] <= RFC:inst11.OB
OB[5] <= RFC:inst10.OB
OB[6] <= RFC:inst9.OB
OB[7] <= RFC:inst8.OB
OB[8] <= RFC:inst7.OB
OB[9] <= RFC:inst6.OB
OB[10] <= RFC:inst5.OB
OB[11] <= RFC:inst4.OB
OB[12] <= RFC:inst3.OB
OB[13] <= RFC:inst2.OB
OB[14] <= RFC:inst1.OB
OB[15] <= RFC:inst.OB


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst15
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst15|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst14
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst14|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst13
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst13|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst12
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst12|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst11
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst11|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst10
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst10|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst9
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst9|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst8
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst8|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst7
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst7|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst6
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst6|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst5
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst5|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst4
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst3
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst3|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst2
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst2|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst1
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst1|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst
OA <= inst2.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
WS => MUX2:inst.S
I => MUX2:inst.D1
RSA => inst2.OE
OB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RSB => inst3.OE


|VXL|Datapath:inst|REG_64bits:inst10|ThanhGhi16bit:inst3|RFC:inst|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9
O[0] <= MUX2_16BIT:inst.Y[0]
O[1] <= MUX2_16BIT:inst.Y[1]
O[2] <= MUX2_16BIT:inst.Y[2]
O[3] <= MUX2_16BIT:inst.Y[3]
O[4] <= MUX2_16BIT:inst.Y[4]
O[5] <= MUX2_16BIT:inst.Y[5]
O[6] <= MUX2_16BIT:inst.Y[6]
O[7] <= MUX2_16BIT:inst.Y[7]
O[8] <= MUX2_16BIT:inst.Y[8]
O[9] <= MUX2_16BIT:inst.Y[9]
O[10] <= MUX2_16BIT:inst.Y[10]
O[11] <= MUX2_16BIT:inst.Y[11]
O[12] <= MUX2_16BIT:inst.Y[12]
O[13] <= MUX2_16BIT:inst.Y[13]
O[14] <= MUX2_16BIT:inst.Y[14]
O[15] <= MUX2_16BIT:inst.Y[15]
O[16] <= MUX2_16BIT:inst1.Y[0]
O[17] <= MUX2_16BIT:inst1.Y[1]
O[18] <= MUX2_16BIT:inst1.Y[2]
O[19] <= MUX2_16BIT:inst1.Y[3]
O[20] <= MUX2_16BIT:inst1.Y[4]
O[21] <= MUX2_16BIT:inst1.Y[5]
O[22] <= MUX2_16BIT:inst1.Y[6]
O[23] <= MUX2_16BIT:inst1.Y[7]
O[24] <= MUX2_16BIT:inst1.Y[8]
O[25] <= MUX2_16BIT:inst1.Y[9]
O[26] <= MUX2_16BIT:inst1.Y[10]
O[27] <= MUX2_16BIT:inst1.Y[11]
O[28] <= MUX2_16BIT:inst1.Y[12]
O[29] <= MUX2_16BIT:inst1.Y[13]
O[30] <= MUX2_16BIT:inst1.Y[14]
O[31] <= MUX2_16BIT:inst1.Y[15]
O[32] <= MUX2_16BIT:inst3.Y[0]
O[33] <= MUX2_16BIT:inst3.Y[1]
O[34] <= MUX2_16BIT:inst3.Y[2]
O[35] <= MUX2_16BIT:inst3.Y[3]
O[36] <= MUX2_16BIT:inst3.Y[4]
O[37] <= MUX2_16BIT:inst3.Y[5]
O[38] <= MUX2_16BIT:inst3.Y[6]
O[39] <= MUX2_16BIT:inst3.Y[7]
O[40] <= MUX2_16BIT:inst3.Y[8]
O[41] <= MUX2_16BIT:inst3.Y[9]
O[42] <= MUX2_16BIT:inst3.Y[10]
O[43] <= MUX2_16BIT:inst3.Y[11]
O[44] <= MUX2_16BIT:inst3.Y[12]
O[45] <= MUX2_16BIT:inst3.Y[13]
O[46] <= MUX2_16BIT:inst3.Y[14]
O[47] <= MUX2_16BIT:inst3.Y[15]
O[48] <= MUX2_16BIT:inst2.Y[0]
O[49] <= MUX2_16BIT:inst2.Y[1]
O[50] <= MUX2_16BIT:inst2.Y[2]
O[51] <= MUX2_16BIT:inst2.Y[3]
O[52] <= MUX2_16BIT:inst2.Y[4]
O[53] <= MUX2_16BIT:inst2.Y[5]
O[54] <= MUX2_16BIT:inst2.Y[6]
O[55] <= MUX2_16BIT:inst2.Y[7]
O[56] <= MUX2_16BIT:inst2.Y[8]
O[57] <= MUX2_16BIT:inst2.Y[9]
O[58] <= MUX2_16BIT:inst2.Y[10]
O[59] <= MUX2_16BIT:inst2.Y[11]
O[60] <= MUX2_16BIT:inst2.Y[12]
O[61] <= MUX2_16BIT:inst2.Y[13]
O[62] <= MUX2_16BIT:inst2.Y[14]
O[63] <= MUX2_16BIT:inst2.Y[15]
S => MUX2_16BIT:inst.S
S => MUX2_16BIT:inst1.S
S => MUX2_16BIT:inst3.S
S => MUX2_16BIT:inst2.S
D0[0] => MUX2_16BIT:inst.D0[0]
D0[1] => MUX2_16BIT:inst.D0[1]
D0[2] => MUX2_16BIT:inst.D0[2]
D0[3] => MUX2_16BIT:inst.D0[3]
D0[4] => MUX2_16BIT:inst.D0[4]
D0[5] => MUX2_16BIT:inst.D0[5]
D0[6] => MUX2_16BIT:inst.D0[6]
D0[7] => MUX2_16BIT:inst.D0[7]
D0[8] => MUX2_16BIT:inst.D0[8]
D0[9] => MUX2_16BIT:inst.D0[9]
D0[10] => MUX2_16BIT:inst.D0[10]
D0[11] => MUX2_16BIT:inst.D0[11]
D0[12] => MUX2_16BIT:inst.D0[12]
D0[13] => MUX2_16BIT:inst.D0[13]
D0[14] => MUX2_16BIT:inst.D0[14]
D0[15] => MUX2_16BIT:inst.D0[15]
D0[16] => MUX2_16BIT:inst1.D0[0]
D0[17] => MUX2_16BIT:inst1.D0[1]
D0[18] => MUX2_16BIT:inst1.D0[2]
D0[19] => MUX2_16BIT:inst1.D0[3]
D0[20] => MUX2_16BIT:inst1.D0[4]
D0[21] => MUX2_16BIT:inst1.D0[5]
D0[22] => MUX2_16BIT:inst1.D0[6]
D0[23] => MUX2_16BIT:inst1.D0[7]
D0[24] => MUX2_16BIT:inst1.D0[8]
D0[25] => MUX2_16BIT:inst1.D0[9]
D0[26] => MUX2_16BIT:inst1.D0[10]
D0[27] => MUX2_16BIT:inst1.D0[11]
D0[28] => MUX2_16BIT:inst1.D0[12]
D0[29] => MUX2_16BIT:inst1.D0[13]
D0[30] => MUX2_16BIT:inst1.D0[14]
D0[31] => MUX2_16BIT:inst1.D0[15]
D0[32] => MUX2_16BIT:inst3.D0[0]
D0[33] => MUX2_16BIT:inst3.D0[1]
D0[34] => MUX2_16BIT:inst3.D0[2]
D0[35] => MUX2_16BIT:inst3.D0[3]
D0[36] => MUX2_16BIT:inst3.D0[4]
D0[37] => MUX2_16BIT:inst3.D0[5]
D0[38] => MUX2_16BIT:inst3.D0[6]
D0[39] => MUX2_16BIT:inst3.D0[7]
D0[40] => MUX2_16BIT:inst3.D0[8]
D0[41] => MUX2_16BIT:inst3.D0[9]
D0[42] => MUX2_16BIT:inst3.D0[10]
D0[43] => MUX2_16BIT:inst3.D0[11]
D0[44] => MUX2_16BIT:inst3.D0[12]
D0[45] => MUX2_16BIT:inst3.D0[13]
D0[46] => MUX2_16BIT:inst3.D0[14]
D0[47] => MUX2_16BIT:inst3.D0[15]
D0[48] => MUX2_16BIT:inst2.D0[0]
D0[49] => MUX2_16BIT:inst2.D0[1]
D0[50] => MUX2_16BIT:inst2.D0[2]
D0[51] => MUX2_16BIT:inst2.D0[3]
D0[52] => MUX2_16BIT:inst2.D0[4]
D0[53] => MUX2_16BIT:inst2.D0[5]
D0[54] => MUX2_16BIT:inst2.D0[6]
D0[55] => MUX2_16BIT:inst2.D0[7]
D0[56] => MUX2_16BIT:inst2.D0[8]
D0[57] => MUX2_16BIT:inst2.D0[9]
D0[58] => MUX2_16BIT:inst2.D0[10]
D0[59] => MUX2_16BIT:inst2.D0[11]
D0[60] => MUX2_16BIT:inst2.D0[12]
D0[61] => MUX2_16BIT:inst2.D0[13]
D0[62] => MUX2_16BIT:inst2.D0[14]
D0[63] => MUX2_16BIT:inst2.D0[15]
D1[0] => MUX2_16BIT:inst.D1[0]
D1[1] => MUX2_16BIT:inst.D1[1]
D1[2] => MUX2_16BIT:inst.D1[2]
D1[3] => MUX2_16BIT:inst.D1[3]
D1[4] => MUX2_16BIT:inst.D1[4]
D1[5] => MUX2_16BIT:inst.D1[5]
D1[6] => MUX2_16BIT:inst.D1[6]
D1[7] => MUX2_16BIT:inst.D1[7]
D1[8] => MUX2_16BIT:inst.D1[8]
D1[9] => MUX2_16BIT:inst.D1[9]
D1[10] => MUX2_16BIT:inst.D1[10]
D1[11] => MUX2_16BIT:inst.D1[11]
D1[12] => MUX2_16BIT:inst.D1[12]
D1[13] => MUX2_16BIT:inst.D1[13]
D1[14] => MUX2_16BIT:inst.D1[14]
D1[15] => MUX2_16BIT:inst.D1[15]
D1[16] => MUX2_16BIT:inst1.D1[0]
D1[17] => MUX2_16BIT:inst1.D1[1]
D1[18] => MUX2_16BIT:inst1.D1[2]
D1[19] => MUX2_16BIT:inst1.D1[3]
D1[20] => MUX2_16BIT:inst1.D1[4]
D1[21] => MUX2_16BIT:inst1.D1[5]
D1[22] => MUX2_16BIT:inst1.D1[6]
D1[23] => MUX2_16BIT:inst1.D1[7]
D1[24] => MUX2_16BIT:inst1.D1[8]
D1[25] => MUX2_16BIT:inst1.D1[9]
D1[26] => MUX2_16BIT:inst1.D1[10]
D1[27] => MUX2_16BIT:inst1.D1[11]
D1[28] => MUX2_16BIT:inst1.D1[12]
D1[29] => MUX2_16BIT:inst1.D1[13]
D1[30] => MUX2_16BIT:inst1.D1[14]
D1[31] => MUX2_16BIT:inst1.D1[15]
D1[32] => MUX2_16BIT:inst3.D1[0]
D1[33] => MUX2_16BIT:inst3.D1[1]
D1[34] => MUX2_16BIT:inst3.D1[2]
D1[35] => MUX2_16BIT:inst3.D1[3]
D1[36] => MUX2_16BIT:inst3.D1[4]
D1[37] => MUX2_16BIT:inst3.D1[5]
D1[38] => MUX2_16BIT:inst3.D1[6]
D1[39] => MUX2_16BIT:inst3.D1[7]
D1[40] => MUX2_16BIT:inst3.D1[8]
D1[41] => MUX2_16BIT:inst3.D1[9]
D1[42] => MUX2_16BIT:inst3.D1[10]
D1[43] => MUX2_16BIT:inst3.D1[11]
D1[44] => MUX2_16BIT:inst3.D1[12]
D1[45] => MUX2_16BIT:inst3.D1[13]
D1[46] => MUX2_16BIT:inst3.D1[14]
D1[47] => MUX2_16BIT:inst3.D1[15]
D1[48] => MUX2_16BIT:inst2.D1[0]
D1[49] => MUX2_16BIT:inst2.D1[1]
D1[50] => MUX2_16BIT:inst2.D1[2]
D1[51] => MUX2_16BIT:inst2.D1[3]
D1[52] => MUX2_16BIT:inst2.D1[4]
D1[53] => MUX2_16BIT:inst2.D1[5]
D1[54] => MUX2_16BIT:inst2.D1[6]
D1[55] => MUX2_16BIT:inst2.D1[7]
D1[56] => MUX2_16BIT:inst2.D1[8]
D1[57] => MUX2_16BIT:inst2.D1[9]
D1[58] => MUX2_16BIT:inst2.D1[10]
D1[59] => MUX2_16BIT:inst2.D1[11]
D1[60] => MUX2_16BIT:inst2.D1[12]
D1[61] => MUX2_16BIT:inst2.D1[13]
D1[62] => MUX2_16BIT:inst2.D1[14]
D1[63] => MUX2_16BIT:inst2.D1[15]


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst4
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst5
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst6
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst7
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst8
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst9
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst10
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst11
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst12
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst13
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst14
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst15
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst16
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst17
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst|MUX2:inst18
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst4
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst5
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst6
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst7
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst8
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst9
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst10
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst11
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst12
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst13
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst14
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst15
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst16
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst17
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst1|MUX2:inst18
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst4
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst5
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst6
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst7
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst8
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst9
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst10
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst11
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst12
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst13
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst14
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst15
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst16
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst17
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst3|MUX2:inst18
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst4
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst5
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst6
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst7
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst8
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst9
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst10
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst11
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst12
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst13
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst14
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst15
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst16
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst17
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst9|MUX2_16BIT:inst2|MUX2:inst18
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst
O[0] <= SRwPL:inst.O[0]
O[1] <= SRwPL:inst.O[1]
O[2] <= SRwPL:inst.O[2]
O[3] <= SRwPL:inst.O[3]
O[4] <= SRwPL:inst.O[4]
O[5] <= SRwPL:inst.O[5]
O[6] <= SRwPL:inst.O[6]
O[7] <= SRwPL:inst.O[7]
O[8] <= SRwPL:inst1.O[0]
O[9] <= SRwPL:inst1.O[1]
O[10] <= SRwPL:inst1.O[2]
O[11] <= SRwPL:inst1.O[3]
O[12] <= SRwPL:inst1.O[4]
O[13] <= SRwPL:inst1.O[5]
O[14] <= SRwPL:inst1.O[6]
O[15] <= SRwPL:inst1.O[7]
O[16] <= SRwPL:inst2.O[0]
O[17] <= SRwPL:inst2.O[1]
O[18] <= SRwPL:inst2.O[2]
O[19] <= SRwPL:inst2.O[3]
O[20] <= SRwPL:inst2.O[4]
O[21] <= SRwPL:inst2.O[5]
O[22] <= SRwPL:inst2.O[6]
O[23] <= SRwPL:inst2.O[7]
O[24] <= SRwPL:inst3.O[0]
O[25] <= SRwPL:inst3.O[1]
O[26] <= SRwPL:inst3.O[2]
O[27] <= SRwPL:inst3.O[3]
O[28] <= SRwPL:inst3.O[4]
O[29] <= SRwPL:inst3.O[5]
O[30] <= SRwPL:inst3.O[6]
O[31] <= SRwPL:inst3.O[7]
CLK => SRwPL:inst1.CLK
CLK => SRwPL:inst2.CLK
CLK => SRwPL:inst3.CLK
CLK => SRwPL:inst.CLK
I[0] => SRwPL:inst.I[0]
I[1] => SRwPL:inst.I[1]
I[2] => SRwPL:inst.I[2]
I[3] => SRwPL:inst.I[3]
I[4] => SRwPL:inst.I[4]
I[5] => SRwPL:inst.I[5]
I[6] => SRwPL:inst.I[6]
I[7] => SRwPL:inst.I[7]
I[8] => SRwPL:inst1.I[0]
I[9] => SRwPL:inst1.I[1]
I[10] => SRwPL:inst1.I[2]
I[11] => SRwPL:inst1.I[3]
I[12] => SRwPL:inst1.I[4]
I[13] => SRwPL:inst1.I[5]
I[14] => SRwPL:inst1.I[6]
I[15] => SRwPL:inst1.I[7]
I[16] => SRwPL:inst2.I[0]
I[17] => SRwPL:inst2.I[1]
I[18] => SRwPL:inst2.I[2]
I[19] => SRwPL:inst2.I[3]
I[20] => SRwPL:inst2.I[4]
I[21] => SRwPL:inst2.I[5]
I[22] => SRwPL:inst2.I[6]
I[23] => SRwPL:inst2.I[7]
I[24] => SRwPL:inst3.I[0]
I[25] => SRwPL:inst3.I[1]
I[26] => SRwPL:inst3.I[2]
I[27] => SRwPL:inst3.I[3]
I[28] => SRwPL:inst3.I[4]
I[29] => SRwPL:inst3.I[5]
I[30] => SRwPL:inst3.I[6]
I[31] => SRwPL:inst3.I[7]
S[0] => SRwPL:inst1.S[0]
S[0] => SRwPL:inst2.S[0]
S[0] => SRwPL:inst3.S[0]
S[0] => SRwPL:inst.S[0]
S[1] => SRwPL:inst1.S[1]
S[1] => SRwPL:inst2.S[1]
S[1] => SRwPL:inst3.S[1]
S[1] => SRwPL:inst.S[1]
IL => SRwPL:inst3.IL
IR => SRwPL:inst.IR


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4
O[0] <= SRwPL_32bit:inst.O[0]
O[1] <= SRwPL_32bit:inst.O[1]
O[2] <= SRwPL_32bit:inst.O[2]
O[3] <= SRwPL_32bit:inst.O[3]
O[4] <= SRwPL_32bit:inst.O[4]
O[5] <= SRwPL_32bit:inst.O[5]
O[6] <= SRwPL_32bit:inst.O[6]
O[7] <= SRwPL_32bit:inst.O[7]
O[8] <= SRwPL_32bit:inst.O[8]
O[9] <= SRwPL_32bit:inst.O[9]
O[10] <= SRwPL_32bit:inst.O[10]
O[11] <= SRwPL_32bit:inst.O[11]
O[12] <= SRwPL_32bit:inst.O[12]
O[13] <= SRwPL_32bit:inst.O[13]
O[14] <= SRwPL_32bit:inst.O[14]
O[15] <= SRwPL_32bit:inst.O[15]
O[16] <= SRwPL_32bit:inst.O[16]
O[17] <= SRwPL_32bit:inst.O[17]
O[18] <= SRwPL_32bit:inst.O[18]
O[19] <= SRwPL_32bit:inst.O[19]
O[20] <= SRwPL_32bit:inst.O[20]
O[21] <= SRwPL_32bit:inst.O[21]
O[22] <= SRwPL_32bit:inst.O[22]
O[23] <= SRwPL_32bit:inst.O[23]
O[24] <= SRwPL_32bit:inst.O[24]
O[25] <= SRwPL_32bit:inst.O[25]
O[26] <= SRwPL_32bit:inst.O[26]
O[27] <= SRwPL_32bit:inst.O[27]
O[28] <= SRwPL_32bit:inst.O[28]
O[29] <= SRwPL_32bit:inst.O[29]
O[30] <= SRwPL_32bit:inst.O[30]
O[31] <= SRwPL_32bit:inst.O[31]
O[32] <= SRwPL_32bit:inst1.O[0]
O[33] <= SRwPL_32bit:inst1.O[1]
O[34] <= SRwPL_32bit:inst1.O[2]
O[35] <= SRwPL_32bit:inst1.O[3]
O[36] <= SRwPL_32bit:inst1.O[4]
O[37] <= SRwPL_32bit:inst1.O[5]
O[38] <= SRwPL_32bit:inst1.O[6]
O[39] <= SRwPL_32bit:inst1.O[7]
O[40] <= SRwPL_32bit:inst1.O[8]
O[41] <= SRwPL_32bit:inst1.O[9]
O[42] <= SRwPL_32bit:inst1.O[10]
O[43] <= SRwPL_32bit:inst1.O[11]
O[44] <= SRwPL_32bit:inst1.O[12]
O[45] <= SRwPL_32bit:inst1.O[13]
O[46] <= SRwPL_32bit:inst1.O[14]
O[47] <= SRwPL_32bit:inst1.O[15]
O[48] <= SRwPL_32bit:inst1.O[16]
O[49] <= SRwPL_32bit:inst1.O[17]
O[50] <= SRwPL_32bit:inst1.O[18]
O[51] <= SRwPL_32bit:inst1.O[19]
O[52] <= SRwPL_32bit:inst1.O[20]
O[53] <= SRwPL_32bit:inst1.O[21]
O[54] <= SRwPL_32bit:inst1.O[22]
O[55] <= SRwPL_32bit:inst1.O[23]
O[56] <= SRwPL_32bit:inst1.O[24]
O[57] <= SRwPL_32bit:inst1.O[25]
O[58] <= SRwPL_32bit:inst1.O[26]
O[59] <= SRwPL_32bit:inst1.O[27]
O[60] <= SRwPL_32bit:inst1.O[28]
O[61] <= SRwPL_32bit:inst1.O[29]
O[62] <= SRwPL_32bit:inst1.O[30]
O[63] <= SRwPL_32bit:inst1.O[31]
IL => SRwPL_32bit:inst1.IL
CLK => SRwPL_32bit:inst1.CLK
CLK => SRwPL_32bit:inst.CLK
I[0] => SRwPL_32bit:inst.I[0]
I[1] => SRwPL_32bit:inst.I[1]
I[2] => SRwPL_32bit:inst.I[2]
I[3] => SRwPL_32bit:inst.I[3]
I[4] => SRwPL_32bit:inst.I[4]
I[5] => SRwPL_32bit:inst.I[5]
I[6] => SRwPL_32bit:inst.I[6]
I[7] => SRwPL_32bit:inst.I[7]
I[8] => SRwPL_32bit:inst.I[8]
I[9] => SRwPL_32bit:inst.I[9]
I[10] => SRwPL_32bit:inst.I[10]
I[11] => SRwPL_32bit:inst.I[11]
I[12] => SRwPL_32bit:inst.I[12]
I[13] => SRwPL_32bit:inst.I[13]
I[14] => SRwPL_32bit:inst.I[14]
I[15] => SRwPL_32bit:inst.I[15]
I[16] => SRwPL_32bit:inst.I[16]
I[17] => SRwPL_32bit:inst.I[17]
I[18] => SRwPL_32bit:inst.I[18]
I[19] => SRwPL_32bit:inst.I[19]
I[20] => SRwPL_32bit:inst.I[20]
I[21] => SRwPL_32bit:inst.I[21]
I[22] => SRwPL_32bit:inst.I[22]
I[23] => SRwPL_32bit:inst.I[23]
I[24] => SRwPL_32bit:inst.I[24]
I[25] => SRwPL_32bit:inst.I[25]
I[26] => SRwPL_32bit:inst.I[26]
I[27] => SRwPL_32bit:inst.I[27]
I[28] => SRwPL_32bit:inst.I[28]
I[29] => SRwPL_32bit:inst.I[29]
I[30] => SRwPL_32bit:inst.I[30]
I[31] => SRwPL_32bit:inst.I[31]
I[32] => SRwPL_32bit:inst1.I[0]
I[33] => SRwPL_32bit:inst1.I[1]
I[34] => SRwPL_32bit:inst1.I[2]
I[35] => SRwPL_32bit:inst1.I[3]
I[36] => SRwPL_32bit:inst1.I[4]
I[37] => SRwPL_32bit:inst1.I[5]
I[38] => SRwPL_32bit:inst1.I[6]
I[39] => SRwPL_32bit:inst1.I[7]
I[40] => SRwPL_32bit:inst1.I[8]
I[41] => SRwPL_32bit:inst1.I[9]
I[42] => SRwPL_32bit:inst1.I[10]
I[43] => SRwPL_32bit:inst1.I[11]
I[44] => SRwPL_32bit:inst1.I[12]
I[45] => SRwPL_32bit:inst1.I[13]
I[46] => SRwPL_32bit:inst1.I[14]
I[47] => SRwPL_32bit:inst1.I[15]
I[48] => SRwPL_32bit:inst1.I[16]
I[49] => SRwPL_32bit:inst1.I[17]
I[50] => SRwPL_32bit:inst1.I[18]
I[51] => SRwPL_32bit:inst1.I[19]
I[52] => SRwPL_32bit:inst1.I[20]
I[53] => SRwPL_32bit:inst1.I[21]
I[54] => SRwPL_32bit:inst1.I[22]
I[55] => SRwPL_32bit:inst1.I[23]
I[56] => SRwPL_32bit:inst1.I[24]
I[57] => SRwPL_32bit:inst1.I[25]
I[58] => SRwPL_32bit:inst1.I[26]
I[59] => SRwPL_32bit:inst1.I[27]
I[60] => SRwPL_32bit:inst1.I[28]
I[61] => SRwPL_32bit:inst1.I[29]
I[62] => SRwPL_32bit:inst1.I[30]
I[63] => SRwPL_32bit:inst1.I[31]
S[0] => SRwPL_32bit:inst1.S[0]
S[0] => SRwPL_32bit:inst.S[0]
S[1] => SRwPL_32bit:inst1.S[1]
S[1] => SRwPL_32bit:inst.S[1]
IR => SRwPL_32bit:inst.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1
O[0] <= SRwPL:inst.O[0]
O[1] <= SRwPL:inst.O[1]
O[2] <= SRwPL:inst.O[2]
O[3] <= SRwPL:inst.O[3]
O[4] <= SRwPL:inst.O[4]
O[5] <= SRwPL:inst.O[5]
O[6] <= SRwPL:inst.O[6]
O[7] <= SRwPL:inst.O[7]
O[8] <= SRwPL:inst1.O[0]
O[9] <= SRwPL:inst1.O[1]
O[10] <= SRwPL:inst1.O[2]
O[11] <= SRwPL:inst1.O[3]
O[12] <= SRwPL:inst1.O[4]
O[13] <= SRwPL:inst1.O[5]
O[14] <= SRwPL:inst1.O[6]
O[15] <= SRwPL:inst1.O[7]
O[16] <= SRwPL:inst2.O[0]
O[17] <= SRwPL:inst2.O[1]
O[18] <= SRwPL:inst2.O[2]
O[19] <= SRwPL:inst2.O[3]
O[20] <= SRwPL:inst2.O[4]
O[21] <= SRwPL:inst2.O[5]
O[22] <= SRwPL:inst2.O[6]
O[23] <= SRwPL:inst2.O[7]
O[24] <= SRwPL:inst3.O[0]
O[25] <= SRwPL:inst3.O[1]
O[26] <= SRwPL:inst3.O[2]
O[27] <= SRwPL:inst3.O[3]
O[28] <= SRwPL:inst3.O[4]
O[29] <= SRwPL:inst3.O[5]
O[30] <= SRwPL:inst3.O[6]
O[31] <= SRwPL:inst3.O[7]
CLK => SRwPL:inst1.CLK
CLK => SRwPL:inst2.CLK
CLK => SRwPL:inst3.CLK
CLK => SRwPL:inst.CLK
I[0] => SRwPL:inst.I[0]
I[1] => SRwPL:inst.I[1]
I[2] => SRwPL:inst.I[2]
I[3] => SRwPL:inst.I[3]
I[4] => SRwPL:inst.I[4]
I[5] => SRwPL:inst.I[5]
I[6] => SRwPL:inst.I[6]
I[7] => SRwPL:inst.I[7]
I[8] => SRwPL:inst1.I[0]
I[9] => SRwPL:inst1.I[1]
I[10] => SRwPL:inst1.I[2]
I[11] => SRwPL:inst1.I[3]
I[12] => SRwPL:inst1.I[4]
I[13] => SRwPL:inst1.I[5]
I[14] => SRwPL:inst1.I[6]
I[15] => SRwPL:inst1.I[7]
I[16] => SRwPL:inst2.I[0]
I[17] => SRwPL:inst2.I[1]
I[18] => SRwPL:inst2.I[2]
I[19] => SRwPL:inst2.I[3]
I[20] => SRwPL:inst2.I[4]
I[21] => SRwPL:inst2.I[5]
I[22] => SRwPL:inst2.I[6]
I[23] => SRwPL:inst2.I[7]
I[24] => SRwPL:inst3.I[0]
I[25] => SRwPL:inst3.I[1]
I[26] => SRwPL:inst3.I[2]
I[27] => SRwPL:inst3.I[3]
I[28] => SRwPL:inst3.I[4]
I[29] => SRwPL:inst3.I[5]
I[30] => SRwPL:inst3.I[6]
I[31] => SRwPL:inst3.I[7]
S[0] => SRwPL:inst1.S[0]
S[0] => SRwPL:inst2.S[0]
S[0] => SRwPL:inst3.S[0]
S[0] => SRwPL:inst.S[0]
S[1] => SRwPL:inst1.S[1]
S[1] => SRwPL:inst2.S[1]
S[1] => SRwPL:inst3.S[1]
S[1] => SRwPL:inst.S[1]
IL => SRwPL:inst3.IL
IR => SRwPL:inst.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst
O[0] <= SRwPL:inst.O[0]
O[1] <= SRwPL:inst.O[1]
O[2] <= SRwPL:inst.O[2]
O[3] <= SRwPL:inst.O[3]
O[4] <= SRwPL:inst.O[4]
O[5] <= SRwPL:inst.O[5]
O[6] <= SRwPL:inst.O[6]
O[7] <= SRwPL:inst.O[7]
O[8] <= SRwPL:inst1.O[0]
O[9] <= SRwPL:inst1.O[1]
O[10] <= SRwPL:inst1.O[2]
O[11] <= SRwPL:inst1.O[3]
O[12] <= SRwPL:inst1.O[4]
O[13] <= SRwPL:inst1.O[5]
O[14] <= SRwPL:inst1.O[6]
O[15] <= SRwPL:inst1.O[7]
O[16] <= SRwPL:inst2.O[0]
O[17] <= SRwPL:inst2.O[1]
O[18] <= SRwPL:inst2.O[2]
O[19] <= SRwPL:inst2.O[3]
O[20] <= SRwPL:inst2.O[4]
O[21] <= SRwPL:inst2.O[5]
O[22] <= SRwPL:inst2.O[6]
O[23] <= SRwPL:inst2.O[7]
O[24] <= SRwPL:inst3.O[0]
O[25] <= SRwPL:inst3.O[1]
O[26] <= SRwPL:inst3.O[2]
O[27] <= SRwPL:inst3.O[3]
O[28] <= SRwPL:inst3.O[4]
O[29] <= SRwPL:inst3.O[5]
O[30] <= SRwPL:inst3.O[6]
O[31] <= SRwPL:inst3.O[7]
CLK => SRwPL:inst1.CLK
CLK => SRwPL:inst2.CLK
CLK => SRwPL:inst3.CLK
CLK => SRwPL:inst.CLK
I[0] => SRwPL:inst.I[0]
I[1] => SRwPL:inst.I[1]
I[2] => SRwPL:inst.I[2]
I[3] => SRwPL:inst.I[3]
I[4] => SRwPL:inst.I[4]
I[5] => SRwPL:inst.I[5]
I[6] => SRwPL:inst.I[6]
I[7] => SRwPL:inst.I[7]
I[8] => SRwPL:inst1.I[0]
I[9] => SRwPL:inst1.I[1]
I[10] => SRwPL:inst1.I[2]
I[11] => SRwPL:inst1.I[3]
I[12] => SRwPL:inst1.I[4]
I[13] => SRwPL:inst1.I[5]
I[14] => SRwPL:inst1.I[6]
I[15] => SRwPL:inst1.I[7]
I[16] => SRwPL:inst2.I[0]
I[17] => SRwPL:inst2.I[1]
I[18] => SRwPL:inst2.I[2]
I[19] => SRwPL:inst2.I[3]
I[20] => SRwPL:inst2.I[4]
I[21] => SRwPL:inst2.I[5]
I[22] => SRwPL:inst2.I[6]
I[23] => SRwPL:inst2.I[7]
I[24] => SRwPL:inst3.I[0]
I[25] => SRwPL:inst3.I[1]
I[26] => SRwPL:inst3.I[2]
I[27] => SRwPL:inst3.I[3]
I[28] => SRwPL:inst3.I[4]
I[29] => SRwPL:inst3.I[5]
I[30] => SRwPL:inst3.I[6]
I[31] => SRwPL:inst3.I[7]
S[0] => SRwPL:inst1.S[0]
S[0] => SRwPL:inst2.S[0]
S[0] => SRwPL:inst3.S[0]
S[0] => SRwPL:inst.S[0]
S[1] => SRwPL:inst1.S[1]
S[1] => SRwPL:inst2.S[1]
S[1] => SRwPL:inst3.S[1]
S[1] => SRwPL:inst.S[1]
IL => SRwPL:inst3.IL
IR => SRwPL:inst.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst4|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13
O[0] <= MUX2_16BIT:inst.Y[0]
O[1] <= MUX2_16BIT:inst.Y[1]
O[2] <= MUX2_16BIT:inst.Y[2]
O[3] <= MUX2_16BIT:inst.Y[3]
O[4] <= MUX2_16BIT:inst.Y[4]
O[5] <= MUX2_16BIT:inst.Y[5]
O[6] <= MUX2_16BIT:inst.Y[6]
O[7] <= MUX2_16BIT:inst.Y[7]
O[8] <= MUX2_16BIT:inst.Y[8]
O[9] <= MUX2_16BIT:inst.Y[9]
O[10] <= MUX2_16BIT:inst.Y[10]
O[11] <= MUX2_16BIT:inst.Y[11]
O[12] <= MUX2_16BIT:inst.Y[12]
O[13] <= MUX2_16BIT:inst.Y[13]
O[14] <= MUX2_16BIT:inst.Y[14]
O[15] <= MUX2_16BIT:inst.Y[15]
O[16] <= MUX2_16BIT:inst1.Y[0]
O[17] <= MUX2_16BIT:inst1.Y[1]
O[18] <= MUX2_16BIT:inst1.Y[2]
O[19] <= MUX2_16BIT:inst1.Y[3]
O[20] <= MUX2_16BIT:inst1.Y[4]
O[21] <= MUX2_16BIT:inst1.Y[5]
O[22] <= MUX2_16BIT:inst1.Y[6]
O[23] <= MUX2_16BIT:inst1.Y[7]
O[24] <= MUX2_16BIT:inst1.Y[8]
O[25] <= MUX2_16BIT:inst1.Y[9]
O[26] <= MUX2_16BIT:inst1.Y[10]
O[27] <= MUX2_16BIT:inst1.Y[11]
O[28] <= MUX2_16BIT:inst1.Y[12]
O[29] <= MUX2_16BIT:inst1.Y[13]
O[30] <= MUX2_16BIT:inst1.Y[14]
O[31] <= MUX2_16BIT:inst1.Y[15]
O[32] <= MUX2_16BIT:inst3.Y[0]
O[33] <= MUX2_16BIT:inst3.Y[1]
O[34] <= MUX2_16BIT:inst3.Y[2]
O[35] <= MUX2_16BIT:inst3.Y[3]
O[36] <= MUX2_16BIT:inst3.Y[4]
O[37] <= MUX2_16BIT:inst3.Y[5]
O[38] <= MUX2_16BIT:inst3.Y[6]
O[39] <= MUX2_16BIT:inst3.Y[7]
O[40] <= MUX2_16BIT:inst3.Y[8]
O[41] <= MUX2_16BIT:inst3.Y[9]
O[42] <= MUX2_16BIT:inst3.Y[10]
O[43] <= MUX2_16BIT:inst3.Y[11]
O[44] <= MUX2_16BIT:inst3.Y[12]
O[45] <= MUX2_16BIT:inst3.Y[13]
O[46] <= MUX2_16BIT:inst3.Y[14]
O[47] <= MUX2_16BIT:inst3.Y[15]
O[48] <= MUX2_16BIT:inst2.Y[0]
O[49] <= MUX2_16BIT:inst2.Y[1]
O[50] <= MUX2_16BIT:inst2.Y[2]
O[51] <= MUX2_16BIT:inst2.Y[3]
O[52] <= MUX2_16BIT:inst2.Y[4]
O[53] <= MUX2_16BIT:inst2.Y[5]
O[54] <= MUX2_16BIT:inst2.Y[6]
O[55] <= MUX2_16BIT:inst2.Y[7]
O[56] <= MUX2_16BIT:inst2.Y[8]
O[57] <= MUX2_16BIT:inst2.Y[9]
O[58] <= MUX2_16BIT:inst2.Y[10]
O[59] <= MUX2_16BIT:inst2.Y[11]
O[60] <= MUX2_16BIT:inst2.Y[12]
O[61] <= MUX2_16BIT:inst2.Y[13]
O[62] <= MUX2_16BIT:inst2.Y[14]
O[63] <= MUX2_16BIT:inst2.Y[15]
S => MUX2_16BIT:inst.S
S => MUX2_16BIT:inst1.S
S => MUX2_16BIT:inst3.S
S => MUX2_16BIT:inst2.S
D0[0] => MUX2_16BIT:inst.D0[0]
D0[1] => MUX2_16BIT:inst.D0[1]
D0[2] => MUX2_16BIT:inst.D0[2]
D0[3] => MUX2_16BIT:inst.D0[3]
D0[4] => MUX2_16BIT:inst.D0[4]
D0[5] => MUX2_16BIT:inst.D0[5]
D0[6] => MUX2_16BIT:inst.D0[6]
D0[7] => MUX2_16BIT:inst.D0[7]
D0[8] => MUX2_16BIT:inst.D0[8]
D0[9] => MUX2_16BIT:inst.D0[9]
D0[10] => MUX2_16BIT:inst.D0[10]
D0[11] => MUX2_16BIT:inst.D0[11]
D0[12] => MUX2_16BIT:inst.D0[12]
D0[13] => MUX2_16BIT:inst.D0[13]
D0[14] => MUX2_16BIT:inst.D0[14]
D0[15] => MUX2_16BIT:inst.D0[15]
D0[16] => MUX2_16BIT:inst1.D0[0]
D0[17] => MUX2_16BIT:inst1.D0[1]
D0[18] => MUX2_16BIT:inst1.D0[2]
D0[19] => MUX2_16BIT:inst1.D0[3]
D0[20] => MUX2_16BIT:inst1.D0[4]
D0[21] => MUX2_16BIT:inst1.D0[5]
D0[22] => MUX2_16BIT:inst1.D0[6]
D0[23] => MUX2_16BIT:inst1.D0[7]
D0[24] => MUX2_16BIT:inst1.D0[8]
D0[25] => MUX2_16BIT:inst1.D0[9]
D0[26] => MUX2_16BIT:inst1.D0[10]
D0[27] => MUX2_16BIT:inst1.D0[11]
D0[28] => MUX2_16BIT:inst1.D0[12]
D0[29] => MUX2_16BIT:inst1.D0[13]
D0[30] => MUX2_16BIT:inst1.D0[14]
D0[31] => MUX2_16BIT:inst1.D0[15]
D0[32] => MUX2_16BIT:inst3.D0[0]
D0[33] => MUX2_16BIT:inst3.D0[1]
D0[34] => MUX2_16BIT:inst3.D0[2]
D0[35] => MUX2_16BIT:inst3.D0[3]
D0[36] => MUX2_16BIT:inst3.D0[4]
D0[37] => MUX2_16BIT:inst3.D0[5]
D0[38] => MUX2_16BIT:inst3.D0[6]
D0[39] => MUX2_16BIT:inst3.D0[7]
D0[40] => MUX2_16BIT:inst3.D0[8]
D0[41] => MUX2_16BIT:inst3.D0[9]
D0[42] => MUX2_16BIT:inst3.D0[10]
D0[43] => MUX2_16BIT:inst3.D0[11]
D0[44] => MUX2_16BIT:inst3.D0[12]
D0[45] => MUX2_16BIT:inst3.D0[13]
D0[46] => MUX2_16BIT:inst3.D0[14]
D0[47] => MUX2_16BIT:inst3.D0[15]
D0[48] => MUX2_16BIT:inst2.D0[0]
D0[49] => MUX2_16BIT:inst2.D0[1]
D0[50] => MUX2_16BIT:inst2.D0[2]
D0[51] => MUX2_16BIT:inst2.D0[3]
D0[52] => MUX2_16BIT:inst2.D0[4]
D0[53] => MUX2_16BIT:inst2.D0[5]
D0[54] => MUX2_16BIT:inst2.D0[6]
D0[55] => MUX2_16BIT:inst2.D0[7]
D0[56] => MUX2_16BIT:inst2.D0[8]
D0[57] => MUX2_16BIT:inst2.D0[9]
D0[58] => MUX2_16BIT:inst2.D0[10]
D0[59] => MUX2_16BIT:inst2.D0[11]
D0[60] => MUX2_16BIT:inst2.D0[12]
D0[61] => MUX2_16BIT:inst2.D0[13]
D0[62] => MUX2_16BIT:inst2.D0[14]
D0[63] => MUX2_16BIT:inst2.D0[15]
D1[0] => MUX2_16BIT:inst.D1[0]
D1[1] => MUX2_16BIT:inst.D1[1]
D1[2] => MUX2_16BIT:inst.D1[2]
D1[3] => MUX2_16BIT:inst.D1[3]
D1[4] => MUX2_16BIT:inst.D1[4]
D1[5] => MUX2_16BIT:inst.D1[5]
D1[6] => MUX2_16BIT:inst.D1[6]
D1[7] => MUX2_16BIT:inst.D1[7]
D1[8] => MUX2_16BIT:inst.D1[8]
D1[9] => MUX2_16BIT:inst.D1[9]
D1[10] => MUX2_16BIT:inst.D1[10]
D1[11] => MUX2_16BIT:inst.D1[11]
D1[12] => MUX2_16BIT:inst.D1[12]
D1[13] => MUX2_16BIT:inst.D1[13]
D1[14] => MUX2_16BIT:inst.D1[14]
D1[15] => MUX2_16BIT:inst.D1[15]
D1[16] => MUX2_16BIT:inst1.D1[0]
D1[17] => MUX2_16BIT:inst1.D1[1]
D1[18] => MUX2_16BIT:inst1.D1[2]
D1[19] => MUX2_16BIT:inst1.D1[3]
D1[20] => MUX2_16BIT:inst1.D1[4]
D1[21] => MUX2_16BIT:inst1.D1[5]
D1[22] => MUX2_16BIT:inst1.D1[6]
D1[23] => MUX2_16BIT:inst1.D1[7]
D1[24] => MUX2_16BIT:inst1.D1[8]
D1[25] => MUX2_16BIT:inst1.D1[9]
D1[26] => MUX2_16BIT:inst1.D1[10]
D1[27] => MUX2_16BIT:inst1.D1[11]
D1[28] => MUX2_16BIT:inst1.D1[12]
D1[29] => MUX2_16BIT:inst1.D1[13]
D1[30] => MUX2_16BIT:inst1.D1[14]
D1[31] => MUX2_16BIT:inst1.D1[15]
D1[32] => MUX2_16BIT:inst3.D1[0]
D1[33] => MUX2_16BIT:inst3.D1[1]
D1[34] => MUX2_16BIT:inst3.D1[2]
D1[35] => MUX2_16BIT:inst3.D1[3]
D1[36] => MUX2_16BIT:inst3.D1[4]
D1[37] => MUX2_16BIT:inst3.D1[5]
D1[38] => MUX2_16BIT:inst3.D1[6]
D1[39] => MUX2_16BIT:inst3.D1[7]
D1[40] => MUX2_16BIT:inst3.D1[8]
D1[41] => MUX2_16BIT:inst3.D1[9]
D1[42] => MUX2_16BIT:inst3.D1[10]
D1[43] => MUX2_16BIT:inst3.D1[11]
D1[44] => MUX2_16BIT:inst3.D1[12]
D1[45] => MUX2_16BIT:inst3.D1[13]
D1[46] => MUX2_16BIT:inst3.D1[14]
D1[47] => MUX2_16BIT:inst3.D1[15]
D1[48] => MUX2_16BIT:inst2.D1[0]
D1[49] => MUX2_16BIT:inst2.D1[1]
D1[50] => MUX2_16BIT:inst2.D1[2]
D1[51] => MUX2_16BIT:inst2.D1[3]
D1[52] => MUX2_16BIT:inst2.D1[4]
D1[53] => MUX2_16BIT:inst2.D1[5]
D1[54] => MUX2_16BIT:inst2.D1[6]
D1[55] => MUX2_16BIT:inst2.D1[7]
D1[56] => MUX2_16BIT:inst2.D1[8]
D1[57] => MUX2_16BIT:inst2.D1[9]
D1[58] => MUX2_16BIT:inst2.D1[10]
D1[59] => MUX2_16BIT:inst2.D1[11]
D1[60] => MUX2_16BIT:inst2.D1[12]
D1[61] => MUX2_16BIT:inst2.D1[13]
D1[62] => MUX2_16BIT:inst2.D1[14]
D1[63] => MUX2_16BIT:inst2.D1[15]


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst4
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst5
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst6
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst7
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst8
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst9
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst10
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst11
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst12
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst13
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst14
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst15
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst16
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst17
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst|MUX2:inst18
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst4
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst5
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst6
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst7
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst8
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst9
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst10
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst11
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst12
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst13
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst14
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst15
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst16
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst17
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst1|MUX2:inst18
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst4
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst5
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst6
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst7
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst8
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst9
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst10
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst11
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst12
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst13
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst14
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst15
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst16
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst17
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst3|MUX2:inst18
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2
Y[0] <= MUX2:inst.Y
Y[1] <= MUX2:inst4.Y
Y[2] <= MUX2:inst5.Y
Y[3] <= MUX2:inst6.Y
Y[4] <= MUX2:inst7.Y
Y[5] <= MUX2:inst8.Y
Y[6] <= MUX2:inst9.Y
Y[7] <= MUX2:inst10.Y
Y[8] <= MUX2:inst11.Y
Y[9] <= MUX2:inst12.Y
Y[10] <= MUX2:inst13.Y
Y[11] <= MUX2:inst14.Y
Y[12] <= MUX2:inst15.Y
Y[13] <= MUX2:inst16.Y
Y[14] <= MUX2:inst17.Y
Y[15] <= MUX2:inst18.Y
S => MUX2:inst.S
S => MUX2:inst4.S
S => MUX2:inst5.S
S => MUX2:inst6.S
S => MUX2:inst7.S
S => MUX2:inst8.S
S => MUX2:inst9.S
S => MUX2:inst10.S
S => MUX2:inst11.S
S => MUX2:inst12.S
S => MUX2:inst13.S
S => MUX2:inst14.S
S => MUX2:inst15.S
S => MUX2:inst16.S
S => MUX2:inst17.S
S => MUX2:inst18.S
D1[0] => MUX2:inst.D1
D1[1] => MUX2:inst4.D1
D1[2] => MUX2:inst5.D1
D1[3] => MUX2:inst6.D1
D1[4] => MUX2:inst7.D1
D1[5] => MUX2:inst8.D1
D1[6] => MUX2:inst9.D1
D1[7] => MUX2:inst10.D1
D1[8] => MUX2:inst11.D1
D1[9] => MUX2:inst12.D1
D1[10] => MUX2:inst13.D1
D1[11] => MUX2:inst14.D1
D1[12] => MUX2:inst15.D1
D1[13] => MUX2:inst16.D1
D1[14] => MUX2:inst17.D1
D1[15] => MUX2:inst18.D1
D0[0] => MUX2:inst.D0
D0[1] => MUX2:inst4.D0
D0[2] => MUX2:inst5.D0
D0[3] => MUX2:inst6.D0
D0[4] => MUX2:inst7.D0
D0[5] => MUX2:inst8.D0
D0[6] => MUX2:inst9.D0
D0[7] => MUX2:inst10.D0
D0[8] => MUX2:inst11.D0
D0[9] => MUX2:inst12.D0
D0[10] => MUX2:inst13.D0
D0[11] => MUX2:inst14.D0
D0[12] => MUX2:inst15.D0
D0[13] => MUX2:inst16.D0
D0[14] => MUX2:inst17.D0
D0[15] => MUX2:inst18.D0


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst4
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst5
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst6
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst7
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst8
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst9
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst10
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst11
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst12
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst13
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst14
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst15
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst16
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst17
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|MUX2_64bits:inst13|MUX2_16BIT:inst2|MUX2:inst18
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|F_A_64bits:inst17
Cout <= F_A_8bits:inst7.Cout
Cin => F_A_8bits:inst.Cin
A[0] => F_A_8bits:inst.A[0]
A[1] => F_A_8bits:inst.A[1]
A[2] => F_A_8bits:inst.A[2]
A[3] => F_A_8bits:inst.A[3]
A[4] => F_A_8bits:inst.A[4]
A[5] => F_A_8bits:inst.A[5]
A[6] => F_A_8bits:inst.A[6]
A[7] => F_A_8bits:inst.A[7]
A[8] => F_A_8bits:inst1.A[0]
A[9] => F_A_8bits:inst1.A[1]
A[10] => F_A_8bits:inst1.A[2]
A[11] => F_A_8bits:inst1.A[3]
A[12] => F_A_8bits:inst1.A[4]
A[13] => F_A_8bits:inst1.A[5]
A[14] => F_A_8bits:inst1.A[6]
A[15] => F_A_8bits:inst1.A[7]
A[16] => F_A_8bits:inst2.A[0]
A[17] => F_A_8bits:inst2.A[1]
A[18] => F_A_8bits:inst2.A[2]
A[19] => F_A_8bits:inst2.A[3]
A[20] => F_A_8bits:inst2.A[4]
A[21] => F_A_8bits:inst2.A[5]
A[22] => F_A_8bits:inst2.A[6]
A[23] => F_A_8bits:inst2.A[7]
A[24] => F_A_8bits:inst3.A[0]
A[25] => F_A_8bits:inst3.A[1]
A[26] => F_A_8bits:inst3.A[2]
A[27] => F_A_8bits:inst3.A[3]
A[28] => F_A_8bits:inst3.A[4]
A[29] => F_A_8bits:inst3.A[5]
A[30] => F_A_8bits:inst3.A[6]
A[31] => F_A_8bits:inst3.A[7]
A[32] => F_A_8bits:inst4.A[0]
A[33] => F_A_8bits:inst4.A[1]
A[34] => F_A_8bits:inst4.A[2]
A[35] => F_A_8bits:inst4.A[3]
A[36] => F_A_8bits:inst4.A[4]
A[37] => F_A_8bits:inst4.A[5]
A[38] => F_A_8bits:inst4.A[6]
A[39] => F_A_8bits:inst4.A[7]
A[40] => F_A_8bits:inst5.A[0]
A[41] => F_A_8bits:inst5.A[1]
A[42] => F_A_8bits:inst5.A[2]
A[43] => F_A_8bits:inst5.A[3]
A[44] => F_A_8bits:inst5.A[4]
A[45] => F_A_8bits:inst5.A[5]
A[46] => F_A_8bits:inst5.A[6]
A[47] => F_A_8bits:inst5.A[7]
A[48] => F_A_8bits:inst6.A[0]
A[49] => F_A_8bits:inst6.A[1]
A[50] => F_A_8bits:inst6.A[2]
A[51] => F_A_8bits:inst6.A[3]
A[52] => F_A_8bits:inst6.A[4]
A[53] => F_A_8bits:inst6.A[5]
A[54] => F_A_8bits:inst6.A[6]
A[55] => F_A_8bits:inst6.A[7]
A[56] => F_A_8bits:inst7.A[0]
A[57] => F_A_8bits:inst7.A[1]
A[58] => F_A_8bits:inst7.A[2]
A[59] => F_A_8bits:inst7.A[3]
A[60] => F_A_8bits:inst7.A[4]
A[61] => F_A_8bits:inst7.A[5]
A[62] => F_A_8bits:inst7.A[6]
A[63] => F_A_8bits:inst7.A[7]
B[0] => F_A_8bits:inst.B[0]
B[1] => F_A_8bits:inst.B[1]
B[2] => F_A_8bits:inst.B[2]
B[3] => F_A_8bits:inst.B[3]
B[4] => F_A_8bits:inst.B[4]
B[5] => F_A_8bits:inst.B[5]
B[6] => F_A_8bits:inst.B[6]
B[7] => F_A_8bits:inst.B[7]
B[8] => F_A_8bits:inst1.B[0]
B[9] => F_A_8bits:inst1.B[1]
B[10] => F_A_8bits:inst1.B[2]
B[11] => F_A_8bits:inst1.B[3]
B[12] => F_A_8bits:inst1.B[4]
B[13] => F_A_8bits:inst1.B[5]
B[14] => F_A_8bits:inst1.B[6]
B[15] => F_A_8bits:inst1.B[7]
B[16] => F_A_8bits:inst2.B[0]
B[17] => F_A_8bits:inst2.B[1]
B[18] => F_A_8bits:inst2.B[2]
B[19] => F_A_8bits:inst2.B[3]
B[20] => F_A_8bits:inst2.B[4]
B[21] => F_A_8bits:inst2.B[5]
B[22] => F_A_8bits:inst2.B[6]
B[23] => F_A_8bits:inst2.B[7]
B[24] => F_A_8bits:inst3.B[0]
B[25] => F_A_8bits:inst3.B[1]
B[26] => F_A_8bits:inst3.B[2]
B[27] => F_A_8bits:inst3.B[3]
B[28] => F_A_8bits:inst3.B[4]
B[29] => F_A_8bits:inst3.B[5]
B[30] => F_A_8bits:inst3.B[6]
B[31] => F_A_8bits:inst3.B[7]
B[32] => F_A_8bits:inst4.B[0]
B[33] => F_A_8bits:inst4.B[1]
B[34] => F_A_8bits:inst4.B[2]
B[35] => F_A_8bits:inst4.B[3]
B[36] => F_A_8bits:inst4.B[4]
B[37] => F_A_8bits:inst4.B[5]
B[38] => F_A_8bits:inst4.B[6]
B[39] => F_A_8bits:inst4.B[7]
B[40] => F_A_8bits:inst5.B[0]
B[41] => F_A_8bits:inst5.B[1]
B[42] => F_A_8bits:inst5.B[2]
B[43] => F_A_8bits:inst5.B[3]
B[44] => F_A_8bits:inst5.B[4]
B[45] => F_A_8bits:inst5.B[5]
B[46] => F_A_8bits:inst5.B[6]
B[47] => F_A_8bits:inst5.B[7]
B[48] => F_A_8bits:inst6.B[0]
B[49] => F_A_8bits:inst6.B[1]
B[50] => F_A_8bits:inst6.B[2]
B[51] => F_A_8bits:inst6.B[3]
B[52] => F_A_8bits:inst6.B[4]
B[53] => F_A_8bits:inst6.B[5]
B[54] => F_A_8bits:inst6.B[6]
B[55] => F_A_8bits:inst6.B[7]
B[56] => F_A_8bits:inst7.B[0]
B[57] => F_A_8bits:inst7.B[1]
B[58] => F_A_8bits:inst7.B[2]
B[59] => F_A_8bits:inst7.B[3]
B[60] => F_A_8bits:inst7.B[4]
B[61] => F_A_8bits:inst7.B[5]
B[62] => F_A_8bits:inst7.B[6]
B[63] => F_A_8bits:inst7.B[7]
S[0] <= F_A_8bits:inst.S[0]
S[1] <= F_A_8bits:inst.S[1]
S[2] <= F_A_8bits:inst.S[2]
S[3] <= F_A_8bits:inst.S[3]
S[4] <= F_A_8bits:inst.S[4]
S[5] <= F_A_8bits:inst.S[5]
S[6] <= F_A_8bits:inst.S[6]
S[7] <= F_A_8bits:inst.S[7]
S[8] <= F_A_8bits:inst1.S[0]
S[9] <= F_A_8bits:inst1.S[1]
S[10] <= F_A_8bits:inst1.S[2]
S[11] <= F_A_8bits:inst1.S[3]
S[12] <= F_A_8bits:inst1.S[4]
S[13] <= F_A_8bits:inst1.S[5]
S[14] <= F_A_8bits:inst1.S[6]
S[15] <= F_A_8bits:inst1.S[7]
S[16] <= F_A_8bits:inst2.S[0]
S[17] <= F_A_8bits:inst2.S[1]
S[18] <= F_A_8bits:inst2.S[2]
S[19] <= F_A_8bits:inst2.S[3]
S[20] <= F_A_8bits:inst2.S[4]
S[21] <= F_A_8bits:inst2.S[5]
S[22] <= F_A_8bits:inst2.S[6]
S[23] <= F_A_8bits:inst2.S[7]
S[24] <= F_A_8bits:inst3.S[0]
S[25] <= F_A_8bits:inst3.S[1]
S[26] <= F_A_8bits:inst3.S[2]
S[27] <= F_A_8bits:inst3.S[3]
S[28] <= F_A_8bits:inst3.S[4]
S[29] <= F_A_8bits:inst3.S[5]
S[30] <= F_A_8bits:inst3.S[6]
S[31] <= F_A_8bits:inst3.S[7]
S[32] <= F_A_8bits:inst4.S[0]
S[33] <= F_A_8bits:inst4.S[1]
S[34] <= F_A_8bits:inst4.S[2]
S[35] <= F_A_8bits:inst4.S[3]
S[36] <= F_A_8bits:inst4.S[4]
S[37] <= F_A_8bits:inst4.S[5]
S[38] <= F_A_8bits:inst4.S[6]
S[39] <= F_A_8bits:inst4.S[7]
S[40] <= F_A_8bits:inst5.S[0]
S[41] <= F_A_8bits:inst5.S[1]
S[42] <= F_A_8bits:inst5.S[2]
S[43] <= F_A_8bits:inst5.S[3]
S[44] <= F_A_8bits:inst5.S[4]
S[45] <= F_A_8bits:inst5.S[5]
S[46] <= F_A_8bits:inst5.S[6]
S[47] <= F_A_8bits:inst5.S[7]
S[48] <= F_A_8bits:inst6.S[0]
S[49] <= F_A_8bits:inst6.S[1]
S[50] <= F_A_8bits:inst6.S[2]
S[51] <= F_A_8bits:inst6.S[3]
S[52] <= F_A_8bits:inst6.S[4]
S[53] <= F_A_8bits:inst6.S[5]
S[54] <= F_A_8bits:inst6.S[6]
S[55] <= F_A_8bits:inst6.S[7]
S[56] <= F_A_8bits:inst7.S[0]
S[57] <= F_A_8bits:inst7.S[1]
S[58] <= F_A_8bits:inst7.S[2]
S[59] <= F_A_8bits:inst7.S[3]
S[60] <= F_A_8bits:inst7.S[4]
S[61] <= F_A_8bits:inst7.S[5]
S[62] <= F_A_8bits:inst7.S[6]
S[63] <= F_A_8bits:inst7.S[7]


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst7
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst7|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst7|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst7|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst7|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst7|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst7|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst7|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst7|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst6
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst6|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst6|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst6|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst6|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst6|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst6|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst6|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst6|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst5
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst5|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst5|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst5|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst5|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst5|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst5|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst5|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst5|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst4
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst4|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst4|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst4|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst4|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst4|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst4|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst4|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst4|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst3
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst3|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst3|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst3|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst3|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst3|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst3|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst3|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst3|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst2
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst2|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst2|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst2|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst2|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst2|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst2|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst2|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst2|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst1
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst1|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst1|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst1|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst1|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst1|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst1|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst1|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst1|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst
Cout <= FA_1bit:inst8.Cout
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst2.A
A[2] => FA_1bit:inst3.A
A[3] => FA_1bit:inst4.A
A[4] => FA_1bit:inst5.A
A[5] => FA_1bit:inst6.A
A[6] => FA_1bit:inst7.A
A[7] => FA_1bit:inst8.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst2.B
B[2] => FA_1bit:inst3.B
B[3] => FA_1bit:inst4.B
B[4] => FA_1bit:inst5.B
B[5] => FA_1bit:inst6.B
B[6] => FA_1bit:inst7.B
B[7] => FA_1bit:inst8.B
Cin => FA_1bit:inst.Cin
S[0] <= FA_1bit:inst.S
S[1] <= FA_1bit:inst2.S
S[2] <= FA_1bit:inst3.S
S[3] <= FA_1bit:inst4.S
S[4] <= FA_1bit:inst5.S
S[5] <= FA_1bit:inst6.S
S[6] <= FA_1bit:inst7.S
S[7] <= FA_1bit:inst8.S


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst|FA_1bit:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst|FA_1bit:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst|FA_1bit:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst|FA_1bit:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst|FA_1bit:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst|FA_1bit:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst|FA_1bit:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|F_A_64bits:inst17|F_A_8bits:inst|FA_1bit:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst4.IN0
B => inst.IN1
B => inst4.IN1
Cin => inst1.IN1
Cin => inst2.IN1
Cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|VXL|Datapath:inst|SRwPL_64bits:inst16
O[0] <= SRwPL_32bit:inst.O[0]
O[1] <= SRwPL_32bit:inst.O[1]
O[2] <= SRwPL_32bit:inst.O[2]
O[3] <= SRwPL_32bit:inst.O[3]
O[4] <= SRwPL_32bit:inst.O[4]
O[5] <= SRwPL_32bit:inst.O[5]
O[6] <= SRwPL_32bit:inst.O[6]
O[7] <= SRwPL_32bit:inst.O[7]
O[8] <= SRwPL_32bit:inst.O[8]
O[9] <= SRwPL_32bit:inst.O[9]
O[10] <= SRwPL_32bit:inst.O[10]
O[11] <= SRwPL_32bit:inst.O[11]
O[12] <= SRwPL_32bit:inst.O[12]
O[13] <= SRwPL_32bit:inst.O[13]
O[14] <= SRwPL_32bit:inst.O[14]
O[15] <= SRwPL_32bit:inst.O[15]
O[16] <= SRwPL_32bit:inst.O[16]
O[17] <= SRwPL_32bit:inst.O[17]
O[18] <= SRwPL_32bit:inst.O[18]
O[19] <= SRwPL_32bit:inst.O[19]
O[20] <= SRwPL_32bit:inst.O[20]
O[21] <= SRwPL_32bit:inst.O[21]
O[22] <= SRwPL_32bit:inst.O[22]
O[23] <= SRwPL_32bit:inst.O[23]
O[24] <= SRwPL_32bit:inst.O[24]
O[25] <= SRwPL_32bit:inst.O[25]
O[26] <= SRwPL_32bit:inst.O[26]
O[27] <= SRwPL_32bit:inst.O[27]
O[28] <= SRwPL_32bit:inst.O[28]
O[29] <= SRwPL_32bit:inst.O[29]
O[30] <= SRwPL_32bit:inst.O[30]
O[31] <= SRwPL_32bit:inst.O[31]
O[32] <= SRwPL_32bit:inst1.O[0]
O[33] <= SRwPL_32bit:inst1.O[1]
O[34] <= SRwPL_32bit:inst1.O[2]
O[35] <= SRwPL_32bit:inst1.O[3]
O[36] <= SRwPL_32bit:inst1.O[4]
O[37] <= SRwPL_32bit:inst1.O[5]
O[38] <= SRwPL_32bit:inst1.O[6]
O[39] <= SRwPL_32bit:inst1.O[7]
O[40] <= SRwPL_32bit:inst1.O[8]
O[41] <= SRwPL_32bit:inst1.O[9]
O[42] <= SRwPL_32bit:inst1.O[10]
O[43] <= SRwPL_32bit:inst1.O[11]
O[44] <= SRwPL_32bit:inst1.O[12]
O[45] <= SRwPL_32bit:inst1.O[13]
O[46] <= SRwPL_32bit:inst1.O[14]
O[47] <= SRwPL_32bit:inst1.O[15]
O[48] <= SRwPL_32bit:inst1.O[16]
O[49] <= SRwPL_32bit:inst1.O[17]
O[50] <= SRwPL_32bit:inst1.O[18]
O[51] <= SRwPL_32bit:inst1.O[19]
O[52] <= SRwPL_32bit:inst1.O[20]
O[53] <= SRwPL_32bit:inst1.O[21]
O[54] <= SRwPL_32bit:inst1.O[22]
O[55] <= SRwPL_32bit:inst1.O[23]
O[56] <= SRwPL_32bit:inst1.O[24]
O[57] <= SRwPL_32bit:inst1.O[25]
O[58] <= SRwPL_32bit:inst1.O[26]
O[59] <= SRwPL_32bit:inst1.O[27]
O[60] <= SRwPL_32bit:inst1.O[28]
O[61] <= SRwPL_32bit:inst1.O[29]
O[62] <= SRwPL_32bit:inst1.O[30]
O[63] <= SRwPL_32bit:inst1.O[31]
IL => SRwPL_32bit:inst1.IL
CLK => SRwPL_32bit:inst1.CLK
CLK => SRwPL_32bit:inst.CLK
I[0] => SRwPL_32bit:inst.I[0]
I[1] => SRwPL_32bit:inst.I[1]
I[2] => SRwPL_32bit:inst.I[2]
I[3] => SRwPL_32bit:inst.I[3]
I[4] => SRwPL_32bit:inst.I[4]
I[5] => SRwPL_32bit:inst.I[5]
I[6] => SRwPL_32bit:inst.I[6]
I[7] => SRwPL_32bit:inst.I[7]
I[8] => SRwPL_32bit:inst.I[8]
I[9] => SRwPL_32bit:inst.I[9]
I[10] => SRwPL_32bit:inst.I[10]
I[11] => SRwPL_32bit:inst.I[11]
I[12] => SRwPL_32bit:inst.I[12]
I[13] => SRwPL_32bit:inst.I[13]
I[14] => SRwPL_32bit:inst.I[14]
I[15] => SRwPL_32bit:inst.I[15]
I[16] => SRwPL_32bit:inst.I[16]
I[17] => SRwPL_32bit:inst.I[17]
I[18] => SRwPL_32bit:inst.I[18]
I[19] => SRwPL_32bit:inst.I[19]
I[20] => SRwPL_32bit:inst.I[20]
I[21] => SRwPL_32bit:inst.I[21]
I[22] => SRwPL_32bit:inst.I[22]
I[23] => SRwPL_32bit:inst.I[23]
I[24] => SRwPL_32bit:inst.I[24]
I[25] => SRwPL_32bit:inst.I[25]
I[26] => SRwPL_32bit:inst.I[26]
I[27] => SRwPL_32bit:inst.I[27]
I[28] => SRwPL_32bit:inst.I[28]
I[29] => SRwPL_32bit:inst.I[29]
I[30] => SRwPL_32bit:inst.I[30]
I[31] => SRwPL_32bit:inst.I[31]
I[32] => SRwPL_32bit:inst1.I[0]
I[33] => SRwPL_32bit:inst1.I[1]
I[34] => SRwPL_32bit:inst1.I[2]
I[35] => SRwPL_32bit:inst1.I[3]
I[36] => SRwPL_32bit:inst1.I[4]
I[37] => SRwPL_32bit:inst1.I[5]
I[38] => SRwPL_32bit:inst1.I[6]
I[39] => SRwPL_32bit:inst1.I[7]
I[40] => SRwPL_32bit:inst1.I[8]
I[41] => SRwPL_32bit:inst1.I[9]
I[42] => SRwPL_32bit:inst1.I[10]
I[43] => SRwPL_32bit:inst1.I[11]
I[44] => SRwPL_32bit:inst1.I[12]
I[45] => SRwPL_32bit:inst1.I[13]
I[46] => SRwPL_32bit:inst1.I[14]
I[47] => SRwPL_32bit:inst1.I[15]
I[48] => SRwPL_32bit:inst1.I[16]
I[49] => SRwPL_32bit:inst1.I[17]
I[50] => SRwPL_32bit:inst1.I[18]
I[51] => SRwPL_32bit:inst1.I[19]
I[52] => SRwPL_32bit:inst1.I[20]
I[53] => SRwPL_32bit:inst1.I[21]
I[54] => SRwPL_32bit:inst1.I[22]
I[55] => SRwPL_32bit:inst1.I[23]
I[56] => SRwPL_32bit:inst1.I[24]
I[57] => SRwPL_32bit:inst1.I[25]
I[58] => SRwPL_32bit:inst1.I[26]
I[59] => SRwPL_32bit:inst1.I[27]
I[60] => SRwPL_32bit:inst1.I[28]
I[61] => SRwPL_32bit:inst1.I[29]
I[62] => SRwPL_32bit:inst1.I[30]
I[63] => SRwPL_32bit:inst1.I[31]
S[0] => SRwPL_32bit:inst1.S[0]
S[0] => SRwPL_32bit:inst.S[0]
S[1] => SRwPL_32bit:inst1.S[1]
S[1] => SRwPL_32bit:inst.S[1]
IR => SRwPL_32bit:inst.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1
O[0] <= SRwPL:inst.O[0]
O[1] <= SRwPL:inst.O[1]
O[2] <= SRwPL:inst.O[2]
O[3] <= SRwPL:inst.O[3]
O[4] <= SRwPL:inst.O[4]
O[5] <= SRwPL:inst.O[5]
O[6] <= SRwPL:inst.O[6]
O[7] <= SRwPL:inst.O[7]
O[8] <= SRwPL:inst1.O[0]
O[9] <= SRwPL:inst1.O[1]
O[10] <= SRwPL:inst1.O[2]
O[11] <= SRwPL:inst1.O[3]
O[12] <= SRwPL:inst1.O[4]
O[13] <= SRwPL:inst1.O[5]
O[14] <= SRwPL:inst1.O[6]
O[15] <= SRwPL:inst1.O[7]
O[16] <= SRwPL:inst2.O[0]
O[17] <= SRwPL:inst2.O[1]
O[18] <= SRwPL:inst2.O[2]
O[19] <= SRwPL:inst2.O[3]
O[20] <= SRwPL:inst2.O[4]
O[21] <= SRwPL:inst2.O[5]
O[22] <= SRwPL:inst2.O[6]
O[23] <= SRwPL:inst2.O[7]
O[24] <= SRwPL:inst3.O[0]
O[25] <= SRwPL:inst3.O[1]
O[26] <= SRwPL:inst3.O[2]
O[27] <= SRwPL:inst3.O[3]
O[28] <= SRwPL:inst3.O[4]
O[29] <= SRwPL:inst3.O[5]
O[30] <= SRwPL:inst3.O[6]
O[31] <= SRwPL:inst3.O[7]
CLK => SRwPL:inst1.CLK
CLK => SRwPL:inst2.CLK
CLK => SRwPL:inst3.CLK
CLK => SRwPL:inst.CLK
I[0] => SRwPL:inst.I[0]
I[1] => SRwPL:inst.I[1]
I[2] => SRwPL:inst.I[2]
I[3] => SRwPL:inst.I[3]
I[4] => SRwPL:inst.I[4]
I[5] => SRwPL:inst.I[5]
I[6] => SRwPL:inst.I[6]
I[7] => SRwPL:inst.I[7]
I[8] => SRwPL:inst1.I[0]
I[9] => SRwPL:inst1.I[1]
I[10] => SRwPL:inst1.I[2]
I[11] => SRwPL:inst1.I[3]
I[12] => SRwPL:inst1.I[4]
I[13] => SRwPL:inst1.I[5]
I[14] => SRwPL:inst1.I[6]
I[15] => SRwPL:inst1.I[7]
I[16] => SRwPL:inst2.I[0]
I[17] => SRwPL:inst2.I[1]
I[18] => SRwPL:inst2.I[2]
I[19] => SRwPL:inst2.I[3]
I[20] => SRwPL:inst2.I[4]
I[21] => SRwPL:inst2.I[5]
I[22] => SRwPL:inst2.I[6]
I[23] => SRwPL:inst2.I[7]
I[24] => SRwPL:inst3.I[0]
I[25] => SRwPL:inst3.I[1]
I[26] => SRwPL:inst3.I[2]
I[27] => SRwPL:inst3.I[3]
I[28] => SRwPL:inst3.I[4]
I[29] => SRwPL:inst3.I[5]
I[30] => SRwPL:inst3.I[6]
I[31] => SRwPL:inst3.I[7]
S[0] => SRwPL:inst1.S[0]
S[0] => SRwPL:inst2.S[0]
S[0] => SRwPL:inst3.S[0]
S[0] => SRwPL:inst.S[0]
S[1] => SRwPL:inst1.S[1]
S[1] => SRwPL:inst2.S[1]
S[1] => SRwPL:inst3.S[1]
S[1] => SRwPL:inst.S[1]
IL => SRwPL:inst3.IL
IR => SRwPL:inst.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst1|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst
O[0] <= SRwPL:inst.O[0]
O[1] <= SRwPL:inst.O[1]
O[2] <= SRwPL:inst.O[2]
O[3] <= SRwPL:inst.O[3]
O[4] <= SRwPL:inst.O[4]
O[5] <= SRwPL:inst.O[5]
O[6] <= SRwPL:inst.O[6]
O[7] <= SRwPL:inst.O[7]
O[8] <= SRwPL:inst1.O[0]
O[9] <= SRwPL:inst1.O[1]
O[10] <= SRwPL:inst1.O[2]
O[11] <= SRwPL:inst1.O[3]
O[12] <= SRwPL:inst1.O[4]
O[13] <= SRwPL:inst1.O[5]
O[14] <= SRwPL:inst1.O[6]
O[15] <= SRwPL:inst1.O[7]
O[16] <= SRwPL:inst2.O[0]
O[17] <= SRwPL:inst2.O[1]
O[18] <= SRwPL:inst2.O[2]
O[19] <= SRwPL:inst2.O[3]
O[20] <= SRwPL:inst2.O[4]
O[21] <= SRwPL:inst2.O[5]
O[22] <= SRwPL:inst2.O[6]
O[23] <= SRwPL:inst2.O[7]
O[24] <= SRwPL:inst3.O[0]
O[25] <= SRwPL:inst3.O[1]
O[26] <= SRwPL:inst3.O[2]
O[27] <= SRwPL:inst3.O[3]
O[28] <= SRwPL:inst3.O[4]
O[29] <= SRwPL:inst3.O[5]
O[30] <= SRwPL:inst3.O[6]
O[31] <= SRwPL:inst3.O[7]
CLK => SRwPL:inst1.CLK
CLK => SRwPL:inst2.CLK
CLK => SRwPL:inst3.CLK
CLK => SRwPL:inst.CLK
I[0] => SRwPL:inst.I[0]
I[1] => SRwPL:inst.I[1]
I[2] => SRwPL:inst.I[2]
I[3] => SRwPL:inst.I[3]
I[4] => SRwPL:inst.I[4]
I[5] => SRwPL:inst.I[5]
I[6] => SRwPL:inst.I[6]
I[7] => SRwPL:inst.I[7]
I[8] => SRwPL:inst1.I[0]
I[9] => SRwPL:inst1.I[1]
I[10] => SRwPL:inst1.I[2]
I[11] => SRwPL:inst1.I[3]
I[12] => SRwPL:inst1.I[4]
I[13] => SRwPL:inst1.I[5]
I[14] => SRwPL:inst1.I[6]
I[15] => SRwPL:inst1.I[7]
I[16] => SRwPL:inst2.I[0]
I[17] => SRwPL:inst2.I[1]
I[18] => SRwPL:inst2.I[2]
I[19] => SRwPL:inst2.I[3]
I[20] => SRwPL:inst2.I[4]
I[21] => SRwPL:inst2.I[5]
I[22] => SRwPL:inst2.I[6]
I[23] => SRwPL:inst2.I[7]
I[24] => SRwPL:inst3.I[0]
I[25] => SRwPL:inst3.I[1]
I[26] => SRwPL:inst3.I[2]
I[27] => SRwPL:inst3.I[3]
I[28] => SRwPL:inst3.I[4]
I[29] => SRwPL:inst3.I[5]
I[30] => SRwPL:inst3.I[6]
I[31] => SRwPL:inst3.I[7]
S[0] => SRwPL:inst1.S[0]
S[0] => SRwPL:inst2.S[0]
S[0] => SRwPL:inst3.S[0]
S[0] => SRwPL:inst.S[0]
S[1] => SRwPL:inst1.S[1]
S[1] => SRwPL:inst2.S[1]
S[1] => SRwPL:inst3.S[1]
S[1] => SRwPL:inst.S[1]
IL => SRwPL:inst3.IL
IR => SRwPL:inst.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst1|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst2|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst3|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst
O[0] <= SRwPL1bit:inst7.O
O[1] <= SRwPL1bit:inst6.O
O[2] <= SRwPL1bit:inst5.O
O[3] <= SRwPL1bit:inst4.O
O[4] <= SRwPL1bit:inst3.O
O[5] <= SRwPL1bit:inst2.O
O[6] <= SRwPL1bit:inst1.O
O[7] <= SRwPL1bit:inst.O
I[0] => SRwPL1bit:inst7.I
I[1] => SRwPL1bit:inst6.I
I[2] => SRwPL1bit:inst5.I
I[3] => SRwPL1bit:inst4.I
I[4] => SRwPL1bit:inst3.I
I[5] => SRwPL1bit:inst2.I
I[6] => SRwPL1bit:inst1.I
I[7] => SRwPL1bit:inst.I
IL => SRwPL1bit:inst.IL
CLK => SRwPL1bit:inst.CLK
CLK => SRwPL1bit:inst1.CLK
CLK => SRwPL1bit:inst2.CLK
CLK => SRwPL1bit:inst3.CLK
CLK => SRwPL1bit:inst4.CLK
CLK => SRwPL1bit:inst5.CLK
CLK => SRwPL1bit:inst6.CLK
CLK => SRwPL1bit:inst7.CLK
S[0] => SRwPL1bit:inst.S[0]
S[0] => SRwPL1bit:inst1.S[0]
S[0] => SRwPL1bit:inst2.S[0]
S[0] => SRwPL1bit:inst3.S[0]
S[0] => SRwPL1bit:inst4.S[0]
S[0] => SRwPL1bit:inst5.S[0]
S[0] => SRwPL1bit:inst6.S[0]
S[0] => SRwPL1bit:inst7.S[0]
S[1] => SRwPL1bit:inst.S[1]
S[1] => SRwPL1bit:inst1.S[1]
S[1] => SRwPL1bit:inst2.S[1]
S[1] => SRwPL1bit:inst3.S[1]
S[1] => SRwPL1bit:inst4.S[1]
S[1] => SRwPL1bit:inst5.S[1]
S[1] => SRwPL1bit:inst6.S[1]
S[1] => SRwPL1bit:inst7.S[1]
IR => SRwPL1bit:inst7.IR


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst1|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst2|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst3|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst4|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst5|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst6|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7
O <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst1.CLK
I => mux4_1bit:inst4.I1
IR => mux4_1bit:inst4.I2
IL => mux4_1bit:inst4.I3
S[0] => mux4_1bit:inst4.S[0]
S[1] => mux4_1bit:inst4.S[1]


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4
O <= MUX2:inst2.Y
S[0] => MUX2:inst1.S
S[0] => MUX2:inst.S
S[1] => MUX2:inst2.S
I3 => MUX2:inst1.D1
I2 => MUX2:inst1.D0
I1 => MUX2:inst.D1
I0 => MUX2:inst.D0


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst2
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst1
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


|VXL|Datapath:inst|SRwPL_64bits:inst16|SRwPL_32bit:inst|SRwPL:inst|SRwPL1bit:inst7|mux4_1bit:inst4|MUX2:inst
Y <= inst1.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst2.IN0
S => inst2.IN1
S => inst3.IN0
D0 => inst.IN1


