{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557388153799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557388153805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 14:49:13 2019 " "Processing started: Thu May 09 14:49:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557388153805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388153805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388153805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557388154555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557388154555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lampulalulintas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lampulalulintas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LampuLaluLintas-State " "Found design unit 1: LampuLaluLintas-State" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388165414 ""} { "Info" "ISGN_ENTITY_NAME" "1 LampuLaluLintas " "Found entity 1: LampuLaluLintas" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388165414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388165414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram32x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32x8-SYN " "Found design unit 1: ram32x8-SYN" {  } { { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388165419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram32x8 " "Found entity 1: Ram32x8" {  } { { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388165419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388165419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-COUNTING " "Found design unit 1: COUNTER-COUNTING" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388165424 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388165424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388165424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputan.vhd 0 0 " "Found 0 design units, including 0 entities, in source file inputan.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388165429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7-SEV " "Found design unit 1: SEG7-SEV" {  } { { "SEG7.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/SEG7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388165433 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "SEG7.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/SEG7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388165433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388165433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LampuLaluLintas " "Elaborating entity \"LampuLaluLintas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557388166037 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUNT4SIG LampuLaluLintas.vhd(34) " "Verilog HDL or VHDL warning at LampuLaluLintas.vhd(34): object \"COUNT4SIG\" assigned a value but never read" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557388166038 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUNTKUNINGUNSIGNED3 LampuLaluLintas.vhd(45) " "Verilog HDL or VHDL warning at LampuLaluLintas.vhd(45): object \"COUNTKUNINGUNSIGNED3\" assigned a value but never read" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557388166038 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUNTKUNINGUNSIGNED4 LampuLaluLintas.vhd(46) " "Verilog HDL or VHDL warning at LampuLaluLintas.vhd(46): object \"COUNTKUNINGUNSIGNED4\" assigned a value but never read" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557388166038 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WRITEDATA LampuLaluLintas.vhd(49) " "VHDL Signal Declaration warning at LampuLaluLintas.vhd(49): used implicit default value for signal \"WRITEDATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557388166038 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT LampuLaluLintas.vhd(363) " "VHDL Process Statement warning at LampuLaluLintas.vhd(363): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557388166043 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT LampuLaluLintas.vhd(386) " "VHDL Process Statement warning at LampuLaluLintas.vhd(386): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557388166043 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT LampuLaluLintas.vhd(408) " "VHDL Process Statement warning at LampuLaluLintas.vhd(408): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557388166043 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT LampuLaluLintas.vhd(428) " "VHDL Process Statement warning at LampuLaluLintas.vhd(428): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557388166043 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEKUNING1 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ENABLEKUNING1\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEKUNING2 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ENABLEKUNING2\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEKUNING3 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ENABLEKUNING3\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEKUNING4 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ENABLEKUNING4\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLE1 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ENABLE1\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLE2 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ENABLE2\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLE3 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ENABLE3\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLE4 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ENABLE4\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEZEBRA LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ENABLEZEBRA\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADDRESS LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"ADDRESS\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNT1SIG LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"COUNT1SIG\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"RESET\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNT2SIG LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"COUNT2SIG\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNT3SIG LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"COUNT3SIG\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset1 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"reset1\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166045 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTKUNING1 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"COUNTKUNING1\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166046 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET2 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"RESET2\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166046 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTKUNING2 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"COUNTKUNING2\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166046 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET3 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"RESET3\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166046 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTKUNING3 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"COUNTKUNING3\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166046 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET4 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"RESET4\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166046 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTKUNING4 LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"COUNTKUNING4\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166046 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTZEBRA LampuLaluLintas.vhd(324) " "VHDL Process Statement warning at LampuLaluLintas.vhd(324): inferring latch(es) for signal or variable \"COUNTZEBRA\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166046 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[0\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTZEBRA\[0\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166048 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[1\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTZEBRA\[1\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[2\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTZEBRA\[2\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[3\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTZEBRA\[3\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[4\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTZEBRA\[4\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[5\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTZEBRA\[5\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[6\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTZEBRA\[6\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[7\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTZEBRA\[7\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[8\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTZEBRA\[8\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING4\[0\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING4\[0\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING4\[1\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING4\[1\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING4\[2\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING4\[2\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET4 LampuLaluLintas.vhd(324) " "Inferred latch for \"RESET4\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING3\[0\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING3\[0\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING3\[1\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING3\[1\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING3\[2\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING3\[2\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET3 LampuLaluLintas.vhd(324) " "Inferred latch for \"RESET3\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING2\[0\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING2\[0\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING2\[1\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING2\[1\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING2\[2\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING2\[2\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166049 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET2 LampuLaluLintas.vhd(324) " "Inferred latch for \"RESET2\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING1\[0\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING1\[0\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING1\[1\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING1\[1\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING1\[2\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNTKUNING1\[2\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset1 LampuLaluLintas.vhd(324) " "Inferred latch for \"reset1\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[0\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT3SIG\[0\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[1\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT3SIG\[1\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[2\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT3SIG\[2\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[3\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT3SIG\[3\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[4\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT3SIG\[4\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[5\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT3SIG\[5\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[6\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT3SIG\[6\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[7\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT3SIG\[7\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[8\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT3SIG\[8\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[0\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT2SIG\[0\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[1\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT2SIG\[1\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[2\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT2SIG\[2\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[3\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT2SIG\[3\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166050 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[4\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT2SIG\[4\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[5\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT2SIG\[5\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[6\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT2SIG\[6\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[7\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT2SIG\[7\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[8\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT2SIG\[8\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET LampuLaluLintas.vhd(324) " "Inferred latch for \"RESET\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[0\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT1SIG\[0\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[1\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT1SIG\[1\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[2\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT1SIG\[2\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[3\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT1SIG\[3\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[4\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT1SIG\[4\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[5\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT1SIG\[5\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[6\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT1SIG\[6\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[7\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT1SIG\[7\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[8\] LampuLaluLintas.vhd(324) " "Inferred latch for \"COUNT1SIG\[8\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[0\] LampuLaluLintas.vhd(324) " "Inferred latch for \"ADDRESS\[0\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[1\] LampuLaluLintas.vhd(324) " "Inferred latch for \"ADDRESS\[1\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[2\] LampuLaluLintas.vhd(324) " "Inferred latch for \"ADDRESS\[2\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166051 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[3\] LampuLaluLintas.vhd(324) " "Inferred latch for \"ADDRESS\[3\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[4\] LampuLaluLintas.vhd(324) " "Inferred latch for \"ADDRESS\[4\]\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEZEBRA LampuLaluLintas.vhd(324) " "Inferred latch for \"ENABLEZEBRA\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLE4 LampuLaluLintas.vhd(324) " "Inferred latch for \"ENABLE4\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLE3 LampuLaluLintas.vhd(324) " "Inferred latch for \"ENABLE3\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLE2 LampuLaluLintas.vhd(324) " "Inferred latch for \"ENABLE2\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLE1 LampuLaluLintas.vhd(324) " "Inferred latch for \"ENABLE1\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEKUNING4 LampuLaluLintas.vhd(324) " "Inferred latch for \"ENABLEKUNING4\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEKUNING3 LampuLaluLintas.vhd(324) " "Inferred latch for \"ENABLEKUNING3\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEKUNING2 LampuLaluLintas.vhd(324) " "Inferred latch for \"ENABLEKUNING2\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEKUNING1 LampuLaluLintas.vhd(324) " "Inferred latch for \"ENABLEKUNING1\" at LampuLaluLintas.vhd(324)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166052 "|LampuLaluLintas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:COUNTERZEBRA " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:COUNTERZEBRA\"" {  } { { "LampuLaluLintas.vhd" "COUNTERZEBRA" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388166086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ANGKA COUNTER.vhd(21) " "VHDL Process Statement warning at COUNTER.vhd(21): signal \"ANGKA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ANGKA COUNTER.vhd(22) " "VHDL Process Statement warning at COUNTER.vhd(22): signal \"ANGKA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PENGHITUNG COUNTER.vhd(36) " "VHDL Process Statement warning at COUNTER.vhd(36): signal \"PENGHITUNG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPUT COUNTER.vhd(18) " "VHDL Process Statement warning at COUNTER.vhd(18): inferring latch(es) for signal or variable \"OUTPUT\", which holds its previous value in one or more paths through the process" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[0\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[1\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[2\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[3\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[4\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[5\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[6\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[7\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166088 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:SEVEN11 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:SEVEN11\"" {  } { { "LampuLaluLintas.vhd" "SEVEN11" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388166095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram32x8 Ram32x8:Ram32x8_inst " "Elaborating entity \"Ram32x8\" for hierarchy \"Ram32x8:Ram32x8_inst\"" {  } { { "LampuLaluLintas.vhd" "Ram32x8_inst" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388166110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\"" {  } { { "Ram32x8.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388166172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\"" {  } { { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388166194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file counthijau.mif " "Parameter \"init_file\" = \"counthijau.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166195 ""}  } { { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557388166195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_df24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_df24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_df24 " "Found entity 1: altsyncram_df24" {  } { { "db/altsyncram_df24.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/altsyncram_df24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388166250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_df24 Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated " "Elaborating entity \"altsyncram_df24\" for hierarchy \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388166252 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU1\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU1\|Div0\"" {  } { { "COUNTER.vhd" "Div0" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU2\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU2\|Div0\"" {  } { { "COUNTER.vhd" "Div0" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU3\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU3\|Div0\"" {  } { { "COUNTER.vhd" "Div0" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU4\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERZEBRA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERZEBRA\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERKUNING1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERKUNING1\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERKUNING2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERKUNING2\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388166744 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557388166744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER:COUNTERHIJAU1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"COUNTER:COUNTERHIJAU1\|lpm_divide:Div1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388166805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTER:COUNTERHIJAU1\|lpm_divide:Div1 " "Instantiated megafunction \"COUNTER:COUNTERHIJAU1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166805 ""}  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557388166805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7po " "Found entity 1: lpm_divide_7po" {  } { { "db/lpm_divide_7po.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/lpm_divide_7po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388166856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_gbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_gbg " "Found entity 1: abs_divider_gbg" {  } { { "db/abs_divider_gbg.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/abs_divider_gbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388166881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388166908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388166932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0p9 " "Found entity 1: lpm_abs_0p9" {  } { { "db/lpm_abs_0p9.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/lpm_abs_0p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557388166955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388166955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER:COUNTERHIJAU1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"COUNTER:COUNTERHIJAU1\|lpm_divide:Div0\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388166971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTER:COUNTERHIJAU1\|lpm_divide:Div0 " "Instantiated megafunction \"COUNTER:COUNTERHIJAU1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557388166971 ""}  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557388166971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESET " "Latch RESET has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.zebra2 " "Ports D and ENA on the latch are fed by the same signal state.zebra2" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557388167452 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557388167452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ENABLEZEBRA " "Latch ENABLEZEBRA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.k_reset11 " "Ports D and ENA on the latch are fed by the same signal state.k_reset11" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557388167452 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557388167452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reset1 " "Latch reset1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.kuning1_1 " "Ports D and ENA on the latch are fed by the same signal state.kuning1_1" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557388167452 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557388167452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESET2 " "Latch RESET2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.kuning2_1 " "Ports D and ENA on the latch are fed by the same signal state.kuning2_1" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557388167452 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557388167452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADDRESS\[0\] " "Latch ADDRESS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.zebra2 " "Ports D and ENA on the latch are fed by the same signal state.zebra2" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557388167453 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557388167453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADDRESS\[1\] " "Latch ADDRESS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.zebra3 " "Ports D and ENA on the latch are fed by the same signal state.zebra3" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557388167453 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 324 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557388167453 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557388167457 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1557388167457 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]~1 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]~5 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]~9 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]~13 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]~17 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]~21 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]~25 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]~29 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]~1 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]~5 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]~9 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]~13 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]~17 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]~21 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]~25 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]~29 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]~1 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]~5 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]~9 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]~13 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]~17 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]~21 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]~25 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]~29 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]~1 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]~5 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]~9 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]~13 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]~17 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]~21 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]~25 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]~29 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[9\] COUNTER:COUNTERHIJAU1\|DUMMY\[9\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[9\]~1 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[9\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[9\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[9\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[0\] COUNTER:COUNTERHIJAU1\|DUMMY\[0\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[0\]~5 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[0\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[1\] COUNTER:COUNTERHIJAU1\|DUMMY\[1\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[1\]~9 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[1\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[8\] COUNTER:COUNTERHIJAU1\|DUMMY\[8\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[8\]~13 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[8\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[8\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[8\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[7\] COUNTER:COUNTERHIJAU1\|DUMMY\[7\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[7\]~17 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[7\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[6\] COUNTER:COUNTERHIJAU1\|DUMMY\[6\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[6\]~21 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[6\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[5\] COUNTER:COUNTERHIJAU1\|DUMMY\[5\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[5\]~25 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[5\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[4\] COUNTER:COUNTERHIJAU1\|DUMMY\[4\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[4\]~29 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[4\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[3\] COUNTER:COUNTERHIJAU1\|DUMMY\[3\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[3\]~33 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[3\]~33\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[2\] COUNTER:COUNTERHIJAU1\|DUMMY\[2\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[2\]~37 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[2\]~37\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[9\] COUNTER:COUNTERHIJAU2\|DUMMY\[9\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[9\]~1 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[9\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[9\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[9\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[0\] COUNTER:COUNTERHIJAU2\|DUMMY\[0\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[0\]~5 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[0\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[1\] COUNTER:COUNTERHIJAU2\|DUMMY\[1\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[1\]~9 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[1\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[8\] COUNTER:COUNTERHIJAU2\|DUMMY\[8\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[8\]~13 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[8\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[8\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[8\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[7\] COUNTER:COUNTERHIJAU2\|DUMMY\[7\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[7\]~17 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[7\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[6\] COUNTER:COUNTERHIJAU2\|DUMMY\[6\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[6\]~21 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[6\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[5\] COUNTER:COUNTERHIJAU2\|DUMMY\[5\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[5\]~25 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[5\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[4\] COUNTER:COUNTERHIJAU2\|DUMMY\[4\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[4\]~29 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[4\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[3\] COUNTER:COUNTERHIJAU2\|DUMMY\[3\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[3\]~33 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[3\]~33\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[2\] COUNTER:COUNTERHIJAU2\|DUMMY\[2\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[2\]~37 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[2\]~37\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[9\] COUNTER:COUNTERHIJAU3\|DUMMY\[9\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[9\]~1 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[9\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[9\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[9\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[0\] COUNTER:COUNTERHIJAU3\|DUMMY\[0\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[0\]~5 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[0\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[1\] COUNTER:COUNTERHIJAU3\|DUMMY\[1\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[1\]~9 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[1\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[8\] COUNTER:COUNTERHIJAU3\|DUMMY\[8\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[8\]~13 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[8\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[8\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[8\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[7\] COUNTER:COUNTERHIJAU3\|DUMMY\[7\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[7\]~17 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[7\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[6\] COUNTER:COUNTERHIJAU3\|DUMMY\[6\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[6\]~21 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[6\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[5\] COUNTER:COUNTERHIJAU3\|DUMMY\[5\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[5\]~25 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[5\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[4\] COUNTER:COUNTERHIJAU3\|DUMMY\[4\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[4\]~29 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[4\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[3\] COUNTER:COUNTERHIJAU3\|DUMMY\[3\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[3\]~33 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[3\]~33\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[2\] COUNTER:COUNTERHIJAU3\|DUMMY\[2\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[2\]~37 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[2\]~37\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[9\] COUNTER:COUNTERHIJAU4\|DUMMY\[9\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[9\]~1 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[9\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[9\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[9\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[0\] COUNTER:COUNTERHIJAU4\|DUMMY\[0\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[0\]~5 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[0\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[1\] COUNTER:COUNTERHIJAU4\|DUMMY\[1\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[1\]~9 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[1\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[8\] COUNTER:COUNTERHIJAU4\|DUMMY\[8\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[8\]~13 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[8\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[8\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[8\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[7\] COUNTER:COUNTERHIJAU4\|DUMMY\[7\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[7\]~17 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[7\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[6\] COUNTER:COUNTERHIJAU4\|DUMMY\[6\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[6\]~21 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[6\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[5\] COUNTER:COUNTERHIJAU4\|DUMMY\[5\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[5\]~25 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[5\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[4\] COUNTER:COUNTERHIJAU4\|DUMMY\[4\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[4\]~29 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[4\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[3\] COUNTER:COUNTERHIJAU4\|DUMMY\[3\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[3\]~33 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[3\]~33\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[2\] COUNTER:COUNTERHIJAU4\|DUMMY\[2\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[2\]~37 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[2\]~37\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557388167460 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1557388167460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557388167928 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|PENGHITUNG\[0\] High " "Register COUNTER:COUNTERZEBRA\|PENGHITUNG\[0\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|PENGHITUNG\[3\] High " "Register COUNTER:COUNTERZEBRA\|PENGHITUNG\[3\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|PENGHITUNG\[4\] High " "Register COUNTER:COUNTERZEBRA\|PENGHITUNG\[4\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|PENGHITUNG\[7\] High " "Register COUNTER:COUNTERZEBRA\|PENGHITUNG\[7\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|PENGHITUNG\[0\] High " "Register COUNTER:COUNTERKUNING1\|PENGHITUNG\[0\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|PENGHITUNG\[2\] High " "Register COUNTER:COUNTERKUNING1\|PENGHITUNG\[2\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|PENGHITUNG\[0\] High " "Register COUNTER:COUNTERKUNING2\|PENGHITUNG\[0\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|PENGHITUNG\[2\] High " "Register COUNTER:COUNTERKUNING2\|PENGHITUNG\[2\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[2\] Low " "Register COUNTER:COUNTERZEBRA\|DUMMY\[2\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[6\] High " "Register COUNTER:COUNTERZEBRA\|DUMMY\[6\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[4\] Low " "Register COUNTER:COUNTERZEBRA\|DUMMY\[4\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[3\] Low " "Register COUNTER:COUNTERZEBRA\|DUMMY\[3\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[1\] High " "Register COUNTER:COUNTERZEBRA\|DUMMY\[1\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|DUMMY\[5\] Low " "Register COUNTER:COUNTERKUNING1\|DUMMY\[5\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|DUMMY\[4\] Low " "Register COUNTER:COUNTERKUNING1\|DUMMY\[4\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|DUMMY\[3\] Low " "Register COUNTER:COUNTERKUNING1\|DUMMY\[3\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|DUMMY\[5\] Low " "Register COUNTER:COUNTERKUNING2\|DUMMY\[5\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|DUMMY\[4\] Low " "Register COUNTER:COUNTERKUNING2\|DUMMY\[4\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|DUMMY\[3\] Low " "Register COUNTER:COUNTERKUNING2\|DUMMY\[3\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557388168091 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1557388168091 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_df24.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/altsyncram_df24.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 61 0 0 } } { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 98 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388168323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557388168618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557388168618 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD " "No output dependent on input pin \"LOAD\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388168799 "|LampuLaluLintas|LOAD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SELEKSI\[0\] " "No output dependent on input pin \"SELEKSI\[0\]\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388168799 "|LampuLaluLintas|SELEKSI[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SELEKSI\[1\] " "No output dependent on input pin \"SELEKSI\[1\]\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388168799 "|LampuLaluLintas|SELEKSI[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NILAI\[8\] " "No output dependent on input pin \"NILAI\[8\]\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388168799 "|LampuLaluLintas|NILAI[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SELECT " "No output dependent on input pin \"E_SELECT\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557388168799 "|LampuLaluLintas|E_SELECT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557388168799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1859 " "Implemented 1859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557388168804 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557388168804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1760 " "Implemented 1760 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557388168804 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557388168804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557388168804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557388168854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 14:49:28 2019 " "Processing ended: Thu May 09 14:49:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557388168854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557388168854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557388168854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557388168854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557388170231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557388170237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 14:49:29 2019 " "Processing started: Thu May 09 14:49:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557388170237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557388170237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557388170237 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557388170404 ""}
{ "Info" "0" "" "Project  = Lampu_Lalu_Lintas" {  } {  } 0 0 "Project  = Lampu_Lalu_Lintas" 0 0 "Fitter" 0 0 1557388170404 ""}
{ "Info" "0" "" "Revision = Lampu_Lalu_Lintas" {  } {  } 0 0 "Revision = Lampu_Lalu_Lintas" 0 0 "Fitter" 0 0 1557388170404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557388170588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557388170588 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lampu_Lalu_Lintas 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Lampu_Lalu_Lintas\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557388170607 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1557388170661 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1557388170661 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\|ram_block1a0 " "Atom \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1557388170759 "|LampuLaluLintas|Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component|altsyncram_df24:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1557388170759 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557388171141 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557388171170 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557388171547 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557388171583 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "91 91 " "No exact pin location assignment(s) for 91 pins of 91 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557388171866 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1557388184062 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCKING~inputCLKENA0 164 global CLKCTRL_G10 " "CLOCKING~inputCLKENA0 with 164 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557388184536 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557388184536 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557388184536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557388184556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557388184556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557388184558 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557388184560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557388184560 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557388184560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557388184561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557388184562 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557388184562 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557388184649 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "164 " "The Timing Analyzer is analyzing 164 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1557388191971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lampu_Lalu_Lintas.sdc " "Synopsys Design Constraints File file not found: 'Lampu_Lalu_Lintas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557388191972 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557388191972 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557388191988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557388191990 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557388191991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557388192029 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1557388192313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557388196704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557388203956 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557388208809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557388208809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557388210741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/Proyek_1/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557388220000 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557388220000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557388267460 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557388267460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557388267465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.34 " "Total time spent on timing analysis during the Fitter is 7.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557388271008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557388271057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557388272330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557388272330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557388273539 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557388278111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Proyek_1/output_files/Lampu_Lalu_Lintas.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Proyek_1/output_files/Lampu_Lalu_Lintas.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557388278621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6675 " "Peak virtual memory: 6675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557388279587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 14:51:19 2019 " "Processing ended: Thu May 09 14:51:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557388279587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557388279587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557388279587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557388279587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557388280908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557388280915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 14:51:20 2019 " "Processing started: Thu May 09 14:51:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557388280915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557388280915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557388280915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557388281987 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557388288321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557388288816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 14:51:28 2019 " "Processing ended: Thu May 09 14:51:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557388288816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557388288816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557388288816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557388288816 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557388289514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557388290172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557388290180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 14:51:29 2019 " "Processing started: Thu May 09 14:51:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557388290180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557388290180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas " "Command: quartus_sta Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557388290180 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557388290348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557388291459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557388291459 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1557388291514 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1557388291514 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "164 " "The Timing Analyzer is analyzing 164 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1557388292134 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lampu_Lalu_Lintas.sdc " "Synopsys Design Constraints File file not found: 'Lampu_Lalu_Lintas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1557388292217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388292218 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.zebra1 state.zebra1 " "create_clock -period 1.000 -name state.zebra1 state.zebra1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCKING CLOCKING " "create_clock -period 1.000 -name CLOCKING CLOCKING" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENABLEKUNING1 ENABLEKUNING1 " "create_clock -period 1.000 -name ENABLEKUNING1 ENABLEKUNING1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.K_RESET12 state.K_RESET12 " "create_clock -period 1.000 -name state.K_RESET12 state.K_RESET12" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENABLE1 ENABLE1 " "create_clock -period 1.000 -name ENABLE1 ENABLE1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENABLEZEBRA ENABLEZEBRA " "create_clock -period 1.000 -name ENABLEZEBRA ENABLEZEBRA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENABLE4 ENABLE4 " "create_clock -period 1.000 -name ENABLE4 ENABLE4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.zebra3 state.zebra3 " "create_clock -period 1.000 -name state.zebra3 state.zebra3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.zebrawait state.zebrawait " "create_clock -period 1.000 -name state.zebrawait state.zebrawait" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.K_RESET21 state.K_RESET21 " "create_clock -period 1.000 -name state.K_RESET21 state.K_RESET21" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENABLEKUNING2 ENABLEKUNING2 " "create_clock -period 1.000 -name ENABLEKUNING2 ENABLEKUNING2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENABLE3 ENABLE3 " "create_clock -period 1.000 -name ENABLE3 ENABLE3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ENABLE2 ENABLE2 " "create_clock -period 1.000 -name ENABLE2 ENABLE2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.zebra2 state.zebra2 " "create_clock -period 1.000 -name state.zebra2 state.zebra2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557388292223 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557388292223 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1557388292232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557388292234 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557388292235 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557388292250 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557388292420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557388292420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.626 " "Worst-case setup slack is -16.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.626           -1367.888 CLOCKING  " "  -16.626           -1367.888 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.511            -155.468 ENABLE4  " "  -13.511            -155.468 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.425            -154.815 ENABLE3  " "  -13.425            -154.815 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.253            -146.125 ENABLE1  " "  -12.253            -146.125 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.127            -148.173 ENABLE2  " "  -12.127            -148.173 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.014             -73.230 state.zebra1  " "   -8.014             -73.230 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.387             -71.093 state.zebra2  " "   -7.387             -71.093 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.949             -68.486 state.zebra3  " "   -6.949             -68.486 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.098             -35.577 state.zebrawait  " "   -6.098             -35.577 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.660              -4.660 state.K_RESET12  " "   -4.660              -4.660 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.597              -4.597 state.K_RESET21  " "   -4.597              -4.597 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.047             -28.077 ENABLEZEBRA  " "   -4.047             -28.077 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.584             -26.323 ENABLEKUNING1  " "   -3.584             -26.323 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.170             -24.372 ENABLEKUNING2  " "   -3.170             -24.372 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388292427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.369 " "Worst-case hold slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 CLOCKING  " "    0.369               0.000 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 ENABLE4  " "    0.807               0.000 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 ENABLE3  " "    0.841               0.000 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 ENABLE2  " "    0.875               0.000 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 state.zebra1  " "    0.960               0.000 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 state.zebrawait  " "    0.965               0.000 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 ENABLE1  " "    0.967               0.000 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 state.zebra2  " "    1.101               0.000 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.587               0.000 state.zebra3  " "    1.587               0.000 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.890               0.000 ENABLEKUNING2  " "    1.890               0.000 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.892               0.000 ENABLEZEBRA  " "    1.892               0.000 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.142               0.000 ENABLEKUNING1  " "    2.142               0.000 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.347               0.000 state.K_RESET12  " "    3.347               0.000 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.436               0.000 state.K_RESET21  " "    3.436               0.000 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388292450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.738 " "Worst-case recovery slack is -6.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.738            -732.117 CLOCKING  " "   -6.738            -732.117 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388292460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.042 " "Worst-case removal slack is 1.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 CLOCKING  " "    1.042               0.000 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388292469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -120.084 CLOCKING  " "   -2.174            -120.084 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 ENABLE1  " "    0.144               0.000 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 ENABLEKUNING1  " "    0.146               0.000 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 ENABLEZEBRA  " "    0.176               0.000 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 state.zebra3  " "    0.235               0.000 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 ENABLE2  " "    0.245               0.000 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 ENABLE4  " "    0.248               0.000 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 state.zebra2  " "    0.250               0.000 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 state.zebra1  " "    0.266               0.000 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 ENABLE3  " "    0.268               0.000 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 state.zebrawait  " "    0.269               0.000 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 ENABLEKUNING2  " "    0.275               0.000 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 state.K_RESET21  " "    0.311               0.000 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 state.K_RESET12  " "    0.398               0.000 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388292476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388292476 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557388292514 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557388292564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557388294718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557388294866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557388294894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557388294894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.106 " "Worst-case setup slack is -17.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.106           -1360.031 CLOCKING  " "  -17.106           -1360.031 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.972            -158.542 ENABLE4  " "  -13.972            -158.542 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.871            -157.523 ENABLE3  " "  -13.871            -157.523 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.792            -150.472 ENABLE1  " "  -12.792            -150.472 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.544            -151.896 ENABLE2  " "  -12.544            -151.896 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.954             -74.372 state.zebra1  " "   -7.954             -74.372 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.357             -72.126 state.zebra2  " "   -7.357             -72.126 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.061             -69.597 state.zebra3  " "   -7.061             -69.597 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.058             -35.609 state.zebrawait  " "   -6.058             -35.609 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.735              -4.735 state.K_RESET12  " "   -4.735              -4.735 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.666              -4.666 state.K_RESET21  " "   -4.666              -4.666 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.090             -28.615 ENABLEZEBRA  " "   -4.090             -28.615 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.619             -26.838 ENABLEKUNING1  " "   -3.619             -26.838 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.275             -24.924 ENABLEKUNING2  " "   -3.275             -24.924 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388294900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 CLOCKING  " "    0.384               0.000 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767               0.000 ENABLE3  " "    0.767               0.000 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 ENABLE4  " "    0.779               0.000 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 ENABLE1  " "    0.862               0.000 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.878               0.000 ENABLE2  " "    0.878               0.000 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 state.zebrawait  " "    0.894               0.000 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 state.zebra1  " "    0.898               0.000 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 state.zebra2  " "    0.975               0.000 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 state.zebra3  " "    1.465               0.000 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.944               0.000 ENABLEKUNING2  " "    1.944               0.000 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.959               0.000 ENABLEZEBRA  " "    1.959               0.000 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.185               0.000 ENABLEKUNING1  " "    2.185               0.000 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 state.K_RESET12  " "    3.367               0.000 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.545               0.000 state.K_RESET21  " "    3.545               0.000 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388294921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.297 " "Worst-case recovery slack is -6.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.297            -677.671 CLOCKING  " "   -6.297            -677.671 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388294932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.734 " "Worst-case removal slack is 0.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 CLOCKING  " "    0.734               0.000 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388294940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -126.882 CLOCKING  " "   -2.174            -126.882 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 ENABLE1  " "    0.189               0.000 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 ENABLEZEBRA  " "    0.201               0.000 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 ENABLEKUNING1  " "    0.213               0.000 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 state.zebra2  " "    0.247               0.000 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 state.zebra3  " "    0.251               0.000 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 ENABLE2  " "    0.265               0.000 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 state.K_RESET21  " "    0.269               0.000 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 ENABLE4  " "    0.280               0.000 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 ENABLE3  " "    0.288               0.000 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 state.zebra1  " "    0.288               0.000 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 ENABLEKUNING2  " "    0.292               0.000 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 state.zebrawait  " "    0.323               0.000 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 state.K_RESET12  " "    0.442               0.000 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388294947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388294947 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557388294986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557388295177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557388297133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557388297285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557388297301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557388297301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.962 " "Worst-case setup slack is -8.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.962            -816.653 CLOCKING  " "   -8.962            -816.653 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.956             -74.816 ENABLE4  " "   -6.956             -74.816 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.911             -74.847 ENABLE3  " "   -6.911             -74.847 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.102             -69.080 ENABLE2  " "   -6.102             -69.080 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.935             -67.631 ENABLE1  " "   -5.935             -67.631 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.618             -38.636 state.zebra1  " "   -4.618             -38.636 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.229             -37.656 state.zebra2  " "   -4.229             -37.656 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.774             -36.505 state.zebra3  " "   -3.774             -36.505 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.116             -16.993 state.zebrawait  " "   -3.116             -16.993 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329              -2.329 state.K_RESET21  " "   -2.329              -2.329 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.299              -2.299 state.K_RESET12  " "   -2.299              -2.299 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907             -11.830 ENABLEZEBRA  " "   -1.907             -11.830 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.586             -10.575 ENABLEKUNING1  " "   -1.586             -10.575 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243              -9.277 ENABLEKUNING2  " "   -1.243              -9.277 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCKING  " "    0.181               0.000 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ENABLE2  " "    0.453               0.000 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 ENABLE4  " "    0.482               0.000 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 ENABLE3  " "    0.517               0.000 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 state.zebra1  " "    0.594               0.000 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 state.zebrawait  " "    0.598               0.000 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 ENABLE1  " "    0.599               0.000 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 state.zebra2  " "    0.745               0.000 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 ENABLEZEBRA  " "    0.948               0.000 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 ENABLEKUNING2  " "    0.982               0.000 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 state.zebra3  " "    1.012               0.000 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 ENABLEKUNING1  " "    1.129               0.000 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.077               0.000 state.K_RESET21  " "    2.077               0.000 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.096               0.000 state.K_RESET12  " "    2.096               0.000 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.800 " "Worst-case recovery slack is -4.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.800            -522.832 CLOCKING  " "   -4.800            -522.832 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.964 " "Worst-case removal slack is 0.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 CLOCKING  " "    0.964               0.000 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -49.289 CLOCKING  " "   -2.174             -49.289 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 ENABLE1  " "    0.188               0.000 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 ENABLEZEBRA  " "    0.191               0.000 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 ENABLEKUNING2  " "    0.239               0.000 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 state.zebra3  " "    0.239               0.000 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 ENABLEKUNING1  " "    0.243               0.000 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 state.zebra2  " "    0.267               0.000 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 ENABLE2  " "    0.271               0.000 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 ENABLE4  " "    0.281               0.000 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 state.zebrawait  " "    0.300               0.000 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 ENABLE3  " "    0.301               0.000 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 state.zebra1  " "    0.328               0.000 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 state.K_RESET21  " "    0.362               0.000 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 state.K_RESET12  " "    0.446               0.000 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297358 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557388297398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557388297677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557388297696 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557388297696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.322 " "Worst-case setup slack is -8.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.322            -716.462 CLOCKING  " "   -8.322            -716.462 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.522             -68.878 ENABLE4  " "   -6.522             -68.878 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.492             -68.878 ENABLE3  " "   -6.492             -68.878 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.759             -64.072 ENABLE2  " "   -5.759             -64.072 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.669             -62.878 ENABLE1  " "   -5.669             -62.878 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.252             -37.308 state.zebra1  " "   -4.252             -37.308 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.905             -36.314 state.zebra2  " "   -3.905             -36.314 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.646             -35.238 state.zebra3  " "   -3.646             -35.238 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.853             -15.862 state.zebrawait  " "   -2.853             -15.862 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236              -2.236 state.K_RESET21  " "   -2.236              -2.236 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223              -2.223 state.K_RESET12  " "   -2.223              -2.223 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.783             -11.301 ENABLEZEBRA  " "   -1.783             -11.301 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491             -10.191 ENABLEKUNING1  " "   -1.491             -10.191 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207              -8.993 ENABLEKUNING2  " "   -1.207              -8.993 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CLOCKING  " "    0.172               0.000 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 ENABLE2  " "    0.444               0.000 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 ENABLE3  " "    0.472               0.000 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 ENABLE4  " "    0.480               0.000 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 state.zebrawait  " "    0.518               0.000 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 state.zebra1  " "    0.520               0.000 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 ENABLE1  " "    0.550               0.000 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 state.zebra2  " "    0.633               0.000 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873               0.000 state.zebra3  " "    0.873               0.000 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 ENABLEZEBRA  " "    0.974               0.000 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 ENABLEKUNING2  " "    1.001               0.000 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.133               0.000 ENABLEKUNING1  " "    1.133               0.000 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.054               0.000 state.K_RESET12  " "    2.054               0.000 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 state.K_RESET21  " "    2.068               0.000 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.985 " "Worst-case recovery slack is -3.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.985            -428.593 CLOCKING  " "   -3.985            -428.593 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.651 " "Worst-case removal slack is 0.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 CLOCKING  " "    0.651               0.000 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -49.510 CLOCKING  " "   -2.174             -49.510 CLOCKING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 ENABLEZEBRA  " "    0.241               0.000 ENABLEZEBRA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 ENABLE1  " "    0.251               0.000 ENABLE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 ENABLEKUNING2  " "    0.292               0.000 ENABLEKUNING2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 ENABLEKUNING1  " "    0.296               0.000 ENABLEKUNING1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 state.zebra3  " "    0.299               0.000 state.zebra3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 state.zebra2  " "    0.307               0.000 state.zebra2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 ENABLE2  " "    0.312               0.000 ENABLE2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 ENABLE4  " "    0.332               0.000 ENABLE4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 ENABLE3  " "    0.336               0.000 ENABLE3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 state.zebrawait  " "    0.344               0.000 state.zebrawait " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 state.zebra1  " "    0.366               0.000 state.zebra1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 state.K_RESET21  " "    0.367               0.000 state.K_RESET21 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 state.K_RESET12  " "    0.461               0.000 state.K_RESET12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557388297773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557388297773 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557388299990 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557388299992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5200 " "Peak virtual memory: 5200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557388300104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 14:51:40 2019 " "Processing ended: Thu May 09 14:51:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557388300104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557388300104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557388300104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557388300104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1557388301325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557388301331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 14:51:41 2019 " "Processing started: Thu May 09 14:51:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557388301331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557388301331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557388301331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557388302811 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1557388302874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lampu_Lalu_Lintas.vho C:/intelFPGA_lite/Proyek_1/simulation/modelsim/ simulation " "Generated file Lampu_Lalu_Lintas.vho in folder \"C:/intelFPGA_lite/Proyek_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557388303336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557388303431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 14:51:43 2019 " "Processing ended: Thu May 09 14:51:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557388303431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557388303431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557388303431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557388303431 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 164 s " "Quartus Prime Full Compilation was successful. 0 errors, 164 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557388304133 ""}
