<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_297E90BF-F1C2-4DAE-9A73-D12A56F67B7F"><title>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</title><body><section id="SECTION_35214580-10FE-40B0-9217-AEE9F7181C22"><fig id="FIG_spi0_flash_66_mhz_and_100_mhz_2_load_branch_device_down_maf_topology_diagram_1"><title>SPI0 Flash 66 MHz and 100 MHz 2 Load Branch (Device Down) MAF Topology Diagram</title><image href="FIG_spi0 flash 66 mhz and 100 mhz 2 load branch (device down) maf topology diagram_1.jpg" scalefit="yes" id="IMG_spi0_flash_66_mhz_and_100_mhz_2_load_branch_device_down_maf_topology_diagram_1_jpg" /></fig><table id="TABLE_35214580-10FE-40B0-9217-AEE9F7181C22_1"><title>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>Flash 1: 100 MHz.</p><p>TPM and Debug Tool:  &lt; 14.3 MHz.</p></entry></row><row><entry><p>Flash Programmer</p></entry><entry><p>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </p></entry></row><row><entry><p>R1</p></entry><entry><p>[1] 20 Ω ± 5%.</p><p>To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p><p>[2] 10 Ω ± 5%.</p><p>To be placed within 12.7 mm from flash device on SPI0_CLK.</p></entry></row><row><entry><p>R2</p></entry><entry><p>430 Ω ± 5%. </p><p>To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>Length from CPU to Flash 1</p></entry><entry><p>Length from CPU to flash 1: </p><p>= BO + M1 + M2 + M3</p></entry></row><row><entry><p>Routing scheme</p></entry><entry><p>Interleave 1 CS with every 2 DATA lanes is recommended. </p><p>Recommend to route DATA and CLK on same layer.</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 100 MHz and 66 MHz support</p></entry><entry><p>[1] Driver strength spec: 50 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 1.75 ns.</p><p>[6] Data input hold time ≤ 2 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Length matching between CLK and DATA/ CS# signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.250 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</p></entry></row></tbody></tgroup></table><table id="TABLE_35214580-10FE-40B0-9217-AEE9F7181C22_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>5</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_FEE73A01-85E3-4A01-88BC-1533424A023F"><title>Segment Lengths for Maximum 100MHz</title><table id="TABLE_FEE73A01-85E3-4A01-88BC-1533424A023F_1"><title>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Segment Lengths for Maximum 100MHz Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>50.8</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>25.4</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>2.54</p></entry><entry><p>This length only applicable for TPM branch</p></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>76.2</p></entry><entry><p>This length only applicable for TPM branch</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: BO + M1 + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 101.6 mm;​  2) Total topology length = 180.34 mm.</p></section><section id="SECTION_486CE450-B54A-4D44-AC62-0F6141C5BECB"><title>Segment Lengths for Maximum 66MHz</title><table id="TABLE_486CE450-B54A-4D44-AC62-0F6141C5BECB_1"><title>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Segment Lengths for Maximum 66MHz Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>88.9</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>25.4</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>2.54</p></entry><entry><p>This length only applicable for TPM branch</p></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>76.2</p></entry><entry><p>This length only applicable for TPM branch</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: BO + M1 + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 139.7</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 139.7 mm;​  2) Total topology length = 218.44 mm.</p></section></body></topic>