`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 27 2021 19:58:39 KST (Jan 27 2021 10:58:39 UTC)

module avg_pool_GtiLLs33_4_1(in1, out1);
  input [32:0] in1;
  output out1;
  wire [32:0] in1;
  wire out1;
  wire gt_19_84_n_0, gt_19_84_n_1, gt_19_84_n_2;
  NOR4BX1 gt_19_84_g539(.AN (in1[31]), .B (in1[32]), .C (gt_19_84_n_1),
       .D (gt_19_84_n_2), .Y (out1));
  NOR2BX1 gt_19_84_g540(.AN (gt_19_84_n_0), .B (in1[31]), .Y
       (gt_19_84_n_2));
  AOI31X1 gt_19_84_g541(.A0 (in1[28]), .A1 (in1[30]), .A2 (in1[29]),
       .B0 (in1[31]), .Y (gt_19_84_n_1));
  NAND4XL gt_19_84_g542(.A (in1[27]), .B (in1[26]), .C (in1[25]), .D
       (in1[24]), .Y (gt_19_84_n_0));
endmodule


