Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 20:52:32 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_58_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 Delay1No20_instance/Y_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.094ns (29.330%)  route 2.636ns (70.670%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 6.770 - 4.000 ) 
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.294ns (routing 1.167ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.060ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=56346, routed)       2.294     3.245    Delay1No20_instance/clk_IBUF_BUFG
    SLICE_X108Y431       FDCE                                         r  Delay1No20_instance/Y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y431       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.324 r  Delay1No20_instance/Y_reg[16]/Q
                         net (fo=4, routed)           1.222     4.546    Delay1No20_instance/Q[16]
    SLICE_X118Y388       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.696 r  Delay1No20_instance/geqOp_carry__0_i_16/O
                         net (fo=1, routed)           0.013     4.709    Sum10_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X118Y388       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.901 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.927    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X118Y389       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.979 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.207     5.186    Delay1No21_instance/CO[0]
    SLICE_X118Y390       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.068     5.254 r  Delay1No21_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.311     5.565    Delay1No20_instance/Y_reg[23]_0[0]
    SLICE_X119Y390       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.654 r  Delay1No20_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.058     5.712    Delay1No20_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X119Y390       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     5.858 r  Delay1No20_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.295     6.153    Delay1No21_instance/shiftVal__5[0]
    SLICE_X117Y387       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     6.250 r  Delay1No21_instance/shiftedFracY_d1[37]_i_2/O
                         net (fo=4, routed)           0.279     6.529    Delay1No20_instance/level2[8]
    SLICE_X121Y386       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     6.652 r  Delay1No20_instance/shiftedFracY_d1[37]_i_1/O
                         net (fo=2, routed)           0.159     6.811    Delay1No20_instance/level4[5]
    SLICE_X121Y390       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.909 r  Delay1No20_instance/shiftedFracY_d1[21]_i_1/O
                         net (fo=1, routed)           0.066     6.975    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X121Y390       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=56346, routed)       2.110     6.770    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLICE_X121Y390       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.406     7.176    
                         clock uncertainty           -0.035     7.140    
    SLICE_X121Y390       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.165    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  0.191    




