$date
	Sat Oct 31 10:16:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module FF $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # enable $end
$var wire 1 & reset $end
$var wire 1 ! q $end
$scope module FF $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # enable $end
$var wire 1 & reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
0"
x!
$end
#1
0%
0$
0&
0#
1"
#2
0'
0!
1&
0"
#3
0&
1"
#4
1#
0"
#5
1"
#6
0"
#7
1"
#8
1'
0"
1$
#9
1!
1"
#10
0"
#11
1"
#12
0"
0$
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0'
0"
1%
#21
0!
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
0%
#29
1"
#30
0"
#31
1"
#32
1'
0"
1%
1$
#33
0'
1!
1"
#34
0"
#35
1'
0!
1"
#36
0"
#37
0'
1!
1"
#38
0"
#39
1'
0!
1"
#40
0"
#41
0'
1!
1"
#42
0"
#43
1'
0!
1"
#44
0"
#45
0'
1!
1"
#46
1'
0"
0%
0$
#47
1"
#48
0"
#49
1"
#50
0"
#51
1"
#52
0"
#53
1"
#54
0"
#55
1"
#56
0"
