library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Port3Ram  is
port(
 regOne, regtwo : in std_logic_vector(4 downto 0);
 dataOne, dataTwo : out std_logic_vector(31 downto 0);
 RegWrite : in std_logic;
 writeReg: in std_logic_vector(4 downto 0);
 writeData: in std_logic_vector(31 downto 0)
);
end Port3Ram;

architecture arch of Port3Ram
type Sram is array(0 to 31) of std_logic_vector(31 downto 0);
signal reg : Sram;

begin
dataOne<=reg(to_integer(unsigned(regOne)));
dataTwo<=reg(to_integer(unsigned(regTwo)));

process(RegWrite)
begin
		if(RegWrite='1')then
		reg(to_integer(unsigned (writeReg)))<=writeData;
		end if;

end process;






end arch;