module top_module (
    input clk,
    input reset,     // Synchronous active-high reset
    input w,
    output z
);

    reg [2:0] state, next_state;

    parameter A = 3'd0;
    parameter B = 3'd1;
    parameter C = 3'd2;
    parameter D = 3'd3;
    parameter E = 3'd4;
    parameter F = 3'd5;

    // Next-state combinational logic
    always @(*) begin
        case (state)

            A: next_state = w ? B : A;

            B: next_state = w ? C : D;

            C: next_state = w ? E : D;

            D: next_state = w ? F : A;

            E: next_state = w ? E : D;

            F: next_state = w ? C : D;

            default: next_state = A;

        endcase
    end

    // State flip-flops
    always @(posedge clk) begin
        if (reset)
            state <= A;
        else
            state <= next_state;
    end

    // Moore output logic
    assign z = (state == E) || (state == F);

endmodule