
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v' to AST representation.
Generating RTLIL representation for module `\quadintr_10_20'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: quadintr_10_20      
Automatically selected quadintr_10_20 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \quadintr_10_20

2.3. Analyzing design hierarchy..
Top module:  \quadintr_10_20
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 61 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
     1/53: $0\dout20[15:0] [15:9]
     2/53: $0\dout20[15:0] [8:0]
     3/53: $0\dout19[15:0] [8:0]
     4/53: $0\dout18[15:0] [8:0]
     5/53: $0\dout17[15:0] [8:0]
     6/53: $0\dout16[15:0] [8:0]
     7/53: $0\dout15[15:0] [8:0]
     8/53: $0\dout14[15:0] [8:0]
     9/53: $0\dout13[15:0] [8:0]
    10/53: $0\dout12[15:0] [8:0]
    11/53: $0\dout11[15:0] [8:0]
    12/53: $0\dout10[15:0] [8:0]
    13/53: $0\dout9[15:0] [8:0]
    14/53: $0\dout8[15:0] [8:0]
    15/53: $0\dout7[15:0] [8:0]
    16/53: $0\dout6[15:0] [8:0]
    17/53: $0\dout5[15:0] [8:0]
    18/53: $0\dout4[15:0] [8:0]
    19/53: $0\dout3[15:0] [8:0]
    20/53: $0\dout2[15:0] [8:0]
    21/53: $0\dout1[15:0] [8:0]
    22/53: $0\dout0[15:0] [8:0]
    23/53: $0\dout18[15:0] [15:9]
    24/53: $0\dout17[15:0] [15:9]
    25/53: $0\dout16[15:0] [15:9]
    26/53: $0\dout15[15:0] [15:9]
    27/53: $0\dout14[15:0] [15:9]
    28/53: $0\dout13[15:0] [15:9]
    29/53: $0\dout12[15:0] [15:9]
    30/53: $0\dout11[15:0] [15:9]
    31/53: $0\dout10[15:0] [15:9]
    32/53: $0\dout9[15:0] [15:9]
    33/53: $0\dout8[15:0] [15:9]
    34/53: $0\dout7[15:0] [15:9]
    35/53: $0\dout6[15:0] [15:9]
    36/53: $0\dout5[15:0] [15:9]
    37/53: $0\dout4[15:0] [15:9]
    38/53: $0\dout3[15:0] [15:9]
    39/53: $0\dout2[15:0] [15:9]
    40/53: $0\dout1[15:0] [15:9]
    41/53: $0\dout0[15:0] [15:9]
    42/53: $0\dout19[15:0] [15:9]
    43/53: $0\dinr10[7:0]
    44/53: $0\dinr9[7:0]
    45/53: $0\dinr8[7:0]
    46/53: $0\dinr7[7:0]
    47/53: $0\dinr6[7:0]
    48/53: $0\dinr5[7:0]
    49/53: $0\dinr4[7:0]
    50/53: $0\dinr3[7:0]
    51/53: $0\dinr2[7:0]
    52/53: $0\dinr1[7:0]
    53/53: $0\dinr0[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\quadintr_10_20.\dinr0' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr1' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$150' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr2' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$151' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr3' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$152' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr4' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$153' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr5' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$154' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr6' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$155' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr7' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$156' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr8' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$157' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr9' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$158' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr10' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$159' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout0' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$160' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout1' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$161' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout2' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$162' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout3' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$163' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout4' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$164' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout5' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$165' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout6' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$166' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout7' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$167' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout8' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$168' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout9' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout10' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$170' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout11' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$171' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout12' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$172' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout13' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$173' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout14' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$174' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout15' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$175' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout16' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$176' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout17' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$177' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout18' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$178' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout19' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$179' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout20' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$180' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_11' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$181' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_13' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$182' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_15' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$183' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_17' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$184' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_19' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$185' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_111' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$186' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_113' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$187' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_115' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$188' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_117' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$189' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_119' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$190' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_21' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$191' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_23' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$192' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_25' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$193' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_27' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$194' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_29' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$195' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_211' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$196' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_213' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$197' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_215' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$198' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_217' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$199' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_219' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$200' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_31' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$201' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_33' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$202' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_35' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$203' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_37' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$204' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_39' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$205' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_311' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$206' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_313' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$207' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_315' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$208' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_317' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$209' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_319' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$210' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp1' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$211' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp3' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$212' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp5' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$213' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp7' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$214' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp9' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$215' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp11' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$216' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp13' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$217' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp15' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$218' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp17' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$219' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp19' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$220' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr0' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$221' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr1' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$222' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr2' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$223' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr3' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$224' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr4' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$225' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr5' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$226' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr6' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$227' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr7' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$228' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr8' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$229' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr9' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$230' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr10' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$231' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr11' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$232' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr12' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$233' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr13' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$234' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr14' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$235' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr15' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$236' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr16' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$237' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr17' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$238' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr18' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$239' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr19' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$240' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr20' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
  created $dff cell `$procdff$241' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
Removing empty process `quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v:211$1'.
Cleaned up 1 empty switch.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module quadintr_10_20.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module quadintr_10_20.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\quadintr_10_20'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \quadintr_10_20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \quadintr_10_20.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\quadintr_10_20'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$149 ($dff) from module quadintr_10_20 (D = \din0, Q = \dinr0).
Adding EN signal on $procdff$150 ($dff) from module quadintr_10_20 (D = \din1, Q = \dinr1).
Adding EN signal on $procdff$151 ($dff) from module quadintr_10_20 (D = \din2, Q = \dinr2).
Adding EN signal on $procdff$152 ($dff) from module quadintr_10_20 (D = \din3, Q = \dinr3).
Adding EN signal on $procdff$153 ($dff) from module quadintr_10_20 (D = \din4, Q = \dinr4).
Adding EN signal on $procdff$154 ($dff) from module quadintr_10_20 (D = \din5, Q = \dinr5).
Adding EN signal on $procdff$155 ($dff) from module quadintr_10_20 (D = \din6, Q = \dinr6).
Adding EN signal on $procdff$156 ($dff) from module quadintr_10_20 (D = \din7, Q = \dinr7).
Adding EN signal on $procdff$157 ($dff) from module quadintr_10_20 (D = \din8, Q = \dinr8).
Adding EN signal on $procdff$158 ($dff) from module quadintr_10_20 (D = \din9, Q = \dinr9).
Adding EN signal on $procdff$159 ($dff) from module quadintr_10_20 (D = \din10, Q = \dinr10).
Adding EN signal on $procdff$160 ($dff) from module quadintr_10_20 (D = { \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 }, Q = \dout0).
Adding EN signal on $procdff$161 ($dff) from module quadintr_10_20 (D = { \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 }, Q = \dout1).
Adding EN signal on $procdff$162 ($dff) from module quadintr_10_20 (D = { \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 }, Q = \dout2).
Adding EN signal on $procdff$163 ($dff) from module quadintr_10_20 (D = { \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 }, Q = \dout3).
Adding EN signal on $procdff$164 ($dff) from module quadintr_10_20 (D = { \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 }, Q = \dout4).
Adding EN signal on $procdff$165 ($dff) from module quadintr_10_20 (D = { \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 }, Q = \dout5).
Adding EN signal on $procdff$166 ($dff) from module quadintr_10_20 (D = { \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 }, Q = \dout6).
Adding EN signal on $procdff$167 ($dff) from module quadintr_10_20 (D = { \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 }, Q = \dout7).
Adding EN signal on $procdff$168 ($dff) from module quadintr_10_20 (D = { \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 }, Q = \dout8).
Adding EN signal on $procdff$169 ($dff) from module quadintr_10_20 (D = { \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 }, Q = \dout9).
Adding EN signal on $procdff$170 ($dff) from module quadintr_10_20 (D = { \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 }, Q = \dout10).
Adding EN signal on $procdff$171 ($dff) from module quadintr_10_20 (D = { \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 }, Q = \dout11).
Adding EN signal on $procdff$172 ($dff) from module quadintr_10_20 (D = { \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 }, Q = \dout12).
Adding EN signal on $procdff$173 ($dff) from module quadintr_10_20 (D = { \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 }, Q = \dout13).
Adding EN signal on $procdff$174 ($dff) from module quadintr_10_20 (D = { \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 }, Q = \dout14).
Adding EN signal on $procdff$175 ($dff) from module quadintr_10_20 (D = { \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 }, Q = \dout15).
Adding EN signal on $procdff$176 ($dff) from module quadintr_10_20 (D = { \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 }, Q = \dout16).
Adding EN signal on $procdff$177 ($dff) from module quadintr_10_20 (D = { \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 }, Q = \dout17).
Adding EN signal on $procdff$178 ($dff) from module quadintr_10_20 (D = { \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 }, Q = \dout18).
Adding EN signal on $procdff$179 ($dff) from module quadintr_10_20 (D = { \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 }, Q = \dout19).
Adding EN signal on $procdff$180 ($dff) from module quadintr_10_20 (D = { \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 }, Q = \dout20).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \quadintr_10_20..
Removed 53 unused cells and 245 unused wires.
<suppressed ~98 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module quadintr_10_20.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \quadintr_10_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \quadintr_10_20.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\quadintr_10_20'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \quadintr_10_20..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module quadintr_10_20.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== quadintr_10_20 ===

   Number of wires:                145
   Number of wire bits:           1365
   Number of public wires:         106
   Number of public wire bits:    1033
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     $add                          242
     $dff                          503
     $dffe                         424
     $sub                           90

End of script. Logfile hash: 7d100ba52d, CPU: user 0.13s system 0.00s, MEM: 14.83 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 31% 2x read_verilog (0 sec), 18% 4x opt_expr (0 sec), ...
