
*** Running vivado
    with args -log Wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl


****** Vivado v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 266.813 ; gain = 89.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/sources_1/new/Wrapper.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b111 
	Parameter S4 bound to: 3'b110 
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PS2_Keyboard' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/sources_1/imports/new/PS2_Keyboard.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2_Keyboard' (1#1) [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/sources_1/imports/new/PS2_Keyboard.v:23]
WARNING: [Synth 8-3848] Net En_Inc in module/entity Wrapper does not have driver. [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/sources_1/new/Wrapper.v:70]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (2#1) [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/sources_1/new/Wrapper.v:23]
WARNING: [Synth 8-3917] design Wrapper has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 300.961 ; gain = 123.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 300.961 ; gain = 123.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/constrs_1/imports/EE 214/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/constrs_1/imports/EE 214/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 602.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2Clkf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2Dataf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'Wrapper'
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "fourthd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'nState_reg' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/sources_1/new/Wrapper.v:205]
WARNING: [Synth 8-327] inferring latch for variable 'nState_reg' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/sources_1/new/Wrapper.v:205]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                              000
                      S2 |                               01 |                              011
                      S1 |                               10 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'sequential' in module 'Wrapper'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nState_reg' [C:/Users/mskreen.NI/OneDrive/School/EE 324/StopWatch/StopWatch.srcs/sources_1/new/Wrapper.v:205]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
Module PS2_Keyboard 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "kitty_poop/start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kitty_poop/stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kitty_poop/inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kitty_poop/PS2Dataf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kitty_poop/PS2Clkf" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Wrapper has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Wrapper has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 602.875 ; gain = 425.809

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\kitty_poop/shift2_reg[0] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[1] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[2] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[3] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[4] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[5] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[6] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[7] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[8] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[9] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[10] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[11] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[12] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[13] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[14] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[15] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[16] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[17] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[18] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[19] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[20] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[21] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[22] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[23] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\count3_reg[24] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\fourthd_reg[3] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\fourthd_reg[2] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\fourthd_reg[1] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\fourthd_reg[0] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[0] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[1] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[2] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[3] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[4] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[5] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[6] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[7] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[8] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[9] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[10] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[11] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[12] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\led_reg[13] ) is unused and will be removed from module Wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 602.875 ; gain = 425.809

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Wrapper     | kitty_poop/shift2_reg[8] | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |    42|
|4     |LUT2   |     9|
|5     |LUT3   |     8|
|6     |LUT4   |    17|
|7     |LUT5   |    15|
|8     |LUT6   |    21|
|9     |SRL16E |     1|
|10    |FDCE   |    89|
|11    |FDPE   |     2|
|12    |FDRE   |     1|
|13    |LD     |     2|
|14    |IBUF   |     4|
|15    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   254|
|2     |  kitty_poop |PS2_Keyboard |    76|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 602.875 ; gain = 88.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.875 ; gain = 425.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 23 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 602.875 ; gain = 391.184
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 602.875 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 08 00:29:20 2015...
