Analysis & Synthesis report for ba22_FPGA
Mon Jun 24 12:23:04 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jun 24 12:23:04 2013         ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; ba22_FPGA                                 ;
; Top-level Entity Name              ; ba22_top_qmem                             ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ba22_top_qmem      ; ba22_FPGA          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Synchronization Register Chain Length                                      ; 2                  ; 3                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Mon Jun 24 12:22:50 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ba22_FPGA -c ba22_FPGA
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Error (10054): Verilog HDL File I/O error at testBench.v(3): can't open Verilog Design File "synth/common/wrappers/ba22_top_qmen.v" File: C:/Dropbox/Bolsista Eduardo/quartus_BA22/src/testBench.v Line: 3
Warning (10275): Verilog HDL Module Instantiation warning at testBench.v(8): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at testBench.v(9): ignored dangling comma in List of Port Connections
Error (10112): Ignored design unit "testBench" at testBench.v(6) due to previous errors File: C:/Dropbox/Bolsista Eduardo/quartus_BA22/src/testBench.v Line: 6
Info: Found 0 design units, including 0 entities, in source file src/testbench.v
Info: Found 0 design units, including 0 entities, in source file src/synth/config/de_fpu32_dfchip/ba22_defines.v
Info: Found 1 design units, including 1 entities, in source file src/synth/common/models/tdpram8.v
    Info: Found entity 1: tdpram8
Info: Found 1 design units, including 1 entities, in source file src/synth/common/models/tdpram64_32.v
    Info: Found entity 1: tdpram64_32
Info: Found 0 design units, including 0 entities, in source file src/synth/common/ba22/ba22_constants.v
Info: Found 1 design units, including 1 entities, in source file src/synth/common/models/tdpram32.v
    Info: Found entity 1: tdpram32
Info: Found 1 design units, including 1 entities, in source file src/synth/common/models/qmem_arbiter.v
    Info: Found entity 1: qmem_arbiter
Info: Found 1 design units, including 1 entities, in source file src/synth/common/models/sram32.v
    Info: Found entity 1: sram32
Info: Found 1 design units, including 1 entities, in source file src/synth/common/wrappers/ba22_top_qmem.v
    Info: Found entity 1: ba22_top_qmem
Info: Found 83 design units, including 83 entities, in source file altera_cycloneiv/ba22_top.vqm
    Info: Found entity 1: ba22_top
    Info: Found entity 2: ram_dq_39_0
    Info: Found entity 3: inc_8_6
    Info: Found entity 4: ram_dq_160_0
    Info: Found entity 5: sub_33_18
    Info: Found entity 6: sub_33_17
    Info: Found entity 7: sub_33_16
    Info: Found entity 8: sub_33_15
    Info: Found entity 9: sub_33_14
    Info: Found entity 10: sub_33_13
    Info: Found entity 11: sub_33_12
    Info: Found entity 12: sub_33_11
    Info: Found entity 13: sub_33_10
    Info: Found entity 14: sub_33_9
    Info: Found entity 15: sub_33_8
    Info: Found entity 16: sub_33_7
    Info: Found entity 17: sub_33_6
    Info: Found entity 18: sub_33_5
    Info: Found entity 19: sub_33_4
    Info: Found entity 20: sub_33_3
    Info: Found entity 21: inc_32_4
    Info: Found entity 22: add_64_0
    Info: Found entity 23: add_32_3
    Info: Found entity 24: ram_dq_32_1
    Info: Found entity 25: ram_dq_32_0
    Info: Found entity 26: ba22_pipe_unfolded0
    Info: Found entity 27: inc_30_0
    Info: Found entity 28: add_32_2
    Info: Found entity 29: sub_32_0
    Info: Found entity 30: inc_6_1
    Info: Found entity 31: inc_5_2
    Info: Found entity 32: sub_24_0
    Info: Found entity 33: sub_33_2
    Info: Found entity 34: add_32_1
    Info: Found entity 35: inc_29_0
    Info: Found entity 36: add_32_0
    Info: Found entity 37: inc_32_3
    Info: Found entity 38: sub_33_1
    Info: Found entity 39: sub_33_0
    Info: Found entity 40: inc_32_2
    Info: Found entity 41: inc_32_1
    Info: Found entity 42: ba22_fpu32_iface
    Info: Found entity 43: inc_6_0
    Info: Found entity 44: inc_24_6
    Info: Found entity 45: add_27_1
    Info: Found entity 46: add_27_0
    Info: Found entity 47: add_26_2
    Info: Found entity 48: inc_24_5
    Info: Found entity 49: inc_8_5
    Info: Found entity 50: inc_8_4
    Info: Found entity 51: add_24_0
    Info: Found entity 52: inc_24_4
    Info: Found entity 53: inc_32_0
    Info: Found entity 54: addsub_32_1
    Info: Found entity 55: inc_5_1
    Info: Found entity 56: inc_25_3
    Info: Found entity 57: addsub_32_0
    Info: Found entity 58: add_25_4
    Info: Found entity 59: add_25_3
    Info: Found entity 60: add_25_2
    Info: Found entity 61: add_25_1
    Info: Found entity 62: add_26_1
    Info: Found entity 63: add_26_0
    Info: Found entity 64: inc_8_3
    Info: Found entity 65: inc_24_3
    Info: Found entity 66: inc_25_2
    Info: Found entity 67: inc_25_1
    Info: Found entity 68: add_25_0
    Info: Found entity 69: inc_24_2
    Info: Found entity 70: inc_25_0
    Info: Found entity 71: inc_8_2
    Info: Found entity 72: inc_8_1
    Info: Found entity 73: inc_7_0
    Info: Found entity 74: fpu32_fpmul_top
    Info: Found entity 75: inc_5_0
    Info: Found entity 76: inc_10_2
    Info: Found entity 77: inc_10_1
    Info: Found entity 78: inc_24_1
    Info: Found entity 79: inc_24_0
    Info: Found entity 80: add_31_0
    Info: Found entity 81: add_36_0
    Info: Found entity 82: inc_8_0
    Info: Found entity 83: inc_10_0
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 341 megabytes
    Error: Processing ended: Mon Jun 24 12:23:05 2013
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:01


