Analysis & Synthesis report for UART
Mon Mar 21 18:49:22 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |UART|div_state
 11. State Machine - |UART|state
 12. State Machine - |UART|my_UART:dut|state_tx
 13. State Machine - |UART|my_UART:dut|state_rx
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|altsyncram_k2m1:FIFOram
 20. Source assignments for TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|altsyncram_85m1:FIFOram
 21. Parameter Settings for User Entity Instance: UART_FIFO:fifo_uart|scfifo:scfifo_component
 22. Parameter Settings for User Entity Instance: TX_FIFO:fifo_tx|scfifo:scfifo_component
 23. Parameter Settings for User Entity Instance: U_DIV:div|lpm_divide:LPM_DIVIDE_component
 24. Parameter Settings for User Entity Instance: UnsignedDiv:udiv|lpm_divide:LPM_DIVIDE_component
 25. scfifo Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "UnsignedDiv:udiv"
 27. Port Connectivity Checks: "U_DIV:div"
 28. Port Connectivity Checks: "my_UART:dut"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 21 18:49:22 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; UART                                        ;
; Top-level Entity Name              ; UART                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,078                                       ;
;     Total combinational functions  ; 4,078                                       ;
;     Dedicated logic registers      ; 1,225                                       ;
; Total registers                    ; 1225                                        ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 25,344                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; UART               ; UART               ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; my_UART.vhd                      ; yes             ; User VHDL File               ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/my_UART.vhd                ;         ;
; UART.vhd                         ; yes             ; User VHDL File               ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd                   ;         ;
; UART_FIFO.vhd                    ; yes             ; User Wizard-Generated File   ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART_FIFO.vhd              ;         ;
; TX_FIFO.vhd                      ; yes             ; User Wizard-Generated File   ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/TX_FIFO.vhd                ;         ;
; U_DIV.vhd                        ; yes             ; User Wizard-Generated File   ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/U_DIV.vhd                  ;         ;
; UnsignedDiv.vhd                  ; yes             ; User Wizard-Generated File   ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UnsignedDiv.vhd            ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                      ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                   ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                    ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                    ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                    ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                    ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                  ;         ;
; db/scfifo_4921.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/scfifo_4921.tdf         ;         ;
; db/a_dpfifo_bf21.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_bf21.tdf       ;         ;
; db/a_fefifo_18e.tdf              ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_fefifo_18e.tdf        ;         ;
; db/cntr_537.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/cntr_537.tdf            ;         ;
; db/altsyncram_k2m1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/altsyncram_k2m1.tdf     ;         ;
; db/cntr_p2b.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/cntr_p2b.tdf            ;         ;
; db/scfifo_rr11.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/scfifo_rr11.tdf         ;         ;
; db/a_dpfifo_2221.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_2221.tdf       ;         ;
; db/a_fefifo_sae.tdf              ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_fefifo_sae.tdf        ;         ;
; db/cntr_f47.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/cntr_f47.tdf            ;         ;
; db/altsyncram_85m1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/altsyncram_85m1.tdf     ;         ;
; db/cntr_34b.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/cntr_34b.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                  ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                 ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                             ;         ;
; db/lpm_divide_0uo.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/lpm_divide_0uo.tdf      ;         ;
; db/sign_div_unsign_j7h.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/sign_div_unsign_j7h.tdf ;         ;
; db/alt_u_div_she.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/alt_u_div_she.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_6cp.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/lpm_divide_6cp.tdf      ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/sign_div_unsign_plh.tdf ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,078     ;
;                                             ;           ;
; Total combinational functions               ; 4078      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2820      ;
;     -- 3 input functions                    ; 786       ;
;     -- <=2 input functions                  ; 472       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3852      ;
;     -- arithmetic mode                      ; 226       ;
;                                             ;           ;
; Total registers                             ; 1225      ;
;     -- Dedicated logic registers            ; 1225      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 43        ;
; Total memory bits                           ; 25344     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1268      ;
; Total fan-out                               ; 19284     ;
; Average fan-out                             ; 3.55      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |UART                                     ; 4078 (3671)         ; 1225 (1139)               ; 25344       ; 0          ; 0            ; 0       ; 0         ; 43   ; 0            ; 0          ; |UART                                                                                                                                          ; UART                ; work         ;
;    |TX_FIFO:fifo_tx|                      ; 46 (0)              ; 35 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|TX_FIFO:fifo_tx                                                                                                                          ; TX_FIFO             ; work         ;
;       |scfifo:scfifo_component|           ; 46 (0)              ; 35 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|TX_FIFO:fifo_tx|scfifo:scfifo_component                                                                                                  ; scfifo              ; work         ;
;          |scfifo_rr11:auto_generated|     ; 46 (0)              ; 35 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated                                                                       ; scfifo_rr11         ; work         ;
;             |a_dpfifo_2221:dpfifo|        ; 46 (0)              ; 35 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo                                                  ; a_dpfifo_2221       ; work         ;
;                |a_fefifo_sae:fifo_state|  ; 24 (13)             ; 13 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|a_fefifo_sae:fifo_state                          ; a_fefifo_sae        ; work         ;
;                   |cntr_f47:count_usedw|  ; 11 (11)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|a_fefifo_sae:fifo_state|cntr_f47:count_usedw     ; cntr_f47            ; work         ;
;                |altsyncram_85m1:FIFOram|  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|altsyncram_85m1:FIFOram                          ; altsyncram_85m1     ; work         ;
;                |cntr_34b:rd_ptr_count|    ; 11 (11)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|cntr_34b:rd_ptr_count                            ; cntr_34b            ; work         ;
;                |cntr_34b:wr_ptr|          ; 11 (11)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|cntr_34b:wr_ptr                                  ; cntr_34b            ; work         ;
;    |UART_FIFO:fifo_uart|                  ; 35 (0)              ; 26 (0)                    ; 8960        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|UART_FIFO:fifo_uart                                                                                                                      ; UART_FIFO           ; work         ;
;       |scfifo:scfifo_component|           ; 35 (0)              ; 26 (0)                    ; 8960        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|UART_FIFO:fifo_uart|scfifo:scfifo_component                                                                                              ; scfifo              ; work         ;
;          |scfifo_4921:auto_generated|     ; 35 (0)              ; 26 (0)                    ; 8960        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated                                                                   ; scfifo_4921         ; work         ;
;             |a_dpfifo_bf21:dpfifo|        ; 35 (2)              ; 26 (0)                    ; 8960        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo                                              ; a_dpfifo_bf21       ; work         ;
;                |a_fefifo_18e:fifo_state|  ; 17 (9)              ; 10 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|a_fefifo_18e:fifo_state                      ; a_fefifo_18e        ; work         ;
;                   |cntr_537:count_usedw|  ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|a_fefifo_18e:fifo_state|cntr_537:count_usedw ; cntr_537            ; work         ;
;                |altsyncram_k2m1:FIFOram|  ; 0 (0)               ; 0 (0)                     ; 8960        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|altsyncram_k2m1:FIFOram                      ; altsyncram_k2m1     ; work         ;
;                |cntr_p2b:rd_ptr_count|    ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|cntr_p2b:rd_ptr_count                        ; cntr_p2b            ; work         ;
;                |cntr_p2b:wr_ptr|          ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|cntr_p2b:wr_ptr                              ; cntr_p2b            ; work         ;
;    |U_DIV:div|                            ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|U_DIV:div                                                                                                                                ; U_DIV               ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|   ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|U_DIV:div|lpm_divide:LPM_DIVIDE_component                                                                                                ; lpm_divide          ; work         ;
;          |lpm_divide_0uo:auto_generated|  ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|U_DIV:div|lpm_divide:LPM_DIVIDE_component|lpm_divide_0uo:auto_generated                                                                  ; lpm_divide_0uo      ; work         ;
;             |sign_div_unsign_j7h:divider| ; 272 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|U_DIV:div|lpm_divide:LPM_DIVIDE_component|lpm_divide_0uo:auto_generated|sign_div_unsign_j7h:divider                                      ; sign_div_unsign_j7h ; work         ;
;                |alt_u_div_she:divider|    ; 240 (240)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|U_DIV:div|lpm_divide:LPM_DIVIDE_component|lpm_divide_0uo:auto_generated|sign_div_unsign_j7h:divider|alt_u_div_she:divider                ; alt_u_div_she       ; work         ;
;    |my_UART:dut|                          ; 54 (54)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|my_UART:dut                                                                                                                              ; my_UART             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|altsyncram_85m1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|altsyncram_k2m1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; LPM_DIVIDE   ; 20.1    ; N/A          ; N/A          ; |UART|U_DIV:div           ; U_DIV.vhd       ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |UART|TX_FIFO:fifo_tx     ; TX_FIFO.vhd     ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |UART|UART_FIFO:fifo_uart ; UART_FIFO.vhd   ;
; Altera ; LPM_DIVIDE   ; 20.1    ; N/A          ; N/A          ; |UART|UnsignedDiv:udiv    ; UnsignedDiv.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART|div_state                                                                                                                     ;
+-------------------+------------------+-------------------+----------------+----------------+----------------+-------------------+-------------------+
; Name              ; div_state.DIVIDE ; div_state.WRITING ; div_state.UINT ; div_state.SINT ; div_state.CHAR ; div_state.READING ; div_state.WAITING ;
+-------------------+------------------+-------------------+----------------+----------------+----------------+-------------------+-------------------+
; div_state.WAITING ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0                 ; 0                 ;
; div_state.READING ; 0                ; 0                 ; 0              ; 0              ; 0              ; 1                 ; 1                 ;
; div_state.CHAR    ; 0                ; 0                 ; 0              ; 0              ; 1              ; 0                 ; 1                 ;
; div_state.SINT    ; 0                ; 0                 ; 0              ; 1              ; 0              ; 0                 ; 1                 ;
; div_state.UINT    ; 0                ; 0                 ; 1              ; 0              ; 0              ; 0                 ; 1                 ;
; div_state.WRITING ; 0                ; 1                 ; 0              ; 0              ; 0              ; 0                 ; 1                 ;
; div_state.DIVIDE  ; 1                ; 0                 ; 0              ; 0              ; 0              ; 0                 ; 1                 ;
+-------------------+------------------+-------------------+----------------+----------------+----------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART|state                                                                                         ;
+---------------+--------------+---------------+------------+------------+------------+---------------+---------------+
; Name          ; state.DIVIDE ; state.WRITING ; state.UINT ; state.SINT ; state.CHAR ; state.READING ; state.WAITING ;
+---------------+--------------+---------------+------------+------------+------------+---------------+---------------+
; state.WAITING ; 0            ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ;
; state.READING ; 0            ; 0             ; 0          ; 0          ; 0          ; 1             ; 1             ;
; state.CHAR    ; 0            ; 0             ; 0          ; 0          ; 1          ; 0             ; 1             ;
; state.SINT    ; 0            ; 0             ; 0          ; 1          ; 0          ; 0             ; 1             ;
; state.UINT    ; 0            ; 0             ; 1          ; 0          ; 0          ; 0             ; 1             ;
; state.WRITING ; 0            ; 1             ; 0          ; 0          ; 0          ; 0             ; 1             ;
; state.DIVIDE  ; 1            ; 0             ; 0          ; 0          ; 0          ; 0             ; 1             ;
+---------------+--------------+---------------+------------+------------+------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |UART|my_UART:dut|state_tx                      ;
+----------------+---------------+----------------+---------------+
; Name           ; state_tx.DATA ; state_tx.START ; state_tx.IDLE ;
+----------------+---------------+----------------+---------------+
; state_tx.IDLE  ; 0             ; 0              ; 0             ;
; state_tx.START ; 0             ; 1              ; 1             ;
; state_tx.DATA  ; 1             ; 0              ; 1             ;
+----------------+---------------+----------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |UART|my_UART:dut|state_rx                      ;
+----------------+---------------+----------------+---------------+
; Name           ; state_rx.DATA ; state_rx.START ; state_rx.IDLE ;
+----------------+---------------+----------------+---------------+
; state_rx.IDLE  ; 0             ; 0              ; 0             ;
; state_rx.START ; 0             ; 1              ; 1             ;
; state_rx.DATA  ; 1             ; 0              ; 1             ;
+----------------+---------------+----------------+---------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; my_UART:dut|sync_rx[3..15]             ; Lost fanout                            ;
; my_UART:dut|position_rx[3]             ; Lost fanout                            ;
; my_UART:dut|sync_rx[0..2]              ; Lost fanout                            ;
; my_UART:dut|position_rx[0..2]          ; Lost fanout                            ;
; my_UART:dut|state_rx.IDLE              ; Lost fanout                            ;
; my_UART:dut|state_rx.START             ; Lost fanout                            ;
; my_UART:dut|state_rx.DATA              ; Lost fanout                            ;
; div_state.DIVIDE                       ; Merged with div_state.CHAR             ;
; div_state.READING                      ; Merged with div_state.CHAR             ;
; div_state.WRITING                      ; Merged with div_state.CHAR             ;
; div_state.CHAR                         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 27 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+----------------------------+--------------------+------------------------------------------------------------------------------+
; Register name              ; Reason for Removal ; Registers Removed due to This Register                                       ;
+----------------------------+--------------------+------------------------------------------------------------------------------+
; my_UART:dut|position_rx[3] ; Lost Fanouts       ; my_UART:dut|sync_rx[2], my_UART:dut|sync_rx[1], my_UART:dut|position_rx[1],  ;
;                            ;                    ; my_UART:dut|position_rx[0], my_UART:dut|position_rx[2]                       ;
; my_UART:dut|sync_rx[15]    ; Lost Fanouts       ; my_UART:dut|sync_rx[0], my_UART:dut|state_rx.IDLE, my_UART:dut|state_rx.DATA ;
+----------------------------+--------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1225  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1167  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 143   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; my_UART:dut|tx                         ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UART|my_UART:dut|position_tx[2]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UART|my_UART:dut|position_rx[2]     ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |UART|numer[19]                      ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |UART|stk_ptr[4]                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |UART|my_UART:dut|sync_tx[8]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |UART|my_UART:dut|sync_rx[2]         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |UART|d_tx_temp[29]                  ;
; 9:1                ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |UART|d_tx_temp[11]                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |UART|my_UART:dut|next_state_tx.DATA ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |UART|my_UART:dut|next_state_rx.IDLE ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |UART|Selector1103                   ;
; 129:1              ; 8 bits    ; 688 LEs       ; 688 LEs              ; 0 LEs                  ; No         ; |UART|d_tx_out                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|altsyncram_k2m1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|altsyncram_85m1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_FIFO:fifo_uart|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; lpm_width               ; 36          ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                   ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                          ;
; CBXI_PARAMETER          ; scfifo_4921 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_FIFO:fifo_tx|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------+
; Parameter Name          ; Value       ; Type                                         ;
+-------------------------+-------------+----------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                               ;
; lpm_width               ; 8           ; Signed Integer                               ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                               ;
; LPM_WIDTHU              ; 11          ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                      ;
; USE_EAB                 ; ON          ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                      ;
; CBXI_PARAMETER          ; scfifo_rr11 ; Untyped                                      ;
+-------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_DIV:div|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                               ;
; LPM_WIDTHD             ; 5              ; Signed Integer                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_0uo ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UnsignedDiv:udiv|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                      ;
; LPM_WIDTHD             ; 5              ; Signed Integer                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_6cp ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                             ;
+----------------------------+---------------------------------------------+
; Name                       ; Value                                       ;
+----------------------------+---------------------------------------------+
; Number of entity instances ; 2                                           ;
; Entity Instance            ; UART_FIFO:fifo_uart|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                ;
;     -- lpm_width           ; 36                                          ;
;     -- LPM_NUMWORDS        ; 256                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                         ;
;     -- USE_EAB             ; ON                                          ;
; Entity Instance            ; TX_FIFO:fifo_tx|scfifo:scfifo_component     ;
;     -- FIFO Type           ; Single Clock                                ;
;     -- lpm_width           ; 8                                           ;
;     -- LPM_NUMWORDS        ; 2048                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                         ;
;     -- USE_EAB             ; ON                                          ;
+----------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UnsignedDiv:udiv"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; denom[4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer    ; Input  ; Info     ; Stuck at GND                                                                        ;
; remain   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "U_DIV:div"      ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; denom[4] ; Input ; Info     ; Stuck at GND ;
; denom[3] ; Input ; Info     ; Stuck at VCC ;
; denom[2] ; Input ; Info     ; Stuck at GND ;
; denom[1] ; Input ; Info     ; Stuck at VCC ;
; denom[0] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_UART:dut"                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_div[15..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[8..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_div[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rx_flag         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_rx         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_ff         ; 1225                        ;
;     CLR               ; 1048                        ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 88                          ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA SCLR          ; 16                          ;
;     SCLR              ; 1                           ;
;     plain             ; 33                          ;
; cycloneiii_lcell_comb ; 4080                        ;
;     arith             ; 226                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 98                          ;
;     normal            ; 3854                        ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 311                         ;
;         3 data inputs ; 688                         ;
;         4 data inputs ; 2820                        ;
; cycloneiii_ram_block  ; 43                          ;
;                       ;                             ;
; Max LUT depth         ; 65.90                       ;
; Average LUT depth     ; 21.27                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Mar 21 18:48:50 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file my_uart.vhd
    Info (12022): Found design unit 1: my_UART-behavioral File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/my_UART.vhd Line: 22
    Info (12023): Found entity 1: my_UART File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/my_UART.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: UART-behavioral File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 22
    Info (12023): Found entity 1: UART File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file my_uart_tb.vhd
    Info (12022): Found design unit 1: my_UART_TB-behavioral File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/my_UART_TB.vhd Line: 8
    Info (12023): Found entity 1: my_UART_TB File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/my_UART_TB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart_tb.vhd
    Info (12022): Found design unit 1: UART_TB-behavioral File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART_TB.vhd Line: 8
    Info (12023): Found entity 1: UART_TB File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART_TB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart_fifo.vhd
    Info (12022): Found design unit 1: uart_fifo-SYN File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART_FIFO.vhd Line: 58
    Info (12023): Found entity 1: UART_FIFO File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART_FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file tx_fifo.vhd
    Info (12022): Found design unit 1: tx_fifo-SYN File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/TX_FIFO.vhd Line: 57
    Info (12023): Found entity 1: TX_FIFO File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/TX_FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file u_div.vhd
    Info (12022): Found design unit 1: u_div-SYN File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/U_DIV.vhd Line: 54
    Info (12023): Found entity 1: U_DIV File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/U_DIV.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file unsigneddiv.vhd
    Info (12022): Found design unit 1: unsigneddiv-SYN File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UnsignedDiv.vhd Line: 54
    Info (12023): Found entity 1: UnsignedDiv File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UnsignedDiv.vhd Line: 43
Info (12127): Elaborating entity "UART" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at UART.vhd(27): object "RX_flag" assigned a value but never read File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at UART.vhd(29): object "data_rx" assigned a value but never read File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at UART.vhd(40): object "u_remain" assigned a value but never read File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 40
Warning (10873): Using initial value X (don't care) for net "u_numer" at UART.vhd(42) File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 42
Info (12128): Elaborating entity "UART_FIFO" for hierarchy "UART_FIFO:fifo_uart" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 127
Info (12128): Elaborating entity "scfifo" for hierarchy "UART_FIFO:fifo_uart|scfifo:scfifo_component" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART_FIFO.vhd Line: 96
Info (12130): Elaborated megafunction instantiation "UART_FIFO:fifo_uart|scfifo:scfifo_component" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART_FIFO.vhd Line: 96
Info (12133): Instantiated megafunction "UART_FIFO:fifo_uart|scfifo:scfifo_component" with the following parameter: File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART_FIFO.vhd Line: 96
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "36"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_4921.tdf
    Info (12023): Found entity 1: scfifo_4921 File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/scfifo_4921.tdf Line: 25
Info (12128): Elaborating entity "scfifo_4921" for hierarchy "UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bf21.tdf
    Info (12023): Found entity 1: a_dpfifo_bf21 File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_bf21.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bf21" for hierarchy "UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/scfifo_4921.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf
    Info (12023): Found entity 1: a_fefifo_18e File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_fefifo_18e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_18e" for hierarchy "UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|a_fefifo_18e:fifo_state" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_bf21.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_537.tdf
    Info (12023): Found entity 1: cntr_537 File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/cntr_537.tdf Line: 26
Info (12128): Elaborating entity "cntr_537" for hierarchy "UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|a_fefifo_18e:fifo_state|cntr_537:count_usedw" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_fefifo_18e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k2m1.tdf
    Info (12023): Found entity 1: altsyncram_k2m1 File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/altsyncram_k2m1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k2m1" for hierarchy "UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|altsyncram_k2m1:FIFOram" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_bf21.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf
    Info (12023): Found entity 1: cntr_p2b File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/cntr_p2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_p2b" for hierarchy "UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|cntr_p2b:rd_ptr_count" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_bf21.tdf Line: 44
Info (12128): Elaborating entity "TX_FIFO" for hierarchy "TX_FIFO:fifo_tx" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 140
Info (12128): Elaborating entity "scfifo" for hierarchy "TX_FIFO:fifo_tx|scfifo:scfifo_component" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/TX_FIFO.vhd Line: 92
Info (12130): Elaborated megafunction instantiation "TX_FIFO:fifo_tx|scfifo:scfifo_component" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/TX_FIFO.vhd Line: 92
Info (12133): Instantiated megafunction "TX_FIFO:fifo_tx|scfifo:scfifo_component" with the following parameter: File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/TX_FIFO.vhd Line: 92
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rr11.tdf
    Info (12023): Found entity 1: scfifo_rr11 File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/scfifo_rr11.tdf Line: 25
Info (12128): Elaborating entity "scfifo_rr11" for hierarchy "TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2221.tdf
    Info (12023): Found entity 1: a_dpfifo_2221 File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_2221.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_2221" for hierarchy "TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/scfifo_rr11.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf
    Info (12023): Found entity 1: a_fefifo_sae File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_fefifo_sae.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_sae" for hierarchy "TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|a_fefifo_sae:fifo_state" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_2221.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f47.tdf
    Info (12023): Found entity 1: cntr_f47 File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/cntr_f47.tdf Line: 26
Info (12128): Elaborating entity "cntr_f47" for hierarchy "TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|a_fefifo_sae:fifo_state|cntr_f47:count_usedw" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_fefifo_sae.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_85m1.tdf
    Info (12023): Found entity 1: altsyncram_85m1 File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/altsyncram_85m1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_85m1" for hierarchy "TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|altsyncram_85m1:FIFOram" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_2221.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_34b.tdf
    Info (12023): Found entity 1: cntr_34b File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/cntr_34b.tdf Line: 26
Info (12128): Elaborating entity "cntr_34b" for hierarchy "TX_FIFO:fifo_tx|scfifo:scfifo_component|scfifo_rr11:auto_generated|a_dpfifo_2221:dpfifo|cntr_34b:rd_ptr_count" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/a_dpfifo_2221.tdf Line: 43
Info (12128): Elaborating entity "my_UART" for hierarchy "my_UART:dut" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 152
Warning (10036): Verilog HDL or VHDL warning at my_UART.vhd(38): object "sample_rx" assigned a value but never read File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/my_UART.vhd Line: 38
Info (12128): Elaborating entity "U_DIV" for hierarchy "U_DIV:div" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 167
Info (12128): Elaborating entity "lpm_divide" for hierarchy "U_DIV:div|lpm_divide:LPM_DIVIDE_component" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/U_DIV.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "U_DIV:div|lpm_divide:LPM_DIVIDE_component" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/U_DIV.vhd Line: 82
Info (12133): Instantiated megafunction "U_DIV:div|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/U_DIV.vhd Line: 82
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "5"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0uo.tdf
    Info (12023): Found entity 1: lpm_divide_0uo File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/lpm_divide_0uo.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_0uo" for hierarchy "U_DIV:div|lpm_divide:LPM_DIVIDE_component|lpm_divide_0uo:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_j7h.tdf
    Info (12023): Found entity 1: sign_div_unsign_j7h File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/sign_div_unsign_j7h.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_j7h" for hierarchy "U_DIV:div|lpm_divide:LPM_DIVIDE_component|lpm_divide_0uo:auto_generated|sign_div_unsign_j7h:divider" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/lpm_divide_0uo.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/alt_u_div_she.tdf Line: 27
Info (12128): Elaborating entity "alt_u_div_she" for hierarchy "U_DIV:div|lpm_divide:LPM_DIVIDE_component|lpm_divide_0uo:auto_generated|sign_div_unsign_j7h:divider|alt_u_div_she:divider" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/sign_div_unsign_j7h.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/add_sub_t3c.tdf Line: 23
Info (12128): Elaborating entity "add_sub_t3c" for hierarchy "U_DIV:div|lpm_divide:LPM_DIVIDE_component|lpm_divide_0uo:auto_generated|sign_div_unsign_j7h:divider|alt_u_div_she:divider|add_sub_t3c:add_sub_0" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/alt_u_div_she.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/add_sub_u3c.tdf Line: 23
Info (12128): Elaborating entity "add_sub_u3c" for hierarchy "U_DIV:div|lpm_divide:LPM_DIVIDE_component|lpm_divide_0uo:auto_generated|sign_div_unsign_j7h:divider|alt_u_div_she:divider|add_sub_u3c:add_sub_1" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/alt_u_div_she.tdf Line: 36
Info (12128): Elaborating entity "UnsignedDiv" for hierarchy "UnsignedDiv:udiv" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 176
Info (12128): Elaborating entity "lpm_divide" for hierarchy "UnsignedDiv:udiv|lpm_divide:LPM_DIVIDE_component" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UnsignedDiv.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "UnsignedDiv:udiv|lpm_divide:LPM_DIVIDE_component" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UnsignedDiv.vhd Line: 82
Info (12133): Instantiated megafunction "UnsignedDiv:udiv|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UnsignedDiv.vhd Line: 82
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "5"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6cp.tdf
    Info (12023): Found entity 1: lpm_divide_6cp File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/lpm_divide_6cp.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_6cp" for hierarchy "UnsignedDiv:udiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_6cp:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/sign_div_unsign_plh.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_plh" for hierarchy "UnsignedDiv:udiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_6cp:auto_generated|sign_div_unsign_plh:divider" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/lpm_divide_6cp.tdf Line: 33
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|altsyncram_k2m1:FIFOram|q_b[34]" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/altsyncram_k2m1.tdf Line: 1060
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|altsyncram_k2m1:FIFOram|q_b[34]" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/db/altsyncram_k2m1.tdf Line: 1060
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "d_tx[34]" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 13
    Warning (15610): No output dependent on input pin "RX" File: G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/UART/UART.vhd Line: 11
Info (21057): Implemented 4166 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 4080 logic cells
    Info (21064): Implemented 43 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Mon Mar 21 18:49:22 2022
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:37


