#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d791570a70 .scope module, "mac_testbench" "mac_testbench" 2 11;
 .timescale -9 -12;
v000001d7915e5270_0 .var "A", 3 0;
v000001d7915e4b90_0 .var "B", 3 0;
v000001d7915e4c30_0 .var "clk", 0 0;
v000001d7915e5810_0 .net "done", 0 0, v000001d7915e37c0_0;  1 drivers
v000001d7915e47d0_0 .var "go", 0 0;
v000001d7915e5310_0 .var/i "i", 31 0;
v000001d7915e4870_0 .net "out", 11 0, v000001d7915e3ae0_0;  1 drivers
v000001d7915e53b0_0 .var "rst", 0 0;
S_000001d791589dd0 .scope module, "mac_topmodule_inst1" "mac_topmodule" 2 23, 3 12 0, S_000001d791570a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "go";
    .port_info 5 /OUTPUT 12 "out";
    .port_info 6 /OUTPUT 1 "done";
v000001d7915e3e00_0 .net "A", 3 0, v000001d7915e5270_0;  1 drivers
v000001d7915e30e0_0 .net "B", 3 0, v000001d7915e4b90_0;  1 drivers
v000001d7915e3220_0 .net "clk", 0 0, v000001d7915e4c30_0;  1 drivers
v000001d7915e39a0_0 .net "cmp", 0 0, v000001d7915e3cc0_0;  1 drivers
v000001d7915e3360_0 .net "count_enable", 0 0, v000001d79158a1a0_0;  1 drivers
v000001d7915e32c0_0 .net "done", 0 0, v000001d7915e37c0_0;  alias, 1 drivers
v000001d7915e34a0_0 .net "go", 0 0, v000001d7915e47d0_0;  1 drivers
v000001d7915e3680_0 .net "load_a", 0 0, v000001d7915903e0_0;  1 drivers
v000001d7915e5090_0 .net "load_acc", 0 0, v000001d791590480_0;  1 drivers
v000001d7915e5770_0 .net "load_b", 0 0, v000001d791590520_0;  1 drivers
v000001d7915e51d0_0 .net "load_m", 0 0, v000001d791526ad0_0;  1 drivers
v000001d7915e5a90_0 .net "load_out", 0 0, v000001d791526b70_0;  1 drivers
v000001d7915e4af0_0 .net "out", 11 0, v000001d7915e3ae0_0;  alias, 1 drivers
v000001d7915e4eb0_0 .net "rst", 0 0, v000001d7915e53b0_0;  1 drivers
S_000001d791589f60 .scope module, "controlpath_inst1" "mac_controlpath" 3 48, 4 10 0, S_000001d791589dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "go";
    .port_info 3 /INPUT 1 "cmp";
    .port_info 4 /OUTPUT 1 "load_a";
    .port_info 5 /OUTPUT 1 "load_b";
    .port_info 6 /OUTPUT 1 "load_m";
    .port_info 7 /OUTPUT 1 "load_acc";
    .port_info 8 /OUTPUT 1 "load_out";
    .port_info 9 /OUTPUT 1 "count_enable";
P_000001d791590170 .param/l "S0" 0 4 24, C4<000>;
P_000001d7915901a8 .param/l "S1" 0 4 25, C4<001>;
P_000001d7915901e0 .param/l "S2" 0 4 26, C4<010>;
P_000001d791590218 .param/l "S3" 0 4 27, C4<011>;
P_000001d791590250 .param/l "S4" 0 4 28, C4<100>;
P_000001d791590288 .param/l "S5" 0 4 29, C4<101>;
P_000001d7915902c0 .param/l "S6" 0 4 30, C4<110>;
P_000001d7915902f8 .param/l "S7" 0 4 31, C4<111>;
v000001d791570c00_0 .net "clk", 0 0, v000001d7915e4c30_0;  alias, 1 drivers
v000001d791527390_0 .net "cmp", 0 0, v000001d7915e3cc0_0;  alias, 1 drivers
v000001d79158a1a0_0 .var "count_enable", 0 0;
v000001d791590340_0 .net "go", 0 0, v000001d7915e47d0_0;  alias, 1 drivers
v000001d7915903e0_0 .var "load_a", 0 0;
v000001d791590480_0 .var "load_acc", 0 0;
v000001d791590520_0 .var "load_b", 0 0;
v000001d791526ad0_0 .var "load_m", 0 0;
v000001d791526b70_0 .var "load_out", 0 0;
v000001d791526c10_0 .var "next_state", 2 0;
v000001d791526cb0_0 .var "present_state", 2 0;
v000001d791526d50_0 .net "rst", 0 0, v000001d7915e53b0_0;  alias, 1 drivers
E_000001d791568820 .event anyedge, v000001d791526cb0_0, v000001d791590340_0;
E_000001d791568f60 .event posedge, v000001d791570c00_0, v000001d791526d50_0;
S_000001d791526df0 .scope module, "datapath_inst1" "mac_datapath" 3 32, 5 11 0, S_000001d791589dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "load_a";
    .port_info 5 /INPUT 1 "load_b";
    .port_info 6 /INPUT 1 "load_m";
    .port_info 7 /INPUT 1 "load_acc";
    .port_info 8 /INPUT 1 "load_out";
    .port_info 9 /INPUT 1 "count_enable";
    .port_info 10 /OUTPUT 12 "out";
    .port_info 11 /OUTPUT 1 "cmp";
    .port_info 12 /OUTPUT 1 "done";
v000001d7915e3fe0_0 .net "A", 3 0, v000001d7915e5270_0;  alias, 1 drivers
v000001d7915e3180_0 .net "B", 3 0, v000001d7915e4b90_0;  alias, 1 drivers
v000001d7915e3c20_0 .var "Racc", 11 0;
v000001d7915e3540_0 .net "clk", 0 0, v000001d7915e4c30_0;  alias, 1 drivers
v000001d7915e3cc0_0 .var "cmp", 0 0;
v000001d7915e3720_0 .net "count_enable", 0 0, v000001d79158a1a0_0;  alias, 1 drivers
v000001d7915e3d60_0 .var "count_out", 3 0;
v000001d7915e37c0_0 .var "done", 0 0;
v000001d7915e35e0_0 .net "load_a", 0 0, v000001d7915903e0_0;  alias, 1 drivers
v000001d7915e3f40_0 .net "load_acc", 0 0, v000001d791590480_0;  alias, 1 drivers
v000001d7915e3a40_0 .net "load_b", 0 0, v000001d791590520_0;  alias, 1 drivers
v000001d7915e3b80_0 .net "load_m", 0 0, v000001d791526ad0_0;  alias, 1 drivers
v000001d7915e3900_0 .net "load_out", 0 0, v000001d791526b70_0;  alias, 1 drivers
v000001d7915e3ae0_0 .var "out", 11 0;
v000001d7915e3400_0 .net "rst", 0 0, v000001d7915e53b0_0;  alias, 1 drivers
v000001d7915e3860_0 .var "temp_min", 7 0;
v000001d7915e3ea0_0 .var "temp_mout", 7 0;
E_000001d791569220 .event posedge, v000001d791570c00_0;
    .scope S_000001d791526df0;
T_0 ;
    %wait E_000001d791568f60;
    %load/vec4 v000001d7915e3400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001d7915e3c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7915e37c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001d7915e3ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d7915e3d60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d7915e3900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001d7915e3c20_0;
    %assign/vec4 v000001d7915e3ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7915e37c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d7915e35e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d7915e3a40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001d7915e3fe0_0;
    %pad/u 8;
    %load/vec4 v000001d7915e3180_0;
    %pad/u 8;
    %mul;
    %assign/vec4 v000001d7915e3860_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001d7915e3b80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v000001d7915e3860_0;
    %assign/vec4 v000001d7915e3ea0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001d7915e3f40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000001d7915e3c20_0;
    %load/vec4 v000001d7915e3ea0_0;
    %pad/u 12;
    %add;
    %assign/vec4 v000001d7915e3c20_0, 0;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d791526df0;
T_1 ;
    %wait E_000001d791569220;
    %load/vec4 v000001d7915e3720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d7915e3d60_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001d7915e3d60_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d7915e3d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7915e3cc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d7915e3d60_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7915e3cc0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d791589f60;
T_2 ;
    %wait E_000001d791568f60;
    %load/vec4 v000001d791526d50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d791526cb0_0, 0, 3;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d791526c10_0;
    %store/vec4 v000001d791526cb0_0, 0, 3;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d791589f60;
T_3 ;
    %wait E_000001d791568820;
    %load/vec4 v000001d791590340_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d791526cb0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7915903e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d79158a1a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d791526c10_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d791526cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d791526c10_0, 0, 3;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7915903e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d791590520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d79158a1a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d791526c10_0, 0, 3;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7915903e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d79158a1a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d791526c10_0, 0, 3;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7915903e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d791526ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d79158a1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526b70_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d791526c10_0, 0, 3;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7915903e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d79158a1a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d791526c10_0, 0, 3;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7915903e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d791590480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d79158a1a0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d791526c10_0, 0, 3;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7915903e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791590480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d791526b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d79158a1a0_0, 0, 1;
    %load/vec4 v000001d791527390_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v000001d791526c10_0, 0, 3;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d791526b70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d791526c10_0, 0, 3;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d791570a70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7915e4c30_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d7915e4c30_0;
    %inv;
    %store/vec4 v000001d7915e4c30_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001d791570a70;
T_5 ;
    %vpi_call 2 46 "$dumpfile", "mac_testbench.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7915e53b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7915e53b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7915e47d0_0, 0, 1;
    %delay 7000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7915e47d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7915e5310_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d7915e5310_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %vpi_func 2 55 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %store/vec4 v000001d7915e5270_0, 0, 4;
    %vpi_func 2 56 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %store/vec4 v000001d7915e4b90_0, 0, 4;
    %delay 25000, 0;
    %load/vec4 v000001d7915e5310_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7915e5310_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 1000000, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "mac_testbench.v";
    "./mac_topmodule.v";
    "./mac_controlpath.v";
    "./mac_datapath.v";
