// Seed: 4048435896
module module_0;
  assign id_1 = 1 > id_1#(
      .id_1(""),
      .id_1(""),
      .id_1(1)
  );
  always @(posedge id_1 or negedge id_1 * 1) begin
    while (id_1 <= id_1) id_1 <= id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  module_0();
  assign id_7 = 1;
  wire id_8;
endmodule
