FIRRTL version 1.1.0
circuit IPECStoreUnit :
  module Queue_1671200668 :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { last : UInt<1>, bits : UInt<32>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { last : UInt<1>, bits : UInt<32>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 272:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
      data-type => { last : UInt<1>, bits : UInt<32>}
      depth => 2
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    ram.io_deq_bits_MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.data is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.mask is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 277:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 278:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 278:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 279:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
      ram.MPORT.addr <= enq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.mask.last <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.mask.bits <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.data <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      ram.MPORT.mask.last <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      ram.MPORT.mask.bits <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 290:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 293:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 293:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 294:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 296:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 299:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 302:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 302:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    io.deq.bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 310:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 329:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 329:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 329:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 329:14]

  module Queue_1873815070 :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<64>, numBeats : UInt<9>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<64>, numBeats : UInt<9>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 272:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
      data-type => { address : UInt<64>, numBeats : UInt<9>}
      depth => 9
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    ram.io_deq_bits_MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.data is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.mask is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 277:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 278:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 278:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 279:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
      ram.MPORT.addr <= enq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.mask.address <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.mask.numBeats <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.data <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      ram.MPORT.mask.address <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      ram.MPORT.mask.numBeats <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      node wrap = eq(enq_ptr_value, UInt<4>("h8")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when wrap : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 87:28]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 290:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("h8")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when wrap_1 : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 87:28]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 293:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 293:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 294:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 296:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 299:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 302:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 302:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    io.deq.bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 310:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node _io_count_T = mux(maybe_full, UInt<4>("h9"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 333:10]
    node _io_count_T_1 = gt(deq_ptr_value, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 334:25]
    node _io_count_T_2 = add(UInt<4>("h9"), ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 334:57]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[src/main/scala/chisel3/util/Decoupled.scala 334:57]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 334:10]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 331:20]
    io.count <= _io_count_T_5 @[src/main/scala/chisel3/util/Decoupled.scala 331:14]

  module Queue_666678445 :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<6>} @[src/main/scala/chisel3/util/Decoupled.scala 272:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
      data-type => UInt<32>
      depth => 32
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    ram.io_deq_bits_MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.data is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.mask is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 277:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 278:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 278:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 279:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
      ram.MPORT.addr <= enq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.mask <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.data <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      ram.MPORT.mask <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 290:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 293:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 293:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 294:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 296:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 299:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 302:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 302:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    io.deq.bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 310:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 329:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 329:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 329:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 329:14]

  module Queue_178737851 :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 272:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
      data-type => UInt<8>
      depth => 8
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    ram.io_deq_bits_MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.data is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.mask is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 277:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 278:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 278:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 279:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
      ram.MPORT.addr <= enq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.mask <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.data <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      ram.MPORT.mask <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 290:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 293:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 293:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 294:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 296:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 299:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 302:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 302:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    io.deq.bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 310:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 329:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 329:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 329:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 329:14]

  module AXIWriteUnit :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip writeAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<64>, numBeats : UInt<9>}}, flip writeData : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, strb : UInt<4>}}, transferComplete : UInt<1>, axi4master : { aw : { valid : UInt<1>, flip ready : UInt<1>, id : UInt<1>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}, w : { valid : UInt<1>, flip ready : UInt<1>, data : UInt<32>, strb : UInt<4>, last : UInt<1>}, flip b : { valid : UInt<1>, flip ready : UInt<1>, id : UInt<1>, resp : UInt<2>}}} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 43:14]

    reg aState : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 54:23]
    reg addrBuf : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 55:24]
    reg aValidBuf : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 56:26]
    reg lenBuf : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 57:23]
    reg burstBuf : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 58:25]
    wire counterQIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 60:25]
    inst counterQOut_Queue_178737851 of Queue_178737851 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 41:21]
    counterQOut_Queue_178737851.clock <= clock
    counterQOut_Queue_178737851.reset <= reset
    counterQOut_Queue_178737851.io.enq.valid <= counterQIn.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 43:22]
    counterQOut_Queue_178737851.io.enq.bits <= counterQIn.bits @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    counterQIn.ready <= counterQOut_Queue_178737851.io.enq.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 45:17]
    counterQIn.valid <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 73:20]
    counterQIn.bits is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    counterQIn.bits <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 63:19]
    counterQOut_Queue_178737851.io.deq.ready <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 89:20]
    wire startNewRequest : UInt<1> @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 66:29]
    startNewRequest <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 67:19]
    reg numOutstanding : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 68:31]
    io.axi4master.aw.valid <= aValidBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 75:24]
    io.axi4master.aw.addr <= addrBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 76:23]
    io.axi4master.aw.id <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 77:21]
    io.axi4master.aw.len <= lenBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 78:22]
    io.axi4master.aw.size <= UInt<2>("h2") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 79:23]
    io.axi4master.aw.burst <= burstBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 80:24]
    io.axi4master.aw.prot <= UInt<2>("h2") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 81:23]
    io.axi4master.aw.qos <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 82:22]
    io.axi4master.aw.cache <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 83:24]
    io.axi4master.aw.lock <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 84:23]
    io.axi4master.aw.region <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 85:25]
    io.writeAddress.ready <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 89:20]
    node _T = eq(aState, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 90:15]
    when _T : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 90:25]
      node _T_1 = and(io.writeAddress.valid, counterQIn.ready) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 91:32]
      when _T_1 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 91:52]
        aValidBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 92:17]
        io.writeAddress.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
        addrBuf <= io.writeAddress.bits.address @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 99:15]
        node _lenBuf_T = sub(io.writeAddress.bits.numBeats, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 100:46]
        node _lenBuf_T_1 = tail(_lenBuf_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 100:46]
        lenBuf <= _lenBuf_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 100:15]
        node _burstBuf_T = gt(io.writeAddress.bits.numBeats, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 101:50]
        node _burstBuf_T_1 = mux(_burstBuf_T, UInt<2>("h1"), UInt<2>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 101:22]
        burstBuf <= _burstBuf_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 101:16]
        counterQIn.valid <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 64:20]
        counterQIn.bits <= io.writeAddress.bits.numBeats @[src/main/scala/chisel3/util/Decoupled.scala 65:19]
        aState <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 104:14]
        startNewRequest <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 105:23]
      else :
        startNewRequest <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 108:23]
    else :
      node _T_2 = eq(aState, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 110:21]
      when _T_2 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 110:32]
        when io.axi4master.aw.ready : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 111:31]
          aValidBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 112:17]
          addrBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 113:15]
          lenBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 114:15]
          aState <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 115:14]
        startNewRequest <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 117:21]
    reg dState : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 124:23]
    reg dataBuf : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 125:24]
    reg strbBuf : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 126:24]
    reg dValidBuf : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 127:26]
    reg dLastBuf : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 128:25]
    io.axi4master.w.valid <= dValidBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 135:21]
    io.axi4master.w.data <= dataBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 136:20]
    io.axi4master.w.strb <= strbBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 137:20]
    io.axi4master.w.last <= dLastBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 138:20]
    io.writeData.ready <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 89:20]
    reg beatCounter : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 143:28]
    node _T_3 = eq(dState, UInt<2>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 145:15]
    when _T_3 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 145:25]
      node _T_4 = and(io.writeData.valid, counterQOut_Queue_178737851.io.deq.valid) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 146:29]
      when _T_4 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 146:50]
        dValidBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 148:17]
        io.writeData.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
        dataBuf <= io.writeData.bits.data @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 150:15]
        strbBuf <= io.writeData.bits.strb @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 151:15]
        counterQOut_Queue_178737851.io.deq.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
        node _newCounter_T = sub(counterQOut_Queue_178737851.io.deq.bits, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 152:42]
        node newCounter = tail(_newCounter_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 152:42]
        beatCounter <= newCounter @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 153:19]
        node _T_5 = eq(newCounter, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 154:23]
        when _T_5 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 154:31]
          dState <= UInt<2>("h2") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 155:16]
          dLastBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 156:18]
        else :
          dState <= UInt<2>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 158:17]
          dLastBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 159:18]
    else :
      node _T_6 = eq(dState, UInt<2>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 163:20]
      when _T_6 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 163:31]
        when io.axi4master.w.ready : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 164:28]
          when io.writeData.valid : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 166:31]
            dValidBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 167:19]
            io.writeData.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
            dataBuf <= io.writeData.bits.data @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 169:17]
            strbBuf <= io.writeData.bits.strb @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 170:17]
            node _beatCounter_T = sub(beatCounter, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 171:36]
            node _beatCounter_T_1 = tail(_beatCounter_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 171:36]
            beatCounter <= _beatCounter_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 171:21]
            node _newCounter_T_1 = sub(beatCounter, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 172:38]
            node newCounter_1 = tail(_newCounter_T_1, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 172:38]
            node _T_7 = eq(newCounter_1, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 173:25]
            when _T_7 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 173:33]
              dLastBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 177:20]
              dState <= UInt<2>("h2") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 178:20]
            else :
              dLastBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 181:20]
              dState <= UInt<2>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 182:20]
          else :
            dValidBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 186:19]
            dataBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 187:17]
            strbBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 188:17]
            dLastBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 189:18]
            dState <= UInt<2>("h3") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 190:16]
      else :
        node _T_8 = eq(dState, UInt<2>("h3")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 194:20]
        when _T_8 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 194:33]
          when io.writeData.valid : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 195:29]
            dValidBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 196:17]
            io.writeData.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
            dataBuf <= io.writeData.bits.data @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 198:15]
            strbBuf <= io.writeData.bits.strb @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 199:15]
            node _beatCounter_T_2 = sub(beatCounter, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 200:34]
            node _beatCounter_T_3 = tail(_beatCounter_T_2, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 200:34]
            beatCounter <= _beatCounter_T_3 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 200:19]
            node _newCounter_T_2 = sub(beatCounter, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 201:36]
            node newCounter_2 = tail(_newCounter_T_2, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 201:36]
            node _T_9 = eq(newCounter_2, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 202:23]
            when _T_9 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 202:31]
              dLastBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 206:18]
              dState <= UInt<2>("h2") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 207:18]
            else :
              dLastBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 210:18]
              dState <= UInt<2>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 211:18]
        else :
          node _T_10 = eq(dState, UInt<2>("h2")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 215:20]
          when _T_10 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 215:30]
            when io.axi4master.w.ready : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 216:28]
              dValidBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 217:17]
              dataBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 218:15]
              strbBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 219:15]
              dLastBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 220:16]
              dState <= UInt<2>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 221:14]
    io.axi4master.b.ready <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 229:25]
    when startNewRequest : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 232:24]
      when io.axi4master.b.valid : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 233:32]
        numOutstanding <= numOutstanding @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 235:22]
      else :
        node _numOutstanding_T = add(numOutstanding, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 239:40]
        node _numOutstanding_T_1 = tail(_numOutstanding_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 239:40]
        numOutstanding <= _numOutstanding_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 239:22]
    else :
      when io.axi4master.b.valid : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 242:35]
        node _numOutstanding_T_2 = sub(numOutstanding, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 244:38]
        node _numOutstanding_T_3 = tail(_numOutstanding_T_2, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 244:38]
        numOutstanding <= _numOutstanding_T_3 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 244:20]
    io.transferComplete <= io.axi4master.b.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 247:23]

  module Queue_1736227182 :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, strb : UInt<4>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, strb : UInt<4>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 272:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
      data-type => { data : UInt<32>, strb : UInt<4>}
      depth => 2
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    ram.io_deq_bits_MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.addr is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.clk is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.en <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.data is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    ram.MPORT.mask is invalid @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 277:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 278:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 278:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 279:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
      ram.MPORT.addr <= enq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.mask.data <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.mask.strb <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      ram.MPORT.data <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      ram.MPORT.mask.data <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      ram.MPORT.mask.strb <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 290:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 293:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 293:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 294:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 296:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 299:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 302:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 302:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    io.deq.bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 310:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 329:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 329:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 329:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 329:14]

  module IPECStoreUnit :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip start : UInt<1>, flip baseAddress : UInt<64>, flip numTransfers : UInt<32>, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : { last : UInt<1>, bits : UInt<32>}}, axi4master : { aw : { valid : UInt<1>, flip ready : UInt<1>, id : UInt<1>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}, w : { valid : UInt<1>, flip ready : UInt<1>, data : UInt<32>, strb : UInt<4>, last : UInt<1>}, flip b : { valid : UInt<1>, flip ready : UInt<1>, id : UInt<1>, resp : UInt<2>}}, done : UInt<1>} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 44:14]

    inst inDataQ_Queue_1671200668 of Queue_1671200668 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 41:21]
    inDataQ_Queue_1671200668.clock <= clock
    inDataQ_Queue_1671200668.reset <= reset
    inDataQ_Queue_1671200668.io.enq.valid <= io.data.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 43:22]
    inDataQ_Queue_1671200668.io.enq.bits.bits <= io.data.bits.bits @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    inDataQ_Queue_1671200668.io.enq.bits.last <= io.data.bits.last @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    io.data.ready <= inDataQ_Queue_1671200668.io.enq.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 45:17]
    inDataQ_Queue_1671200668.io.deq.ready <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 89:20]
    wire nextAddressWire : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<64>, numBeats : UInt<9>}} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 58:29]
    inst addrQ_Queue_1873815070 of Queue_1873815070 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 41:21]
    addrQ_Queue_1873815070.clock <= clock
    addrQ_Queue_1873815070.reset <= reset
    addrQ_Queue_1873815070.io.enq.valid <= nextAddressWire.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 43:22]
    addrQ_Queue_1873815070.io.enq.bits.numBeats <= nextAddressWire.bits.numBeats @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    addrQ_Queue_1873815070.io.enq.bits.address <= nextAddressWire.bits.address @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    nextAddressWire.ready <= addrQ_Queue_1873815070.io.enq.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 45:17]
    nextAddressWire.valid <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 73:20]
    nextAddressWire.bits.numBeats is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    nextAddressWire.bits.address is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    nextAddressWire.bits.address <= UInt<64>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 62:33]
    nextAddressWire.bits.numBeats <= UInt<8>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 63:33]
    wire nextDataWire : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 65:26]
    inst dataQ_Queue_666678445 of Queue_666678445 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 41:21]
    dataQ_Queue_666678445.clock <= clock
    dataQ_Queue_666678445.reset <= reset
    dataQ_Queue_666678445.io.enq.valid <= nextDataWire.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 43:22]
    dataQ_Queue_666678445.io.enq.bits <= nextDataWire.bits @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    nextDataWire.ready <= dataQ_Queue_666678445.io.enq.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 45:17]
    nextDataWire.valid <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 73:20]
    nextDataWire.bits is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    nextDataWire.bits <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 69:20]
    inst writeUnit of AXIWriteUnit @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 72:25]
    writeUnit.clock <= clock
    writeUnit.reset <= reset
    writeUnit.io.writeAddress <= addrQ_Queue_1873815070.io.deq @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 73:9]
    wire inW : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, strb : UInt<4>}} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 75:17]
    inst inQ_Queue_1736227182 of Queue_1736227182 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 41:21]
    inQ_Queue_1736227182.clock <= clock
    inQ_Queue_1736227182.reset <= reset
    inQ_Queue_1736227182.io.enq.valid <= inW.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 43:22]
    inQ_Queue_1736227182.io.enq.bits.strb <= inW.bits.strb @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    inQ_Queue_1736227182.io.enq.bits.data <= inW.bits.data @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    inW.ready <= inQ_Queue_1736227182.io.enq.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 45:17]
    inW.valid <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 73:20]
    inW.bits.strb is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    inW.bits.data is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    writeUnit.io.writeData <= inQ_Queue_1736227182.io.deq @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 78:7]
    dataQ_Queue_666678445.io.deq.ready <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 89:20]
    node _T = and(dataQ_Queue_666678445.io.deq.valid, inW.ready) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 81:20]
    when _T : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 81:34]
      wire x : { data : UInt<32>, strb : UInt<4>} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 82:17]
      dataQ_Queue_666678445.io.deq.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
      x.data <= dataQ_Queue_666678445.io.deq.bits @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 84:12]
      x.strb <= UInt<4>("hf") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 85:12]
      inW.valid <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 64:20]
      inW.bits <= x @[src/main/scala/chisel3/util/Decoupled.scala 65:19]
    writeUnit.io.axi4master.b <= io.axi4master.b @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.w.last <= writeUnit.io.axi4master.w.last @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.w.strb <= writeUnit.io.axi4master.w.strb @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.w.data <= writeUnit.io.axi4master.w.data @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    writeUnit.io.axi4master.w.ready <= io.axi4master.w.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.w.valid <= writeUnit.io.axi4master.w.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.region <= writeUnit.io.axi4master.aw.region @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.qos <= writeUnit.io.axi4master.aw.qos @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.prot <= writeUnit.io.axi4master.aw.prot @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.cache <= writeUnit.io.axi4master.aw.cache @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.lock <= writeUnit.io.axi4master.aw.lock @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.burst <= writeUnit.io.axi4master.aw.burst @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.size <= writeUnit.io.axi4master.aw.size @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.len <= writeUnit.io.axi4master.aw.len @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.addr <= writeUnit.io.axi4master.aw.addr @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.id <= writeUnit.io.axi4master.aw.id @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    writeUnit.io.axi4master.aw.ready <= io.axi4master.aw.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    io.axi4master.aw.valid <= writeUnit.io.axi4master.aw.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 90:17]
    reg nextAddress : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 92:28]
    reg numRemainingBeats : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 93:34]
    reg numTransfersIssued : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 94:35]
    reg numTransfersCompleted : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 95:38]
    reg numWordsBuffered : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 96:33]
    reg doneBuf : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 97:24]
    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 108:22]
    node _T_1 = eq(UInt<2>("h0"), state) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 109:16]
    when _T_1 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 109:16]
      when io.start : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 111:21]
        doneBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 112:17]
        numTransfersIssued <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 113:28]
        numTransfersCompleted <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 114:31]
        state <= UInt<2>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 115:15]
    else :
      node _T_2 = eq(UInt<2>("h1"), state) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 109:16]
      when _T_2 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 109:16]
        node _T_3 = eq(numRemainingBeats, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 119:30]
        when _T_3 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 119:38]
          state <= UInt<2>("h2") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 120:15]
      else :
        node _T_4 = eq(UInt<2>("h2"), state) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 109:16]
        when _T_4 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 109:16]
          node _T_5 = eq(numRemainingBeats, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 124:30]
          node _T_6 = eq(numTransfersIssued, numTransfersCompleted) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 124:60]
          node _T_7 = and(_T_5, _T_6) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 124:38]
          when _T_7 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 124:86]
            state <= UInt<2>("h3") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 125:15]
        else :
          node _T_8 = eq(UInt<2>("h3"), state) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 109:16]
          when _T_8 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 109:16]
            state <= UInt<2>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 129:13]
            doneBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 130:15]
    node _T_9 = eq(state, UInt<2>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 135:14]
    node _T_10 = and(_T_9, io.start) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 135:24]
    when _T_10 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 135:36]
      nextAddress <= io.baseAddress @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 136:17]
      numRemainingBeats <= io.numTransfers @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 137:23]
    wire numBeatsNextTransfer : UInt<32> @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 140:34]
    node _numBeatsNextTransfer_T = gt(numRemainingBeats, UInt<5>("h10")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 141:49]
    node _numBeatsNextTransfer_T_1 = mux(_numBeatsNextTransfer_T, UInt<5>("h10"), numRemainingBeats) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 141:30]
    numBeatsNextTransfer <= _numBeatsNextTransfer_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 141:24]
    node _T_11 = eq(state, UInt<2>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 143:14]
    when _T_11 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 143:27]
      node _T_12 = geq(numWordsBuffered, numBeatsNextTransfer) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 145:52]
      node _T_13 = and(nextAddressWire.ready, _T_12) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 145:32]
      node _T_14 = gt(numRemainingBeats, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 145:97]
      node _T_15 = and(_T_13, _T_14) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 145:76]
      when _T_15 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 145:103]
        wire request : { address : UInt<64>, numBeats : UInt<9>} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 146:25]
        request.address <= nextAddress @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 147:23]
        request.numBeats <= numBeatsNextTransfer @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 148:24]
        nextAddressWire.valid <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 64:20]
        nextAddressWire.bits <= request @[src/main/scala/chisel3/util/Decoupled.scala 65:19]
        node _nextAddress_T = mul(UInt<3>("h4"), numBeatsNextTransfer) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 151:52]
        node _nextAddress_T_1 = add(nextAddress, _nextAddress_T) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 151:34]
        node _nextAddress_T_2 = tail(_nextAddress_T_1, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 151:34]
        nextAddress <= _nextAddress_T_2 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 151:19]
        node _numRemainingBeats_T = sub(numRemainingBeats, numBeatsNextTransfer) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 153:46]
        node _numRemainingBeats_T_1 = tail(_numRemainingBeats_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 153:46]
        numRemainingBeats <= _numRemainingBeats_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 153:25]
        node _numTransfersIssued_T = add(numTransfersIssued, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 156:48]
        node _numTransfersIssued_T_1 = tail(_numTransfersIssued_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 156:48]
        numTransfersIssued <= _numTransfersIssued_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 156:26]
        node _T_16 = and(inDataQ_Queue_1671200668.io.deq.valid, nextDataWire.ready) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 157:26]
        when _T_16 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 157:48]
          node _numWordsBuffered_T = sub(numBeatsNextTransfer, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 159:70]
          node _numWordsBuffered_T_1 = tail(_numWordsBuffered_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 159:70]
          node _numWordsBuffered_T_2 = sub(numWordsBuffered, _numWordsBuffered_T_1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 159:46]
          node _numWordsBuffered_T_3 = tail(_numWordsBuffered_T_2, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 159:46]
          numWordsBuffered <= _numWordsBuffered_T_3 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 159:26]
        else :
          node _numWordsBuffered_T_4 = sub(numWordsBuffered, numBeatsNextTransfer) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 163:46]
          node _numWordsBuffered_T_5 = tail(_numWordsBuffered_T_4, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 163:46]
          numWordsBuffered <= _numWordsBuffered_T_5 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 163:26]
      else :
        node _T_17 = and(inDataQ_Queue_1671200668.io.deq.valid, nextDataWire.ready) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 167:26]
        when _T_17 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 167:48]
          node _numWordsBuffered_T_6 = add(numWordsBuffered, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 169:46]
          node _numWordsBuffered_T_7 = tail(_numWordsBuffered_T_6, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 169:46]
          numWordsBuffered <= _numWordsBuffered_T_7 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 169:26]
        else :
          numWordsBuffered <= numWordsBuffered @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 173:26]
    node _T_18 = eq(state, UInt<2>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 179:14]
    node _T_19 = and(_T_18, inDataQ_Queue_1671200668.io.deq.valid) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 179:27]
    node _T_20 = and(_T_19, nextDataWire.ready) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 179:44]
    when _T_20 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 179:66]
      inDataQ_Queue_1671200668.io.deq.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
      nextDataWire.valid <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 64:20]
      nextDataWire.bits <= inDataQ_Queue_1671200668.io.deq.bits.bits @[src/main/scala/chisel3/util/Decoupled.scala 65:19]
    when writeUnit.io.transferComplete : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 185:38]
      node _numTransfersCompleted_T = add(numTransfersCompleted, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 187:52]
      node _numTransfersCompleted_T_1 = tail(_numTransfersCompleted_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 187:52]
      numTransfersCompleted <= _numTransfersCompleted_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 187:27]
    io.done <= doneBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECStoreUnit.scala 190:11]
