

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:05:22 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.373 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 60.000 ns | 60.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 14 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 18, i32 26)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i144 %x_V_read to i9" [firmware/myproject.cpp:51]   --->   Operation 19 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [8/8] (3.55ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 20 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%sub_ln703_1 = sub i9 %p_Val2_7, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 21 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [8/8] (3.55ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 22 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_19 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 27, i32 35)" [firmware/myproject.cpp:51]   --->   Operation 23 'partselect' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [8/8] (3.55ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 24 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i144.i32.i32(i144 %x_V_read, i32 27, i32 34)" [firmware/myproject.cpp:53]   --->   Operation 25 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_5, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 26 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_19, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 27 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i10 %shl_ln1118_6 to i12" [firmware/myproject.cpp:53]   --->   Operation 28 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_10 = add i12 %sext_ln1192_5, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 29 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_29 = add i12 48, %add_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 30 'add' 'ret_V_29' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_29, i32 3, i32 11)" [firmware/myproject.cpp:53]   --->   Operation 31 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [8/8] (3.55ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 32 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i9 %p_Val2_7 to i12" [firmware/myproject.cpp:54]   --->   Operation 33 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln700_1 = mul i12 39, %sext_ln700_2" [firmware/myproject.cpp:54]   --->   Operation 34 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_19, i3 0)" [firmware/myproject.cpp:54]   --->   Operation 35 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i12 %mul_ln700_1, %rhs_V_4" [firmware/myproject.cpp:54]   --->   Operation 36 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_32, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 37 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i9 %p_Val2_7 to i10" [firmware/myproject.cpp:50]   --->   Operation 38 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %p_Val2_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 39 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.71ns)   --->   "%ret_V_21 = sub i10 %lhs_V_2, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 40 'sub' 'ret_V_21' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [8/8] (3.55ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 41 'call' 'call_ret_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.71ns)   --->   "%add_ln703 = add i9 %p_Val2_1, %p_Val2_s" [firmware/myproject.cpp:50]   --->   Operation 42 'add' 'add_ln703' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [8/8] (3.55ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 43 'call' 'call_ret_i30' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %p_Val2_s to i12" [firmware/myproject.cpp:50]   --->   Operation 44 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %shl_ln to i12" [firmware/myproject.cpp:50]   --->   Operation 46 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i12 0, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 47 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%r_V_29 = sub i12 %sub_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 48 'sub' 'r_V_29' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i9 %p_Val2_8 to i12" [firmware/myproject.cpp:50]   --->   Operation 49 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_8, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 50 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i11 %shl_ln1118_1 to i12" [firmware/myproject.cpp:50]   --->   Operation 51 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.73ns)   --->   "%r_V_30 = add i12 %sext_ln1118_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 52 'add' 'r_V_30' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i12 %r_V_30, %r_V_29" [firmware/myproject.cpp:50]   --->   Operation 53 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_22 = add i12 48, %add_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 54 'add' 'ret_V_22' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_22, i32 3, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i9 %p_Val2_7, %p_Val2_8" [firmware/myproject.cpp:50]   --->   Operation 56 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i9 2, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 57 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [8/8] (3.55ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 58 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [7/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 59 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [7/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 60 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.71ns)   --->   "%add_ln703_2 = add i9 -4, %p_Val2_8" [firmware/myproject.cpp:51]   --->   Operation 61 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [8/8] (3.55ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 62 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.73ns)   --->   "%r_V_34 = sub i12 %sext_ln1118_1, %sext_ln1118" [firmware/myproject.cpp:51]   --->   Operation 63 'sub' 'r_V_34' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %r_V_34, i32 3, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 64 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [8/8] (3.55ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 65 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [7/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 66 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [8/8] (3.55ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 67 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.71ns)   --->   "%add_ln703_3 = add i9 -1, %p_Val2_19" [firmware/myproject.cpp:51]   --->   Operation 68 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [8/8] (3.55ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 69 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i9 %p_Val2_19 to i10" [firmware/myproject.cpp:52]   --->   Operation 70 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%ret_V_26 = sub i10 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 71 'sub' 'ret_V_26' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i10 %ret_V_26 to i11" [firmware/myproject.cpp:52]   --->   Operation 72 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.72ns)   --->   "%ret_V_9 = add nsw i11 5, %lhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 73 'add' 'ret_V_9' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i11 %ret_V_9 to i12" [firmware/myproject.cpp:52]   --->   Operation 74 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_8, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 75 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1193 = mul i12 %sext_ln1118_7, %sext_ln1118_7" [firmware/myproject.cpp:52]   --->   Operation 76 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = sub i12 %lhs_V_4, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 77 'sub' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_27, i32 3, i32 11)" [firmware/myproject.cpp:52]   --->   Operation 78 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i9 %p_Val2_19 to i12" [firmware/myproject.cpp:54]   --->   Operation 79 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [7/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 80 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %p_Val2_7, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 81 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i13 %shl_ln1118_7 to i14" [firmware/myproject.cpp:53]   --->   Operation 82 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 83 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i10 %shl_ln1118_8 to i11" [firmware/myproject.cpp:53]   --->   Operation 84 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.72ns)   --->   "%add_ln1192_12 = add i11 280, %sext_ln1118_10" [firmware/myproject.cpp:53]   --->   Operation 85 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i11 %add_ln1192_12 to i14" [firmware/myproject.cpp:53]   --->   Operation 86 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%add_ln1192_2 = add i14 %sext_ln1118_9, %sext_ln1192_8" [firmware/myproject.cpp:53]   --->   Operation 87 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i9 %p_Val2_7 to i15" [firmware/myproject.cpp:53]   --->   Operation 88 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%sext_ln700_4 = sext i14 %add_ln1192_2 to i15" [firmware/myproject.cpp:53]   --->   Operation 89 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln700 = mul i15 %sext_ln700_3, %sext_ln700_4" [firmware/myproject.cpp:53]   --->   Operation 90 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %p_Val2_19, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 91 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = add i15 %mul_ln700, %rhs_V_3" [firmware/myproject.cpp:53]   --->   Operation 92 'add' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_30, i32 6, i32 14)" [firmware/myproject.cpp:53]   --->   Operation 93 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [8/8] (3.55ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 94 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 95 [1/1] (0.49ns) (grouped into DSP with root node ret_V_33)   --->   "%mul_ln1192_5 = mul i12 22, %sext_ln1192_4" [firmware/myproject.cpp:54]   --->   Operation 95 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_33 = add i12 8, %mul_ln1192_5" [firmware/myproject.cpp:54]   --->   Operation 96 'add' 'ret_V_33' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_33, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 97 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_19, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 98 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i11 %shl_ln1118_9 to i12" [firmware/myproject.cpp:54]   --->   Operation 99 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.73ns)   --->   "%r_V_39 = sub i12 %sext_ln1118_12, %sext_ln1192_4" [firmware/myproject.cpp:54]   --->   Operation 100 'sub' 'r_V_39' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_18 = add i12 %r_V_39, %r_V_34" [firmware/myproject.cpp:54]   --->   Operation 101 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_34 = add i12 24, %add_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 102 'add' 'ret_V_34' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_34, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 103 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 104 [7/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 104 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [7/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 105 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 106 [8/8] (3.55ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 106 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [7/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 107 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 108 [6/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 108 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 109 [6/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 109 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 110 [7/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 110 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 111 [7/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 111 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [6/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 112 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [7/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 113 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [7/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 114 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [8/8] (3.55ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 115 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 116 [6/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 116 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 117 [8/8] (3.55ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 117 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [7/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 118 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 119 [8/8] (3.55ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 119 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 120 [8/8] (3.55ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 120 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 121 [6/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 121 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [6/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 122 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [7/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 123 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [6/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 124 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [5/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 125 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [5/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 126 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [6/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 127 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [6/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 128 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [5/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 129 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [6/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 130 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [6/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [7/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 132 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 133 [5/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 133 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [7/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 134 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [6/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 135 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 136 [7/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 136 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 137 [7/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 137 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 138 [5/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 138 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [5/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 139 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [6/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 140 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [5/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 141 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [4/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 142 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [4/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 143 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [5/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 144 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [5/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 145 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [4/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 146 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [5/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 147 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [5/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 148 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [6/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 149 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 150 [4/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 150 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 151 [6/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 151 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 152 [5/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 152 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 153 [6/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 153 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 154 [6/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 154 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 155 [4/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 155 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [4/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 156 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [5/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 157 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [4/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 158 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [3/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 159 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 160 [3/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 160 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 161 [4/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 161 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 162 [4/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 162 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 163 [3/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 163 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 164 [4/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 164 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 165 [4/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 165 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [5/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 166 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 167 [3/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 167 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [5/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 168 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 169 [4/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 169 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 170 [5/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 170 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [5/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 171 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 172 [3/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 172 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 173 [3/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 173 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [4/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 174 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [3/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 175 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [2/8] (4.37ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 176 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [2/8] (4.37ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 177 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [3/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 178 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [3/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 179 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 180 [2/8] (4.37ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 180 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 181 [3/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 181 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 182 [3/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 182 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 183 [4/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 183 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 184 [2/8] (4.37ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 184 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 185 [4/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 185 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 186 [3/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 186 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 187 [4/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 187 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 188 [4/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 188 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 189 [2/8] (4.37ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 189 'call' 'call_ret_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 190 [2/8] (4.37ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 190 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [3/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 191 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 192 [2/8] (4.37ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 192 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%r_V_5 = sext i9 %p_Val2_s to i10" [firmware/myproject.cpp:51]   --->   Operation 193 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.71ns)   --->   "%r_V_33 = sub i10 0, %r_V_5" [firmware/myproject.cpp:51]   --->   Operation 194 'sub' 'r_V_33' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/8] (2.00ns)   --->   "%call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 195 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%outcos_V_8 = extractvalue { i5, i5 } %call_ret_i3, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 196 'extractvalue' 'outcos_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i5 %outcos_V_8 to i10" [firmware/myproject.cpp:51]   --->   Operation 197 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = sub i10 %r_V_33, %sext_ln703_3" [firmware/myproject.cpp:51]   --->   Operation 198 'sub' 'ret_V_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 199 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V = add i10 25, %ret_V_24" [firmware/myproject.cpp:51]   --->   Operation 199 'add' 'ret_V' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 200 [1/8] (2.00ns)   --->   "%call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 200 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%outcos_V = extractvalue { i5, i5 } %call_ret_i4, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 201 'extractvalue' 'outcos_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [2/8] (4.37ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 202 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 203 [2/8] (4.37ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 203 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 204 [1/8] (2.00ns)   --->   "%call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 204 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%outcos_V_9 = extractvalue { i5, i5 } %call_ret_i7, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 205 'extractvalue' 'outcos_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [2/8] (4.37ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 206 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 207 [2/8] (4.37ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 207 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 208 [3/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 208 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%outsin_V_12 = extractvalue { i5, i5 } %call_ret_i7, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 209 'extractvalue' 'outsin_V_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%sext_ln703 = sext i5 %outsin_V_12 to i6" [firmware/myproject.cpp:53]   --->   Operation 210 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_11 = add i6 3, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 211 'add' 'ret_V_11' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i6 %ret_V_11 to i12" [firmware/myproject.cpp:53]   --->   Operation 212 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (1.23ns)   --->   "%r_V_13 = mul i12 %sext_ln1116_2, %sext_ln1116_2" [firmware/myproject.cpp:53]   --->   Operation 213 'mul' 'r_V_13' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/8] (2.00ns)   --->   "%call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 214 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%outcos_V_3 = extractvalue { i5, i5 } %call_ret_i11, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 215 'extractvalue' 'outcos_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [3/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 216 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 217 [2/8] (4.37ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 217 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 218 [3/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 218 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 219 [3/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 219 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 220 [1/8] (2.00ns)   --->   "%call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 220 'call' 'call_ret_i' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 221 [1/8] (2.00ns)   --->   "%call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 221 'call' 'call_ret_i30' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 222 [2/8] (4.37ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 222 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 223 [1/8] (2.00ns)   --->   "%call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 223 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%outsin_V_1 = extractvalue { i5, i5 } %call_ret_i2, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 224 'extractvalue' 'outsin_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i10 %ret_V to i14" [firmware/myproject.cpp:51]   --->   Operation 225 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i5 %outcos_V to i14" [firmware/myproject.cpp:51]   --->   Operation 226 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.49ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln703 = mul i14 %sext_ln703_5, %sext_ln703_4" [firmware/myproject.cpp:51]   --->   Operation 227 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 228 [1/8] (2.00ns)   --->   "%call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 228 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%outsin_V_9 = extractvalue { i5, i5 } %call_ret_i5, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 229 'extractvalue' 'outsin_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %outsin_V_9, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 230 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i8 %rhs_V_1 to i14" [firmware/myproject.cpp:51]   --->   Operation 231 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_5 = sub i14 %mul_ln703, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 232 'sub' 'ret_V_5' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 233 [1/8] (2.00ns)   --->   "%call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 233 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%outsin_V_10 = extractvalue { i5, i5 } %call_ret_i6, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 234 'extractvalue' 'outsin_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%r_V_8 = sext i5 %outsin_V_10 to i6" [firmware/myproject.cpp:51]   --->   Operation 235 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.70ns) (out node of the LUT)   --->   "%r_V_35 = sub i6 0, %r_V_8" [firmware/myproject.cpp:51]   --->   Operation 236 'sub' 'r_V_35' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%r_V_36 = sext i5 %outcos_V_9 to i10" [firmware/myproject.cpp:51]   --->   Operation 237 'sext' 'r_V_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i5 %outcos_V_9 to i6" [firmware/myproject.cpp:51]   --->   Operation 238 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.91ns)   --->   "%r_V_37 = mul i10 %r_V_36, %r_V_36" [firmware/myproject.cpp:51]   --->   Operation 239 'mul' 'r_V_37' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %r_V_35, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 240 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i9 %lhs_V_1 to i10" [firmware/myproject.cpp:51]   --->   Operation 241 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.72ns)   --->   "%ret_V_6 = add i10 %r_V_37, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 242 'add' 'ret_V_6' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/8] (2.00ns)   --->   "%call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 243 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%outsin_V_4 = extractvalue { i5, i5 } %call_ret_i8, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 244 'extractvalue' 'outsin_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/8] (2.00ns)   --->   "%call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 245 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%outsin_V_5 = extractvalue { i5, i5 } %call_ret_i9, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 246 'extractvalue' 'outsin_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%outcos_V_2 = extractvalue { i5, i5 } %call_ret_i, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 247 'extractvalue' 'outcos_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [2/8] (4.37ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 248 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node r_V_38)   --->   "%shl_ln1118 = shl i12 %r_V_13, 2" [firmware/myproject.cpp:53]   --->   Operation 249 'shl' 'shl_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.74ns) (out node of the LUT)   --->   "%r_V_38 = add i12 %r_V_13, %shl_ln1118" [firmware/myproject.cpp:53]   --->   Operation 250 'add' 'r_V_38' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %r_V_29, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 251 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i12 %r_V_38 to i15" [firmware/myproject.cpp:53]   --->   Operation 252 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = sub i15 %lhs_V_5, %sext_ln703_7" [firmware/myproject.cpp:53]   --->   Operation 253 'sub' 'ret_V_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 254 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i15 832, %ret_V_28" [firmware/myproject.cpp:53]   --->   Operation 254 'add' 'add_ln1192' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i15 %add_ln1192 to i25" [firmware/myproject.cpp:53]   --->   Operation 255 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i10 %r_V_37 to i25" [firmware/myproject.cpp:53]   --->   Operation 256 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul i25 %sext_ln1118_13, %sext_ln1118_8" [firmware/myproject.cpp:53]   --->   Operation 257 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 258 [2/8] (4.37ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 258 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 259 [1/1] (0.70ns)   --->   "%ret_V_16 = add i6 3, %sext_ln1116_1" [firmware/myproject.cpp:54]   --->   Operation 259 'add' 'ret_V_16' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/8] (2.00ns)   --->   "%call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 260 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%outsin_V_8 = extractvalue { i5, i5 } %call_ret_i13, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 261 'extractvalue' 'outsin_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [2/8] (4.37ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 262 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 263 [2/8] (4.37ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 263 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.28>
ST_10 : Operation 264 [1/8] (2.00ns)   --->   "%call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 264 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%outsin_V = extractvalue { i5, i5 } %call_ret_i1, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 265 'extractvalue' 'outsin_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %outsin_V, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 266 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %shl_ln1118_2 to i12" [firmware/myproject.cpp:50]   --->   Operation 267 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_2 = sub i12 0, %sext_ln1118_4" [firmware/myproject.cpp:50]   --->   Operation 268 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %outsin_V, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 269 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %shl_ln1118_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 270 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%r_V_31 = sub i12 %sub_ln1118_2, %sext_ln1118_5" [firmware/myproject.cpp:50]   --->   Operation 271 'sub' 'r_V_31' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%lhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %ret_V_21, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 272 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i13 %lhs_V to i14" [firmware/myproject.cpp:50]   --->   Operation 273 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i12 %r_V_31 to i14" [firmware/myproject.cpp:50]   --->   Operation 274 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.75ns)   --->   "%add_ln700 = add i14 %sext_ln700, %sext_ln728_3" [firmware/myproject.cpp:50]   --->   Operation 275 'add' 'add_ln700' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i14 %add_ln700 to i15" [firmware/myproject.cpp:50]   --->   Operation 276 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%r_V = sext i5 %outsin_V_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 277 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.91ns)   --->   "%r_V_32 = mul i10 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 278 'mul' 'r_V_32' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%rhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %r_V_32, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 279 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i13 %rhs_V to i15" [firmware/myproject.cpp:50]   --->   Operation 280 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.76ns)   --->   "%ret_V_23 = add i15 %sext_ln700_1, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 281 'add' 'ret_V_23' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_23, i32 6, i32 14)" [firmware/myproject.cpp:50]   --->   Operation 282 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i14 %ret_V_5 to i24" [firmware/myproject.cpp:51]   --->   Operation 283 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %ret_V_6 to i24" [firmware/myproject.cpp:51]   --->   Operation 284 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %sext_ln1118_6, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 285 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 286 [1/8] (2.00ns)   --->   "%call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 286 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%outsin_V_11 = extractvalue { i5, i5 } %call_ret_i10, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 287 'extractvalue' 'outsin_V_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%r_V_16 = sext i5 %outcos_V_3 to i10" [firmware/myproject.cpp:53]   --->   Operation 288 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.91ns)   --->   "%r_V_17 = mul i10 %r_V_16, %r_V_16" [firmware/myproject.cpp:53]   --->   Operation 289 'mul' 'r_V_17' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i25 %r_V_15 to i33" [firmware/myproject.cpp:53]   --->   Operation 290 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i10 %r_V_17 to i33" [firmware/myproject.cpp:53]   --->   Operation 291 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i33 %sext_ln1192_7, %sext_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 292 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 293 [1/8] (2.00ns)   --->   "%call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 293 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%outcos_V_4 = extractvalue { i5, i5 } %call_ret_i12, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 294 'extractvalue' 'outcos_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%r_V_18 = sext i5 %outcos_V_4 to i10" [firmware/myproject.cpp:53]   --->   Operation 295 'sext' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.91ns)   --->   "%r_V_19 = mul i10 %r_V_18, %r_V_18" [firmware/myproject.cpp:53]   --->   Operation 296 'mul' 'r_V_19' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i6 %ret_V_16 to i12" [firmware/myproject.cpp:54]   --->   Operation 297 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (1.23ns)   --->   "%r_V_20 = mul i12 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:54]   --->   Operation 298 'mul' 'r_V_20' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%r_V_21 = sext i5 %outsin_V_8 to i10" [firmware/myproject.cpp:54]   --->   Operation 299 'sext' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.91ns)   --->   "%r_V_22 = mul i10 %r_V_21, %r_V_21" [firmware/myproject.cpp:54]   --->   Operation 300 'mul' 'r_V_22' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i12 %r_V_20 to i22" [firmware/myproject.cpp:54]   --->   Operation 301 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i10 %r_V_22 to i22" [firmware/myproject.cpp:54]   --->   Operation 302 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i22 %sext_ln1118_11, %sext_ln1116_8" [firmware/myproject.cpp:54]   --->   Operation 303 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 304 [1/8] (2.00ns)   --->   "%call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 304 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%outcos_V_5 = extractvalue { i5, i5 } %call_ret_i14, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 305 'extractvalue' 'outcos_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 306 [1/8] (2.00ns)   --->   "%call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 306 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%outcos_V_6 = extractvalue { i5, i5 } %call_ret_i15, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 307 'extractvalue' 'outcos_V_6' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.03>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i24 %r_V_12 to i27" [firmware/myproject.cpp:51]   --->   Operation 308 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i5 %outsin_V_4 to i27" [firmware/myproject.cpp:51]   --->   Operation 309 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (2.61ns)   --->   "%mul_ln1192 = mul i27 %sext_ln1192_1, %sext_ln1192" [firmware/myproject.cpp:51]   --->   Operation 310 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i10 %r_V_19 to i33" [firmware/myproject.cpp:53]   --->   Operation 311 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (3.14ns)   --->   "%mul_ln1192_4 = mul i33 %sext_ln1192_9, %mul_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 312 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.89ns)   --->   "%ret_V_31 = add i33 -134217728, %mul_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 313 'add' 'ret_V_31' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i9 @_ssdm_op_PartSelect.i9.i33.i32.i32(i33 %ret_V_31, i32 24, i32 32)" [firmware/myproject.cpp:53]   --->   Operation 314 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%r_V_24 = sext i5 %outcos_V_5 to i10" [firmware/myproject.cpp:54]   --->   Operation 315 'sext' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.91ns)   --->   "%r_V_25 = mul i10 %r_V_24, %r_V_24" [firmware/myproject.cpp:54]   --->   Operation 316 'mul' 'r_V_25' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i22 %r_V_23 to i30" [firmware/myproject.cpp:54]   --->   Operation 317 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i10 %r_V_25 to i30" [firmware/myproject.cpp:54]   --->   Operation 318 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i30 %sext_ln1192_11, %sext_ln1192_10" [firmware/myproject.cpp:54]   --->   Operation 319 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%r_V_27 = sext i5 %outcos_V_6 to i10" [firmware/myproject.cpp:54]   --->   Operation 320 'sext' 'r_V_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.91ns)   --->   "%r_V_28 = mul i10 %r_V_27, %r_V_27" [firmware/myproject.cpp:54]   --->   Operation 321 'mul' 'r_V_28' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i5 %outsin_V_5 to i27" [firmware/myproject.cpp:51]   --->   Operation 322 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (2.80ns)   --->   "%mul_ln1192_1 = mul i27 %sext_ln1192_2, %mul_ln1192" [firmware/myproject.cpp:51]   --->   Operation 323 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i10 %r_V_28 to i30" [firmware/myproject.cpp:54]   --->   Operation 324 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (3.02ns)   --->   "%mul_ln1192_7 = mul i30 %sext_ln1192_12, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 325 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.86ns)   --->   "%ret_V_35 = add i30 -16777216, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 326 'add' 'ret_V_35' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i9 @_ssdm_op_PartSelect.i9.i30.i32.i32(i30 %ret_V_35, i32 21, i32 29)" [firmware/myproject.cpp:54]   --->   Operation 327 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.53>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !262"   --->   Operation 328 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !268"   --->   Operation 329 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !274"   --->   Operation 330 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !280"   --->   Operation 331 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !286"   --->   Operation 332 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !292"   --->   Operation 333 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 334 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 335 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 336 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 337 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 338 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i5 %outcos_V_2 to i27" [firmware/myproject.cpp:51]   --->   Operation 339 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln1192_2 = mul i27 %sext_ln1192_3, %mul_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 340 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 341 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = add i27 -1835008, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 341 'add' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i9 @_ssdm_op_PartSelect.i9.i27.i32.i32(i27 %ret_V_25, i32 18, i32 26)" [firmware/myproject.cpp:51]   --->   Operation 342 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 343 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i5 %outsin_V_11 to i9" [firmware/myproject.cpp:52]   --->   Operation 344 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 %sext_ln708)" [firmware/myproject.cpp:52]   --->   Operation 345 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 346 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 347 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 348 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.31ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'add' operation ('add_ln1192_10', firmware/myproject.cpp:53) [150]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:53) [151]  (0.756 ns)
	'call' operation ('call_ret_i11', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53) to 'generic_sincos<9, 6>' [153]  (3.55 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	'call' operation ('call_ret_i3', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51) to 'generic_sincos<9, 6>' [67]  (4.37 ns)

 <State 3>: 4.37ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [24]  (4.37 ns)

 <State 4>: 4.37ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [24]  (4.37 ns)

 <State 5>: 4.37ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [24]  (4.37 ns)

 <State 6>: 4.37ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [24]  (4.37 ns)

 <State 7>: 4.37ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [24]  (4.37 ns)

 <State 8>: 4.37ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [24]  (4.37 ns)

 <State 9>: 4.37ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [40]  (4.37 ns)

 <State 10>: 4.28ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [40]  (2.01 ns)
	'sub' operation ('sub_ln1118_2', firmware/myproject.cpp:50) [44]  (0 ns)
	'sub' operation ('r.V', firmware/myproject.cpp:50) [47]  (0.756 ns)
	'add' operation ('add_ln700', firmware/myproject.cpp:50) [51]  (0.755 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [61]  (0.765 ns)

 <State 11>: 4.04ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_4', firmware/myproject.cpp:53) [179]  (3.15 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:53) [180]  (0.89 ns)

 <State 12>: 3.89ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_7', firmware/myproject.cpp:54) [218]  (3.02 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:54) [219]  (0.868 ns)

 <State 13>: 2.53ns
The critical path consists of the following:
	'mul' operation of DSP[115] ('mul_ln1192_2', firmware/myproject.cpp:51) [114]  (0.494 ns)
	'add' operation of DSP[115] ('ret.V', firmware/myproject.cpp:51) [115]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
