Info: Generated by version: 21.1 build 169
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Travail_Git\art_card_pl_git\art_card\quartus\ip\IDBoard\unique_id.ip --synthesis=VHDL --output-directory=D:\Travail_Git\art_card_pl_git\art_card\quartus\ip\IDBoard\unique_id --family="Cyclone 10 GX" --part=10CX105YF672I5G
Info: unique_id: "Transforming system: unique_id"
Info: unique_id: "Naming system components in system: unique_id"
Info: unique_id: "Processing generation queue"
Info: unique_id: "Generating: unique_id"
Info: unique_id: "Generating: altera_c10gx_chip_id"
Info: c10gx_chip_id_0: generating top-level entity altera_c10gx_chip_id
Info: altera_jtag_fuse_access_inst: "Generating: altera_jtag_fuse_access_inst"
Info: unique_id: "Generating: altera_jtag_fuse_access_inst"
Info: unique_id: "Generating: altera_jtag_chip_id"
Info: altera_jtag_fuse_access_inst: generating top-level entity altera_jtag_chip_id
Info: unique_id: Done "unique_id" with 4 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
