#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 21 11:07:56 2018
# Process ID: 9686
# Current directory: /home/chiwei/xilinx_ip/gty_freq_counter_v1_0
# Command line: vivado tmp_edit_project.xpr
# Log file: /home/chiwei/xilinx_ip/gty_freq_counter_v1_0/vivado.log
# Journal file: /home/chiwei/xilinx_ip/gty_freq_counter_v1_0/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tmp_edit_project.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/chiwei/work/checkout/kcu116/kcu116_ipi/work/data/ip/gty_freq_counter/gty_freq_counter.srcs/sources_1/imports'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/chiwei/work/checkout/kcu116/kcu116_ipi/work/data/ip/gty_freq_counter/gty_freq_counter.srcs/sources_1/imports'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 6408.492 ; gain = 315.012 ; free physical = 3589 ; free virtual = 33481
update_compile_order -fileset sources_1
ipx::open_ipxact_file /home/chiwei/xilinx_ip/gty_freq_counter_v1_0/component.xml
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/chiwei/xilinx_ip/gty_freq_counter_v1_0/sim/gty_freq_counter.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/chiwei/xilinx_ip/gty_freq_counter_v1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file '/home/chiwei/xilinx_ip/gty_freq_counter_v1_0/src/gty_freq_counter.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::add_bus_interface FREQ_CNT_O [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:signal:data_rtl:1.0 [ipx::get_bus_interfaces FREQ_CNT_O -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:signal:data:1.0 [ipx::get_bus_interfaces FREQ_CNT_O -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces FREQ_CNT_O -of_objects [ipx::current_core]]
set_property display_name FREQ_CNT_O [ipx::get_bus_interfaces FREQ_CNT_O -of_objects [ipx::current_core]]
ipx::infer_bus_interfaces xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
ERROR: [Common 17-39] 'ipx::infer_bus_interfaces' failed due to earlier errors.
ipx::add_bus_interface DIFF_MGTE4 [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:diff_clock_rtl:1.0 [ipx::get_bus_interfaces DIFF_MGTE4 -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:diff_clock:1.0 [ipx::get_bus_interfaces DIFF_MGTE4 -of_objects [ipx::current_core]]
set_property display_name DIFF_MGTE4 [ipx::get_bus_interfaces DIFF_MGTE4 -of_objects [ipx::current_core]]
ipx::add_port_map CLK_P [ipx::get_bus_interfaces DIFF_MGTE4 -of_objects [ipx::current_core]]
set_property physical_name DIFF_MGTE4_P [ipx::get_port_maps CLK_P -of_objects [ipx::get_bus_interfaces DIFF_MGTE4 -of_objects [ipx::current_core]]]
ipx::add_port_map CLK_N [ipx::get_bus_interfaces DIFF_MGTE4 -of_objects [ipx::current_core]]
set_property physical_name DIFF_MGTE4_N [ipx::get_port_maps CLK_N -of_objects [ipx::get_bus_interfaces DIFF_MGTE4 -of_objects [ipx::current_core]]]
ipx::add_bus_interface RST_I [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:signal:reset_rtl:1.0 [ipx::get_bus_interfaces RST_I -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:signal:reset:1.0 [ipx::get_bus_interfaces RST_I -of_objects [ipx::current_core]]
set_property display_name RST_I [ipx::get_bus_interfaces RST_I -of_objects [ipx::current_core]]
ipx::add_port_map RST [ipx::get_bus_interfaces RST_I -of_objects [ipx::current_core]]
set_property physical_name RST_I [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces RST_I -of_objects [ipx::current_core]]]
ipx::infer_bus_interface REF_CLK_I xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'REF_I' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'REF_I': Added interface parameter 'ASSOCIATED_RESET' with value 'RST_I'.
set_property name REF_CLK_I [ipx::get_bus_interfaces REF_I -of_objects [ipx::current_core]]
set_property display_name REF_CLK_I [ipx::get_bus_interfaces REF_CLK_I -of_objects [ipx::current_core]]
ipx::add_port_map DATA [ipx::get_bus_interfaces FREQ_CNT_O -of_objects [ipx::current_core]]
set_property physical_name FREQ_CNT_O [ipx::get_port_maps DATA -of_objects [ipx::get_bus_interfaces FREQ_CNT_O -of_objects [ipx::current_core]]]
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 21 11:26:46 2018...
