(base) ben@BenFreys2021MBP project-3---pipelining-team-03 % ./sim -i tests/class.mc 

@@@
state before cycle 0 starts
	pc 0
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 0
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 1 0 7
		pcplus1 1
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 2 1 3
		pcplus1 2
	IDEX:
		instruction lw 1 0 7
		pcplus1 1
		readregA 0
		readregB 0
		offset 7
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcplus1 3
	IDEX:
		instruction lw 2 1 3
		pcplus1 2
		readregA 0
		readregB 0
		offset 3
	EXMEM:
		instruction lw 1 0 7
		branchtarget 8
		aluresult 7
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 4 starts
	pc 3
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcplus1 3
	IDEX:
		instruction lw 2 1 3
		pcplus1 2
		readregA 0
		readregB 0
		offset 3
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction lw 1 0 7
		writedata 5
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 5 starts
	pc 4
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 1 2
		pcplus1 4
	IDEX:
		instruction add 1 1 2
		pcplus1 3
		readregA 0
		readregB 0
		offset 1
	EXMEM:
		instruction lw 2 1 3
		branchtarget 5
		aluresult 8
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction lw 1 0 7
		writedata 5

@@@
state before cycle 6 starts
	pc 4
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 1 2
		pcplus1 4
	IDEX:
		instruction add 1 1 2
		pcplus1 3
		readregA 5
		readregB 0
		offset 1
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction lw 2 1 3
		writedata -1
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 7 starts
	pc 5
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 -3
		pcplus1 5
	IDEX:
		instruction beq 0 1 2
		pcplus1 4
		readregA 0
		readregB 5
		offset 2
	EXMEM:
		instruction add 1 1 2
		branchtarget 4
		aluresult 4
		readreg 5
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction lw 2 1 3
		writedata -1

@@@
state before cycle 8 starts
	pc 6
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 6
	IDEX:
		instruction beq 0 0 -3
		pcplus1 5
		readregA 0
		readregB 0
		offset -3
	EXMEM:
		instruction beq 0 1 2
		branchtarget 6
		aluresult -4
		readreg 0
	MEMWB:
		instruction add 1 1 2
		writedata 4
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 9 starts
	pc 7
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcplus1 7
	IDEX:
		instruction noop 0 0 0
		pcplus1 6
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction beq 0 0 -3
		branchtarget 2
		aluresult 0
		readreg 0
	MEMWB:
		instruction beq 0 1 2
		writedata 0
	WBEND:
		instruction add 1 1 2
		writedata 4

@@@
state before cycle 10 starts
	pc 2
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 0
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction beq 0 0 -3
		writedata 0
	WBEND:
		instruction beq 0 1 2
		writedata 0

@@@
state before cycle 11 starts
	pc 3
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcplus1 3
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction beq 0 0 -3
		writedata 0

@@@
state before cycle 12 starts
	pc 4
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 1 2
		pcplus1 4
	IDEX:
		instruction add 1 1 2
		pcplus1 3
		readregA 4
		readregB -1
		offset 1
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 13 starts
	pc 5
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 -3
		pcplus1 5
	IDEX:
		instruction beq 0 1 2
		pcplus1 4
		readregA 0
		readregB 4
		offset 2
	EXMEM:
		instruction add 1 1 2
		branchtarget 4
		aluresult 3
		readreg 4
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 14 starts
	pc 6
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 6
	IDEX:
		instruction beq 0 0 -3
		pcplus1 5
		readregA 0
		readregB 0
		offset -3
	EXMEM:
		instruction beq 0 1 2
		branchtarget 6
		aluresult -3
		readreg 0
	MEMWB:
		instruction add 1 1 2
		writedata 3
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 15 starts
	pc 7
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcplus1 7
	IDEX:
		instruction noop 0 0 0
		pcplus1 6
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction beq 0 0 -3
		branchtarget 2
		aluresult 0
		readreg 0
	MEMWB:
		instruction beq 0 1 2
		writedata 0
	WBEND:
		instruction add 1 1 2
		writedata 3

@@@
state before cycle 16 starts
	pc 2
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 0
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction beq 0 0 -3
		writedata 0
	WBEND:
		instruction beq 0 1 2
		writedata 0

@@@
state before cycle 17 starts
	pc 3
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcplus1 3
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction beq 0 0 -3
		writedata 0

@@@
state before cycle 18 starts
	pc 4
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 1 2
		pcplus1 4
	IDEX:
		instruction add 1 1 2
		pcplus1 3
		readregA 3
		readregB -1
		offset 1
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 19 starts
	pc 5
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 -3
		pcplus1 5
	IDEX:
		instruction beq 0 1 2
		pcplus1 4
		readregA 0
		readregB 3
		offset 2
	EXMEM:
		instruction add 1 1 2
		branchtarget 4
		aluresult 2
		readreg 3
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 20 starts
	pc 6
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 3
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 6
	IDEX:
		instruction beq 0 0 -3
		pcplus1 5
		readregA 0
		readregB 0
		offset -3
	EXMEM:
		instruction beq 0 1 2
		branchtarget 6
		aluresult -2
		readreg 0
	MEMWB:
		instruction add 1 1 2
		writedata 2
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 21 starts
	pc 7
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcplus1 7
	IDEX:
		instruction noop 0 0 0
		pcplus1 6
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction beq 0 0 -3
		branchtarget 2
		aluresult 0
		readreg 0
	MEMWB:
		instruction beq 0 1 2
		writedata 0
	WBEND:
		instruction add 1 1 2
		writedata 2

@@@
state before cycle 22 starts
	pc 2
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 0
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction beq 0 0 -3
		writedata 0
	WBEND:
		instruction beq 0 1 2
		writedata 0

@@@
state before cycle 23 starts
	pc 3
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcplus1 3
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction beq 0 0 -3
		writedata 0

@@@
state before cycle 24 starts
	pc 4
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 1 2
		pcplus1 4
	IDEX:
		instruction add 1 1 2
		pcplus1 3
		readregA 2
		readregB -1
		offset 1
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 25 starts
	pc 5
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 -3
		pcplus1 5
	IDEX:
		instruction beq 0 1 2
		pcplus1 4
		readregA 0
		readregB 2
		offset 2
	EXMEM:
		instruction add 1 1 2
		branchtarget 4
		aluresult 1
		readreg 2
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 26 starts
	pc 6
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 2
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 6
	IDEX:
		instruction beq 0 0 -3
		pcplus1 5
		readregA 0
		readregB 0
		offset -3
	EXMEM:
		instruction beq 0 1 2
		branchtarget 6
		aluresult -1
		readreg 0
	MEMWB:
		instruction add 1 1 2
		writedata 1
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 27 starts
	pc 7
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcplus1 7
	IDEX:
		instruction noop 0 0 0
		pcplus1 6
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction beq 0 0 -3
		branchtarget 2
		aluresult 0
		readreg 0
	MEMWB:
		instruction beq 0 1 2
		writedata 0
	WBEND:
		instruction add 1 1 2
		writedata 1

@@@
state before cycle 28 starts
	pc 2
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 0
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction beq 0 0 -3
		writedata 0
	WBEND:
		instruction beq 0 1 2
		writedata 0

@@@
state before cycle 29 starts
	pc 3
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcplus1 3
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction beq 0 0 -3
		writedata 0

@@@
state before cycle 30 starts
	pc 4
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 1 2
		pcplus1 4
	IDEX:
		instruction add 1 1 2
		pcplus1 3
		readregA 1
		readregB -1
		offset 1
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 31 starts
	pc 5
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 -3
		pcplus1 5
	IDEX:
		instruction beq 0 1 2
		pcplus1 4
		readregA 0
		readregB 1
		offset 2
	EXMEM:
		instruction add 1 1 2
		branchtarget 4
		aluresult 0
		readreg 1
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 32 starts
	pc 6
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 6
	IDEX:
		instruction beq 0 0 -3
		pcplus1 5
		readregA 0
		readregB 0
		offset -3
	EXMEM:
		instruction beq 0 1 2
		branchtarget 6
		aluresult 0
		readreg 0
	MEMWB:
		instruction add 1 1 2
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 33 starts
	pc 6
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcplus1 0
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction beq 0 1 2
		writedata 0
	WBEND:
		instruction add 1 1 2
		writedata 0

@@@
state before cycle 34 starts
	pc 7
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcplus1 7
	IDEX:
		instruction noop 0 0 0
		pcplus1 0
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction beq 0 1 2
		writedata 0

@@@
state before cycle 35 starts
	pc 8
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 5 0 0
		pcplus1 8
	IDEX:
		instruction halt 0 0 0
		pcplus1 7
		readregA 0
		readregB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchtarget 0
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 36 starts
	pc 9
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction data -1
		pcplus1 9
	IDEX:
		instruction add 5 0 0
		pcplus1 8
		readregA 0
		readregB 0
		offset 5
	EXMEM:
		instruction halt 0 0 0
		branchtarget 7
		aluresult 0
		readreg 0
	MEMWB:
		instruction noop 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0

@@@
state before cycle 37 starts
	pc 10
	data memory:
		datamem[ 0 ] 8912903
		datamem[ 1 ] 9502723
		datamem[ 2 ] 655361
		datamem[ 3 ] 16842754
		datamem[ 4 ] 16842749
		datamem[ 5 ] 29360128
		datamem[ 6 ] 25165824
		datamem[ 7 ] 5
		datamem[ 8 ] -1
		datamem[ 9 ] 2
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] -1
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 0 0
		pcplus1 10
	IDEX:
		instruction data -1
		pcplus1 9
		readregA 0
		readregB 0
		offset -1
	EXMEM:
		instruction add 5 0 0
		branchtarget 13
		aluresult 0
		readreg 0
	MEMWB:
		instruction halt 0 0 0
		writedata 0
	WBEND:
		instruction noop 0 0 0
		writedata 0
machine halted
total of 37 cycles executed
total of 28 instructions fetched
total of 17 instructions retired
total of 9 branches executed
total of 5 branch mispredictions
(base) ben@BenFreys2021MBP project-3---pipelining-team-03 % 
