// Seed: 279917698
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_12 = 0;
  uwire id_2 = id_2;
  assign module_1.id_3 = 0;
  generate
    assign id_1 = id_2 == -1;
  endgenerate
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_3 = 32'd26
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  output wire _id_2;
  inout wire id_1;
  logic [id_3 : id_2] id_4;
  wire id_5;
  ;
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd83
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  reg id_11;
  initial begin : LABEL_0
    if (1 * 1) id_11 = id_11 == -1;
    else begin : LABEL_1
      wait (id_7);
    end
  end
  assign id_8 = id_2;
  logic id_12;
  ;
  assign id_12 = -1 == id_4;
  logic [7:0][1 'b0 : {  id_2  ,  1  }] id_13;
  assign id_13[-1] = 1'b0;
endmodule
