
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.16-s077_1, built Fri Nov 8 08:48:16 PST 2019
Options:	
Date:		Fri Nov 19 23:20:48 2021
Host:		s2424 (x86_64 w/Linux 3.10.0-1160.42.2.el7.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 16.15 fill procedures
<CMD> win
<CMD> setDesignMode -process 250
##  Process: 250           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 250nm process node.
<CMD> setGenerateViaMode -auto true
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net VSS!
<CMD> set init_mmmc_file MMMC_KISTA_only_typical.view
<CMD> set init_oa_ref_lib {KISTA_SOI_STDLIB_TECH KISTA_SOI_STDLIB COUNTER FEOADesignlib}
<CMD> set init_pwr_net VDD!
<CMD> set init_verilog ../genus/genus_output/counter_synth.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 128
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> set init_oa_ref_lib {KISTA_SOI_STDLIB_TECH KISTA_SOI_STDLIB COUNTER}
<CMD> init_design
#% Begin Load MMMC data ... (date=11/19 23:23:07, mem=478.0M)
#% End Load MMMC data ... (date=11/19 23:23:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=478.1M, current mem=478.1M)
typ_rc
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..
Reading tech data from OA library 'KISTA_SOI_STDLIB_TECH' ...
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-775):	Layer 'OVERLAP' has already been defined in Innovus database, the contents will be skipped.
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'Poly'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'Poly'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 8000.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_PO' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_DIFF' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_PSUB' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_PIMP' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_NIMP' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'M1_NWELL' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'KISTA_SOI_STDLIB_TECH'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.

##  Check design process and node:  
##  Design tech node is not set.

**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..
Reading OA reference library 'KISTA_SOI_STDLIB' ...
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..
Reading OA reference library 'COUNTER' ...
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..

viaInitial starts at Fri Nov 19 23:23:07 2021
viaInitial ends at Fri Nov 19 23:23:07 2021
Loading view definition file from MMMC_KISTA_only_typical.view
Reading typ_liberty timing library '/home/saul/projects/KISTA/liberate_workdir/characterize/LIBRARY/KISTA_SOI_STDLIB_ECSM_TT.lib' ...
Read 7 cells in library 'KISTA_SOI_STDLIB_ECSM_TT' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=9.3M, fe_cpu=0.48min, fe_real=2.32min, fe_mem=644.1M) ***
#% Begin Load netlist data ... (date=11/19 23:23:07, mem=491.1M)
*** Begin netlist parsing (mem=644.1M) ***
**WARN: (IMPVL-159):	Pin '\VDD! ' of cell 'NOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VSS! ' of cell 'NOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VDD! ' of cell 'NAND2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VSS! ' of cell 'NAND2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VSS! ' of cell 'INVX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VDD! ' of cell 'INVX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VSS! ' of cell 'DFFX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VDD! ' of cell 'DFFX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VSS! ' of cell 'BUFX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VDD! ' of cell 'BUFX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VSS! ' of cell 'TIELO' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VDD! ' of cell 'TIELO' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VSS! ' of cell 'TIEHI' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\VDD! ' of cell 'TIEHI' is defined in LEF but not in the timing library.
Created 7 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../genus/genus_output/counter_synth.v'

*** Memory Usage v#1 (Current mem = 644.117M, initial mem = 261.809M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=644.1M) ***
#% End Load netlist data ... (date=11/19 23:23:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=494.1M, current mem=494.1M)
Top level cell is counter.
Hooked 7 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell counter ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 24000.
** info: there are 14 modules.
** info: there are 67 stdCell insts.

*** Memory Usage v#1 (Current mem = 674.539M, initial mem = 261.809M) ***
**WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../virtuoso/qrc/typical/captables/typ.capTbl ...
Process name: KISTA_1U_typical.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: typ_functional_mode
    RC-Corner Name        : typ_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../virtuoso/qrc/typical/captables/typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Checking Cells bindingReading timing constraints file '../genus/genus_output/design.sdc' ...
Current (total cpu=0:00:29.1, real=0:02:20, peak res=641.3M, current mem=640.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 10).

counter
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../genus/genus_output/design.sdc, Line 50).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../genus/genus_output/design.sdc, Line 53).

**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../genus/genus_output/design.sdc, Line 55).

INFO (CTE): Reading of timing constraints file ../genus/genus_output/design.sdc completed, with 5 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=660.3M, current mem=660.3M)
Current (total cpu=0:00:29.1, real=0:02:20, peak res=660.3M, current mem=660.3M)
Total number of combinational cells: 6
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX1
Total number of usable inverters: 1
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Start generating vias ...
Generating vias for default rule ...
Total 24 vias inserted to default rule.
Via generation for default rule completed.
Found no NONDEFAULTRULE.
Via generation completed successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           3  The techSite '%s' has no related standar...
WARNING   IMPVL-159           14  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOAX-1637          6  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-775           1  Layer '%s' has already been defined in %...
WARNING   IMPOAX-793           7  Problem in processing library definition...
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
*** Message Summary: 38 warning(s), 0 error(s)

<CMD> clearGlobalNets
net ignore based on current view = 0
<CMD> globalNetConnect VSS! -type pgpin -pin VSS! -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD! -type pgpin -pin VDD! -instanceBasename * -hierarchicalInstance {}
<CMD> saveDesign counter_loaded
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=11/19 23:25:47, mem=700.8M)
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/saul/projects/KISTA_DIGITAL/innovus/cds.lib - Unable to open library FEOADesignlib at path /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib: Invalid Lib Path..
If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are created in OA database.
Signal Routes: Created 0 routes.
Created 67 insts; 268 instTerms; 80 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.07s cpu {0h 0m 0s elapsed} Memory = 4.0.
% Begin Save AAE data ... (date=11/19 23:25:47, mem=708.5M)
Saving AAE Data ...
% End Save AAE data ... (date=11/19 23:25:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=708.5M, current mem=708.5M)
% Begin Save clock tree data ... (date=11/19 23:25:47, mem=709.0M)
% End Save clock tree data ... (date=11/19 23:25:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=709.0M, current mem=709.0M)
Saving preference file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=11/19 23:25:47, mem=713.7M)
% End Save ccopt configuration ... (date=11/19 23:25:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=714.4M, current mem=714.4M)
% Begin Save power constraints data ... (date=11/19 23:25:47, mem=714.4M)
% End Save power constraints data ... (date=11/19 23:25:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=714.5M, current mem=714.5M)
Saving property file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=880.2M) ***
#% End save design ... (date=11/19 23:25:48, total cpu=0:00:00.3, real=0:00:01.0, peak res=714.9M, current mem=714.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-793           3  Problem in processing library definition...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.881344866982 0.4 30.0 30.0 30.0 30.0
**WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign counter_loaded_floorplan
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=11/19 23:26:29, mem=717.5M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_floorplan
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are created in OA database.
Signal Routes: Created 0 routes.
Created 67 insts; 268 instTerms; 80 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=11/19 23:26:29, mem=717.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/19 23:26:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=717.8M, current mem=717.8M)
% Begin Save clock tree data ... (date=11/19 23:26:29, mem=717.8M)
% End Save clock tree data ... (date=11/19 23:26:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=717.8M, current mem=717.8M)
Saving preference file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=11/19 23:26:29, mem=720.0M)
% End Save ccopt configuration ... (date=11/19 23:26:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.0M, current mem=720.0M)
% Begin Save power constraints data ... (date=11/19 23:26:29, mem=720.0M)
% End Save power constraints data ... (date=11/19 23:26:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.0M, current mem=720.0M)
Saving property file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=883.2M) ***
#% End save design ... (date=11/19 23:26:29, total cpu=0:00:00.3, real=0:00:00.0, peak res=720.1M, current mem=720.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD! VSS!} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 4 bottom 4 left 4 right 4} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
'setViaGenMode -symmetrical_via_only true' is set by default for this OA design. 
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 888.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via1  |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal4(4) } -nets { VDD! VSS! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal4(4) }
*** Begin SPECIAL ROUTE on Fri Nov 19 23:27:56 2021 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/KISTA_DIGITAL/innovus
SPECIAL ROUTE ran on machine: s2424 (Linux 3.10.0-1160.42.2.el7.x86_64 Xeon 1.21Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD! VSS!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1726.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 9 layers, 4 routing layers, 1 overlap layer
Read in 13 macros, 5 used
Read in 5 components
  5 core components: 5 unplaced, 0 placed, 0 fixed
Read in 11 logical pins
Read in 11 nets
Read in 2 special nets, 2 routed
Read in 10 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 24
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 12
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1732.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 36 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       36       |       NA       |
|  Via1  |       24       |        0       |
+--------+----------------+----------------+
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
<CMD> verify_drc
#-report counter.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 899.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 1.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> saveDesign counter_loaded_floorplan_power
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=11/19 23:28:19, mem=749.3M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_floorplan_power
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 44 strips and 32 vias are created in OA database.
Signal Routes: Created 0 routes.
Created 67 insts; 268 instTerms; 80 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=11/19 23:28:19, mem=749.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/19 23:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=749.6M, current mem=749.6M)
% Begin Save clock tree data ... (date=11/19 23:28:19, mem=749.7M)
% End Save clock tree data ... (date=11/19 23:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=749.7M, current mem=749.7M)
Saving preference file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=11/19 23:28:19, mem=753.9M)
% End Save ccopt configuration ... (date=11/19 23:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=754.0M, current mem=754.0M)
% Begin Save power constraints data ... (date=11/19 23:28:19, mem=754.0M)
% End Save power constraints data ... (date=11/19 23:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=754.0M, current mem=754.0M)
Saving property file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=914.6M) ***
#% End save design ... (date=11/19 23:28:19, total cpu=0:00:00.3, real=0:00:00.0, peak res=754.0M, current mem=754.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4.0 -pin {clk enable reset}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 914.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 2.0 -pinDepth 2.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 8 -pin {clk enable reset}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 916.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 8.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 916.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 2.0 -pinDepth 2.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -8.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> fit
<CMD> saveDesign counter_loaded_floorplan_power_pin
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=11/19 23:31:55, mem=758.0M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_floorplan_power_pin
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 44 strips and 32 vias are created in OA database.
Signal Routes: Created 0 routes.
Created 67 insts; 268 instTerms; 80 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=11/19 23:31:55, mem=758.0M)
Saving AAE Data ...
% End Save AAE data ... (date=11/19 23:31:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=758.0M, current mem=758.0M)
% Begin Save clock tree data ... (date=11/19 23:31:55, mem=758.0M)
% End Save clock tree data ... (date=11/19 23:31:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=758.0M, current mem=758.0M)
Saving preference file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=11/19 23:31:55, mem=762.2M)
% End Save ccopt configuration ... (date=11/19 23:31:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=762.2M, current mem=762.2M)
% Begin Save power constraints data ... (date=11/19 23:31:55, mem=762.2M)
% End Save power constraints data ... (date=11/19 23:31:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=762.2M, current mem=762.2M)
Saving property file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=920.9M) ***
#% End save design ... (date=11/19 23:31:55, total cpu=0:00:00.3, real=0:00:00.0, peak res=762.2M, current mem=762.2M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 INVX1} -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 INVX1} -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxFanOut 10 -honorDontTouch false -createHierPort false
invalid command name "enable_mtrics"
<CMD> um::enable_metric -on
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
Estimated cell power/ground rail width = 2.812 um
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=956.551 CPU=0:00:00.1 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 1 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
**Info: 'setTieHiLoMode -cell' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
  Deleted 0 logical insts of cell TIEHI
  Deleted 0 logical insts of cell TIELO
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 51 (66.2%) nets
3		: 15 (19.5%) nets
4     -	14	: 11 (14.3%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=66 (0 fixed + 66 movable) #buf cell=0 #inv cell=5 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=77 #term=212 #term/net=2.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=11
stdCell: 66 single + 0 double + 0 multi
Total standard cell length = 2.2920 (mm), area = 0.0825 (mm^2)
Average module density = 0.429.
Density for the design = 0.429.
       = stdcell_area 191 sites (82512 um^2) / alloc_area 446 sites (192499 um^2).
Pin Density = 0.4380.
            = total # of pins 212 / total area 484.
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 5.634e+03 (2.36e+03 3.27e+03)
              Est.  stn bbox = 5.985e+03 (2.66e+03 3.33e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 979.8M
Iteration  2: Total net bbox = 5.634e+03 (2.36e+03 3.27e+03)
              Est.  stn bbox = 5.985e+03 (2.66e+03 3.33e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 979.8M
Iteration  3: Total net bbox = 3.927e+03 (1.30e+03 2.63e+03)
              Est.  stn bbox = 4.292e+03 (1.60e+03 2.69e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 981.2M
Iteration  4: Total net bbox = 8.111e+03 (4.37e+03 3.74e+03)
              Est.  stn bbox = 9.039e+03 (4.96e+03 4.08e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 981.2M
Iteration  5: Total net bbox = 1.041e+04 (5.53e+03 4.88e+03)
              Est.  stn bbox = 1.139e+04 (6.18e+03 5.22e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 981.2M
Iteration  6: Total net bbox = 1.099e+04 (6.19e+03 4.80e+03)
              Est.  stn bbox = 1.196e+04 (6.82e+03 5.14e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 981.2M
Finished Global Placement (cpu=0:00:00.1, real=0:00:01.0, mem=981.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:56 mem=981.2M) ***
Total net bbox length = 1.099e+04 (6.188e+03 4.800e+03) (ext = 2.240e+03)
Move report: Detail placement moves 66 insts, mean move: 19.93 um, max move: 62.15 um
	Max move on inst (g227__8780): (108.11, 261.96) --> (68.00, 284.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 982.2MB
Summary Report:
Instances move: 66 (out of 66 movable)
Instances flipped: 0
Mean displacement: 19.93 um
Max displacement: 62.15 um (Instance: g227__8780) (108.109, 261.957) -> (68, 284)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 1.131e+04 (6.170e+03 5.140e+03) (ext = 2.082e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 982.2MB
*** Finished refinePlace (0:01:56 mem=982.2M) ***
*** Finished Initial Placement (cpu=0:00:00.1, real=0:00:01.0, mem=982.2M) ***
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place

Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 36 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=8 numPGBlocks=36 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=77  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 77 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 77 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.231200e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         1( 0.56%)   ( 0.56%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.19%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 983.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 201
[NR-eGR] Metal2  (2V) length: 3.576000e+03um, number of vias: 262
[NR-eGR] Metal3  (3H) length: 7.110000e+03um, number of vias: 54
[NR-eGR] Metal4  (4V) length: 2.608000e+03um, number of vias: 0
[NR-eGR] Total length: 1.329400e+04um, number of vias: 517
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.102000e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 999.3M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 999.3M **
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   place_design
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 796.9M, totSessionCpu=0:01:56 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1005.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 36 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=8 numPGBlocks=36 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=77  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 77 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 77 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.238400e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         1( 0.56%)   ( 0.56%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.19%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 201
[NR-eGR] Metal2  (2V) length: 3.620000e+03um, number of vias: 261
[NR-eGR] Metal3  (3H) length: 7.238000e+03um, number of vias: 49
[NR-eGR] Metal4  (4V) length: 2.556000e+03um, number of vias: 0
[NR-eGR] Total length: 1.341400e+04um, number of vias: 511
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.134000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1006.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Extraction called for design 'counter' of instances=66 and nets=79 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1006.270M)
Starting delay calculation for setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1012.55)
Total number of fetched objects 77
End delay calculation. (MEM=1105 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1093.46 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:57 mem=1093.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typ_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 87.683  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.166   |      4 (4)       |
|   max_tran     |      1 (8)       |   -0.057   |      1 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.463%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 832.4M, totSessionCpu=0:01:57 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1055.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1055.3M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:56.7/0:12:44.7 (0.2), mem = 1056.3M

Footprint cell information for calculating maxBufDist
*info: There are 1 candidate Buffer cell
*info: There are 1 candidate Inverter cell


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:56.9/0:12:44.9 (0.2), mem = 1123.7M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:56.9/0:12:44.9 (0.2), mem = 1088.6M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    39.46%|        -|   0.000|   0.000|   0:00:00.0| 1107.7M|
|    39.46%|        -|   0.000|   0.000|   0:00:00.0| 1107.7M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1107.7M) ***
*** DrvOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:56.9/0:12:44.9 (0.2), mem = 1088.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:56.9/0:12:44.9 (0.2), mem = 1088.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     8|    -0.36|     3|     3|    -0.29|     0|     0|     0|     0|    87.68|     0.00|       0|       0|       0|  39.46|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    87.73|     0.00|       2|       2|       0|  40.70| 0:00:00.0|  1145.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    87.73|     0.00|       0|       0|       0|  40.70| 0:00:00.0|  1145.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1145.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:01:57.1/0:12:45.1 (0.2), mem = 1126.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 871.6M, totSessionCpu=0:01:57 **

Active setup views:
 typ_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:57.1/0:12:45.1 (0.2), mem = 1089.6M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+-------------------+---------+--------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|  End Point   |
+--------+--------+----------+------------+--------+-------------------+---------+--------------+
|   0.000|   0.000|    40.70%|   0:00:00.0| 1128.7M|typ_functional_mode|       NA| NA           |
+--------+--------+----------+------------+--------+-------------------+---------+--------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1128.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1128.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:57.3/0:12:45.3 (0.2), mem = 1093.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:57.4/0:12:45.4 (0.2), mem = 1128.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    40.70%|        -|   0.000|   0.000|   0:00:00.0| 1128.7M|
|    40.70%|        0|   0.000|   0.000|   0:00:00.0| 1129.7M|
|    40.70%|        0|   0.000|   0.000|   0:00:00.0| 1148.8M|
|    40.70%|        0|   0.000|   0.000|   0:00:00.0| 1148.8M|
|    40.70%|        0|   0.000|   0.000|   0:00:00.0| 1148.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.70
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:01.0) **
*** AreaOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:01:57.4/0:12:45.4 (0.2), mem = 1148.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1094.64M, totSessionCpu=0:01:57).

*** Start incrementalPlace ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  typ_functional_mode
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 36 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=8 numPGBlocks=36 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 81 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 81 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.234800e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         2( 1.13%)   ( 1.13%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.37%)   ( 0.37%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1096.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Iteration  4: Total net bbox = 6.970e+03 (3.45e+03 3.52e+03)
              Est.  stn bbox = 7.490e+03 (3.76e+03 3.73e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1116.1M
Iteration  5: Total net bbox = 8.338e+03 (3.18e+03 5.16e+03)
              Est.  stn bbox = 8.880e+03 (3.45e+03 5.43e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1116.1M
Iteration  6: Total net bbox = 9.935e+03 (4.35e+03 5.58e+03)
              Est.  stn bbox = 1.048e+04 (4.64e+03 5.84e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1132.1M
Iteration  7: Total net bbox = 1.100e+04 (5.02e+03 5.98e+03)
              Est.  stn bbox = 1.156e+04 (5.32e+03 6.25e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1132.1M
Move report: Timing Driven Placement moves 70 insts, mean move: 121.02 um, max move: 254.11 um
	Max move on inst (g229__4296): (500.00, 284.00) --> (300.00, 229.89)
SKP cleared!

Finished Incremental Placement (cpu=0:00:00.6, real=0:00:00.0, mem=1116.1M)
*** Starting refinePlace (0:01:58 mem=1116.1M) ***
Total net bbox length = 1.148e+04 (5.411e+03 6.065e+03) (ext = 1.944e+03)
Move report: Detail placement moves 70 insts, mean move: 15.07 um, max move: 46.34 um
	Max move on inst (g248__5703): (152.98, 113.36) --> (116.00, 104.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1116.1MB
Summary Report:
Instances move: 70 (out of 70 movable)
Instances flipped: 0
Mean displacement: 15.07 um
Max displacement: 46.34 um (Instance: g248__5703) (152.977, 113.362) -> (116, 104)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 1.143e+04 (5.282e+03 6.148e+03) (ext = 1.850e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1116.1MB
*** Finished refinePlace (0:01:58 mem=1116.1M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 36 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=8 numPGBlocks=36 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 81 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 81 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.184400e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1116.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 209
[NR-eGR] Metal2  (2V) length: 4.436000e+03um, number of vias: 262
[NR-eGR] Metal3  (3H) length: 6.018000e+03um, number of vias: 50
[NR-eGR] Metal4  (4V) length: 2.380000e+03um, number of vias: 0
[NR-eGR] Total length: 1.283400e+04um, number of vias: 521
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.042000e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1092.5M

*** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:00.0)***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1092.5M)
Extraction called for design 'counter' of instances=70 and nets=83 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1092.523M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 853.1M, totSessionCpu=0:01:58 **
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1092.28)
Total number of fetched objects 81
End delay calculation. (MEM=1156.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1156.18 CPU=0:00:00.2 REAL=0:00:01.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:58.7/0:12:46.7 (0.2), mem = 1175.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    40.70%|        -|   0.000|   0.000|   0:00:00.0| 1175.3M|
|    40.70%|        0|   0.000|   0.000|   0:00:00.0| 1175.3M|
|    40.70%|        0|   0.000|   0.000|   0:00:00.0| 1175.3M|
|    40.70%|        0|   0.000|   0.000|   0:00:00.0| 1175.3M|
|    40.70%|        0|   0.000|   0.000|   0:00:00.0| 1175.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.70
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:01:59 mem=1191.3M) ***
Total net bbox length = 1.143e+04 (5.282e+03 6.148e+03) (ext = 1.850e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1191.3MB
Summary Report:
Instances move: 0 (out of 70 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.143e+04 (5.282e+03 6.148e+03) (ext = 1.850e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1191.3MB
*** Finished refinePlace (0:01:59 mem=1191.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1191.3M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1191.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:58.8/0:12:46.7 (0.2), mem = 1191.3M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1112.26M, totSessionCpu=0:01:59).

Active setup views:
 typ_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'counter' of instances=70 and nets=83 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1098.055M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Read 36 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=8 numPGBlocks=36 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 81 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 81 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.184400e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1098.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1096.05)
Total number of fetched objects 81
End delay calculation. (MEM=1159.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1159.95 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:59 mem=1160.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 885.0M, totSessionCpu=0:01:59 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typ_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 87.573  | 87.573  | 93.964  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.702%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 886.6M, totSessionCpu=0:01:59 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns         87.573 ns  final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   opt_design_prects
*** Free Virtual Timing Model ...(mem=1114.0M)
**place_opt_design ... cpu = 0:00:05, real = 0:00:08, mem = 1083.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> checkPlace
Begin checking placement ... (start mem=1083.4M, init mem=1083.4M)
*info: Placed = 70            
*info: Unplaced = 0           
Placement Density:40.70%(85104/209088)
Placement Density (including fixed std cells):40.70%(85104/209088)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1083.4M)
<CMD> getCTSMode -engine -quiet
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 3 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> earlyGlobalRoute
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1083.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Read 108 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=420 numPGBlocks=108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 81 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 81 net(s) in layer range [1, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.198800e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         7( 5.26%)   ( 5.26%) 
[NR-eGR]  Metal2  (2)         1( 0.56%)   ( 0.56%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 1.63%)   ( 1.63%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.636000e+03um, number of vias: 215
[NR-eGR] Metal2  (2V) length: 6.764000e+03um, number of vias: 148
[NR-eGR] Metal3  (3H) length: 4.606000e+03um, number of vias: 0
[NR-eGR] Total length: 1.300600e+04um, number of vias: 363
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.042000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1063.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
<CMD> fit
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -isVisible 1
<CMD> setLayerPreference congestV -isVisible 1
<CMD> setLayerPreference congest -isVisible 1
<CMD> setLayerPreference congestObj -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> redraw
<CMD> redraw
<CMD> setLayerPreference densityMap -isVisible 1
<CMD> setLayerPreference densityMap -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference congestH -isVisible 0
<CMD> setLayerPreference congestV -isVisible 0
<CMD> setLayerPreference gcellOvflow -isVisible 0
<CMD> setLayerPreference congest -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -isVisible 1
<CMD> setLayerPreference congestV -isVisible 1
<CMD> setLayerPreference congest -isVisible 1
<CMD> setLayerPreference timingMap -isVisible 1
<CMD> setLayerPreference timingMap -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference congestH -isVisible 0
<CMD> setLayerPreference congestV -isVisible 0
<CMD> setLayerPreference gcellOvflow -isVisible 0
<CMD> setLayerPreference congest -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -isVisible 1
<CMD> setLayerPreference congestV -isVisible 1
<CMD> setLayerPreference congest -isVisible 1
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference congestH -isVisible 0
<CMD> setLayerPreference congestV -isVisible 0
<CMD> setLayerPreference gcellOvflow -isVisible 0
<CMD> setLayerPreference congest -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -isVisible 1
<CMD> setLayerPreference congestV -isVisible 1
<CMD> setLayerPreference congest -isVisible 1
<CMD> setLayerPreference congChan -isVisible 0
<CMD> setLayerPreference routeCongest -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference congestH -isVisible 0
<CMD> setLayerPreference congestV -isVisible 0
<CMD> setLayerPreference gcellOvflow -isVisible 0
<CMD> setLayerPreference congest -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 2 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> earlyGlobalRoute
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1068.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 2
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Read 108 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=420 numPGBlocks=108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 81 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 81 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 15.24% H + 0.00% V. EstWL: 1.299600e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         9( 5.33%)         1( 0.59%)   ( 5.92%) 
[NR-eGR]  Metal2  (2)         1( 0.56%)         0( 0.00%)   ( 0.56%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               10( 2.88%)         1( 0.29%)   ( 3.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 5.71% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 7.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 6.412000e+03um, number of vias: 283
[NR-eGR] Metal2  (2V) length: 7.314000e+03um, number of vias: 11
[NR-eGR] Total length: 1.372600e+04um, number of vias: 294
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.110000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1068.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference instanceCell -isVisible 1
<CMD> redraw
<CMD> redraw
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> fit
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 3 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> earlyGlobalRoute
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1068.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Read 108 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=420 numPGBlocks=108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 81 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 81 net(s) in layer range [1, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.198800e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         7( 5.26%)   ( 5.26%) 
[NR-eGR]  Metal2  (2)         1( 0.56%)   ( 0.56%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 1.63%)   ( 1.63%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.636000e+03um, number of vias: 215
[NR-eGR] Metal2  (2V) length: 6.764000e+03um, number of vias: 148
[NR-eGR] Metal3  (3H) length: 4.606000e+03um, number of vias: 0
[NR-eGR] Total length: 1.300600e+04um, number of vias: 363
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.042000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1068.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> fit
<CMD> saveDesign counter_loaded_floorplan_power_pin_placed
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=11/19 23:41:34, mem=837.2M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_floorplan_power_pin_placed
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 44 strips and 32 vias are created in OA database.
Signal Routes: Created 188 routes.
Created 70 insts; 280 instTerms; 83 nets; 0 routes.
**WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OA database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=11/19 23:41:35, mem=837.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/19 23:41:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.4M, current mem=837.4M)
% Begin Save clock tree data ... (date=11/19 23:41:35, mem=837.7M)
% End Save clock tree data ... (date=11/19 23:41:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.7M, current mem=837.7M)
Saving preference file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=11/19 23:41:35, mem=842.0M)
% End Save ccopt configuration ... (date=11/19 23:41:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=842.2M, current mem=842.2M)
% Begin Save power constraints data ... (date=11/19 23:41:35, mem=842.2M)
% End Save power constraints data ... (date=11/19 23:41:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=842.2M, current mem=842.2M)
Saving property file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1072.5M) ***
#% End save design ... (date=11/19 23:41:35, total cpu=0:00:00.4, real=0:00:00.0, peak res=842.2M, current mem=842.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1068.3M)
Extraction called for design 'counter' of instances=70 and nets=83 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1068.262M)
Starting delay calculation for setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1071.28)
Total number of fetched objects 81
End delay calculation. (MEM=1135.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1135.18 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:18 mem=1135.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 typ_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 87.550  | 87.550  | 93.985  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.702%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.4 sec
Total Real time: 2.0 sec
Total Memory Usage: 1091.769531 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1072.3M)
Starting delay calculation for hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1072.27)
Total number of fetched objects 81
End delay calculation. (MEM=1136.16 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1136.16 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:19 mem=1136.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 typ_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.608  |  2.356  |  0.608  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 40.702%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.41 sec
Total Real time: 1.0 sec
Total Memory Usage: 1074.769531 Mbytes
<CMD> getOptMode -multiBitFlopOpt -quiet
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        205.55           1389          0.000 ns         87.550 ns  pre_CTS
<CMD> saveDesign counter_loaded_floorplan_power_pin_placed
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=11/19 23:44:08, mem=838.5M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_floorplan_power_pin_placed
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 44 strips and 32 vias are created in OA database.
Signal Routes: Created 188 routes.
Created 70 insts; 280 instTerms; 83 nets; 0 routes.
**WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OA database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=11/19 23:44:08, mem=838.5M)
Saving AAE Data ...
% End Save AAE data ... (date=11/19 23:44:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=838.5M, current mem=838.5M)
% Begin Save clock tree data ... (date=11/19 23:44:08, mem=838.6M)
% End Save clock tree data ... (date=11/19 23:44:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=838.6M, current mem=838.6M)
Saving preference file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=11/19 23:44:08, mem=844.7M)
% End Save ccopt configuration ... (date=11/19 23:44:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=844.7M, current mem=844.7M)
% Begin Save power constraints data ... (date=11/19 23:44:08, mem=844.7M)
% End Save power constraints data ... (date=11/19 23:44:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=844.7M, current mem=844.7M)
Saving property file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1079.0M) ***
#% End save design ... (date=11/19 23:44:09, total cpu=0:00:00.4, real=0:00:01.0, peak res=844.7M, current mem=844.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec -file ccopt_native.spec
Creating clock tree spec for modes (timing configs): functional_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt_native.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
Extracting original clock gating for CLK...
  clock_tree CLK contains 8 sinks and 0 clock gates.
  Extraction for CLK complete.
Extracting original clock gating for CLK done.
<CMD> set_ccopt_property source_driver -clock_tree CLK {BUFX2/A BUFX2/Y}
<CMD> set_ccopt_property clock_period -pin clk 100
<CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
The skew group CLK/functional_mode was created. It contains 8 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 0.200
<CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {typ_corner typ_corner}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> set_ccopt_mode -cts_inverter_cells INVX1
<CMD> set_ccopt_mode -cts_buffer_cells BUFX2
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=11/19 23:49:00, mem=855.4M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1079.0M, init mem=1079.0M)
*info: Placed = 70            
*info: Unplaced = 0           
Placement Density:40.70%(85104/209088)
Placement Density (including fixed std cells):40.70%(85104/209088)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1079.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - CheckPlace
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1079.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Read 108 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=420 numPGBlocks=108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 81 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 81 net(s) in layer range [1, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.198800e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         7( 5.26%)   ( 5.26%) 
[NR-eGR]  Metal2  (2)         1( 0.56%)   ( 0.56%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 1.63%)   ( 1.63%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.636000e+03um, number of vias: 215
[NR-eGR] Metal2  (2V) length: 6.764000e+03um, number of vias: 148
[NR-eGR] Metal3  (3H) length: 4.606000e+03um, number of vias: 0
[NR-eGR] Total length: 1.300600e+04um, number of vias: 363
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.042000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1074.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_insertion_delay is set for at least one key
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree CLK:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BUFX2/A BUFX2/Y (default: )
For power domain auto-default:
  Buffers:     BUFX2 
  Inverters:   INVX1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 209088.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner typ_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    1.870ns
  Slew time target (trunk):   1.870ns
  Slew time target (top):     1.870ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 1.025ns
  Buffer max distance: 3240.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFX2, fastest_considered_half_corner=typ_corner:setup.late, optimalDrivingDistance=3240.000um, saturatedSlew=0.536ns, speed=2736.024um per ns, cellArea=266.667um^2 per 1000um}
  Inverter  : {lib_cell:INVX1, fastest_considered_half_corner=typ_corner:setup.late, optimalDrivingDistance=3240.000um, saturatedSlew=1.032ns, speed=2393.883um per ns, cellArea=133.333um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for typ_corner:setup.late...
Clock tree timing engine global stage delay update for typ_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group CLK/functional_mode:
  Sources:                     pin clk
  Total number of sinks:       8
  Delay constrained sinks:     8
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typ_corner:setup.late:
  Skew target:                 1.025ns
  Insertion delay target:      0.200ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group CLK/functional_mode with 8 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------------------------
Layer            Via Cell                          Res.     Cap.     RC       Top of Stack
Range                                              (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------------------------
Metal1-Metal2    TECH_RULE_M2_M1_2x1_VV_E_NEW_1    0.250    0.963    0.241    false
Metal2-Metal3    TECH_RULE_M3_M2_2x1_VV_E          0.250    0.870    0.218    false
Metal3-Metal4    TECH_RULE_M4_M3_2x1_VV_E          0.250    0.709    0.177    false
------------------------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:00.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree CLK...
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree CLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFX2: 2 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:04:08 mem=1112.9M) ***
Total net bbox length = 1.189e+04 (5.450e+03 6.436e+03) (ext = 2.030e+03)
Move report: Detail placement moves 1 insts, mean move: 12.00 um, max move: 12.00 um
	Max move on inst (FE_OFC0_enable): (176.00, 140.00) --> (164.00, 140.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1112.9MB
Summary Report:
Instances move: 1 (out of 72 movable)
Instances flipped: 0
Mean displacement: 12.00 um
Max displacement: 12.00 um (Instance: FE_OFC0_enable) (176, 140) -> (164, 140)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
Total net bbox length = 1.190e+04 (5.462e+03 6.436e+03) (ext = 2.030e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1112.9MB
*** Finished refinePlace (0:04:08 mem=1112.9M) ***
    Moved 0, flipped 0 and cell swapped 0 of 10 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for typ_corner:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for typ_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.140pF, total=0.193pF
      wire lengths     : top=0.000um, trunk=394.000um, leaf=900.000um, total=1294.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=1.500ns count=1 avg=0.237ns sd=0.000ns min=0.237ns max=0.237ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.002ns min=0.325ns max=0.328ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.861, max=0.866, avg=0.864, sd=0.002], skew [0.005 vs 1.025], 100% {0.861, 0.866} (wid=0.004 ws=0.002) (gid=0.862 gs=0.003)
    Skew group summary after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.861, max=0.866, avg=0.864, sd=0.002], skew [0.005 vs 1.025], 100% {0.861, 0.866} (wid=0.004 ws=0.002) (gid=0.862 gs=0.003)
    Clock network insertion delays are now [0.861ns, 0.866ns] average 0.864ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=72 and nets=85 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1074.785M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for typ_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
    cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
    sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
    wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.146pF, total=0.204pF
    wire lengths     : top=0.000um, trunk=394.000um, leaf=900.000um, total=1294.000um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.500ns count=1 avg=0.241ns sd=0.000ns min=0.241ns max=0.241ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Leaf  : target=1.500ns count=2 avg=0.328ns sd=0.002ns min=0.327ns max=0.330ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BUFX2: 2 
  Primary reporting skew groups After congestion update:
    skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
  Skew group summary After congestion update:
    skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
  Clock network insertion delays are now [0.863ns, 0.869ns] average 0.867ns std.dev 0.002ns
  Update congestion based capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Update congestion based capacitance
  Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.146pF, total=0.204pF
      wire lengths     : top=0.000um, trunk=394.000um, leaf=900.000um, total=1294.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=1.500ns count=1 avg=0.241ns sd=0.000ns min=0.241ns max=0.241ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.328ns sd=0.002ns min=0.327ns max=0.330ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Clock network insertion delays are now [0.863ns, 0.869ns] average 0.867ns std.dev 0.002ns
    BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.869}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.146pF, total=0.204pF
      wire lengths     : top=0.000um, trunk=394.000um, leaf=900.000um, total=1294.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=1.500ns count=1 avg=0.241ns sd=0.000ns min=0.241ns max=0.241ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.328ns sd=0.002ns min=0.327ns max=0.330ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Clock network insertion delays are now [0.863ns, 0.869ns] average 0.867ns std.dev 0.002ns
    BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.869}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.146pF, total=0.204pF
      wire lengths     : top=0.000um, trunk=394.000um, leaf=900.000um, total=1294.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=1.500ns count=1 avg=0.241ns sd=0.000ns min=0.241ns max=0.241ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.328ns sd=0.002ns min=0.327ns max=0.330ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Clock network insertion delays are now [0.863ns, 0.869ns] average 0.867ns std.dev 0.002ns
    BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.869}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.146pF, total=0.204pF
      wire lengths     : top=0.000um, trunk=394.000um, leaf=900.000um, total=1294.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=1.500ns count=1 avg=0.241ns sd=0.000ns min=0.241ns max=0.241ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.328ns sd=0.002ns min=0.327ns max=0.330ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Clock network insertion delays are now [0.863ns, 0.869ns] average 0.867ns std.dev 0.002ns
    BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.869}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unconstrained drivers
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.146pF, total=0.204pF
      wire lengths     : top=0.000um, trunk=394.000um, leaf=900.000um, total=1294.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=1.500ns count=1 avg=0.241ns sd=0.000ns min=0.241ns max=0.241ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.328ns sd=0.002ns min=0.327ns max=0.330ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Clock network insertion delays are now [0.863ns, 0.869ns] average 0.867ns std.dev 0.002ns
    BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.869}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.146pF, total=0.204pF
      wire lengths     : top=0.000um, trunk=394.000um, leaf=900.000um, total=1294.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=1.500ns count=1 avg=0.241ns sd=0.000ns min=0.241ns max=0.241ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.328ns sd=0.002ns min=0.327ns max=0.330ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Skew group summary after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.863, max=0.869, avg=0.867, sd=0.002], skew [0.006 vs 1.025], 100% {0.863, 0.869} (wid=0.004 ws=0.002) (gid=0.866 gs=0.004)
    Clock network insertion delays are now [0.863ns, 0.869ns] average 0.867ns std.dev 0.002ns
    BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.869}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
    BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.863}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Skew group summary after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
    BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.863}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
    BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.863}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
    BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {CLK/functional_mode,WC: 0.717 -> 0.863}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group CLK/functional_mode from 0.717ns to 0.863ns.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 4 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
          cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
          sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
          wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
          wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
          Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFX2: 2 
        Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
          cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
          sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
          wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
          wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
          Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFX2: 2 
        Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
          cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
          sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
          wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
          wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
          Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX2: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFX2: 2 
    Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
    cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
    sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
    wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
    wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFX2: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
  Skew group summary after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
  Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Skew group summary after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
          cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
          sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
          wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
          wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
          Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX2: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Skew group summary after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Skew group summary after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Skew group summary after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=0.859, max=0.863, avg=0.862, sd=0.001], skew [0.004 vs 1.025], 100% {0.859, 0.863} (wid=0.004 ws=0.003) (gid=0.860 gs=0.003)
    Clock network insertion delays are now [0.859ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Balancing
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=72 and nets=85 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1081.098M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for typ_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
    cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
    sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
    wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
    wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BUFX2: 2 
  Primary reporting skew groups After congestion update:
    skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
  Skew group summary After congestion update:
    skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
  Clock network insertion delays are now [0.860ns, 0.863ns] average 0.862ns std.dev 0.001ns
  Merging balancing drivers for power...
    Tried: 4 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Clock network insertion delays are now [0.860ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Merging balancing drivers for power
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Skew group summary after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Clock network insertion delays are now [0.860ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock skew
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.687pF fall=0.694pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Clock network insertion delays are now [0.860ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Skew group summary after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Clock network insertion delays are now [0.860ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Capacitance Reduction...
      Artificially removing short and long paths...
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Capacitance Reduction':
        cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
        cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
        cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
        sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
        wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
        wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
      Clock DAG net violations after 'Wire Capacitance Reduction': none
      Clock DAG primary half-corner transition distribution after 'Wire Capacitance Reduction':
        Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Clock DAG library cell distribution after 'Wire Capacitance Reduction' {count}:
         Bufs: BUFX2: 2 
      Primary reporting skew groups after 'Wire Capacitance Reduction':
        skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
      Skew group summary after 'Wire Capacitance Reduction':
        skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
      Clock network insertion delays are now [0.860ns, 0.863ns] average 0.862ns std.dev 0.001ns
      Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Capacitance Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Wire Capacitance Reduction
    Move For Wirelength...
      Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, attempted=0, currentlyIllegal=0, legalizationFail=0, accepted=0
      Clock DAG stats after 'Move For Wirelength':
        cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
        cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
        cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
        sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
        wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
        wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
      Clock DAG net violations after 'Move For Wirelength': none
      Clock DAG primary half-corner transition distribution after 'Move For Wirelength':
        Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Clock DAG library cell distribution after 'Move For Wirelength' {count}:
         Bufs: BUFX2: 2 
      Primary reporting skew groups after 'Move For Wirelength':
        skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
      Skew group summary after 'Move For Wirelength':
        skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
      Clock network insertion delays are now [0.860ns, 0.863ns] average 0.862ns std.dev 0.001ns
      Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Move For Wirelength done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Move For Wirelength
    Optimizing orientation...
    Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 2 , Other = 0
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.141pF, total=0.185pF
      wire lengths     : top=0.000um, trunk=274.000um, leaf=896.000um, total=1170.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.327ns sd=0.000ns min=0.326ns max=0.327ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Skew group summary after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=0.860, max=0.863, avg=0.862, sd=0.001], skew [0.003 vs 1.025], 100% {0.860, 0.863} (wid=0.004 ws=0.003) (gid=0.861 gs=0.003)
    Clock network insertion delays are now [0.860ns, 0.863ns] average 0.862ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Wire Opt OverFix
  Total capacitance is (rise=0.872pF fall=0.879pF), of which (rise=0.185pF fall=0.185pF) is wire, and (rise=0.687pF fall=0.694pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:04:09 mem=1119.3M) ***
Total net bbox length = 1.181e+04 (5.446e+03 6.364e+03) (ext = 1.970e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1119.3MB
Summary Report:
Instances move: 0 (out of 72 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.181e+04 (5.446e+03 6.364e+03) (ext = 1.970e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1119.3MB
*** Finished refinePlace (0:04:09 mem=1119.3M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:01.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    82 (unrouted=2, trialRouted=80, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Read 108 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=430 numPGBlocks=108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=83  numIgnoredNets=80
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.080000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         2( 1.52%)   ( 1.52%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.41%)   ( 0.41%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.724000e+03um, number of vias: 217
[NR-eGR] Metal2  (2V) length: 6.912000e+03um, number of vias: 143
[NR-eGR] Metal3  (3H) length: 4.530000e+03um, number of vias: 0
[NR-eGR] Total length: 1.316600e+04um, number of vias: 360
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.202000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 1.160000e+02um, number of vias: 11
[NR-eGR] Metal2  (2V) length: 6.120000e+02um, number of vias: 6
[NR-eGR] Metal3  (3H) length: 4.740000e+02um, number of vias: 0
[NR-eGR] Total length: 1.202000e+03um, number of vias: 17
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.202000e+03um, number of vias: 17
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1078.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Early Global Route - eGR only step
Set FIXED routing status on 3 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    82 (unrouted=2, trialRouted=80, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Routing Tools
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=72 and nets=85 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1078.043M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for typ_corner:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for typ_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
          cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
          sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
          wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.158pF, total=0.201pF
          wire lengths     : top=0.000um, trunk=274.000um, leaf=928.000um, total=1202.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
          Leaf  : target=1.500ns count=2 avg=0.332ns sd=0.001ns min=0.332ns max=0.333ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFX2: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Clock network insertion delays are now [0.868ns, 0.871ns] average 0.870ns std.dev 0.001ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Violation analysis
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
          cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
          sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
          wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.158pF, total=0.201pF
          wire lengths     : top=0.000um, trunk=274.000um, leaf=928.000um, total=1202.000um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
          Leaf  : target=1.500ns count=2 avg=0.332ns sd=0.001ns min=0.332ns max=0.333ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: BUFX2: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Clock network insertion delays are now [0.868ns, 0.871ns] average 0.870ns std.dev 0.001ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Moving buffers
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {CLK/functional_mode,WC: 0.868 -> 0.871}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
          cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
          sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
          wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.158pF, total=0.201pF
          wire lengths     : top=0.000um, trunk=274.000um, leaf=928.000um, total=1202.000um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
          Leaf  : target=1.500ns count=2 avg=0.332ns sd=0.001ns min=0.332ns max=0.333ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: BUFX2: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Clock network insertion delays are now [0.868ns, 0.871ns] average 0.870ns std.dev 0.001ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
          cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
          sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
          wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.158pF, total=0.201pF
          wire lengths     : top=0.000um, trunk=274.000um, leaf=928.000um, total=1202.000um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
          Leaf  : target=1.500ns count=2 avg=0.332ns sd=0.001ns min=0.332ns max=0.333ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: BUFX2: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Clock network insertion delays are now [0.868ns, 0.871ns] average 0.870ns std.dev 0.001ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 1 insts, 2 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
          cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
          cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
          sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
          wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.158pF, total=0.201pF
          wire lengths     : top=0.000um, trunk=274.000um, leaf=928.000um, total=1202.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=1.500ns count=1 avg=0.228ns sd=0.000ns min=0.228ns max=0.228ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
          Leaf  : target=1.500ns count=2 avg=0.332ns sd=0.001ns min=0.332ns max=0.333ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFX2: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=0.868, max=0.871, avg=0.870, sd=0.001], skew [0.003 vs 1.025], 100% {0.868, 0.871} (wid=0.004 ws=0.003) (gid=0.867 gs=0.000)
        Clock network insertion delays are now [0.868ns, 0.871ns] average 0.870ns std.dev 0.001ns
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:10 mem=1116.2M) ***
Total net bbox length = 1.181e+04 (5.446e+03 6.364e+03) (ext = 1.970e+03)
Move report: Detail placement moves 1 insts, mean move: 12.00 um, max move: 12.00 um
	Max move on inst (g287__7344): (188.00, 248.00) --> (176.00, 248.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1116.2MB
Summary Report:
Instances move: 1 (out of 72 movable)
Instances flipped: 0
Mean displacement: 12.00 um
Max displacement: 12.00 um (Instance: g287__7344) (188, 248) -> (176, 248)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.181e+04 (5.446e+03 6.364e+03) (ext = 1.970e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1116.2MB
*** Finished refinePlace (0:04:10 mem=1116.2M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    82 (unrouted=2, trialRouted=80, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Read 108 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=430 numPGBlocks=108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=83  numIgnoredNets=80
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.080000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         1( 0.76%)   ( 0.76%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.20%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.696000e+03um, number of vias: 217
[NR-eGR] Metal2  (2V) length: 6.912000e+03um, number of vias: 145
[NR-eGR] Metal3  (3H) length: 4.558000e+03um, number of vias: 0
[NR-eGR] Total length: 1.316600e+04um, number of vias: 362
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.202000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 8.800000e+01um, number of vias: 11
[NR-eGR] Metal2  (2V) length: 6.120000e+02um, number of vias: 8
[NR-eGR] Metal3  (3H) length: 5.020000e+02um, number of vias: 0
[NR-eGR] Total length: 1.202000e+03um, number of vias: 19
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.202000e+03um, number of vias: 19
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1078.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_9024_s2424_saul_LPsUPc/.rgfbTotfh
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Early Global Route - eGR->NR step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 3 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/19 23:49:04, mem=854.7M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Nov 19 23:49:04 2021
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 18.16-s077_1 NR191106-2227/18_16-UB
#Start routing data preparation on Fri Nov 19 23:49:04 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.800 - 1.800] has 1 net.
#Voltage range [0.000 - 1.800] has 83 nets.
# Metal1       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal2       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal3       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal4       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 4.00000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.00 (MB), peak = 895.72 (MB)
#Merging special wires: starts on Fri Nov 19 23:49:04 2021 with memory = 862.17 (MB), peak = 895.72 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:862.2 MB, peak:895.7 MB
#reading routing guides ......
#
#Finished routing data preparation on Fri Nov 19 23:49:04 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.46 (MB)
#Total memory = 862.29 (MB)
#Peak memory = 895.72 (MB)
#
#
#Start global routing on Fri Nov 19 23:49:04 2021
#
#
#Start global routing initialization on Fri Nov 19 23:49:04 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Nov 19 23:49:04 2021
#
#Start routing resource analysis on Fri Nov 19 23:49:04 2021
#
#Routing resource analysis is done on Fri Nov 19 23:49:04 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         115           0          80    20.00%
#  Metal2         V         148           0          80     0.00%
#  Metal3         H         115           0          80     0.00%
#  Metal4         V         148           0          80     0.00%
#  --------------------------------------------------------------
#  Total                    526       0.00%         320     5.00%
#
#  3 nets (3.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Nov 19 23:49:04 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.57 (MB), peak = 895.72 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Fri Nov 19 23:49:04 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.63 (MB), peak = 895.72 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00065
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.58 (MB), peak = 895.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.67 (MB), peak = 895.72 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.67 (MB), peak = 895.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 3.
#Total number of unselected nets (but routable) for routing = 80 (skipped).
#Total number of nets in the design = 85.
#
#80 skipped nets do not have any wires.
#3 routable nets have only global wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3               0  
#------------------------------------------------
#        Total                  3               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3              80  
#------------------------------------------------
#        Total                  3              80  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1320 um.
#Total half perimeter of net bounding box = 1026 um.
#Total wire length on LAYER Metal1 = 60 um.
#Total wire length on LAYER Metal2 = 720 um.
#Total wire length on LAYER Metal3 = 540 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 20
#Total number of multi-cut vias = 20 (100.0%)
#Up-Via Summary (total 20):
#                    multi-cut      Total
#-----------------------------------------
# Metal1            12 (100.0%)         12
# Metal2             8 (100.0%)          8
#-----------------------------------------
#                   20 (100.0%)         20 
#
#Total number of involved priority nets 3
#Maximum src to sink distance for priority net 538.8
#Average of max src_to_sink distance for priority net 423.0
#Average of ave src_to_sink distance for priority net 274.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.92 (MB)
#Total memory = 867.21 (MB)
#Peak memory = 895.72 (MB)
#
#Finished global routing on Fri Nov 19 23:49:04 2021
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 865.79 (MB), peak = 895.72 (MB)
#Start Track Assignment.
#Done with 6 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1292 um.
#Total half perimeter of net bounding box = 1026 um.
#Total wire length on LAYER Metal1 = 84 um.
#Total wire length on LAYER Metal2 = 672 um.
#Total wire length on LAYER Metal3 = 536 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 20
#Total number of multi-cut vias = 20 (100.0%)
#Up-Via Summary (total 20):
#                    multi-cut      Total
#-----------------------------------------
# Metal1            12 (100.0%)         12
# Metal2             8 (100.0%)          8
#-----------------------------------------
#                   20 (100.0%)         20 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.40 (MB), peak = 895.72 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.83 (MB)
#Total memory = 866.64 (MB)
#Peak memory = 895.72 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 50.0% of the total area was rechecked for DRC, and 50.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.87 (MB), peak = 895.72 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1169 um.
#Total half perimeter of net bounding box = 1026 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 532 um.
#Total wire length on LAYER Metal3 = 553 um.
#Total wire length on LAYER Metal4 = 84 um.
#Total number of vias = 27
#Total number of multi-cut vias = 27 (100.0%)
#Up-Via Summary (total 27):
#                    multi-cut      Total
#-----------------------------------------
# Metal1            12 (100.0%)         12
# Metal2            11 (100.0%)         11
# Metal3             4 (100.0%)          4
#-----------------------------------------
#                   27 (100.0%)         27 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.12 (MB)
#Total memory = 869.77 (MB)
#Peak memory = 895.72 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.12 (MB)
#Total memory = 869.77 (MB)
#Peak memory = 895.72 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 24.76 (MB)
#Total memory = 879.45 (MB)
#Peak memory = 895.72 (MB)
#Number of warnings = 22
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov 19 23:49:04 2021
#
% End globalDetailRoute (date=11/19 23:49:04, total cpu=0:00:00.3, real=0:00:00.0, peak res=895.7M, current mem=879.1M)
        NanoRoute done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   NanoRoute
      Clock detailed routing done.
Checking guided vs. routed lengths for 3 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
      below        250.000           1
       250.000     300.000           1
       300.000     350.000           0
       350.000     400.000           0
       400.000     450.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            3
       0.000      1.000            0
      -------------------------------------
      
Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    82 (unrouted=82, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Read 108 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=430 numPGBlocks=108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 33
[NR-eGR] Read numTotalNets=83  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 80 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 80 net(s) in layer range [1, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.105200e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         8( 6.06%)   ( 6.06%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 1.63%)   ( 1.63%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1095.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.652000e+03um, number of vias: 219
[NR-eGR] Metal2  (2V) length: 6.824000e+03um, number of vias: 146
[NR-eGR] Metal3  (3H) length: 4.417000e+03um, number of vias: 4
[NR-eGR] Total length: 1.289300e+04um, number of vias: 369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1095.5M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Congestion Repair

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    82 (unrouted=2, trialRouted=80, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Routing Tools
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=72 and nets=85 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1095.496M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for typ_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
    cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
    sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
    wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.155pF, total=0.195pF
    wire lengths     : top=0.000um, trunk=273.000um, leaf=896.000um, total=1169.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=1.500ns count=1 avg=0.224ns sd=0.000ns min=0.224ns max=0.224ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Leaf  : target=1.500ns count=2 avg=0.331ns sd=0.001ns min=0.331ns max=0.332ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFX2: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
  Skew group summary after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
  Clock network insertion delays are now [0.865ns, 0.869ns] average 0.867ns std.dev 0.001ns
  CCOpt::Phase::Routing done. (took cpu=0:00:00.6 real=0:00:00.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.155pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=273.000um, leaf=896.000um, total=1169.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=1.500ns count=1 avg=0.224ns sd=0.000ns min=0.224ns max=0.224ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.331ns sd=0.001ns min=0.331ns max=0.332ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
    Clock network insertion delays are now [0.865ns, 0.869ns] average 0.867ns std.dev 0.001ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Upsizing to fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group CLK/functional_mode from 0.717ns to 0.869ns.
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.155pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=273.000um, leaf=896.000um, total=1169.000um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=1.500ns count=1 avg=0.224ns sd=0.000ns min=0.224ns max=0.224ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.331ns sd=0.001ns min=0.331ns max=0.332ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
    Skew group summary PostConditioning after DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
    Clock network insertion delays are now [0.865ns, 0.869ns] average 0.867ns std.dev 0.001ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.155pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=273.000um, leaf=896.000um, total=1169.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=1.500ns count=1 avg=0.224ns sd=0.000ns min=0.224ns max=0.224ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.331ns sd=0.001ns min=0.331ns max=0.332ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
    Clock network insertion delays are now [0.865ns, 0.869ns] average 0.867ns std.dev 0.001ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Buffering to fix DRVs
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
      cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
      sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
      wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.155pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=273.000um, leaf=896.000um, total=1169.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=1.500ns count=1 avg=0.224ns sd=0.000ns min=0.224ns max=0.224ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
      Leaf  : target=1.500ns count=2 avg=0.331ns sd=0.001ns min=0.331ns max=0.332ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: BUFX2: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
    Clock network insertion delays are now [0.865ns, 0.869ns] average 0.867ns std.dev 0.001ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    82 (unrouted=2, trialRouted=80, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typ_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
    cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
    sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
    wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.155pF, total=0.195pF
    wire lengths     : top=0.000um, trunk=273.000um, leaf=896.000um, total=1169.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=1.500ns count=1 avg=0.224ns sd=0.000ns min=0.224ns max=0.224ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
    Leaf  : target=1.500ns count=2 avg=0.331ns sd=0.001ns min=0.331ns max=0.332ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFX2: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
  Skew group summary after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
  Clock network insertion delays are now [0.865ns, 0.869ns] average 0.867ns std.dev 0.001ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::PostConditioning
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                         2      1728.000       0.138
  Inverters                       0         0.000       0.000
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                             2      1728.000       0.138
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      273.000
  Leaf       896.000
  Total     1169.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.138    0.040    0.178
  Leaf     0.556    0.155    0.711
  Total    0.694    0.195    0.889
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    8      0.556     0.070       0.000      0.070    0.070
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       1.500       1       0.224       0.000      0.224    0.224    {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}         -
  Leaf        1.500       2       0.331       0.001      0.331    0.332    {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------
  Name     Type      Inst     Inst Area 
                     Count    (um^2)
  --------------------------------------
  BUFX2    buffer      2       1728.000
  --------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  typ_corner:setup.late    CLK/functional_mode    0.865     0.869     0.004       1.025         0.003           0.003           0.867        0.001     100% {0.865, 0.869}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  typ_corner:setup.late    CLK/functional_mode    0.865     0.869     0.004       1.025         0.003           0.003           0.867        0.001     100% {0.865, 0.869}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.865ns, 0.869ns] average 0.867ns std.dev 0.001ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1145.71)
Total number of fetched objects 83
End delay calculation. (MEM=1209.61 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1209.61 CPU=0:00:00.0 REAL=0:00:00.0)
	Clock: CLK, View: typ_functional_mode, Ideal Latency: 0.2, Propagated Latency: 1.18619
	 Executing: set_clock_latency -source -early -max -rise -0.986188 [get_pins clk]
	Clock: CLK, View: typ_functional_mode, Ideal Latency: 0.2, Propagated Latency: 1.18619
	 Executing: set_clock_latency -source -late -max -rise -0.986188 [get_pins clk]
	Clock: CLK, View: typ_functional_mode, Ideal Latency: 0.2, Propagated Latency: 1.19345
	 Executing: set_clock_latency -source -early -max -fall -0.99345 [get_pins clk]
	Clock: CLK, View: typ_functional_mode, Ideal Latency: 0.2, Propagated Latency: 1.19345
	 Executing: set_clock_latency -source -late -max -fall -0.99345 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
  cell areas       : b=1728.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1728.000um^2
  cell capacitance : b=0.138pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.138pF
  sink capacitance : count=8, total=0.556pF, avg=0.070pF, sd=0.000pF, min=0.070pF, max=0.070pF
  wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.155pF, total=0.195pF
  wire lengths     : top=0.000um, trunk=273.000um, leaf=896.000um, total=1169.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=1.500ns count=1 avg=0.224ns sd=0.000ns min=0.224ns max=0.224ns {1 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
  Leaf  : target=1.500ns count=2 avg=0.331ns sd=0.001ns min=0.331ns max=0.332ns {2 <= 0.900ns, 0 <= 1.200ns, 0 <= 1.350ns, 0 <= 1.425ns, 0 <= 1.500ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFX2: 2 
Primary reporting skew groups after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
Skew group summary after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=0.865, max=0.869, avg=0.867, sd=0.001], skew [0.004 vs 1.025], 100% {0.865, 0.869} (wid=0.004 ws=0.003) (gid=0.867 gs=0.004)
Clock network insertion delays are now [0.865ns, 0.869ns] average 0.867ns std.dev 0.001ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:04.2 real=0:00:04.3)
Runtime Summary
===============
Clock Runtime:  (84%) Core CTS           3.34 (Init 0.93, Construction 0.75, Implementation 0.99, eGRPC 0.33, PostConditioning 0.16, Other 0.18)
Clock Runtime:  (12%) CTS services       0.48 (RefinePlace 0.05, EarlyGlobalClock 0.07, NanoRoute 0.32, ExtractRC 0.03)
Clock Runtime:   (3%) Other CTS          0.15 (Init 0.02, CongRepair 0.07, TimingUpdate 0.05, Other 0.00)
Clock Runtime: (100%) Total              3.96

Synthesizing clock trees with CCOpt done.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1183.87)
Total number of fetched objects 83
End delay calculation. (MEM=1200.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1200.07 CPU=0:00:00.2 REAL=0:00:00.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - BuildTimeGraph
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Updating latch analysis
Updating latch analysis done.
Clock tree timing engine global stage delay update for typ_corner:setup.early...
Clock tree timing engine global stage delay update for typ_corner:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for typ_corner:setup.late...
Clock tree timing engine global stage delay update for typ_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_corner:hold.early...
Clock tree timing engine global stage delay update for typ_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_corner:hold.late...
Clock tree timing engine global stage delay update for typ_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1059        2  %s%s from %s to %s.                      
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
*** Message Summary: 7 warning(s), 0 error(s)

#% End ccopt_design (date=11/19 23:49:05, total cpu=0:00:04.8, real=0:00:05.0, peak res=911.8M, current mem=911.8M)
<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1116.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 typ_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 87.624  | 87.624  | 94.097  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.529%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.13 sec
Total Real time: 1.0 sec
Total Memory Usage: 1117.019531 Mbytes
<CMD> timeDesign -postCTS -hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1100.5M)
Starting delay calculation for hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1100.53)
Total number of fetched objects 83
End delay calculation. (MEM=1164.43 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1164.43 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:04:17 mem=1164.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 typ_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.479  |  2.285  |  0.479  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 41.529%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.21 sec
Total Real time: 1.0 sec
Total Memory Usage: 1102.527344 Mbytes
<CMD> getOptMode -multiBitFlopOpt -quiet
<CMD> reportCongestion -hotspot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         60.61            421          0.000 ns         87.624 ns  post_CTS
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -id ctd_window
<CMD> saveDesign counter_loaded_floorplan_power_pin_placed_cts
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=11/19 23:52:01, mem=891.4M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_floorplan_power_pin_placed_cts
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 44 strips and 32 vias are created in OA database.
Signal Routes: Created 188 routes.
Created 72 insts; 288 instTerms; 85 nets; 0 routes.
**WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OA database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=11/19 23:52:01, mem=891.5M)
Saving AAE Data ...
% End Save AAE data ... (date=11/19 23:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.5M, current mem=891.5M)
% Begin Save clock tree data ... (date=11/19 23:52:01, mem=891.5M)
% End Save clock tree data ... (date=11/19 23:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.5M, current mem=891.5M)
Saving preference file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed_cts/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed_cts/inn_data/counter.apa ...
#
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=11/19 23:52:01, mem=906.9M)
% End Save ccopt configuration ... (date=11/19 23:52:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=907.0M, current mem=907.0M)
% Begin Save power constraints data ... (date=11/19 23:52:01, mem=907.0M)
% End Save power constraints data ... (date=11/19 23:52:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=907.0M, current mem=907.0M)
Saving property file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed_cts/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:01.0 mem=1114.5M) ***
#% End save design ... (date=11/19 23:52:02, total cpu=0:00:00.5, real=0:00:01.0, peak res=907.1M, current mem=907.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
*** Message Summary: 1 warning(s), 0 error(s)

wrong # args: should be "set varName ?newValue?"
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -fixDrc true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.10 (MB), peak = 911.82 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#typ_rc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1114.5M, init mem=1114.5M)
*info: Placed = 72             (Fixed = 2)
*info: Unplaced = 0           
Placement Density:41.53%(86832/209088)
Placement Density (including fixed std cells):41.53%(86832/209088)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1114.5M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1114.5M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Nov 19 23:54:52 2021
#
#Generating timing data, please wait...
#83 total nets, 3 already routed, 3 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 83
End delay calculation. (MEM=1185.2 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.61 (MB), peak = 938.86 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_9024.tif.gz ...
#Read in timing information for 11 ports, 72 instances from timing file .timing_file_9024.tif.gz.
#NanoRoute Version 18.16-s077_1 NR191106-2227/18_16-UB
#Start routing data preparation on Fri Nov 19 23:54:52 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.800 - 1.800] has 1 net.
#Voltage range [0.000 - 1.800] has 83 nets.
# Metal1       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal2       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal3       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal4       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 4.00000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.68 (MB), peak = 938.86 (MB)
#Merging special wires: starts on Fri Nov 19 23:54:52 2021 with memory = 902.68 (MB), peak = 938.86 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:902.7 MB, peak:938.9 MB
#
#Finished routing data preparation on Fri Nov 19 23:54:52 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.78 (MB)
#Total memory = 902.68 (MB)
#Peak memory = 938.86 (MB)
#
#
#Start global routing on Fri Nov 19 23:54:52 2021
#
#
#Start global routing initialization on Fri Nov 19 23:54:52 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Nov 19 23:54:52 2021
#
#Start routing resource analysis on Fri Nov 19 23:54:52 2021
#
#Routing resource analysis is done on Fri Nov 19 23:54:52 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         115           0          80    20.00%
#  Metal2         V         148           0          80     0.00%
#  Metal3         H         115           0          80     0.00%
#  Metal4         V         148           0          80     0.00%
#  --------------------------------------------------------------
#  Total                    526       0.00%         320     5.00%
#
#  3 nets (3.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Nov 19 23:54:52 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.68 (MB), peak = 938.86 (MB)
#
#
#Global routing initialization is done on Fri Nov 19 23:54:52 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.68 (MB), peak = 938.86 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00405
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.44 (MB), peak = 938.86 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.44 (MB), peak = 938.86 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.44 (MB), peak = 938.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 83.
#Total number of nets in the design = 85.
#
#80 routable nets have only global wires.
#3 routable nets have only detail routed wires.
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              80  
#-----------------------------
#        Total              80  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3              80  
#------------------------------------------------
#        Total                  3              80  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |          0.00 |          0.00 |
[hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 12389 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 6412 um.
#Total wire length on LAYER Metal3 = 5473 um.
#Total wire length on LAYER Metal4 = 504 um.
#Total number of vias = 341
#Total number of multi-cut vias = 341 (100.0%)
#Up-Via Summary (total 341):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           198 (100.0%)        198
# Metal2           133 (100.0%)        133
# Metal3            10 (100.0%)         10
#-----------------------------------------
#                  341 (100.0%)        341 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.74 (MB)
#Total memory = 904.42 (MB)
#Peak memory = 938.86 (MB)
#
#Finished global routing on Fri Nov 19 23:54:52 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.21 (MB), peak = 938.86 (MB)
#Start Track Assignment.
#Done with 73 horizontal wires in 1 hboxes and 80 vertical wires in 1 hboxes.
#Done with 11 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2      5768.03 	  0.21%  	  0.00% 	  0.21%
# Metal3      4736.01 	  0.04%  	  0.00% 	  0.00%
# Metal4       470.01 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       10974.05  	  0.13% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 13509 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 856 um.
#Total wire length on LAYER Metal2 = 6428 um.
#Total wire length on LAYER Metal3 = 5673 um.
#Total wire length on LAYER Metal4 = 552 um.
#Total number of vias = 341
#Total number of multi-cut vias = 341 (100.0%)
#Up-Via Summary (total 341):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           198 (100.0%)        198
# Metal2           133 (100.0%)        133
# Metal3            10 (100.0%)         10
#-----------------------------------------
#                  341 (100.0%)        341 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 903.85 (MB), peak = 938.86 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.13 (MB)
#Total memory = 904.04 (MB)
#Peak memory = 938.86 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.40 (MB), peak = 938.86 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.79 (MB), peak = 938.86 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.80 (MB), peak = 938.86 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 929.31 (MB), peak = 938.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 12599 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 48 um.
#Total wire length on LAYER Metal2 = 6704 um.
#Total wire length on LAYER Metal3 = 5050 um.
#Total wire length on LAYER Metal4 = 797 um.
#Total number of vias = 358
#Total number of multi-cut vias = 358 (100.0%)
#Up-Via Summary (total 358):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           216 (100.0%)        216
# Metal2           130 (100.0%)        130
# Metal3            12 (100.0%)         12
#-----------------------------------------
#                  358 (100.0%)        358 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.41 (MB)
#Total memory = 905.44 (MB)
#Peak memory = 938.86 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.39 (MB), peak = 938.86 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Nov 19 23:54:53 2021
#
#
#Start Post Route Wire Spread.
#Done with 16 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 12775 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 48 um.
#Total wire length on LAYER Metal2 = 6728 um.
#Total wire length on LAYER Metal3 = 5202 um.
#Total wire length on LAYER Metal4 = 797 um.
#Total number of vias = 358
#Total number of multi-cut vias = 358 (100.0%)
#Up-Via Summary (total 358):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           216 (100.0%)        216
# Metal2           130 (100.0%)        130
# Metal3            12 (100.0%)         12
#-----------------------------------------
#                  358 (100.0%)        358 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.91 (MB), peak = 938.86 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.05 (MB), peak = 938.86 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 12775 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 48 um.
#Total wire length on LAYER Metal2 = 6728 um.
#Total wire length on LAYER Metal3 = 5202 um.
#Total wire length on LAYER Metal4 = 797 um.
#Total number of vias = 358
#Total number of multi-cut vias = 358 (100.0%)
#Up-Via Summary (total 358):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           216 (100.0%)        216
# Metal2           130 (100.0%)        130
# Metal3            12 (100.0%)         12
#-----------------------------------------
#                  358 (100.0%)        358 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.05 (MB)
#Total memory = 906.09 (MB)
#Peak memory = 938.86 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -3.40 (MB)
#Total memory = 903.77 (MB)
#Peak memory = 938.86 (MB)
#Number of warnings = 22
#Total number of warnings = 70
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov 19 23:54:53 2021
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         33.63            235                                      route_design
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 902.98 (MB), peak = 938.86 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 2 warning(s), 0 error(s)

**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 3
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 INVX1} -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 905.77 (MB), peak = 938.86 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#typ_rc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1122.2M, init mem=1122.2M)
*info: Placed = 72             (Fixed = 2)
*info: Unplaced = 0           
Placement Density:41.53%(86832/209088)
Placement Density (including fixed std cells):41.53%(86832/209088)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1122.2M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1122.2M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 3
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Nov 19 23:56:10 2021
#
#Warning: design is detail-routed. Trial route is skipped!
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_9024.tif.gz ...
#Read in timing information for 11 ports, 72 instances from timing file .timing_file_9024.tif.gz.
#NanoRoute Version 18.16-s077_1 NR191106-2227/18_16-UB
#Start routing data preparation on Fri Nov 19 23:56:10 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.800 - 1.800] has 1 net.
#Voltage range [0.000 - 1.800] has 83 nets.
# Metal1       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal2       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal3       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal4       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
#ERROR (NRDB-954) Invalid option value -routeTopRoutingLayer 3. It is in conflict with already existing routed wires on layer 4. The option must specify a layer equal to or above the top-most layer for existing routes.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.17 (MB)
#Total memory = 905.94 (MB)
#Peak memory = 938.86 (MB)
#WARNING (NRIF-19) Failed to complete globalDetailRoute on Fri Nov 19 23:56:10 2021
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         11.25             77                                      route_design
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 905.94 (MB), peak = 938.86 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

1
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 3 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> earlyGlobalRoute
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1122.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Read 108 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=430 numPGBlocks=108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=83  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 80 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.080000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 80 net(s) in layer range [1, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.105200e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         7( 5.30%)   ( 5.30%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 1.43%)   ( 1.43%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.708000e+03um, number of vias: 220
[NR-eGR] Metal2  (2V) length: 6.904000e+03um, number of vias: 143
[NR-eGR] Metal3  (3H) length: 4.474000e+03um, number of vias: 0
[NR-eGR] Total length: 1.308600e+04um, number of vias: 363
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.182000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1122.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference block -isVisible 0
<CMD> redraw
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference areaIo -isVisible 1
<CMD> setLayerPreference io -isVisible 1
<CMD> setLayerPreference blackBox -isVisible 1
<CMD> redraw
<CMD> redraw
<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference io -isVisible 0
<CMD> setLayerPreference io -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 INVX1} -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 905.97 (MB), peak = 938.86 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#typ_rc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1124.0M, init mem=1124.0M)
*info: Placed = 72             (Fixed = 2)
*info: Unplaced = 0           
Placement Density:41.53%(86832/209088)
Placement Density (including fixed std cells):41.53%(86832/209088)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1124.0M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1124.0M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 3
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Nov 19 23:58:33 2021
#
#Generating timing data, please wait...
#83 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 83
End delay calculation. (MEM=1196.36 CPU=0:00:00.1 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.56 (MB), peak = 982.89 (MB)
#Done generating timing data.
#WARNING (NRDB-2106) Ignoring layer Metal1 MINIMUMCUT rule with WIDTH (1.500000) <= the layer's MINWIDTH (2.000000). 
#WARNING (NRDB-2106) Ignoring layer Metal2 MINIMUMCUT rule with WIDTH (1.500000) <= the layer's MINWIDTH (2.000000). 
#WARNING (NRDB-2106) Ignoring layer Metal2 MINIMUMCUT rule with WIDTH (1.500000) <= the layer's MINWIDTH (2.000000). 
#WARNING (NRDB-2106) Ignoring layer Metal3 MINIMUMCUT rule with WIDTH (1.500000) <= the layer's MINWIDTH (2.000000). 
#WARNING (NRDB-2106) Ignoring layer Metal3 MINIMUMCUT rule with WIDTH (1.500000) <= the layer's MINWIDTH (2.000000). 
#WARNING (NRDB-2106) Ignoring layer Metal4 MINIMUMCUT rule with WIDTH (1.500000) <= the layer's MINWIDTH (2.000000). 
#WARNING (NRDB-733) PIN VDD in CELL_VIEW TIEHI does not have physical port.
#WARNING (NRDB-733) PIN VSS in CELL_VIEW TIEHI does not have physical port.
#WARNING (NRDB-733) PIN VDD in CELL_VIEW INVX1 does not have physical port.
#WARNING (NRDB-733) PIN VSS in CELL_VIEW INVX1 does not have physical port.
#WARNING (NRDB-733) PIN VDD in CELL_VIEW NOR2X1 does not have physical port.
#WARNING (NRDB-733) PIN VSS in CELL_VIEW NOR2X1 does not have physical port.
#WARNING (NRDB-733) PIN VDD in CELL_VIEW DFFX1 does not have physical port.
#WARNING (NRDB-733) PIN VSS in CELL_VIEW DFFX1 does not have physical port.
#WARNING (NRDB-733) PIN VDD in CELL_VIEW NAND2X1 does not have physical port.
#WARNING (NRDB-733) PIN VSS in CELL_VIEW NAND2X1 does not have physical port.
#WARNING (NRDB-733) PIN VDD in CELL_VIEW TIELO does not have physical port.
#WARNING (NRDB-733) PIN VSS in CELL_VIEW TIELO does not have physical port.
#WARNING (NRDB-733) PIN VDD in CELL_VIEW BUFX2 does not have physical port.
#WARNING (NRDB-733) PIN VSS in CELL_VIEW BUFX2 does not have physical port.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_9024.tif.gz ...
#Read in timing information for 11 ports, 72 instances from timing file .timing_file_9024.tif.gz.
#NanoRoute Version 18.16-s077_1 NR191106-2227/18_16-UB
#Start routing data preparation on Fri Nov 19 23:58:33 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.800 - 1.800] has 1 net.
#Voltage range [0.000 - 1.800] has 83 nets.
# Metal1       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal2       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal3       H   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
# Metal4       V   Track-Pitch = 4.00000    Line-2-Via Pitch = 4.00000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 4.00000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.51 (MB), peak = 982.89 (MB)
#Merging special wires: starts on Fri Nov 19 23:58:33 2021 with memory = 913.52 (MB), peak = 982.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:913.5 MB, peak:982.9 MB
#
#Finished routing data preparation on Fri Nov 19 23:58:33 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.20 (MB)
#Total memory = 913.52 (MB)
#Peak memory = 982.89 (MB)
#
#
#Start global routing on Fri Nov 19 23:58:33 2021
#
#
#Start global routing initialization on Fri Nov 19 23:58:33 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Nov 19 23:58:33 2021
#
#Start routing resource analysis on Fri Nov 19 23:58:33 2021
#
#Routing resource analysis is done on Fri Nov 19 23:58:33 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         115           0          42    16.67%
#  Metal2         V         148           0          42     0.00%
#  Metal3         H         115           0          42     0.00%
#  --------------------------------------------------------------
#  Total                    378       0.00%         126     5.56%
#
#  3 nets (3.53%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Nov 19 23:58:33 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.52 (MB), peak = 982.89 (MB)
#
#
#Global routing initialization is done on Fri Nov 19 23:58:33 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.52 (MB), peak = 982.89 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00413
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 914.71 (MB), peak = 982.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 914.71 (MB), peak = 982.89 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 914.71 (MB), peak = 982.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 83.
#Total number of nets in the design = 85.
#
#83 routable nets have only global wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3              80  
#------------------------------------------------
#        Total                  3              80  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3              80  
#------------------------------------------------
#        Total                  3              80  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |          0.00 |          0.00 |
[hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 11484 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 6140 um.
#Total wire length on LAYER Metal3 = 5344 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 287
#Total number of multi-cut vias = 287 (100.0%)
#Up-Via Summary (total 287):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           185 (100.0%)        185
# Metal2           102 (100.0%)        102
#-----------------------------------------
#                  287 (100.0%)        287 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.38 (MB)
#Total memory = 915.90 (MB)
#Peak memory = 982.89 (MB)
#
#Finished global routing on Fri Nov 19 23:58:33 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 915.43 (MB), peak = 982.89 (MB)
#Start Track Assignment.
#Done with 65 horizontal wires in 1 hboxes and 67 vertical wires in 1 hboxes.
#Done with 20 horizontal wires in 1 hboxes and 15 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2      6020.04 	  0.63%  	  0.00% 	  0.17%
# Metal3      4876.03 	  0.04%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       10896.06  	  0.37% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 12236 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 956 um.
#Total wire length on LAYER Metal2 = 5972 um.
#Total wire length on LAYER Metal3 = 5308 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 287
#Total number of multi-cut vias = 287 (100.0%)
#Up-Via Summary (total 287):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           185 (100.0%)        185
# Metal2           102 (100.0%)        102
#-----------------------------------------
#                  287 (100.0%)        287 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.04 (MB), peak = 982.89 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Total 
#	2         2         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.88 (MB)
#Total memory = 916.20 (MB)
#Peak memory = 982.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 942.70 (MB), peak = 982.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 12651 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 20 um.
#Total wire length on LAYER Metal2 = 7349 um.
#Total wire length on LAYER Metal3 = 5282 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 351
#Total number of multi-cut vias = 351 (100.0%)
#Up-Via Summary (total 351):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           216 (100.0%)        216
# Metal2           135 (100.0%)        135
#-----------------------------------------
#                  351 (100.0%)        351 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.51 (MB)
#Total memory = 915.70 (MB)
#Peak memory = 982.89 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.43 (MB), peak = 982.89 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Nov 19 23:58:34 2021
#
#
#Start Post Route Wire Spread.
#Done with 12 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 12827 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 20 um.
#Total wire length on LAYER Metal2 = 7405 um.
#Total wire length on LAYER Metal3 = 5402 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 351
#Total number of multi-cut vias = 351 (100.0%)
#Up-Via Summary (total 351):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           216 (100.0%)        216
# Metal2           135 (100.0%)        135
#-----------------------------------------
#                  351 (100.0%)        351 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.95 (MB), peak = 982.89 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 917.34 (MB), peak = 982.89 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 12827 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 20 um.
#Total wire length on LAYER Metal2 = 7405 um.
#Total wire length on LAYER Metal3 = 5402 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 351
#Total number of multi-cut vias = 351 (100.0%)
#Up-Via Summary (total 351):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           216 (100.0%)        216
# Metal2           135 (100.0%)        135
#-----------------------------------------
#                  351 (100.0%)        351 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.36 (MB)
#Total memory = 916.56 (MB)
#Peak memory = 982.89 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.10 (MB)
#Total memory = 916.07 (MB)
#Peak memory = 982.89 (MB)
#Number of warnings = 42
#Total number of warnings = 138
#Number of fails = 0
#Total number of fails = 1
#Complete globalDetailRoute on Fri Nov 19 23:58:34 2021
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         22.35            144                                      route_design
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 916.07 (MB), peak = 982.89 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
<CMD> verify_drc
#-report counter.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 1164.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Nov 19 23:59:08 2021

Design Name: counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (592.0000, 460.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Nov 19 23:59:08 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> fit
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=72 and nets=85 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typ_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_9024_s2424_saul_LPsUPc/counter_9024_KPfFXd.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1164.9M)
Extracted 10.2845% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Extracted 20.3501% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Extracted 30.4158% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Extracted 40.2626% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Extracted 50.3282% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Extracted 60.3939% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Extracted 70.2407% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Extracted 80.3063% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Extracted 90.372% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1208.9M)
Number of Extracted Resistors     : 823
Number of Extracted Ground Cap.   : 902
Number of Extracted Coupling Cap. : 848
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: typ_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1184.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1192.867M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1190.87)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 83
AAE_INFO-618: Total number of nets in the design is 85,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1254.85 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1254.85 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1254.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1254.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1201.26)
Glitch Analysis: View typ_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typ_functional_mode -- Total Number of Nets Analyzed = 83. 
Total number of fetched objects 83
AAE_INFO-618: Total number of nets in the design is 85,  2.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1207.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1207.41 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 typ_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 88.078  | 88.078  | 94.887  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.529%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.08 sec
Total Real time: 3.0 sec
Total Memory Usage: 1184.523438 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=72 and nets=85 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typ_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_9024_s2424_saul_LPsUPc/counter_9024_KPfFXd.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1182.5M)
Extracted 10.2845% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Extracted 20.3501% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Extracted 30.4158% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Extracted 40.2626% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Extracted 50.3282% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Extracted 60.3939% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Extracted 70.2407% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Extracted 80.3063% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Extracted 90.372% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1242.6M)
Number of Extracted Resistors     : 823
Number of Extracted Ground Cap.   : 902
Number of Extracted Coupling Cap. : 848
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: typ_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1219.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1225.273M)
Starting delay calculation for hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1167.26)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 83
AAE_INFO-618: Total number of nets in the design is 85,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1231.24 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1231.24 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1231.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1231.2M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1199.2)
Glitch Analysis: View typ_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typ_functional_mode -- Total Number of Nets Analyzed = 11. 
Total number of fetched objects 83
AAE_INFO-618: Total number of nets in the design is 85,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1167.19 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1167.19 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:06:01 mem=1167.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 typ_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.529  |  3.350  |  0.529  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 41.529%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.04 sec
Total Real time: 1.0 sec
Total Memory Usage: 1137.914062 Mbytes
Reset AAE Options
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
<CMD> verify_drc
#-report counter.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 1137.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Nov 20 00:02:17 2021

Design Name: counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (592.0000, 460.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Nov 20 00:02:17 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveDesign counter_loaded_floorplan_power_pin_placed_cts_routed
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=11/20 00:02:35, mem=919.4M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_floorplan_power_pin_placed_cts_routed
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 44 strips and 32 vias are created in OA database.
Signal Routes: Created 198 routes.
Created 72 insts; 288 instTerms; 85 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=11/20 00:02:35, mem=919.5M)
Saving AAE Data ...
% End Save AAE data ... (date=11/20 00:02:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=919.5M, current mem=919.5M)
% Begin Save clock tree data ... (date=11/20 00:02:35, mem=919.5M)
% End Save clock tree data ... (date=11/20 00:02:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=919.5M, current mem=919.5M)
Saving preference file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed_cts_routed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed_cts_routed/inn_data/counter.apa ...
#
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=11/20 00:02:35, mem=934.2M)
% End Save ccopt configuration ... (date=11/20 00:02:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.7M, current mem=934.7M)
% Begin Save power constraints data ... (date=11/20 00:02:35, mem=934.7M)
% End Save power constraints data ... (date=11/20 00:02:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.7M, current mem=934.7M)
Saving property file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed_cts_routed/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1142.1M) ***
#% End save design ... (date=11/20 00:02:35, total cpu=0:00:00.5, real=0:00:00.0, peak res=934.7M, current mem=934.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setFillerMode -add_fillers_with_drc false
<CMD> addFiller -prefix FILLCAP -cell DECAP4 DECAP2 DECAP1
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 38 filler insts (cell DECAP4 / prefix FILLCAP).
*INFO:   Added 40 filler insts (cell DECAP2 / prefix FILLCAP).
*INFO:   Added 50 filler insts (cell DECAP1 / prefix FILLCAP).
*INFO: Total 128 filler insts added - prefix FILLCAP (CPU: 0:00:00.0).
For 128 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -prefix FILL -cell FILL4 FILL2 FILL1
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL4 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILL2 / prefix FILL).
*INFO:   Added 1 filler inst  (cell FILL1 / prefix FILL).
*INFO: Total 1 filler inst  added - prefix FILL (CPU: 0:00:00.0).
For 1 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> zoomBox -70.28350 361.07500 295.84550 190.83700
pdi report_design
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00007 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance CTS_ccl_a_buf_00005 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC3_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC2_n_55 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC1_reset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance FE_OFC0_enable is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[7] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g227__8780 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance out_reg[6] is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance g229__4296 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#CELL_VIEW counter,init
#Number of pins = 11
#Number of insts = 201
#Number of special nets = 2
#Number of nets = 85
#Begin net statistic report:
#    number of nets with preferred extra spacing = 3
#    number of nets with default rule = 85
#    number of nets with pin count 0 = 2
#    number of nets with pin count 2 = 52
#    number of nets with pin count 3 = 16
#    number of nets with pin count 4 = 7
#    number of nets with pin count 5 = 4
#    number of nets with pin count 6 = 4
#    average number of pin counts = 2.64
#    maximum number of pin counts = 6
#End net statistic report
#
#Begin instance pin statistic report:
#    number of pins on layer Metal1 = 213
#    number of pins with multiple layers = 0
#End instance pin statistic report
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 12827 um.
#Total half perimeter of net bounding box = 13235 um.
#Total wire length on LAYER Metal1 = 20 um.
#Total wire length on LAYER Metal2 = 7405 um.
#Total wire length on LAYER Metal3 = 5402 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total number of vias = 351
#Total number of multi-cut vias = 351 (100.0%)
#Up-Via Summary (total 351):
#                    multi-cut      Total
#-----------------------------------------
# Metal1           216 (100.0%)        216
# Metal2           135 (100.0%)        135
#-----------------------------------------
#                  351 (100.0%)        351 
#
#
#Vias used for rule 'DEFAULT'
# TECH_RULE_M2_M1_1x2_HH_N_NEW_1        104
# TECH_RULE_M2_M1_1x2_HH_S_NEW_1         62
# TECH_RULE_M2_M1_2x1_VV_E_NEW_1         33
# TECH_RULE_M2_M1_2x1_VV_W_NEW_1         17
# TECH_RULE_M3_M2_1x2_HH_S         46
# TECH_RULE_M3_M2_1x2_HH_N         34
# TECH_RULE_M3_M2_2x1_VV_E         32
# TECH_RULE_M3_M2_2x1_VV_W         23
#
#Total number of DRC violations = 0
<CMD> saveDesign counter_loaded_floorplan_power_pin_placed_cts_routed_final
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=11/20 00:10:57, mem=922.3M)
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: counter, View: counter_loaded_floorplan_power_pin_placed_cts_routed_final
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 44 strips and 32 vias are created in OA database.
Signal Routes: Created 198 routes.
Created 201 insts; 546 instTerms; 85 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.07s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save AAE data ... (date=11/20 00:10:57, mem=922.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/20 00:10:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.3M, current mem=922.3M)
% Begin Save clock tree data ... (date=11/20 00:10:57, mem=922.3M)
% End Save clock tree data ... (date=11/20 00:10:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.3M, current mem=922.3M)
Saving preference file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed_cts_routed_final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed_cts_routed_final/inn_data/counter.apa ...
#
Saving thumbnail file...
% Begin Save ccopt configuration ... (date=11/20 00:10:58, mem=934.5M)
% End Save ccopt configuration ... (date=11/20 00:10:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.8M, current mem=934.8M)
% Begin Save power constraints data ... (date=11/20 00:10:58, mem=934.8M)
% End Save power constraints data ... (date=11/20 00:10:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.8M, current mem=934.8M)
Saving property file /home/saul/projects/KISTA_DIGITAL/innovus/FEOADesignlib/counter/counter_loaded_floorplan_power_pin_placed_cts_routed_final/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1150.2M) ***
#% End save design ... (date=11/20 00:10:58, total cpu=0:00:00.5, real=0:00:01.0, peak res=934.8M, current mem=934.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit

--------------------------------------------------------------------------------
Exiting Innovus on Sat Nov 20 00:11:27 2021
  Total CPU time:     0:07:31
  Total real time:    0:50:40
  Peak memory (main): 955.11MB


*** Memory Usage v#1 (Current mem = 1150.160M, initial mem = 261.809M) ***
*** Message Summary: 80 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:07:22, real=0:50:39, mem=1150.2M) ---
