// File: ha.v
// Generated by MyHDL 0.11.42
// Date: Mon Dec 11 02:55:18 2023


`timescale 1ns/10ps

module ha (
    a,
    b,
    sum,
    co
);
// Half Adder
// sum,co - outputs
// a,b - inputs

input a;
input b;
output sum;
reg sum;
output co;
reg co;




always @(b, a) begin: HA_COMB
    if (((a == 1) && (b == 1))) begin
        sum = 0;
        co = 1;
    end
    else begin
        sum = 1;
        co = 0;
    end
end

endmodule
