
stm32l1_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .myBufBlockRAM 00000080  20000100  20000100  00005100  2**2
                  ALLOC
  2 .myBufBlocFLASH 0000000a  08001000  08001000  00002000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .text         00001a6c  0800100c  0800100c  0000200c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000024  08002a78  08002a78  00003a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08002a9c  08002a9c  0000418c  2**0
                  CONTENTS
  6 .ARM          00000008  08002a9c  08002a9c  00003a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08002aa4  08002aa4  0000418c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08002aa4  08002aa4  00003aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .fini_array   00000004  08002aa8  08002aa8  00003aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .data         0000000c  20000180  08002aac  00004180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000068  2000018c  08002ab8  0000418c  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200001f4  08002ab8  000041f4  2**0
                  ALLOC
 13 .ARM.attributes 00000029  00000000  00000000  0000418c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000066c1  00000000  00000000  000041b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000012a3  00000000  00000000  0000a876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000618  00000000  00000000  0000bb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000004a6  00000000  00000000  0000c138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000142a0  00000000  00000000  0000c5de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000076f7  00000000  00000000  0002087e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0007eaa1  00000000  00000000  00027f75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000a6a16  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00001808  00000000  00000000  000a6a5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000059  00000000  00000000  000a8264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800100c <__do_global_dtors_aux>:
 800100c:	b510      	push	{r4, lr}
 800100e:	4c05      	ldr	r4, [pc, #20]	@ (8001024 <__do_global_dtors_aux+0x18>)
 8001010:	7823      	ldrb	r3, [r4, #0]
 8001012:	b933      	cbnz	r3, 8001022 <__do_global_dtors_aux+0x16>
 8001014:	4b04      	ldr	r3, [pc, #16]	@ (8001028 <__do_global_dtors_aux+0x1c>)
 8001016:	b113      	cbz	r3, 800101e <__do_global_dtors_aux+0x12>
 8001018:	4804      	ldr	r0, [pc, #16]	@ (800102c <__do_global_dtors_aux+0x20>)
 800101a:	f3af 8000 	nop.w
 800101e:	2301      	movs	r3, #1
 8001020:	7023      	strb	r3, [r4, #0]
 8001022:	bd10      	pop	{r4, pc}
 8001024:	2000018c 	.word	0x2000018c
 8001028:	00000000 	.word	0x00000000
 800102c:	08002a60 	.word	0x08002a60

08001030 <frame_dummy>:
 8001030:	b508      	push	{r3, lr}
 8001032:	4b03      	ldr	r3, [pc, #12]	@ (8001040 <frame_dummy+0x10>)
 8001034:	b11b      	cbz	r3, 800103e <frame_dummy+0xe>
 8001036:	4903      	ldr	r1, [pc, #12]	@ (8001044 <frame_dummy+0x14>)
 8001038:	4803      	ldr	r0, [pc, #12]	@ (8001048 <frame_dummy+0x18>)
 800103a:	f3af 8000 	nop.w
 800103e:	bd08      	pop	{r3, pc}
 8001040:	00000000 	.word	0x00000000
 8001044:	20000190 	.word	0x20000190
 8001048:	08002a60 	.word	0x08002a60

0800104c <__aeabi_uldivmod>:
 800104c:	b953      	cbnz	r3, 8001064 <__aeabi_uldivmod+0x18>
 800104e:	b94a      	cbnz	r2, 8001064 <__aeabi_uldivmod+0x18>
 8001050:	2900      	cmp	r1, #0
 8001052:	bf08      	it	eq
 8001054:	2800      	cmpeq	r0, #0
 8001056:	bf1c      	itt	ne
 8001058:	f04f 31ff 	movne.w	r1, #4294967295
 800105c:	f04f 30ff 	movne.w	r0, #4294967295
 8001060:	f000 b968 	b.w	8001334 <__aeabi_idiv0>
 8001064:	f1ad 0c08 	sub.w	ip, sp, #8
 8001068:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800106c:	f000 f806 	bl	800107c <__udivmoddi4>
 8001070:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001074:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001078:	b004      	add	sp, #16
 800107a:	4770      	bx	lr

0800107c <__udivmoddi4>:
 800107c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001080:	9d08      	ldr	r5, [sp, #32]
 8001082:	460c      	mov	r4, r1
 8001084:	2b00      	cmp	r3, #0
 8001086:	d14e      	bne.n	8001126 <__udivmoddi4+0xaa>
 8001088:	4694      	mov	ip, r2
 800108a:	458c      	cmp	ip, r1
 800108c:	4686      	mov	lr, r0
 800108e:	fab2 f282 	clz	r2, r2
 8001092:	d962      	bls.n	800115a <__udivmoddi4+0xde>
 8001094:	b14a      	cbz	r2, 80010aa <__udivmoddi4+0x2e>
 8001096:	f1c2 0320 	rsb	r3, r2, #32
 800109a:	4091      	lsls	r1, r2
 800109c:	fa20 f303 	lsr.w	r3, r0, r3
 80010a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80010a4:	4319      	orrs	r1, r3
 80010a6:	fa00 fe02 	lsl.w	lr, r0, r2
 80010aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010ae:	fbb1 f4f7 	udiv	r4, r1, r7
 80010b2:	fb07 1114 	mls	r1, r7, r4, r1
 80010b6:	fa1f f68c 	uxth.w	r6, ip
 80010ba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80010be:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010c2:	fb04 f106 	mul.w	r1, r4, r6
 80010c6:	4299      	cmp	r1, r3
 80010c8:	d90a      	bls.n	80010e0 <__udivmoddi4+0x64>
 80010ca:	eb1c 0303 	adds.w	r3, ip, r3
 80010ce:	f104 30ff 	add.w	r0, r4, #4294967295
 80010d2:	f080 8110 	bcs.w	80012f6 <__udivmoddi4+0x27a>
 80010d6:	4299      	cmp	r1, r3
 80010d8:	f240 810d 	bls.w	80012f6 <__udivmoddi4+0x27a>
 80010dc:	3c02      	subs	r4, #2
 80010de:	4463      	add	r3, ip
 80010e0:	1a59      	subs	r1, r3, r1
 80010e2:	fbb1 f0f7 	udiv	r0, r1, r7
 80010e6:	fb07 1110 	mls	r1, r7, r0, r1
 80010ea:	fb00 f606 	mul.w	r6, r0, r6
 80010ee:	fa1f f38e 	uxth.w	r3, lr
 80010f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010f6:	429e      	cmp	r6, r3
 80010f8:	d90a      	bls.n	8001110 <__udivmoddi4+0x94>
 80010fa:	eb1c 0303 	adds.w	r3, ip, r3
 80010fe:	f100 31ff 	add.w	r1, r0, #4294967295
 8001102:	f080 80fa 	bcs.w	80012fa <__udivmoddi4+0x27e>
 8001106:	429e      	cmp	r6, r3
 8001108:	f240 80f7 	bls.w	80012fa <__udivmoddi4+0x27e>
 800110c:	4463      	add	r3, ip
 800110e:	3802      	subs	r0, #2
 8001110:	2100      	movs	r1, #0
 8001112:	1b9b      	subs	r3, r3, r6
 8001114:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001118:	b11d      	cbz	r5, 8001122 <__udivmoddi4+0xa6>
 800111a:	40d3      	lsrs	r3, r2
 800111c:	2200      	movs	r2, #0
 800111e:	e9c5 3200 	strd	r3, r2, [r5]
 8001122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001126:	428b      	cmp	r3, r1
 8001128:	d905      	bls.n	8001136 <__udivmoddi4+0xba>
 800112a:	b10d      	cbz	r5, 8001130 <__udivmoddi4+0xb4>
 800112c:	e9c5 0100 	strd	r0, r1, [r5]
 8001130:	2100      	movs	r1, #0
 8001132:	4608      	mov	r0, r1
 8001134:	e7f5      	b.n	8001122 <__udivmoddi4+0xa6>
 8001136:	fab3 f183 	clz	r1, r3
 800113a:	2900      	cmp	r1, #0
 800113c:	d146      	bne.n	80011cc <__udivmoddi4+0x150>
 800113e:	42a3      	cmp	r3, r4
 8001140:	d302      	bcc.n	8001148 <__udivmoddi4+0xcc>
 8001142:	4290      	cmp	r0, r2
 8001144:	f0c0 80ee 	bcc.w	8001324 <__udivmoddi4+0x2a8>
 8001148:	1a86      	subs	r6, r0, r2
 800114a:	eb64 0303 	sbc.w	r3, r4, r3
 800114e:	2001      	movs	r0, #1
 8001150:	2d00      	cmp	r5, #0
 8001152:	d0e6      	beq.n	8001122 <__udivmoddi4+0xa6>
 8001154:	e9c5 6300 	strd	r6, r3, [r5]
 8001158:	e7e3      	b.n	8001122 <__udivmoddi4+0xa6>
 800115a:	2a00      	cmp	r2, #0
 800115c:	f040 808f 	bne.w	800127e <__udivmoddi4+0x202>
 8001160:	eba1 040c 	sub.w	r4, r1, ip
 8001164:	2101      	movs	r1, #1
 8001166:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800116a:	fa1f f78c 	uxth.w	r7, ip
 800116e:	fbb4 f6f8 	udiv	r6, r4, r8
 8001172:	fb08 4416 	mls	r4, r8, r6, r4
 8001176:	fb07 f006 	mul.w	r0, r7, r6
 800117a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800117e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001182:	4298      	cmp	r0, r3
 8001184:	d908      	bls.n	8001198 <__udivmoddi4+0x11c>
 8001186:	eb1c 0303 	adds.w	r3, ip, r3
 800118a:	f106 34ff 	add.w	r4, r6, #4294967295
 800118e:	d202      	bcs.n	8001196 <__udivmoddi4+0x11a>
 8001190:	4298      	cmp	r0, r3
 8001192:	f200 80cb 	bhi.w	800132c <__udivmoddi4+0x2b0>
 8001196:	4626      	mov	r6, r4
 8001198:	1a1c      	subs	r4, r3, r0
 800119a:	fbb4 f0f8 	udiv	r0, r4, r8
 800119e:	fb08 4410 	mls	r4, r8, r0, r4
 80011a2:	fb00 f707 	mul.w	r7, r0, r7
 80011a6:	fa1f f38e 	uxth.w	r3, lr
 80011aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011ae:	429f      	cmp	r7, r3
 80011b0:	d908      	bls.n	80011c4 <__udivmoddi4+0x148>
 80011b2:	eb1c 0303 	adds.w	r3, ip, r3
 80011b6:	f100 34ff 	add.w	r4, r0, #4294967295
 80011ba:	d202      	bcs.n	80011c2 <__udivmoddi4+0x146>
 80011bc:	429f      	cmp	r7, r3
 80011be:	f200 80ae 	bhi.w	800131e <__udivmoddi4+0x2a2>
 80011c2:	4620      	mov	r0, r4
 80011c4:	1bdb      	subs	r3, r3, r7
 80011c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80011ca:	e7a5      	b.n	8001118 <__udivmoddi4+0x9c>
 80011cc:	f1c1 0720 	rsb	r7, r1, #32
 80011d0:	408b      	lsls	r3, r1
 80011d2:	fa22 fc07 	lsr.w	ip, r2, r7
 80011d6:	ea4c 0c03 	orr.w	ip, ip, r3
 80011da:	fa24 f607 	lsr.w	r6, r4, r7
 80011de:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80011e2:	fbb6 f8f9 	udiv	r8, r6, r9
 80011e6:	fa1f fe8c 	uxth.w	lr, ip
 80011ea:	fb09 6618 	mls	r6, r9, r8, r6
 80011ee:	fa20 f307 	lsr.w	r3, r0, r7
 80011f2:	408c      	lsls	r4, r1
 80011f4:	fa00 fa01 	lsl.w	sl, r0, r1
 80011f8:	fb08 f00e 	mul.w	r0, r8, lr
 80011fc:	431c      	orrs	r4, r3
 80011fe:	0c23      	lsrs	r3, r4, #16
 8001200:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001204:	4298      	cmp	r0, r3
 8001206:	fa02 f201 	lsl.w	r2, r2, r1
 800120a:	d90a      	bls.n	8001222 <__udivmoddi4+0x1a6>
 800120c:	eb1c 0303 	adds.w	r3, ip, r3
 8001210:	f108 36ff 	add.w	r6, r8, #4294967295
 8001214:	f080 8081 	bcs.w	800131a <__udivmoddi4+0x29e>
 8001218:	4298      	cmp	r0, r3
 800121a:	d97e      	bls.n	800131a <__udivmoddi4+0x29e>
 800121c:	f1a8 0802 	sub.w	r8, r8, #2
 8001220:	4463      	add	r3, ip
 8001222:	1a1e      	subs	r6, r3, r0
 8001224:	fbb6 f3f9 	udiv	r3, r6, r9
 8001228:	fb09 6613 	mls	r6, r9, r3, r6
 800122c:	fb03 fe0e 	mul.w	lr, r3, lr
 8001230:	b2a4      	uxth	r4, r4
 8001232:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001236:	45a6      	cmp	lr, r4
 8001238:	d908      	bls.n	800124c <__udivmoddi4+0x1d0>
 800123a:	eb1c 0404 	adds.w	r4, ip, r4
 800123e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001242:	d266      	bcs.n	8001312 <__udivmoddi4+0x296>
 8001244:	45a6      	cmp	lr, r4
 8001246:	d964      	bls.n	8001312 <__udivmoddi4+0x296>
 8001248:	3b02      	subs	r3, #2
 800124a:	4464      	add	r4, ip
 800124c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001250:	fba0 8302 	umull	r8, r3, r0, r2
 8001254:	eba4 040e 	sub.w	r4, r4, lr
 8001258:	429c      	cmp	r4, r3
 800125a:	46c6      	mov	lr, r8
 800125c:	461e      	mov	r6, r3
 800125e:	d350      	bcc.n	8001302 <__udivmoddi4+0x286>
 8001260:	d04d      	beq.n	80012fe <__udivmoddi4+0x282>
 8001262:	b155      	cbz	r5, 800127a <__udivmoddi4+0x1fe>
 8001264:	ebba 030e 	subs.w	r3, sl, lr
 8001268:	eb64 0406 	sbc.w	r4, r4, r6
 800126c:	fa04 f707 	lsl.w	r7, r4, r7
 8001270:	40cb      	lsrs	r3, r1
 8001272:	431f      	orrs	r7, r3
 8001274:	40cc      	lsrs	r4, r1
 8001276:	e9c5 7400 	strd	r7, r4, [r5]
 800127a:	2100      	movs	r1, #0
 800127c:	e751      	b.n	8001122 <__udivmoddi4+0xa6>
 800127e:	fa0c fc02 	lsl.w	ip, ip, r2
 8001282:	f1c2 0320 	rsb	r3, r2, #32
 8001286:	40d9      	lsrs	r1, r3
 8001288:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800128c:	fa20 f303 	lsr.w	r3, r0, r3
 8001290:	fa00 fe02 	lsl.w	lr, r0, r2
 8001294:	fbb1 f0f8 	udiv	r0, r1, r8
 8001298:	fb08 1110 	mls	r1, r8, r0, r1
 800129c:	4094      	lsls	r4, r2
 800129e:	431c      	orrs	r4, r3
 80012a0:	fa1f f78c 	uxth.w	r7, ip
 80012a4:	0c23      	lsrs	r3, r4, #16
 80012a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012aa:	fb00 f107 	mul.w	r1, r0, r7
 80012ae:	4299      	cmp	r1, r3
 80012b0:	d908      	bls.n	80012c4 <__udivmoddi4+0x248>
 80012b2:	eb1c 0303 	adds.w	r3, ip, r3
 80012b6:	f100 36ff 	add.w	r6, r0, #4294967295
 80012ba:	d22c      	bcs.n	8001316 <__udivmoddi4+0x29a>
 80012bc:	4299      	cmp	r1, r3
 80012be:	d92a      	bls.n	8001316 <__udivmoddi4+0x29a>
 80012c0:	3802      	subs	r0, #2
 80012c2:	4463      	add	r3, ip
 80012c4:	1a5b      	subs	r3, r3, r1
 80012c6:	fbb3 f1f8 	udiv	r1, r3, r8
 80012ca:	fb08 3311 	mls	r3, r8, r1, r3
 80012ce:	b2a4      	uxth	r4, r4
 80012d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012d4:	fb01 f307 	mul.w	r3, r1, r7
 80012d8:	42a3      	cmp	r3, r4
 80012da:	d908      	bls.n	80012ee <__udivmoddi4+0x272>
 80012dc:	eb1c 0404 	adds.w	r4, ip, r4
 80012e0:	f101 36ff 	add.w	r6, r1, #4294967295
 80012e4:	d213      	bcs.n	800130e <__udivmoddi4+0x292>
 80012e6:	42a3      	cmp	r3, r4
 80012e8:	d911      	bls.n	800130e <__udivmoddi4+0x292>
 80012ea:	3902      	subs	r1, #2
 80012ec:	4464      	add	r4, ip
 80012ee:	1ae4      	subs	r4, r4, r3
 80012f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80012f4:	e73b      	b.n	800116e <__udivmoddi4+0xf2>
 80012f6:	4604      	mov	r4, r0
 80012f8:	e6f2      	b.n	80010e0 <__udivmoddi4+0x64>
 80012fa:	4608      	mov	r0, r1
 80012fc:	e708      	b.n	8001110 <__udivmoddi4+0x94>
 80012fe:	45c2      	cmp	sl, r8
 8001300:	d2af      	bcs.n	8001262 <__udivmoddi4+0x1e6>
 8001302:	ebb8 0e02 	subs.w	lr, r8, r2
 8001306:	eb63 060c 	sbc.w	r6, r3, ip
 800130a:	3801      	subs	r0, #1
 800130c:	e7a9      	b.n	8001262 <__udivmoddi4+0x1e6>
 800130e:	4631      	mov	r1, r6
 8001310:	e7ed      	b.n	80012ee <__udivmoddi4+0x272>
 8001312:	4603      	mov	r3, r0
 8001314:	e79a      	b.n	800124c <__udivmoddi4+0x1d0>
 8001316:	4630      	mov	r0, r6
 8001318:	e7d4      	b.n	80012c4 <__udivmoddi4+0x248>
 800131a:	46b0      	mov	r8, r6
 800131c:	e781      	b.n	8001222 <__udivmoddi4+0x1a6>
 800131e:	4463      	add	r3, ip
 8001320:	3802      	subs	r0, #2
 8001322:	e74f      	b.n	80011c4 <__udivmoddi4+0x148>
 8001324:	4606      	mov	r6, r0
 8001326:	4623      	mov	r3, r4
 8001328:	4608      	mov	r0, r1
 800132a:	e711      	b.n	8001150 <__udivmoddi4+0xd4>
 800132c:	3e02      	subs	r6, #2
 800132e:	4463      	add	r3, ip
 8001330:	e732      	b.n	8001198 <__udivmoddi4+0x11c>
 8001332:	bf00      	nop

08001334 <__aeabi_idiv0>:
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop

08001338 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800133c:	f000 f967 	bl	800160e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001340:	f000 f806 	bl	8001350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001344:	f000 f87c 	bl	8001440 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001348:	f000 f850 	bl	80013ec <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <main+0x14>

08001350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b092      	sub	sp, #72	@ 0x48
 8001354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	2234      	movs	r2, #52	@ 0x34
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f001 fb52 	bl	8002a08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001364:	463b      	mov	r3, r7
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001372:	4b1d      	ldr	r3, [pc, #116]	@ (80013e8 <SystemClock_Config+0x98>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800137a:	4a1b      	ldr	r2, [pc, #108]	@ (80013e8 <SystemClock_Config+0x98>)
 800137c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001380:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001382:	2302      	movs	r3, #2
 8001384:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001386:	2301      	movs	r3, #1
 8001388:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800138a:	2310      	movs	r3, #16
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800138e:	2302      	movs	r3, #2
 8001390:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001392:	2300      	movs	r3, #0
 8001394:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001396:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800139a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800139c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80013a0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a2:	f107 0314 	add.w	r3, r7, #20
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 fc04 	bl	8001bb4 <HAL_RCC_OscConfig>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80013b2:	f000 f85b 	bl	800146c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b6:	230f      	movs	r3, #15
 80013b8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ba:	2303      	movs	r3, #3
 80013bc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013ca:	463b      	mov	r3, r7
 80013cc:	2101      	movs	r1, #1
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 ff20 	bl	8002214 <HAL_RCC_ClockConfig>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80013da:	f000 f847 	bl	800146c <Error_Handler>
  }
}
 80013de:	bf00      	nop
 80013e0:	3748      	adds	r7, #72	@ 0x48
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40007000 	.word	0x40007000

080013ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013f0:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <MX_USART2_UART_Init+0x4c>)
 80013f2:	4a12      	ldr	r2, [pc, #72]	@ (800143c <MX_USART2_UART_Init+0x50>)
 80013f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013f6:	4b10      	ldr	r3, [pc, #64]	@ (8001438 <MX_USART2_UART_Init+0x4c>)
 80013f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <MX_USART2_UART_Init+0x4c>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001404:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <MX_USART2_UART_Init+0x4c>)
 8001406:	2200      	movs	r2, #0
 8001408:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800140a:	4b0b      	ldr	r3, [pc, #44]	@ (8001438 <MX_USART2_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001410:	4b09      	ldr	r3, [pc, #36]	@ (8001438 <MX_USART2_UART_Init+0x4c>)
 8001412:	220c      	movs	r2, #12
 8001414:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001416:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <MX_USART2_UART_Init+0x4c>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <MX_USART2_UART_Init+0x4c>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001422:	4805      	ldr	r0, [pc, #20]	@ (8001438 <MX_USART2_UART_Init+0x4c>)
 8001424:	f001 f9bc 	bl	80027a0 <HAL_UART_Init>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800142e:	f000 f81d 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	200001a8 	.word	0x200001a8
 800143c:	40004400 	.word	0x40004400

08001440 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <MX_GPIO_Init+0x28>)
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	4a07      	ldr	r2, [pc, #28]	@ (8001468 <MX_GPIO_Init+0x28>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	61d3      	str	r3, [r2, #28]
 8001452:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <MX_GPIO_Init+0x28>)
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr
 8001468:	40023800 	.word	0x40023800

0800146c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001470:	b672      	cpsid	i
}
 8001472:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001474:	bf00      	nop
 8001476:	e7fd      	b.n	8001474 <Error_Handler+0x8>

08001478 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800147e:	4b15      	ldr	r3, [pc, #84]	@ (80014d4 <HAL_MspInit+0x5c>)
 8001480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001482:	4a14      	ldr	r2, [pc, #80]	@ (80014d4 <HAL_MspInit+0x5c>)
 8001484:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001488:	6253      	str	r3, [r2, #36]	@ 0x24
 800148a:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <HAL_MspInit+0x5c>)
 800148c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800148e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001496:	4b0f      	ldr	r3, [pc, #60]	@ (80014d4 <HAL_MspInit+0x5c>)
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	4a0e      	ldr	r2, [pc, #56]	@ (80014d4 <HAL_MspInit+0x5c>)
 800149c:	f043 0301 	orr.w	r3, r3, #1
 80014a0:	6213      	str	r3, [r2, #32]
 80014a2:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <HAL_MspInit+0x5c>)
 80014a4:	6a1b      	ldr	r3, [r3, #32]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ae:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <HAL_MspInit+0x5c>)
 80014b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b2:	4a08      	ldr	r2, [pc, #32]	@ (80014d4 <HAL_MspInit+0x5c>)
 80014b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014b8:	6253      	str	r3, [r2, #36]	@ 0x24
 80014ba:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <HAL_MspInit+0x5c>)
 80014bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014c6:	2007      	movs	r0, #7
 80014c8:	f000 f9c0 	bl	800184c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014cc:	bf00      	nop
 80014ce:	3710      	adds	r7, #16
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40023800 	.word	0x40023800

080014d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	@ 0x28
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a17      	ldr	r2, [pc, #92]	@ (8001554 <HAL_UART_MspInit+0x7c>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d127      	bne.n	800154a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014fa:	4b17      	ldr	r3, [pc, #92]	@ (8001558 <HAL_UART_MspInit+0x80>)
 80014fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fe:	4a16      	ldr	r2, [pc, #88]	@ (8001558 <HAL_UART_MspInit+0x80>)
 8001500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001504:	6253      	str	r3, [r2, #36]	@ 0x24
 8001506:	4b14      	ldr	r3, [pc, #80]	@ (8001558 <HAL_UART_MspInit+0x80>)
 8001508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800150a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001512:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <HAL_UART_MspInit+0x80>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	4a10      	ldr	r2, [pc, #64]	@ (8001558 <HAL_UART_MspInit+0x80>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	61d3      	str	r3, [r2, #28]
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <HAL_UART_MspInit+0x80>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800152a:	230c      	movs	r3, #12
 800152c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152e:	2302      	movs	r3, #2
 8001530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001536:	2303      	movs	r3, #3
 8001538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800153a:	2307      	movs	r3, #7
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153e:	f107 0314 	add.w	r3, r7, #20
 8001542:	4619      	mov	r1, r3
 8001544:	4805      	ldr	r0, [pc, #20]	@ (800155c <HAL_UART_MspInit+0x84>)
 8001546:	f000 f9b5 	bl	80018b4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800154a:	bf00      	nop
 800154c:	3728      	adds	r7, #40	@ 0x28
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40004400 	.word	0x40004400
 8001558:	40023800 	.word	0x40023800
 800155c:	40020000 	.word	0x40020000

08001560 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <NMI_Handler+0x4>

08001568 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <HardFault_Handler+0x4>

08001570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <MemManage_Handler+0x4>

08001578 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <BusFault_Handler+0x4>

08001580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001584:	bf00      	nop
 8001586:	e7fd      	b.n	8001584 <UsageFault_Handler+0x4>

08001588 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr

08001594 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015a4:	bf00      	nop
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015b0:	f000 f880 	bl	80016b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr

080015c4 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80015c4:	f7ff fff8 	bl	80015b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015c8:	480b      	ldr	r0, [pc, #44]	@ (80015f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015ca:	490c      	ldr	r1, [pc, #48]	@ (80015fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001600 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d0:	e002      	b.n	80015d8 <LoopCopyDataInit>

080015d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d6:	3304      	adds	r3, #4

080015d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015dc:	d3f9      	bcc.n	80015d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015de:	4a09      	ldr	r2, [pc, #36]	@ (8001604 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015e0:	4c09      	ldr	r4, [pc, #36]	@ (8001608 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e4:	e001      	b.n	80015ea <LoopFillZerobss>

080015e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e8:	3204      	adds	r2, #4

080015ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015ec:	d3fb      	bcc.n	80015e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ee:	f001 fa13 	bl	8002a18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015f2:	f7ff fea1 	bl	8001338 <main>
  bx lr
 80015f6:	4770      	bx	lr
  ldr r0, =_sdata
 80015f8:	20000180 	.word	0x20000180
  ldr r1, =_edata
 80015fc:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 8001600:	08002aac 	.word	0x08002aac
  ldr r2, =_sbss
 8001604:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 8001608:	200001f4 	.word	0x200001f4

0800160c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800160c:	e7fe      	b.n	800160c <ADC1_IRQHandler>

0800160e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b082      	sub	sp, #8
 8001612:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001614:	2300      	movs	r3, #0
 8001616:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001618:	2003      	movs	r0, #3
 800161a:	f000 f917 	bl	800184c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800161e:	2000      	movs	r0, #0
 8001620:	f000 f80e 	bl	8001640 <HAL_InitTick>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d002      	beq.n	8001630 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	71fb      	strb	r3, [r7, #7]
 800162e:	e001      	b.n	8001634 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001630:	f7ff ff22 	bl	8001478 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001634:	79fb      	ldrb	r3, [r7, #7]
}
 8001636:	4618      	mov	r0, r3
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001648:	2300      	movs	r3, #0
 800164a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800164c:	4b16      	ldr	r3, [pc, #88]	@ (80016a8 <HAL_InitTick+0x68>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d022      	beq.n	800169a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001654:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <HAL_InitTick+0x6c>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b13      	ldr	r3, [pc, #76]	@ (80016a8 <HAL_InitTick+0x68>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001660:	fbb1 f3f3 	udiv	r3, r1, r3
 8001664:	fbb2 f3f3 	udiv	r3, r2, r3
 8001668:	4618      	mov	r0, r3
 800166a:	f000 f916 	bl	800189a <HAL_SYSTICK_Config>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d10f      	bne.n	8001694 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b0f      	cmp	r3, #15
 8001678:	d809      	bhi.n	800168e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800167a:	2200      	movs	r2, #0
 800167c:	6879      	ldr	r1, [r7, #4]
 800167e:	f04f 30ff 	mov.w	r0, #4294967295
 8001682:	f000 f8ee 	bl	8001862 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001686:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <HAL_InitTick+0x70>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6013      	str	r3, [r2, #0]
 800168c:	e007      	b.n	800169e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	73fb      	strb	r3, [r7, #15]
 8001692:	e004      	b.n	800169e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	73fb      	strb	r3, [r7, #15]
 8001698:	e001      	b.n	800169e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800169e:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000188 	.word	0x20000188
 80016ac:	20000180 	.word	0x20000180
 80016b0:	20000184 	.word	0x20000184

080016b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b8:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <HAL_IncTick+0x1c>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <HAL_IncTick+0x20>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4413      	add	r3, r2
 80016c2:	4a03      	ldr	r2, [pc, #12]	@ (80016d0 <HAL_IncTick+0x1c>)
 80016c4:	6013      	str	r3, [r2, #0]
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	200001f0 	.word	0x200001f0
 80016d4:	20000188 	.word	0x20000188

080016d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  return uwTick;
 80016dc:	4b02      	ldr	r3, [pc, #8]	@ (80016e8 <HAL_GetTick+0x10>)
 80016de:	681b      	ldr	r3, [r3, #0]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr
 80016e8:	200001f0 	.word	0x200001f0

080016ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <__NVIC_SetPriorityGrouping+0x44>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001708:	4013      	ands	r3, r2
 800170a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001714:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001718:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800171c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800171e:	4a04      	ldr	r2, [pc, #16]	@ (8001730 <__NVIC_SetPriorityGrouping+0x44>)
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	60d3      	str	r3, [r2, #12]
}
 8001724:	bf00      	nop
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	e000ed00 	.word	0xe000ed00

08001734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001738:	4b04      	ldr	r3, [pc, #16]	@ (800174c <__NVIC_GetPriorityGrouping+0x18>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	0a1b      	lsrs	r3, r3, #8
 800173e:	f003 0307 	and.w	r3, r3, #7
}
 8001742:	4618      	mov	r0, r3
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000ed00 	.word	0xe000ed00

08001750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	6039      	str	r1, [r7, #0]
 800175a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800175c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001760:	2b00      	cmp	r3, #0
 8001762:	db0a      	blt.n	800177a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	b2da      	uxtb	r2, r3
 8001768:	490c      	ldr	r1, [pc, #48]	@ (800179c <__NVIC_SetPriority+0x4c>)
 800176a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176e:	0112      	lsls	r2, r2, #4
 8001770:	b2d2      	uxtb	r2, r2
 8001772:	440b      	add	r3, r1
 8001774:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001778:	e00a      	b.n	8001790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	b2da      	uxtb	r2, r3
 800177e:	4908      	ldr	r1, [pc, #32]	@ (80017a0 <__NVIC_SetPriority+0x50>)
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	f003 030f 	and.w	r3, r3, #15
 8001786:	3b04      	subs	r3, #4
 8001788:	0112      	lsls	r2, r2, #4
 800178a:	b2d2      	uxtb	r2, r2
 800178c:	440b      	add	r3, r1
 800178e:	761a      	strb	r2, [r3, #24]
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	e000e100 	.word	0xe000e100
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b089      	sub	sp, #36	@ 0x24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f003 0307 	and.w	r3, r3, #7
 80017b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	f1c3 0307 	rsb	r3, r3, #7
 80017be:	2b04      	cmp	r3, #4
 80017c0:	bf28      	it	cs
 80017c2:	2304      	movcs	r3, #4
 80017c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	3304      	adds	r3, #4
 80017ca:	2b06      	cmp	r3, #6
 80017cc:	d902      	bls.n	80017d4 <NVIC_EncodePriority+0x30>
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3b03      	subs	r3, #3
 80017d2:	e000      	b.n	80017d6 <NVIC_EncodePriority+0x32>
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d8:	f04f 32ff 	mov.w	r2, #4294967295
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	43da      	mvns	r2, r3
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	401a      	ands	r2, r3
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017ec:	f04f 31ff 	mov.w	r1, #4294967295
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	fa01 f303 	lsl.w	r3, r1, r3
 80017f6:	43d9      	mvns	r1, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017fc:	4313      	orrs	r3, r2
         );
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3724      	adds	r7, #36	@ 0x24
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr

08001808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3b01      	subs	r3, #1
 8001814:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001818:	d301      	bcc.n	800181e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800181a:	2301      	movs	r3, #1
 800181c:	e00f      	b.n	800183e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800181e:	4a0a      	ldr	r2, [pc, #40]	@ (8001848 <SysTick_Config+0x40>)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3b01      	subs	r3, #1
 8001824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001826:	210f      	movs	r1, #15
 8001828:	f04f 30ff 	mov.w	r0, #4294967295
 800182c:	f7ff ff90 	bl	8001750 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001830:	4b05      	ldr	r3, [pc, #20]	@ (8001848 <SysTick_Config+0x40>)
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001836:	4b04      	ldr	r3, [pc, #16]	@ (8001848 <SysTick_Config+0x40>)
 8001838:	2207      	movs	r2, #7
 800183a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	e000e010 	.word	0xe000e010

0800184c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ff49 	bl	80016ec <__NVIC_SetPriorityGrouping>
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b086      	sub	sp, #24
 8001866:	af00      	add	r7, sp, #0
 8001868:	4603      	mov	r3, r0
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001874:	f7ff ff5e 	bl	8001734 <__NVIC_GetPriorityGrouping>
 8001878:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	68b9      	ldr	r1, [r7, #8]
 800187e:	6978      	ldr	r0, [r7, #20]
 8001880:	f7ff ff90 	bl	80017a4 <NVIC_EncodePriority>
 8001884:	4602      	mov	r2, r0
 8001886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800188a:	4611      	mov	r1, r2
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff ff5f 	bl	8001750 <__NVIC_SetPriority>
}
 8001892:	bf00      	nop
 8001894:	3718      	adds	r7, #24
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b082      	sub	sp, #8
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff ffb0 	bl	8001808 <SysTick_Config>
 80018a8:	4603      	mov	r3, r0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
	...

080018b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b087      	sub	sp, #28
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80018be:	2300      	movs	r3, #0
 80018c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80018c2:	2300      	movs	r3, #0
 80018c4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80018ca:	e154      	b.n	8001b76 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	2101      	movs	r1, #1
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	fa01 f303 	lsl.w	r3, r1, r3
 80018d8:	4013      	ands	r3, r2
 80018da:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f000 8146 	beq.w	8001b70 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d005      	beq.n	80018fc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d130      	bne.n	800195e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	2203      	movs	r2, #3
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	43db      	mvns	r3, r3
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	4013      	ands	r3, r2
 8001912:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4313      	orrs	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001932:	2201      	movs	r2, #1
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	43db      	mvns	r3, r3
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	4013      	ands	r3, r2
 8001940:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	091b      	lsrs	r3, r3, #4
 8001948:	f003 0201 	and.w	r2, r3, #1
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	4313      	orrs	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f003 0303 	and.w	r3, r3, #3
 8001966:	2b03      	cmp	r3, #3
 8001968:	d017      	beq.n	800199a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	2203      	movs	r2, #3
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4313      	orrs	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d123      	bne.n	80019ee <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	08da      	lsrs	r2, r3, #3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	3208      	adds	r2, #8
 80019ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	220f      	movs	r2, #15
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	43db      	mvns	r3, r3
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	4013      	ands	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	691a      	ldr	r2, [r3, #16]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	4313      	orrs	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	08da      	lsrs	r2, r3, #3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3208      	adds	r2, #8
 80019e8:	6939      	ldr	r1, [r7, #16]
 80019ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	2203      	movs	r2, #3
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43db      	mvns	r3, r3
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	4013      	ands	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 0203 	and.w	r2, r3, #3
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f000 80a0 	beq.w	8001b70 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a30:	4b58      	ldr	r3, [pc, #352]	@ (8001b94 <HAL_GPIO_Init+0x2e0>)
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	4a57      	ldr	r2, [pc, #348]	@ (8001b94 <HAL_GPIO_Init+0x2e0>)
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	6213      	str	r3, [r2, #32]
 8001a3c:	4b55      	ldr	r3, [pc, #340]	@ (8001b94 <HAL_GPIO_Init+0x2e0>)
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001a48:	4a53      	ldr	r2, [pc, #332]	@ (8001b98 <HAL_GPIO_Init+0x2e4>)
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	089b      	lsrs	r3, r3, #2
 8001a4e:	3302      	adds	r3, #2
 8001a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a54:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f003 0303 	and.w	r3, r3, #3
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	220f      	movs	r2, #15
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4a4b      	ldr	r2, [pc, #300]	@ (8001b9c <HAL_GPIO_Init+0x2e8>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d019      	beq.n	8001aa8 <HAL_GPIO_Init+0x1f4>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4a4a      	ldr	r2, [pc, #296]	@ (8001ba0 <HAL_GPIO_Init+0x2ec>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d013      	beq.n	8001aa4 <HAL_GPIO_Init+0x1f0>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4a49      	ldr	r2, [pc, #292]	@ (8001ba4 <HAL_GPIO_Init+0x2f0>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d00d      	beq.n	8001aa0 <HAL_GPIO_Init+0x1ec>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a48      	ldr	r2, [pc, #288]	@ (8001ba8 <HAL_GPIO_Init+0x2f4>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d007      	beq.n	8001a9c <HAL_GPIO_Init+0x1e8>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a47      	ldr	r2, [pc, #284]	@ (8001bac <HAL_GPIO_Init+0x2f8>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d101      	bne.n	8001a98 <HAL_GPIO_Init+0x1e4>
 8001a94:	2304      	movs	r3, #4
 8001a96:	e008      	b.n	8001aaa <HAL_GPIO_Init+0x1f6>
 8001a98:	2305      	movs	r3, #5
 8001a9a:	e006      	b.n	8001aaa <HAL_GPIO_Init+0x1f6>
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e004      	b.n	8001aaa <HAL_GPIO_Init+0x1f6>
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	e002      	b.n	8001aaa <HAL_GPIO_Init+0x1f6>
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e000      	b.n	8001aaa <HAL_GPIO_Init+0x1f6>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	697a      	ldr	r2, [r7, #20]
 8001aac:	f002 0203 	and.w	r2, r2, #3
 8001ab0:	0092      	lsls	r2, r2, #2
 8001ab2:	4093      	lsls	r3, r2
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001aba:	4937      	ldr	r1, [pc, #220]	@ (8001b98 <HAL_GPIO_Init+0x2e4>)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	089b      	lsrs	r3, r3, #2
 8001ac0:	3302      	adds	r3, #2
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ac8:	4b39      	ldr	r3, [pc, #228]	@ (8001bb0 <HAL_GPIO_Init+0x2fc>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d003      	beq.n	8001aec <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001aec:	4a30      	ldr	r2, [pc, #192]	@ (8001bb0 <HAL_GPIO_Init+0x2fc>)
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001af2:	4b2f      	ldr	r3, [pc, #188]	@ (8001bb0 <HAL_GPIO_Init+0x2fc>)
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	43db      	mvns	r3, r3
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4013      	ands	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d003      	beq.n	8001b16 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b16:	4a26      	ldr	r2, [pc, #152]	@ (8001bb0 <HAL_GPIO_Init+0x2fc>)
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b1c:	4b24      	ldr	r3, [pc, #144]	@ (8001bb0 <HAL_GPIO_Init+0x2fc>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	43db      	mvns	r3, r3
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b40:	4a1b      	ldr	r2, [pc, #108]	@ (8001bb0 <HAL_GPIO_Init+0x2fc>)
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b46:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb0 <HAL_GPIO_Init+0x2fc>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	4013      	ands	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b6a:	4a11      	ldr	r2, [pc, #68]	@ (8001bb0 <HAL_GPIO_Init+0x2fc>)
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	3301      	adds	r3, #1
 8001b74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f47f aea3 	bne.w	80018cc <HAL_GPIO_Init+0x18>
  }
}
 8001b86:	bf00      	nop
 8001b88:	bf00      	nop
 8001b8a:	371c      	adds	r7, #28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40010000 	.word	0x40010000
 8001b9c:	40020000 	.word	0x40020000
 8001ba0:	40020400 	.word	0x40020400
 8001ba4:	40020800 	.word	0x40020800
 8001ba8:	40020c00 	.word	0x40020c00
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	40010400 	.word	0x40010400

08001bb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b088      	sub	sp, #32
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e31d      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bc6:	4b94      	ldr	r3, [pc, #592]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f003 030c 	and.w	r3, r3, #12
 8001bce:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bd0:	4b91      	ldr	r3, [pc, #580]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bd8:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d07b      	beq.n	8001cde <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	d006      	beq.n	8001bfa <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	2b0c      	cmp	r3, #12
 8001bf0:	d10f      	bne.n	8001c12 <HAL_RCC_OscConfig+0x5e>
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bf8:	d10b      	bne.n	8001c12 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bfa:	4b87      	ldr	r3, [pc, #540]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d06a      	beq.n	8001cdc <HAL_RCC_OscConfig+0x128>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d166      	bne.n	8001cdc <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e2f7      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d106      	bne.n	8001c28 <HAL_RCC_OscConfig+0x74>
 8001c1a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c24:	6013      	str	r3, [r2, #0]
 8001c26:	e02d      	b.n	8001c84 <HAL_RCC_OscConfig+0xd0>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d10c      	bne.n	8001c4a <HAL_RCC_OscConfig+0x96>
 8001c30:	4b79      	ldr	r3, [pc, #484]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a78      	ldr	r2, [pc, #480]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c3a:	6013      	str	r3, [r2, #0]
 8001c3c:	4b76      	ldr	r3, [pc, #472]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a75      	ldr	r2, [pc, #468]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c46:	6013      	str	r3, [r2, #0]
 8001c48:	e01c      	b.n	8001c84 <HAL_RCC_OscConfig+0xd0>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b05      	cmp	r3, #5
 8001c50:	d10c      	bne.n	8001c6c <HAL_RCC_OscConfig+0xb8>
 8001c52:	4b71      	ldr	r3, [pc, #452]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a70      	ldr	r2, [pc, #448]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c5c:	6013      	str	r3, [r2, #0]
 8001c5e:	4b6e      	ldr	r3, [pc, #440]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a6d      	ldr	r2, [pc, #436]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c68:	6013      	str	r3, [r2, #0]
 8001c6a:	e00b      	b.n	8001c84 <HAL_RCC_OscConfig+0xd0>
 8001c6c:	4b6a      	ldr	r3, [pc, #424]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a69      	ldr	r2, [pc, #420]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c76:	6013      	str	r3, [r2, #0]
 8001c78:	4b67      	ldr	r3, [pc, #412]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a66      	ldr	r2, [pc, #408]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001c7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d013      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8c:	f7ff fd24 	bl	80016d8 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c94:	f7ff fd20 	bl	80016d8 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e2ad      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ca6:	4b5c      	ldr	r3, [pc, #368]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0f0      	beq.n	8001c94 <HAL_RCC_OscConfig+0xe0>
 8001cb2:	e014      	b.n	8001cde <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb4:	f7ff fd10 	bl	80016d8 <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cbc:	f7ff fd0c 	bl	80016d8 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b64      	cmp	r3, #100	@ 0x64
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e299      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001cce:	4b52      	ldr	r3, [pc, #328]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f0      	bne.n	8001cbc <HAL_RCC_OscConfig+0x108>
 8001cda:	e000      	b.n	8001cde <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d05a      	beq.n	8001da0 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	2b04      	cmp	r3, #4
 8001cee:	d005      	beq.n	8001cfc <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	2b0c      	cmp	r3, #12
 8001cf4:	d119      	bne.n	8001d2a <HAL_RCC_OscConfig+0x176>
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d116      	bne.n	8001d2a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cfc:	4b46      	ldr	r3, [pc, #280]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d005      	beq.n	8001d14 <HAL_RCC_OscConfig+0x160>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d001      	beq.n	8001d14 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e276      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d14:	4b40      	ldr	r3, [pc, #256]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	691b      	ldr	r3, [r3, #16]
 8001d20:	021b      	lsls	r3, r3, #8
 8001d22:	493d      	ldr	r1, [pc, #244]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d28:	e03a      	b.n	8001da0 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d020      	beq.n	8001d74 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d32:	4b3a      	ldr	r3, [pc, #232]	@ (8001e1c <HAL_RCC_OscConfig+0x268>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d38:	f7ff fcce 	bl	80016d8 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d40:	f7ff fcca 	bl	80016d8 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e257      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d52:	4b31      	ldr	r3, [pc, #196]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d0f0      	beq.n	8001d40 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5e:	4b2e      	ldr	r3, [pc, #184]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	021b      	lsls	r3, r3, #8
 8001d6c:	492a      	ldr	r1, [pc, #168]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	604b      	str	r3, [r1, #4]
 8001d72:	e015      	b.n	8001da0 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d74:	4b29      	ldr	r3, [pc, #164]	@ (8001e1c <HAL_RCC_OscConfig+0x268>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d7a:	f7ff fcad 	bl	80016d8 <HAL_GetTick>
 8001d7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d80:	e008      	b.n	8001d94 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d82:	f7ff fca9 	bl	80016d8 <HAL_GetTick>
 8001d86:	4602      	mov	r2, r0
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d901      	bls.n	8001d94 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e236      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d94:	4b20      	ldr	r3, [pc, #128]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0302 	and.w	r3, r3, #2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d1f0      	bne.n	8001d82 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0310 	and.w	r3, r3, #16
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	f000 80b8 	beq.w	8001f1e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d170      	bne.n	8001e96 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001db4:	4b18      	ldr	r3, [pc, #96]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d005      	beq.n	8001dcc <HAL_RCC_OscConfig+0x218>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d101      	bne.n	8001dcc <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e21a      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a1a      	ldr	r2, [r3, #32]
 8001dd0:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d921      	bls.n	8001e20 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a1b      	ldr	r3, [r3, #32]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f000 fc7d 	bl	80026e0 <RCC_SetFlashLatencyFromMSIRange>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e208      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001df0:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	4906      	ldr	r1, [pc, #24]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e02:	4b05      	ldr	r3, [pc, #20]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	061b      	lsls	r3, r3, #24
 8001e10:	4901      	ldr	r1, [pc, #4]	@ (8001e18 <HAL_RCC_OscConfig+0x264>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	604b      	str	r3, [r1, #4]
 8001e16:	e020      	b.n	8001e5a <HAL_RCC_OscConfig+0x2a6>
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e20:	4b99      	ldr	r3, [pc, #612]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	4996      	ldr	r1, [pc, #600]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e32:	4b95      	ldr	r3, [pc, #596]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	061b      	lsls	r3, r3, #24
 8001e40:	4991      	ldr	r1, [pc, #580]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001e42:	4313      	orrs	r3, r2
 8001e44:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f000 fc48 	bl	80026e0 <RCC_SetFlashLatencyFromMSIRange>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e1d3      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a1b      	ldr	r3, [r3, #32]
 8001e5e:	0b5b      	lsrs	r3, r3, #13
 8001e60:	3301      	adds	r3, #1
 8001e62:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001e6a:	4a87      	ldr	r2, [pc, #540]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001e6c:	6892      	ldr	r2, [r2, #8]
 8001e6e:	0912      	lsrs	r2, r2, #4
 8001e70:	f002 020f 	and.w	r2, r2, #15
 8001e74:	4985      	ldr	r1, [pc, #532]	@ (800208c <HAL_RCC_OscConfig+0x4d8>)
 8001e76:	5c8a      	ldrb	r2, [r1, r2]
 8001e78:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e7a:	4a85      	ldr	r2, [pc, #532]	@ (8002090 <HAL_RCC_OscConfig+0x4dc>)
 8001e7c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e7e:	4b85      	ldr	r3, [pc, #532]	@ (8002094 <HAL_RCC_OscConfig+0x4e0>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff fbdc 	bl	8001640 <HAL_InitTick>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d045      	beq.n	8001f1e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
 8001e94:	e1b5      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d029      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e9e:	4b7e      	ldr	r3, [pc, #504]	@ (8002098 <HAL_RCC_OscConfig+0x4e4>)
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea4:	f7ff fc18 	bl	80016d8 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001eac:	f7ff fc14 	bl	80016d8 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e1a1      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ebe:	4b72      	ldr	r3, [pc, #456]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0f0      	beq.n	8001eac <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001eca:	4b6f      	ldr	r3, [pc, #444]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	496c      	ldr	r1, [pc, #432]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001edc:	4b6a      	ldr	r3, [pc, #424]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	061b      	lsls	r3, r3, #24
 8001eea:	4967      	ldr	r1, [pc, #412]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	604b      	str	r3, [r1, #4]
 8001ef0:	e015      	b.n	8001f1e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ef2:	4b69      	ldr	r3, [pc, #420]	@ (8002098 <HAL_RCC_OscConfig+0x4e4>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef8:	f7ff fbee 	bl	80016d8 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f00:	f7ff fbea 	bl	80016d8 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e177      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f12:	4b5d      	ldr	r3, [pc, #372]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1f0      	bne.n	8001f00 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d030      	beq.n	8001f8c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d016      	beq.n	8001f60 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f32:	4b5a      	ldr	r3, [pc, #360]	@ (800209c <HAL_RCC_OscConfig+0x4e8>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f38:	f7ff fbce 	bl	80016d8 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f40:	f7ff fbca 	bl	80016d8 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e157      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f52:	4b4d      	ldr	r3, [pc, #308]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0f0      	beq.n	8001f40 <HAL_RCC_OscConfig+0x38c>
 8001f5e:	e015      	b.n	8001f8c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f60:	4b4e      	ldr	r3, [pc, #312]	@ (800209c <HAL_RCC_OscConfig+0x4e8>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f66:	f7ff fbb7 	bl	80016d8 <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f6e:	f7ff fbb3 	bl	80016d8 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e140      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f80:	4b41      	ldr	r3, [pc, #260]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1f0      	bne.n	8001f6e <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f000 80b5 	beq.w	8002104 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f9e:	4b3a      	ldr	r3, [pc, #232]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10d      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001faa:	4b37      	ldr	r3, [pc, #220]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fae:	4a36      	ldr	r2, [pc, #216]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001fb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fb4:	6253      	str	r3, [r2, #36]	@ 0x24
 8001fb6:	4b34      	ldr	r3, [pc, #208]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8001fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc6:	4b36      	ldr	r3, [pc, #216]	@ (80020a0 <HAL_RCC_OscConfig+0x4ec>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d118      	bne.n	8002004 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fd2:	4b33      	ldr	r3, [pc, #204]	@ (80020a0 <HAL_RCC_OscConfig+0x4ec>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a32      	ldr	r2, [pc, #200]	@ (80020a0 <HAL_RCC_OscConfig+0x4ec>)
 8001fd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fde:	f7ff fb7b 	bl	80016d8 <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fe6:	f7ff fb77 	bl	80016d8 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b64      	cmp	r3, #100	@ 0x64
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e104      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff8:	4b29      	ldr	r3, [pc, #164]	@ (80020a0 <HAL_RCC_OscConfig+0x4ec>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d106      	bne.n	800201a <HAL_RCC_OscConfig+0x466>
 800200c:	4b1e      	ldr	r3, [pc, #120]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 800200e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002010:	4a1d      	ldr	r2, [pc, #116]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002012:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002016:	6353      	str	r3, [r2, #52]	@ 0x34
 8002018:	e02d      	b.n	8002076 <HAL_RCC_OscConfig+0x4c2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10c      	bne.n	800203c <HAL_RCC_OscConfig+0x488>
 8002022:	4b19      	ldr	r3, [pc, #100]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002026:	4a18      	ldr	r2, [pc, #96]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800202c:	6353      	str	r3, [r2, #52]	@ 0x34
 800202e:	4b16      	ldr	r3, [pc, #88]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002030:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002032:	4a15      	ldr	r2, [pc, #84]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002034:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002038:	6353      	str	r3, [r2, #52]	@ 0x34
 800203a:	e01c      	b.n	8002076 <HAL_RCC_OscConfig+0x4c2>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	2b05      	cmp	r3, #5
 8002042:	d10c      	bne.n	800205e <HAL_RCC_OscConfig+0x4aa>
 8002044:	4b10      	ldr	r3, [pc, #64]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002046:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002048:	4a0f      	ldr	r2, [pc, #60]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 800204a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800204e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002050:	4b0d      	ldr	r3, [pc, #52]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002054:	4a0c      	ldr	r2, [pc, #48]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800205a:	6353      	str	r3, [r2, #52]	@ 0x34
 800205c:	e00b      	b.n	8002076 <HAL_RCC_OscConfig+0x4c2>
 800205e:	4b0a      	ldr	r3, [pc, #40]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002062:	4a09      	ldr	r2, [pc, #36]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002064:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002068:	6353      	str	r3, [r2, #52]	@ 0x34
 800206a:	4b07      	ldr	r3, [pc, #28]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 800206c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800206e:	4a06      	ldr	r2, [pc, #24]	@ (8002088 <HAL_RCC_OscConfig+0x4d4>)
 8002070:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002074:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d024      	beq.n	80020c8 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207e:	f7ff fb2b 	bl	80016d8 <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002084:	e019      	b.n	80020ba <HAL_RCC_OscConfig+0x506>
 8002086:	bf00      	nop
 8002088:	40023800 	.word	0x40023800
 800208c:	08002a84 	.word	0x08002a84
 8002090:	20000180 	.word	0x20000180
 8002094:	20000184 	.word	0x20000184
 8002098:	42470020 	.word	0x42470020
 800209c:	42470680 	.word	0x42470680
 80020a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020a4:	f7ff fb18 	bl	80016d8 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e0a3      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020ba:	4b54      	ldr	r3, [pc, #336]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 80020bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d0ee      	beq.n	80020a4 <HAL_RCC_OscConfig+0x4f0>
 80020c6:	e014      	b.n	80020f2 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c8:	f7ff fb06 	bl	80016d8 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020ce:	e00a      	b.n	80020e6 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020d0:	f7ff fb02 	bl	80016d8 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020de:	4293      	cmp	r3, r2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e08d      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020e6:	4b49      	ldr	r3, [pc, #292]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 80020e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1ee      	bne.n	80020d0 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020f2:	7ffb      	ldrb	r3, [r7, #31]
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d105      	bne.n	8002104 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020f8:	4b44      	ldr	r3, [pc, #272]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 80020fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fc:	4a43      	ldr	r2, [pc, #268]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 80020fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002102:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002108:	2b00      	cmp	r3, #0
 800210a:	d079      	beq.n	8002200 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	2b0c      	cmp	r3, #12
 8002110:	d056      	beq.n	80021c0 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002116:	2b02      	cmp	r3, #2
 8002118:	d13b      	bne.n	8002192 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800211a:	4b3d      	ldr	r3, [pc, #244]	@ (8002210 <HAL_RCC_OscConfig+0x65c>)
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002120:	f7ff fada 	bl	80016d8 <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002128:	f7ff fad6 	bl	80016d8 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e063      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800213a:	4b34      	ldr	r3, [pc, #208]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1f0      	bne.n	8002128 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002146:	4b31      	ldr	r3, [pc, #196]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002156:	4319      	orrs	r1, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215c:	430b      	orrs	r3, r1
 800215e:	492b      	ldr	r1, [pc, #172]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 8002160:	4313      	orrs	r3, r2
 8002162:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002164:	4b2a      	ldr	r3, [pc, #168]	@ (8002210 <HAL_RCC_OscConfig+0x65c>)
 8002166:	2201      	movs	r2, #1
 8002168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216a:	f7ff fab5 	bl	80016d8 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002172:	f7ff fab1 	bl	80016d8 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e03e      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002184:	4b21      	ldr	r3, [pc, #132]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0f0      	beq.n	8002172 <HAL_RCC_OscConfig+0x5be>
 8002190:	e036      	b.n	8002200 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002192:	4b1f      	ldr	r3, [pc, #124]	@ (8002210 <HAL_RCC_OscConfig+0x65c>)
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002198:	f7ff fa9e 	bl	80016d8 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021a0:	f7ff fa9a 	bl	80016d8 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e027      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021b2:	4b16      	ldr	r3, [pc, #88]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f0      	bne.n	80021a0 <HAL_RCC_OscConfig+0x5ec>
 80021be:	e01f      	b.n	8002200 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d101      	bne.n	80021cc <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e01a      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021cc:	4b0f      	ldr	r3, [pc, #60]	@ (800220c <HAL_RCC_OscConfig+0x658>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021dc:	429a      	cmp	r2, r3
 80021de:	d10d      	bne.n	80021fc <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d106      	bne.n	80021fc <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d001      	beq.n	8002200 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e000      	b.n	8002202 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3720      	adds	r7, #32
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40023800 	.word	0x40023800
 8002210:	42470060 	.word	0x42470060

08002214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d101      	bne.n	8002228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e11a      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002228:	4b8f      	ldr	r3, [pc, #572]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	429a      	cmp	r2, r3
 8002234:	d919      	bls.n	800226a <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d105      	bne.n	8002248 <HAL_RCC_ClockConfig+0x34>
 800223c:	4b8a      	ldr	r3, [pc, #552]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a89      	ldr	r2, [pc, #548]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 8002242:	f043 0304 	orr.w	r3, r3, #4
 8002246:	6013      	str	r3, [r2, #0]
 8002248:	4b87      	ldr	r3, [pc, #540]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f023 0201 	bic.w	r2, r3, #1
 8002250:	4985      	ldr	r1, [pc, #532]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	4313      	orrs	r3, r2
 8002256:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002258:	4b83      	ldr	r3, [pc, #524]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	429a      	cmp	r2, r3
 8002264:	d001      	beq.n	800226a <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e0f9      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d008      	beq.n	8002288 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002276:	4b7d      	ldr	r3, [pc, #500]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	497a      	ldr	r1, [pc, #488]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 8002284:	4313      	orrs	r3, r2
 8002286:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b00      	cmp	r3, #0
 8002292:	f000 808e 	beq.w	80023b2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b02      	cmp	r3, #2
 800229c:	d107      	bne.n	80022ae <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800229e:	4b73      	ldr	r3, [pc, #460]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d121      	bne.n	80022ee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e0d7      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	2b03      	cmp	r3, #3
 80022b4:	d107      	bne.n	80022c6 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022b6:	4b6d      	ldr	r3, [pc, #436]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d115      	bne.n	80022ee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e0cb      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d107      	bne.n	80022de <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022ce:	4b67      	ldr	r3, [pc, #412]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d109      	bne.n	80022ee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e0bf      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80022de:	4b63      	ldr	r3, [pc, #396]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d101      	bne.n	80022ee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e0b7      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ee:	4b5f      	ldr	r3, [pc, #380]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f023 0203 	bic.w	r2, r3, #3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	495c      	ldr	r1, [pc, #368]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002300:	f7ff f9ea 	bl	80016d8 <HAL_GetTick>
 8002304:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d112      	bne.n	8002334 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800230e:	e00a      	b.n	8002326 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002310:	f7ff f9e2 	bl	80016d8 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800231e:	4293      	cmp	r3, r2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e09b      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002326:	4b51      	ldr	r3, [pc, #324]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 030c 	and.w	r3, r3, #12
 800232e:	2b08      	cmp	r3, #8
 8002330:	d1ee      	bne.n	8002310 <HAL_RCC_ClockConfig+0xfc>
 8002332:	e03e      	b.n	80023b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	2b03      	cmp	r3, #3
 800233a:	d112      	bne.n	8002362 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800233c:	e00a      	b.n	8002354 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233e:	f7ff f9cb 	bl	80016d8 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234c:	4293      	cmp	r3, r2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e084      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002354:	4b45      	ldr	r3, [pc, #276]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 030c 	and.w	r3, r3, #12
 800235c:	2b0c      	cmp	r3, #12
 800235e:	d1ee      	bne.n	800233e <HAL_RCC_ClockConfig+0x12a>
 8002360:	e027      	b.n	80023b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d11d      	bne.n	80023a6 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800236a:	e00a      	b.n	8002382 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800236c:	f7ff f9b4 	bl	80016d8 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800237a:	4293      	cmp	r3, r2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e06d      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002382:	4b3a      	ldr	r3, [pc, #232]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 030c 	and.w	r3, r3, #12
 800238a:	2b04      	cmp	r3, #4
 800238c:	d1ee      	bne.n	800236c <HAL_RCC_ClockConfig+0x158>
 800238e:	e010      	b.n	80023b2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002390:	f7ff f9a2 	bl	80016d8 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800239e:	4293      	cmp	r3, r2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e05b      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80023a6:	4b31      	ldr	r3, [pc, #196]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 030c 	and.w	r3, r3, #12
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1ee      	bne.n	8002390 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d219      	bcs.n	80023f4 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d105      	bne.n	80023d2 <HAL_RCC_ClockConfig+0x1be>
 80023c6:	4b28      	ldr	r3, [pc, #160]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a27      	ldr	r2, [pc, #156]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 80023cc:	f043 0304 	orr.w	r3, r3, #4
 80023d0:	6013      	str	r3, [r2, #0]
 80023d2:	4b25      	ldr	r3, [pc, #148]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f023 0201 	bic.w	r2, r3, #1
 80023da:	4923      	ldr	r1, [pc, #140]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	4313      	orrs	r3, r2
 80023e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e2:	4b21      	ldr	r3, [pc, #132]	@ (8002468 <HAL_RCC_ClockConfig+0x254>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d001      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e034      	b.n	800245e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d008      	beq.n	8002412 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002400:	4b1a      	ldr	r3, [pc, #104]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	4917      	ldr	r1, [pc, #92]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 800240e:	4313      	orrs	r3, r2
 8002410:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0308 	and.w	r3, r3, #8
 800241a:	2b00      	cmp	r3, #0
 800241c:	d009      	beq.n	8002432 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800241e:	4b13      	ldr	r3, [pc, #76]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	00db      	lsls	r3, r3, #3
 800242c:	490f      	ldr	r1, [pc, #60]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 800242e:	4313      	orrs	r3, r2
 8002430:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002432:	f000 f823 	bl	800247c <HAL_RCC_GetSysClockFreq>
 8002436:	4602      	mov	r2, r0
 8002438:	4b0c      	ldr	r3, [pc, #48]	@ (800246c <HAL_RCC_ClockConfig+0x258>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	091b      	lsrs	r3, r3, #4
 800243e:	f003 030f 	and.w	r3, r3, #15
 8002442:	490b      	ldr	r1, [pc, #44]	@ (8002470 <HAL_RCC_ClockConfig+0x25c>)
 8002444:	5ccb      	ldrb	r3, [r1, r3]
 8002446:	fa22 f303 	lsr.w	r3, r2, r3
 800244a:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <HAL_RCC_ClockConfig+0x260>)
 800244c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800244e:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <HAL_RCC_ClockConfig+0x264>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff f8f4 	bl	8001640 <HAL_InitTick>
 8002458:	4603      	mov	r3, r0
 800245a:	72fb      	strb	r3, [r7, #11]

  return status;
 800245c:	7afb      	ldrb	r3, [r7, #11]
}
 800245e:	4618      	mov	r0, r3
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40023c00 	.word	0x40023c00
 800246c:	40023800 	.word	0x40023800
 8002470:	08002a84 	.word	0x08002a84
 8002474:	20000180 	.word	0x20000180
 8002478:	20000184 	.word	0x20000184

0800247c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800247c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002480:	b092      	sub	sp, #72	@ 0x48
 8002482:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002484:	4b79      	ldr	r3, [pc, #484]	@ (800266c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800248a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800248c:	f003 030c 	and.w	r3, r3, #12
 8002490:	2b0c      	cmp	r3, #12
 8002492:	d00d      	beq.n	80024b0 <HAL_RCC_GetSysClockFreq+0x34>
 8002494:	2b0c      	cmp	r3, #12
 8002496:	f200 80d5 	bhi.w	8002644 <HAL_RCC_GetSysClockFreq+0x1c8>
 800249a:	2b04      	cmp	r3, #4
 800249c:	d002      	beq.n	80024a4 <HAL_RCC_GetSysClockFreq+0x28>
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d003      	beq.n	80024aa <HAL_RCC_GetSysClockFreq+0x2e>
 80024a2:	e0cf      	b.n	8002644 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024a4:	4b72      	ldr	r3, [pc, #456]	@ (8002670 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80024a6:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80024a8:	e0da      	b.n	8002660 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024aa:	4b72      	ldr	r3, [pc, #456]	@ (8002674 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80024ac:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80024ae:	e0d7      	b.n	8002660 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80024b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024b2:	0c9b      	lsrs	r3, r3, #18
 80024b4:	f003 020f 	and.w	r2, r3, #15
 80024b8:	4b6f      	ldr	r3, [pc, #444]	@ (8002678 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80024ba:	5c9b      	ldrb	r3, [r3, r2]
 80024bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80024be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024c0:	0d9b      	lsrs	r3, r3, #22
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	3301      	adds	r3, #1
 80024c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024ca:	4b68      	ldr	r3, [pc, #416]	@ (800266c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d05d      	beq.n	8002592 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80024d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024d8:	2200      	movs	r2, #0
 80024da:	4618      	mov	r0, r3
 80024dc:	4611      	mov	r1, r2
 80024de:	4604      	mov	r4, r0
 80024e0:	460d      	mov	r5, r1
 80024e2:	4622      	mov	r2, r4
 80024e4:	462b      	mov	r3, r5
 80024e6:	f04f 0000 	mov.w	r0, #0
 80024ea:	f04f 0100 	mov.w	r1, #0
 80024ee:	0159      	lsls	r1, r3, #5
 80024f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024f4:	0150      	lsls	r0, r2, #5
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4621      	mov	r1, r4
 80024fc:	1a51      	subs	r1, r2, r1
 80024fe:	6139      	str	r1, [r7, #16]
 8002500:	4629      	mov	r1, r5
 8002502:	eb63 0301 	sbc.w	r3, r3, r1
 8002506:	617b      	str	r3, [r7, #20]
 8002508:	f04f 0200 	mov.w	r2, #0
 800250c:	f04f 0300 	mov.w	r3, #0
 8002510:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002514:	4659      	mov	r1, fp
 8002516:	018b      	lsls	r3, r1, #6
 8002518:	4651      	mov	r1, sl
 800251a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800251e:	4651      	mov	r1, sl
 8002520:	018a      	lsls	r2, r1, #6
 8002522:	46d4      	mov	ip, sl
 8002524:	ebb2 080c 	subs.w	r8, r2, ip
 8002528:	4659      	mov	r1, fp
 800252a:	eb63 0901 	sbc.w	r9, r3, r1
 800252e:	f04f 0200 	mov.w	r2, #0
 8002532:	f04f 0300 	mov.w	r3, #0
 8002536:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800253a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800253e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002542:	4690      	mov	r8, r2
 8002544:	4699      	mov	r9, r3
 8002546:	4623      	mov	r3, r4
 8002548:	eb18 0303 	adds.w	r3, r8, r3
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	462b      	mov	r3, r5
 8002550:	eb49 0303 	adc.w	r3, r9, r3
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	f04f 0300 	mov.w	r3, #0
 800255e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002562:	4629      	mov	r1, r5
 8002564:	024b      	lsls	r3, r1, #9
 8002566:	4620      	mov	r0, r4
 8002568:	4629      	mov	r1, r5
 800256a:	4604      	mov	r4, r0
 800256c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002570:	4601      	mov	r1, r0
 8002572:	024a      	lsls	r2, r1, #9
 8002574:	4610      	mov	r0, r2
 8002576:	4619      	mov	r1, r3
 8002578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800257a:	2200      	movs	r2, #0
 800257c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800257e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002580:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002584:	f7fe fd62 	bl	800104c <__aeabi_uldivmod>
 8002588:	4602      	mov	r2, r0
 800258a:	460b      	mov	r3, r1
 800258c:	4613      	mov	r3, r2
 800258e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002590:	e055      	b.n	800263e <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002594:	2200      	movs	r2, #0
 8002596:	623b      	str	r3, [r7, #32]
 8002598:	627a      	str	r2, [r7, #36]	@ 0x24
 800259a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800259e:	4642      	mov	r2, r8
 80025a0:	464b      	mov	r3, r9
 80025a2:	f04f 0000 	mov.w	r0, #0
 80025a6:	f04f 0100 	mov.w	r1, #0
 80025aa:	0159      	lsls	r1, r3, #5
 80025ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025b0:	0150      	lsls	r0, r2, #5
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	46c4      	mov	ip, r8
 80025b8:	ebb2 0a0c 	subs.w	sl, r2, ip
 80025bc:	4640      	mov	r0, r8
 80025be:	4649      	mov	r1, r9
 80025c0:	468c      	mov	ip, r1
 80025c2:	eb63 0b0c 	sbc.w	fp, r3, ip
 80025c6:	f04f 0200 	mov.w	r2, #0
 80025ca:	f04f 0300 	mov.w	r3, #0
 80025ce:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80025d2:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80025d6:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80025da:	ebb2 040a 	subs.w	r4, r2, sl
 80025de:	eb63 050b 	sbc.w	r5, r3, fp
 80025e2:	f04f 0200 	mov.w	r2, #0
 80025e6:	f04f 0300 	mov.w	r3, #0
 80025ea:	00eb      	lsls	r3, r5, #3
 80025ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025f0:	00e2      	lsls	r2, r4, #3
 80025f2:	4614      	mov	r4, r2
 80025f4:	461d      	mov	r5, r3
 80025f6:	4603      	mov	r3, r0
 80025f8:	18e3      	adds	r3, r4, r3
 80025fa:	603b      	str	r3, [r7, #0]
 80025fc:	460b      	mov	r3, r1
 80025fe:	eb45 0303 	adc.w	r3, r5, r3
 8002602:	607b      	str	r3, [r7, #4]
 8002604:	f04f 0200 	mov.w	r2, #0
 8002608:	f04f 0300 	mov.w	r3, #0
 800260c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002610:	4629      	mov	r1, r5
 8002612:	028b      	lsls	r3, r1, #10
 8002614:	4620      	mov	r0, r4
 8002616:	4629      	mov	r1, r5
 8002618:	4604      	mov	r4, r0
 800261a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800261e:	4601      	mov	r1, r0
 8002620:	028a      	lsls	r2, r1, #10
 8002622:	4610      	mov	r0, r2
 8002624:	4619      	mov	r1, r3
 8002626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002628:	2200      	movs	r2, #0
 800262a:	61bb      	str	r3, [r7, #24]
 800262c:	61fa      	str	r2, [r7, #28]
 800262e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002632:	f7fe fd0b 	bl	800104c <__aeabi_uldivmod>
 8002636:	4602      	mov	r2, r0
 8002638:	460b      	mov	r3, r1
 800263a:	4613      	mov	r3, r2
 800263c:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 800263e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002640:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002642:	e00d      	b.n	8002660 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002644:	4b09      	ldr	r3, [pc, #36]	@ (800266c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	0b5b      	lsrs	r3, r3, #13
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002652:	3301      	adds	r3, #1
 8002654:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800265e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002660:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8002662:	4618      	mov	r0, r3
 8002664:	3748      	adds	r7, #72	@ 0x48
 8002666:	46bd      	mov	sp, r7
 8002668:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800266c:	40023800 	.word	0x40023800
 8002670:	00f42400 	.word	0x00f42400
 8002674:	007a1200 	.word	0x007a1200
 8002678:	08002a78 	.word	0x08002a78

0800267c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002680:	4b02      	ldr	r3, [pc, #8]	@ (800268c <HAL_RCC_GetHCLKFreq+0x10>)
 8002682:	681b      	ldr	r3, [r3, #0]
}
 8002684:	4618      	mov	r0, r3
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr
 800268c:	20000180 	.word	0x20000180

08002690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002694:	f7ff fff2 	bl	800267c <HAL_RCC_GetHCLKFreq>
 8002698:	4602      	mov	r2, r0
 800269a:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	0a1b      	lsrs	r3, r3, #8
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	4903      	ldr	r1, [pc, #12]	@ (80026b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026a6:	5ccb      	ldrb	r3, [r1, r3]
 80026a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40023800 	.word	0x40023800
 80026b4:	08002a94 	.word	0x08002a94

080026b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026bc:	f7ff ffde 	bl	800267c <HAL_RCC_GetHCLKFreq>
 80026c0:	4602      	mov	r2, r0
 80026c2:	4b05      	ldr	r3, [pc, #20]	@ (80026d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	0adb      	lsrs	r3, r3, #11
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	4903      	ldr	r1, [pc, #12]	@ (80026dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ce:	5ccb      	ldrb	r3, [r1, r3]
 80026d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40023800 	.word	0x40023800
 80026dc:	08002a94 	.word	0x08002a94

080026e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b087      	sub	sp, #28
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80026e8:	2300      	movs	r3, #0
 80026ea:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80026ec:	4b29      	ldr	r3, [pc, #164]	@ (8002794 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d12c      	bne.n	8002752 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80026f8:	4b26      	ldr	r3, [pc, #152]	@ (8002794 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80026fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002704:	4b24      	ldr	r3, [pc, #144]	@ (8002798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 800270c:	617b      	str	r3, [r7, #20]
 800270e:	e016      	b.n	800273e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002710:	4b20      	ldr	r3, [pc, #128]	@ (8002794 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002714:	4a1f      	ldr	r2, [pc, #124]	@ (8002794 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002716:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800271a:	6253      	str	r3, [r2, #36]	@ 0x24
 800271c:	4b1d      	ldr	r3, [pc, #116]	@ (8002794 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800271e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002720:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002728:	4b1b      	ldr	r3, [pc, #108]	@ (8002798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002730:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002732:	4b18      	ldr	r3, [pc, #96]	@ (8002794 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	4a17      	ldr	r2, [pc, #92]	@ (8002794 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002738:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800273c:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8002744:	d105      	bne.n	8002752 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800274c:	d101      	bne.n	8002752 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800274e:	2301      	movs	r3, #1
 8002750:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	2b01      	cmp	r3, #1
 8002756:	d105      	bne.n	8002764 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002758:	4b10      	ldr	r3, [pc, #64]	@ (800279c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a0f      	ldr	r2, [pc, #60]	@ (800279c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800275e:	f043 0304 	orr.w	r3, r3, #4
 8002762:	6013      	str	r3, [r2, #0]
 8002764:	4b0d      	ldr	r3, [pc, #52]	@ (800279c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f023 0201 	bic.w	r2, r3, #1
 800276c:	490b      	ldr	r1, [pc, #44]	@ (800279c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	4313      	orrs	r3, r2
 8002772:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002774:	4b09      	ldr	r3, [pc, #36]	@ (800279c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	693a      	ldr	r2, [r7, #16]
 800277e:	429a      	cmp	r2, r3
 8002780:	d001      	beq.n	8002786 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e000      	b.n	8002788 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	371c      	adds	r7, #28
 800278c:	46bd      	mov	sp, r7
 800278e:	bc80      	pop	{r7}
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	40023800 	.word	0x40023800
 8002798:	40007000 	.word	0x40007000
 800279c:	40023c00 	.word	0x40023c00

080027a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e042      	b.n	8002838 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d106      	bne.n	80027cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7fe fe86 	bl	80014d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2224      	movs	r2, #36	@ 0x24
 80027d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68da      	ldr	r2, [r3, #12]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80027e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f82b 	bl	8002840 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	691a      	ldr	r2, [r3, #16]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	695a      	ldr	r2, [r3, #20]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002808:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68da      	ldr	r2, [r3, #12]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002818:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2220      	movs	r2, #32
 8002824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2220      	movs	r2, #32
 800282c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68da      	ldr	r2, [r3, #12]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	431a      	orrs	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	695b      	ldr	r3, [r3, #20]
 800286c:	431a      	orrs	r2, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	4313      	orrs	r3, r2
 8002874:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002880:	f023 030c 	bic.w	r3, r3, #12
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	68b9      	ldr	r1, [r7, #8]
 800288a:	430b      	orrs	r3, r1
 800288c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	699a      	ldr	r2, [r3, #24]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a55      	ldr	r2, [pc, #340]	@ (8002a00 <UART_SetConfig+0x1c0>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d103      	bne.n	80028b6 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80028ae:	f7ff ff03 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	e002      	b.n	80028bc <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80028b6:	f7ff feeb 	bl	8002690 <HAL_RCC_GetPCLK1Freq>
 80028ba:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028c4:	d14c      	bne.n	8002960 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028c6:	68fa      	ldr	r2, [r7, #12]
 80028c8:	4613      	mov	r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	4413      	add	r3, r2
 80028ce:	009a      	lsls	r2, r3, #2
 80028d0:	441a      	add	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028dc:	4a49      	ldr	r2, [pc, #292]	@ (8002a04 <UART_SetConfig+0x1c4>)
 80028de:	fba2 2303 	umull	r2, r3, r2, r3
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	0119      	lsls	r1, r3, #4
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	4613      	mov	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	4413      	add	r3, r2
 80028ee:	009a      	lsls	r2, r3, #2
 80028f0:	441a      	add	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80028fc:	4b41      	ldr	r3, [pc, #260]	@ (8002a04 <UART_SetConfig+0x1c4>)
 80028fe:	fba3 0302 	umull	r0, r3, r3, r2
 8002902:	095b      	lsrs	r3, r3, #5
 8002904:	2064      	movs	r0, #100	@ 0x64
 8002906:	fb00 f303 	mul.w	r3, r0, r3
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	3332      	adds	r3, #50	@ 0x32
 8002910:	4a3c      	ldr	r2, [pc, #240]	@ (8002a04 <UART_SetConfig+0x1c4>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	095b      	lsrs	r3, r3, #5
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800291e:	4419      	add	r1, r3
 8002920:	68fa      	ldr	r2, [r7, #12]
 8002922:	4613      	mov	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4413      	add	r3, r2
 8002928:	009a      	lsls	r2, r3, #2
 800292a:	441a      	add	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	fbb2 f2f3 	udiv	r2, r2, r3
 8002936:	4b33      	ldr	r3, [pc, #204]	@ (8002a04 <UART_SetConfig+0x1c4>)
 8002938:	fba3 0302 	umull	r0, r3, r3, r2
 800293c:	095b      	lsrs	r3, r3, #5
 800293e:	2064      	movs	r0, #100	@ 0x64
 8002940:	fb00 f303 	mul.w	r3, r0, r3
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	3332      	adds	r3, #50	@ 0x32
 800294a:	4a2e      	ldr	r2, [pc, #184]	@ (8002a04 <UART_SetConfig+0x1c4>)
 800294c:	fba2 2303 	umull	r2, r3, r2, r3
 8002950:	095b      	lsrs	r3, r3, #5
 8002952:	f003 0207 	and.w	r2, r3, #7
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	440a      	add	r2, r1
 800295c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800295e:	e04a      	b.n	80029f6 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	4613      	mov	r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	4413      	add	r3, r2
 8002968:	009a      	lsls	r2, r3, #2
 800296a:	441a      	add	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	fbb2 f3f3 	udiv	r3, r2, r3
 8002976:	4a23      	ldr	r2, [pc, #140]	@ (8002a04 <UART_SetConfig+0x1c4>)
 8002978:	fba2 2303 	umull	r2, r3, r2, r3
 800297c:	095b      	lsrs	r3, r3, #5
 800297e:	0119      	lsls	r1, r3, #4
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	009a      	lsls	r2, r3, #2
 800298a:	441a      	add	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	fbb2 f2f3 	udiv	r2, r2, r3
 8002996:	4b1b      	ldr	r3, [pc, #108]	@ (8002a04 <UART_SetConfig+0x1c4>)
 8002998:	fba3 0302 	umull	r0, r3, r3, r2
 800299c:	095b      	lsrs	r3, r3, #5
 800299e:	2064      	movs	r0, #100	@ 0x64
 80029a0:	fb00 f303 	mul.w	r3, r0, r3
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	011b      	lsls	r3, r3, #4
 80029a8:	3332      	adds	r3, #50	@ 0x32
 80029aa:	4a16      	ldr	r2, [pc, #88]	@ (8002a04 <UART_SetConfig+0x1c4>)
 80029ac:	fba2 2303 	umull	r2, r3, r2, r3
 80029b0:	095b      	lsrs	r3, r3, #5
 80029b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029b6:	4419      	add	r1, r3
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	4613      	mov	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	009a      	lsls	r2, r3, #2
 80029c2:	441a      	add	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80029ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002a04 <UART_SetConfig+0x1c4>)
 80029d0:	fba3 0302 	umull	r0, r3, r3, r2
 80029d4:	095b      	lsrs	r3, r3, #5
 80029d6:	2064      	movs	r0, #100	@ 0x64
 80029d8:	fb00 f303 	mul.w	r3, r0, r3
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	3332      	adds	r3, #50	@ 0x32
 80029e2:	4a08      	ldr	r2, [pc, #32]	@ (8002a04 <UART_SetConfig+0x1c4>)
 80029e4:	fba2 2303 	umull	r2, r3, r2, r3
 80029e8:	095b      	lsrs	r3, r3, #5
 80029ea:	f003 020f 	and.w	r2, r3, #15
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	440a      	add	r2, r1
 80029f4:	609a      	str	r2, [r3, #8]
}
 80029f6:	bf00      	nop
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40013800 	.word	0x40013800
 8002a04:	51eb851f 	.word	0x51eb851f

08002a08 <memset>:
 8002a08:	4603      	mov	r3, r0
 8002a0a:	4402      	add	r2, r0
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d100      	bne.n	8002a12 <memset+0xa>
 8002a10:	4770      	bx	lr
 8002a12:	f803 1b01 	strb.w	r1, [r3], #1
 8002a16:	e7f9      	b.n	8002a0c <memset+0x4>

08002a18 <__libc_init_array>:
 8002a18:	b570      	push	{r4, r5, r6, lr}
 8002a1a:	2600      	movs	r6, #0
 8002a1c:	4d0c      	ldr	r5, [pc, #48]	@ (8002a50 <__libc_init_array+0x38>)
 8002a1e:	4c0d      	ldr	r4, [pc, #52]	@ (8002a54 <__libc_init_array+0x3c>)
 8002a20:	1b64      	subs	r4, r4, r5
 8002a22:	10a4      	asrs	r4, r4, #2
 8002a24:	42a6      	cmp	r6, r4
 8002a26:	d109      	bne.n	8002a3c <__libc_init_array+0x24>
 8002a28:	f000 f81a 	bl	8002a60 <_init>
 8002a2c:	2600      	movs	r6, #0
 8002a2e:	4d0a      	ldr	r5, [pc, #40]	@ (8002a58 <__libc_init_array+0x40>)
 8002a30:	4c0a      	ldr	r4, [pc, #40]	@ (8002a5c <__libc_init_array+0x44>)
 8002a32:	1b64      	subs	r4, r4, r5
 8002a34:	10a4      	asrs	r4, r4, #2
 8002a36:	42a6      	cmp	r6, r4
 8002a38:	d105      	bne.n	8002a46 <__libc_init_array+0x2e>
 8002a3a:	bd70      	pop	{r4, r5, r6, pc}
 8002a3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a40:	4798      	blx	r3
 8002a42:	3601      	adds	r6, #1
 8002a44:	e7ee      	b.n	8002a24 <__libc_init_array+0xc>
 8002a46:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a4a:	4798      	blx	r3
 8002a4c:	3601      	adds	r6, #1
 8002a4e:	e7f2      	b.n	8002a36 <__libc_init_array+0x1e>
 8002a50:	08002aa4 	.word	0x08002aa4
 8002a54:	08002aa4 	.word	0x08002aa4
 8002a58:	08002aa4 	.word	0x08002aa4
 8002a5c:	08002aa8 	.word	0x08002aa8

08002a60 <_init>:
 8002a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a62:	bf00      	nop
 8002a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a66:	bc08      	pop	{r3}
 8002a68:	469e      	mov	lr, r3
 8002a6a:	4770      	bx	lr

08002a6c <_fini>:
 8002a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a6e:	bf00      	nop
 8002a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a72:	bc08      	pop	{r3}
 8002a74:	469e      	mov	lr, r3
 8002a76:	4770      	bx	lr
