# ğŸš€ DV-resource: Your Go-To Hub for Design Verification ğŸš€

A curated collection of essential documentation, tutorials, research papers, and community links for Hardware Design Verification (DV) engineers and enthusiasts. Whether you're starting out or a seasoned pro, find valuable resources here to boost your DV journey!

![Hardware Design Verification](https://img.shields.io/badge/Focus-Design%20Verification-blueviolet)
![Contributions Welcome](https://img.shields.io/badge/Contributions-welcome-brightgreen.svg?style=flat)
![Awesome](https://cdn.rawgit.com/sindresorhus/awesome/d7305f38d29fed78fa85652e3a63e154dd8e8829/media/badge.svg)

---

## ğŸ“– Table of Contents

*   [ğŸ“ Courses](#-courses)
*   [ğŸ¤ Community Projects](#-community-projects)
*   [ğŸŒ Communities](#-communities)
*   [ğŸ›¡ï¸ Hardware Security Verification](#ï¸-hardware-security-verification)
*   [ğŸ† Hackathons](#-hackathons)
*   [ğŸ“š Resources](#-resources)
*   [ğŸ“„ Papers](#-papers)
*   [ğŸ“° Substack & Blogs](#-substack--blogs)
*   [âš™ï¸ Reverse Engineering](#ï¸-reverse-engineering)
*   [ğŸ“š Books](#-books)


---

## ğŸ“ Courses

*   ğŸ”— [Nand2Tetris](http://www.nand2tetris.org) - Build a Computer from First Principles. **Highly Recommended** â­
*   ğŸ”— [MIT OpenCourseware - VLSI](https://ocw.mit.edu/search/?q=vlsi) - MIT OpenCourseWare is an online publication of materials from over 2,500 MIT courses, freely sharing knowledge with learners and educators around the world. **Highly Recommended** â­
*   ğŸ”— [Namaste FPGA](https://namaste-fpga.com/) - Practical FPGA learning.
*   ğŸ”— [Verifsudha (YouTube)](https://youtube.com/@verifsudha5307?si=drDc53asI19bBQhD) - SystemVerilog and UVM tutorials.
*   ğŸ”— [SystemVerilog Course Wiki (mbits-mirafra)](https://github.com/mbits-mirafra/SystemVerilogCourse/wiki) - Comprehensive SystemVerilog course. **Highly Recommended** â­
*   ğŸ”— [SystemVerilog Homework (yuri-panchul)](https://github.com/yuri-panchul/systemverilog-homework/tree/main) - Practice exercises for SystemVerilog.
*   ğŸ”— [SVUnit Introduction (Verification Academy)](https://verificationacademy.com/sessions/introduction-to-SVUnit) - Learn about the SVUnit testing framework.
*   ğŸ”— [Quick Silicon](https://quicksilicon.in/) - VLSI training and resources.
*   ğŸ”— [Udemy Robin Garg](https://www.udemy.com/course/upf-power-aware-design-verification) - UPF Course
*   ğŸ”— [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/) 
*   ğŸ”— [Onur Mutlu Lectures](https://www.youtube.com/onurmutlulectures) - Computer Arch
*   ğŸ”— [Smruti R. Sarangi](https://www.cse.iitd.ac.in/~srsarangi/advbook/index.html) - Computer Arch
*   

   

## ğŸ¤ Community Projects

*   ğŸ”— [SoC Labs](https://soclabs.org/) - Global academic community for System On Chip development using the Arm-based ecosystem.

## ğŸŒ Communities

*   ğŸ”— [FOSSi Foundation](https://fossi-foundation.org/) - Free and Open Source Silicon Foundation.
*   ğŸ”— [Tiny Tapeout](https://tinytapeout.com/) - Get your designs manufactured on a real chip! Great for learning.
*   ğŸ”— [Verilog Meetup](https://verilog-meetup.com/) - Community for Verilog enthusiasts.
*   ğŸ”— [BharatSemi](https://chat.whatsapp.com/E4u3ifBmnGtKlfKngbkXky)
*   ğŸ”— [MicroArch Club](https://microarch.club/) - Discussions and resources on microarchitecture.
*   ğŸ”— [OpenHW Group (GitHub)](https://github.com/openhwgroup) - Open-source hardware development.

## ğŸ›¡ï¸ Hardware Security Verification

*   ğŸ“„ [Verification Techniques for Hardware Security (PDF)](https://escholarship.org/content/qt2ch6f44s/qt2ch6f44s_noSplash_2196818ab07da458734ec8e704678e52.pdf?t=prk16f) - Research paper on hardware security verification.
*   ğŸ“¹ [Prof. Todd Austin (YouTube)](https://youtube.com/@prof.todd.austin?si=dJ9ApGfiVHmxp63b) - Lectures and insights on computer architecture and security.

## ğŸ† Hackathons

*   ğŸ”— [Hack@DAC](https://www.dac.com/Conference/HackDAC) - Hardware Security Challenge Contest at the Design Automation Conference.
*   ğŸ”— [Makerchip](https://www.makerchips.org/) - Community-driven open IC design challenges (Note: URL in original was makerchips.org).
*   ğŸ”— [Redwood EDA Showdown](https://www.redwoodeda.com/showdown-info) - Design competitions using TL-Verilog.

## ğŸ“š Resources

### ğŸ’» GitHub Repositories

*   ğŸ”— [AXI VIP](https://github.com/kumarrishav14/AXI) - AXI Verification IP.
*   ğŸ”— [CHIPS Alliance](https://github.com/chipsalliance) - Common Hardware for Interfaces, Processors and Systems.
*   ğŸ”— [Design Patterns in SV](https://github.com/hanysalah/Design-Pattern-in-SV) - Implementing design patterns in SystemVerilog.
*   ğŸ”— [Edalize](https://github.com/olofk/edalize) - An abstraction library for interfacing EDA tools.
*   ğŸ”— [Ethernet MAC Core UVM Verification (10-Gigabit)](https://github.com/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-) - Example UVM project for a 10G Ethernet MAC.
*   ğŸ”— [Ibex UVM](https://github.com/lowRISC/ibex/tree/master/dv/uvm) - UVM-based verification environment for the Ibex RISC-V core.
*   ğŸ”— [NoobsCpu-8bit](https://github.com/supratimdas/NoobsCpu-8bit#this-is-a-simple-toy-barebones-8bit-cpu-architecture-for-fun-as-a-side-project) - A simple 8-bit CPU architecture for learning.
*   ğŸ”— [OpenTitan DV](https://github.com/lowRISC/opentitan/tree/master/hw/dv) - Design Verification environment for the OpenTitan project.
*   ğŸ”— [schoolRISCV](https://github.com/zhelnio/schoolRISCV) - Step-by-step CPU microarchitecture development.
*   ğŸ”— [SV2V](https://github.com/zachjs/sv2v) - SystemVerilog to Verilog converter.
*   ğŸ”— [VLSI Stuff](https://github.com/greenblat/vlsistuff) - Ideas and EDA software for VLSI design.
*   ğŸ”— [VORTEX RISCV GPU](https://github.com/vortexgpgpu/vortex) - Vortex is a full-stack open-source RISC-V GPGPU.
*   ğŸ”— [VeRLPy](https://github.com/aebeljs/VeRLPy) - Python Library for Verification of Digital Designs with Reinforcement Learning 
*   ğŸ”— [LLM4DV](https://github.com/ZixiBenZhang/ml4dv) - LLM4DV is a benchmarking framework utilising large language models in hardware design verification. 
*   ğŸ”— [Awesome HDL Languages](https://github.com/drom/awesome-hdl) - A curated list of amazingly awesome hardware description language projects.
*   ğŸ”— [awesome-open-hardware-verification](https://github.com/ben-marshall/awesome-open-hardware-verification) - A List of Free and Open Source Hardware Verification Tools and Frameworks
*   ğŸ”— [RTL2UVM](https://github.com/rpjayaraman/RTL2UVM) - Automated UVM TB generation with RTL
*   ğŸ”— [SoC-DV-UVM](https://github.com/PacoReinaCampo) - SoC Verification with UVM

* ğŸ”— [Tiny TPU](https://github.com/tiny-tpu-v2/tiny-tpu)

 

### ğŸ“º YouTube Channels & Videos

*   ğŸ“¹ [What The Bug](https://youtube.com/@wt_bug?si=6KTWh0OqbUOW_5Xm) - Videos on debugging and verification concepts.

*   ğŸ“¹ [Mathematical Foundations of Generative Al](https://youtube.com/playlist?list=PLZ2ps__7DhBa5xCmncgH7kPqLqMBq7xlu&si=w-6VFakiVgdhiM2p)


### ğŸŒ Websites, Blogs & Articles

*   ğŸ”— [Awesome OpenSource SystemVerilog Projects](https://awesomeopensource.com/projects/systemverilog) - A curated list of open-source SV projects.
*   ğŸ“„ [How to Do Logging in UVM (CFS Vision)](https://cfs-vision.com/2022/09/21/systemverilog-tip-how-to-do-logging-in-uvm/) - Tips on UVM logging.
*   ğŸ“„ [Inheritance and Polymorphism of SystemVerilog OOP for UVM (EDN)](https://www.edn.com/inheritance-and-polymorphism-of-systemverilog-oop-for-uvm-verification/) - Article on SV OOP concepts for UVM.
*   ğŸ”— [Verification Explorer](https://www.verification-explorer.com/) - Blog and resources on various verification topics.
*   ğŸ”— [Verification Guide](https://verificationguide.com/) - Tutorials and articles on SystemVerilog and UVM.
*   ğŸ”— [VLSI Resources](https://vlsiresources.com/frontendvlsi/) - A hub for frontend VLSI learning materials.
*   ğŸ”— [WikiChip](https://fuse.wikichip.org/) - WikiChip Fuse section publishes chips and semiconductor-related news
*   ğŸ”— [UVM DEBUGGING TIPS](https://ignitarium.com/top-uvm-debugging-hacks-that-will-transform-your-workflow/?utm_source=LinkedIn&utm_medium=Blog&utm_campaign=Top+UVM+Debugging+Hacks+that+will+transform+your+workflow)

## ğŸ“„ Papers

*   ğŸ“„ [Optimizing Design Verification using Machine Learning: Doing better than Random (arXiv)](https://arxiv.org/pdf/1909.13168)
*   ğŸ“„ [I Created the Verification Gap (DVCon)](https://dvcon-proceedings.org/wp-content/uploads/i-created-the-verification-gap.pdf)
*   ğŸ“„ [Designing Chips with AI (arXiv)](https://arxiv.org/abs/2305.13243)
*   ğŸ“„ [eGPU (arXiv)](https://arxiv.org/pdf/2505.08421v1)
*   ğŸ“„ [LLM4DV (arXiv)](https://arxiv.org/pdf/2310.04535)
*   ğŸ“„ [veRLpy (arXiv)](https://arxiv.org/pdf/2108.03978)
*   ğŸ“„ [AssertLLM (arXiv)](https://arxiv.org/pdf/2402.00386)
*   ğŸ“„ [Optimizing Design Verification using Machine
Learning: Doing better than Random (arXiv)](https://arxiv.org/pdf/1909.13168)
*   ğŸ“„ [DVCon Papers, Posters, Presentations and Video Archive](https://dvcon-proceedings.org/)
*   ğŸ“„ [SUNBURST DESIGN-UVM](http://www.sunburst-design.com/papers/)
*   ğŸ“„ [â€œHalf-Fastâ€ Bitcoin Miner: Open-Source Bitcoin Mining with FPGA](https://www.cs.columbia.edu/~sedwards/classes/2014/4840/reports/Half-fast.pdf)
*   ğŸ“„ [Design Patterns by Example for SystemVerilog Verification Environments Enabled by SystemVerilog 1800-2012](https://dvcon-proceedings.org/wp-content/uploads/design-patterns-by-example-for-systemverilog-verification-environments-enabled-by-systemverilog-1800-2012-presentation.pdf)
*   ğŸ“„ [ASIC Design for Bitcoin Mining](https://zwtaoumich.github.io/paper/EECS570_Final_Report.pdf) - [Code](https://github.com/susansun1999/eecs570_final_project)
     ### HFT
*   ğŸ“„ [High Frequency Trade Book Builder using FPGA](https://www.cs.columbia.edu/~sedwards/classes/2024/4840-spring/designs/HFT-Book-Builder.pdf)
*   ğŸ“„ [HFT Book Builder Implemented on DE1-SOC FPGA board](https://www.cs.columbia.edu/~sedwards/classes/2024/4840-spring/reports/HFT-Book-Builder-report.pdf)
*   ğŸ“„ [HFT Interview Preparation](https://thedatabus.in/hft_interview)
     ### Neural Network Hardware Accelerator
*   ğŸ“„ [Deep Neural Network Hardware Accelerator](https://www.scribd.com/document/403335620/Deep-NN-Hardware-Accelerator-Documentation) -  **Highly Recommended** â­
      * [GitHub Repo for Deep Neural Network Hardware Accelerator Project](https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator)         



## ğŸ“° Substack & Blogs

*   âœï¸ [The Chip Letter](https://thechipletter.substack.com/)
*   âœï¸ [Zach's Tech Blog](https://www.zach.be/)
*   âœï¸ [More than Moore (Ian Cutress)](https://substack.com/@morethanmoore)

## âš™ï¸ Reverse Engineering

*   ğŸ”— [Reverse-engineering the vintage MC14500B](http://www.righto.com/2021/02/a-one-bit-processor-explained-reverse.html?m=1) - Fascinating look at a 1-bit processor.
*   ğŸ“¹ [Reverse Engineering 101 (YouTube)](https://youtu.be/gh2RXE9BIN8?si=kM4ZaWWmvAOuDgKM) - Introduction to reverse engineering.
    
## ğŸ“š Books 

* [Practical UVM: Step by Step with IEEE 1800.2](https://www.amazon.in/Practical-UVM-Step-IEEE-1800-2/dp/0997789611) - UVM
* [The Elements of Computing Systems, second edition: Building a Modern Computer from First Principles](https://www.amazon.in/Elements-Computing-Systems-second-Principles/dp/0262539802)
* [SystemVerilog for Verification: A Guide to Learning the Testbench Language Features](https://www.amazon.in/SystemVerilog-Verification-Learning-Testbench-Language/dp/144194561X)
* [SystemVerilog Assertions Handbook, 4th Edition: ... for Dynamic and Formal Verification by Ben Cohen Srinivasan Venkataramanan Ajeetha Kumari Lisa Piper](https://www.amazon.in/SystemVerilog-Assertions-Handbook-4th-Venkataramanan/dp/B01FIX6F48)
* [Python for RTL Verification: A complete course in Python, cocotb, and pyuvm](https://www.amazon.in/Python-RTL-Verification-complete-course-ebook/dp/B0BCZ9L4SR)
---


Spread the word and happy verifying! âœ¨
