self exe links to: /home/ubuntu/LAB2/apps/LUD_OC/lud.gpu
self exe links to: /home/ubuntu/LAB2/apps/LUD_OC/lud.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1000.0:1000.0:1000.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1000000000.000000:1000000000.000000:1000000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000100000000000:0.00000000100000000000:0.00000000100000000000:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ebe5d78a7e7735a4d24d00f8ee6b8b64  /home/ubuntu/LAB2/apps/LUD_OC/lud.gpu
Extracting PTX file and ptxas options    1: lud.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud.2.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/LAB2/apps/LUD_OC/lud.gpu
Running md5sum using "md5sum /home/ubuntu/LAB2/apps/LUD_OC/lud.gpu "
self exe links to: /home/ubuntu/LAB2/apps/LUD_OC/lud.gpu
Extracting specific PTX file named lud.1.sm_30.ptx 
Extracting specific PTX file named lud.2.sm_30.ptx 
self exe links to: /home/ubuntu/LAB2/apps/LUD_OC/lud.gpu
self exe links to: /home/ubuntu/LAB2/apps/LUD_OC/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x5e26c9360aec, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud.2.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.2.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud.2.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=63, lmem=0, smem=3072, cmem=352
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x5e26c9360962, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x5e26c93607d8, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =512
Creating matrix internally size=512
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e0 (lud.2.sm_30.ptx:128) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (lud.2.sm_30.ptx:162) setp.gt.u32%p1, %r1, %r89;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (lud.2.sm_30.ptx:136) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x378 (lud.2.sm_30.ptx:151) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (lud.2.sm_30.ptx:167) @!%p6 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (lud.2.sm_30.ptx:168) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (lud.2.sm_30.ptx:171) shl.b32 %r88, %r1, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x480 (lud.2.sm_30.ptx:192) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a0 (lud.2.sm_30.ptx:198) @%p8 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (lud.2.sm_30.ptx:200) ld.param.u64 %rd55, [_Z12lud_diagonalPfii_param_0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 30536
gpu_sim_insn = 19880
gpu_ipc =       0.6510
gpu_tot_sim_cycle = 30536
gpu_tot_sim_insn = 19880
gpu_tot_ipc =       0.6510
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.0014
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1509 GB/Sec
L2_BW_total  =       0.1509 GB/Sec
gpu_total_sim_rate=3976

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1672
	L1I_total_cache_misses = 12
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 6
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2949, 
gpgpu_n_tot_thrd_icount = 94368
gpgpu_n_tot_w_icount = 2949
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 504
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:35884	W0_Scoreboard:22237	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:311	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2949	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 96 {8:12,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 1920 {40:48,}
maxmflatency = 283 
max_icnt2mem_latency = 50 
maxmrqlatency = 31 
max_icnt2sh_latency = 7 
averagemflatency = 242 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 9 
mrq_lat_table:44 	16 	23 	8 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	69 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12 	1 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1044         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2518         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5135         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7385         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8086         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     29990         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.250000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 113/9 = 12.555555
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       269         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        270         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28175 n_act=4 n_pre=3 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002339
n_activity=301 dram_eff=0.2193
bk0: 33a 28083i bk1: 0a 28212i bk2: 0a 28212i bk3: 0a 28212i bk4: 0a 28212i bk5: 0a 28214i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28216i bk13: 0a 28218i bk14: 0a 28218i bk15: 0a 28218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002339 
total_CMD = 28215 
util_bw = 66 
Wasted_Col = 72 
Wasted_Row = 36 
Idle = 28041 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28175 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 33 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.001170 
Either_Row_CoL_Bus_Util = 0.001418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00783271
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28206 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005671
n_activity=61 dram_eff=0.2623
bk0: 8a 28191i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 28215 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 28181 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28206 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170122
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28185 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001985
n_activity=185 dram_eff=0.3027
bk0: 8a 28192i bk1: 20a 28172i bk2: 0a 28214i bk3: 0a 28215i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001985 
total_CMD = 28215 
util_bw = 56 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 28114 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28185 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000992 
Either_Row_CoL_Bus_Util = 0.001063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28206 n_act=1 n_pre=0 n_ref_event=4567177155082382276 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005671
n_activity=61 dram_eff=0.2623
bk0: 8a 28191i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 92.653732
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.092537 

BW Util details:
bwutil = 0.000567 
total_CMD = 28215 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 28181 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28206 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4567177155082382276 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170122
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28184 n_act=2 n_pre=1 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001985
n_activity=197 dram_eff=0.2843
bk0: 28a 28137i bk1: 0a 28214i bk2: 0a 28214i bk3: 0a 28214i bk4: 0a 28214i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28216i bk14: 0a 28216i bk15: 0a 28216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001985 
total_CMD = 28215 
util_bw = 56 
Wasted_Col = 45 
Wasted_Row = 12 
Idle = 28102 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28184 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.000992 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00506823
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28206 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005671
n_activity=61 dram_eff=0.2623
bk0: 8a 28191i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 28215 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 28181 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28206 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 20, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 144
L2_total_cache_misses = 114
L2_total_cache_miss_rate = 0.7917
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=144
icnt_total_pkts_simt_to_mem=59
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29787
	minimum = 5
	maximum = 12
Network latency average = 5.07979
	minimum = 5
	maximum = 6
Slowest packet = 139
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000228025
	minimum = 0 (at node 1)
	maximum = 0.00144092 (at node 0)
Accepted packet rate average = 0.000228025
	minimum = 0 (at node 1)
	maximum = 0.00471575 (at node 0)
Injected flit rate average = 0.000246218
	minimum = 0 (at node 1)
	maximum = 0.00193215 (at node 0)
Accepted flit rate average= 0.000246218
	minimum = 0 (at node 1)
	maximum = 0.00471575 (at node 0)
Injected packet length average = 1.07979
Accepted packet length average = 1.07979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29787 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Network latency average = 5.07979 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000228025 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00144092 (1 samples)
Accepted packet rate average = 0.000228025 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00471575 (1 samples)
Injected flit rate average = 0.000246218 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00193215 (1 samples)
Accepted flit rate average = 0.000246218 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00471575 (1 samples)
Injected packet size average = 1.07979 (1 samples)
Accepted packet size average = 1.07979 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 3976 (inst/sec)
gpgpu_simulation_rate = 6107 (cycle/sec)
gpgpu_silicon_slowdown = 163746x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x670 (lud.2.sm_30.ptx:277) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x678 (lud.2.sm_30.ptx:278) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (lud.2.sm_30.ptx:399) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa18 (lud.2.sm_30.ptx:396) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcc0 (lud.2.sm_30.ptx:485) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcc8 (lud.2.sm_30.ptx:486) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1930 (lud.2.sm_30.ptx:887) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1928 (lud.2.sm_30.ptx:884) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26a8 (lud.2.sm_30.ptx:1320) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26b0 (lud.2.sm_30.ptx:1321) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (lud.2.sm_30.ptx:1416) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2980 (lud.2.sm_30.ptx:1413) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (31,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
kernel_stream_id = 103521661596816
gpu_sim_cycle = 34988
gpu_sim_insn = 610080
gpu_ipc =      17.4368
gpu_tot_sim_cycle = 65524
gpu_tot_sim_insn = 629960
gpu_tot_ipc =       9.6142
gpu_tot_issued_cta = 32
gpu_occupancy = 4.3053% 
gpu_tot_occupancy = 4.1830% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0960
partiton_level_parallism_total  =       0.0520
partiton_level_parallism_util =       1.1367
partiton_level_parallism_util_total  =       1.1347
L2_BW  =      10.5087 GB/Sec
L2_BW_total  =       5.6817 GB/Sec
gpu_total_sim_rate=23331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20582
	L1I_total_cache_misses = 2312
	L1I_total_cache_miss_rate = 0.1123
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189, Miss = 96, Miss_rate = 0.508, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 96, Miss_rate = 0.405, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[4]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[7]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[8]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[9]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[10]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[11]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[12]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[13]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_total_cache_accesses = 2480
	L1D_total_cache_misses = 1248
	L1D_total_cache_miss_rate = 0.5032
	L1D_total_cache_pending_hits = 239
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.3158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 239
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 87
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 73
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16610
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2300
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1131
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 961
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18910

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
4155, 1206, 
gpgpu_n_tot_thrd_icount = 1290720
gpgpu_n_tot_w_icount = 40335
gpgpu_n_stall_shd_mem = 7448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1232
gpgpu_n_mem_write_global = 976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 24064
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 202104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6048
gpgpu_n_shmem_bkconflict = 7448
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9063	W0_Idle:554868	W0_Scoreboard:505636	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837
single_issue_nums: WS0:22245	WS1:18090	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9856 {8:1232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70272 {72:976,}
traffic_breakdown_coretomem[INST_ACC_R] = 9448 {8:1181,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 197120 {40:4928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15616 {8:1952,}
traffic_breakdown_memtocore[INST_ACC_R] = 188960 {40:4724,}
maxmflatency = 327 
max_icnt2mem_latency = 119 
maxmrqlatency = 79 
max_icnt2sh_latency = 12 
averagemflatency = 193 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:981 	384 	512 	80 	521 	125 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5492 	1418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1105 	69 	21 	1938 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6438 	472 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88         8         0        28         0        32         0        32         0        32         0         4         0        12         0 
dram[1]:        88        88         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        88        68         0         8         0        32         0        32         0        32         0        32         0         4         0        12 
dram[3]:        88        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        80        48         8         0        32         0        32         0        32         0        32         0         4         0        16         0 
dram[5]:        88        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     14125     12792     19087         0     23137         0     34416         0     23612         0     34739         0     10791         0     13554         0 
dram[1]:      9564     13570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:     10174     16998         0     18761         0     34366         0     34437         0     34423         0     34766         0     10795         0     13898 
dram[3]:     10819     12502         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     11237     11758     18362         0     34397         0     34379         0     34441         0     34776         0     11147         0     14241         0 
dram[5]:     29990      7384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.333333 40.000000  6.000000      -nan  4.545455      -nan  7.600000      -nan  7.800000      -nan 37.000000      -nan  4.000000      -nan  7.333333      -nan 
dram[1]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000  6.777778      -nan  5.916667      -nan  4.300000      -nan  9.250000      -nan 11.666667      -nan 36.000000      -nan  4.000000      -nan  7.333333 
dram[3]: 40.000000 20.799999      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  7.370370 20.799999  5.142857      -nan  4.300000      -nan 12.333333      -nan 11.666667      -nan 35.000000      -nan  4.000000      -nan 10.000000      -nan 
dram[5]: 40.000000 34.666668      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2612/271 = 9.638376
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        12         0         8         0        10         0         6         0         3         0         5         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        15         0         7         0        11         0         5         0         3         0         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        15         0         8         0        11         0         5         0         3         0         3         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 134
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10396    none        3522    none        2430    none        3845    none        7856    none        3816    none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        7311    none        4017    none        2085    none        4598    none        7677    none        4753    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7586    none        3543    none        2089    none        4602    none        7668    none        6097    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       288       287         0       296         0       270         0       285         0       269         0       310         0       283         0
dram[1]:        285       287         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        287       307         0       292         0       273         0       273         0       280         0       269         0       313         0       284
dram[3]:        284       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        317       283       289         0       270         0       270         0       270         0       273         0       286         0       283         0
dram[5]:        284       283         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 65602 -   mf: uid= 35117, sid4294967295:w4294967295, part=0, addr=0xc0007900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65502), 
Ready @ 65608 -   mf: uid= 35120, sid4294967295:w4294967295, part=0, addr=0xc007f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65508), 
Ready @ 65611 -   mf: uid= 35121, sid4294967295:w4294967295, part=0, addr=0xc001f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65511), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60543 n_nop=59711 n_act=90 n_pre=81 n_ref_event=0 n_req=662 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02187
n_activity=4783 dram_eff=0.2768
bk0: 186a 59405i bk1: 120a 60270i bk2: 64a 60076i bk3: 0a 60501i bk4: 40a 60129i bk5: 0a 60516i bk6: 32a 60347i bk7: 0a 60532i bk8: 36a 60384i bk9: 0a 60552i bk10: 32a 60473i bk11: 0a 60567i bk12: 64a 60062i bk13: 0a 60556i bk14: 44a 60337i bk15: 0a 60566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870091
Row_Buffer_Locality_read = 0.904531
Row_Buffer_Locality_write = 0.386364
Bank_Level_Parallism = 1.242519
Bank_Level_Parallism_Col = 1.123116
Bank_Level_Parallism_Ready = 1.033183
write_to_read_ratio_blp_rw_average = 0.121022
GrpLevelPara = 1.035595 

BW Util details:
bwutil = 0.021869 
total_CMD = 60543 
util_bw = 1324 
Wasted_Col = 1284 
Wasted_Row = 732 
Idle = 57203 

BW Util Bottlenecks: 
RCDc_limit = 689 
RCDWRc_limit = 156 
WTRc_limit = 0 
RTWc_limit = 83 
CCDLc_limit = 529 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 60543 
n_nop = 59711 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 90 
n_pre = 81 
n_ref = 0 
n_req = 662 
total_req = 662 

Dual Bus Interface Util: 
issued_total_row = 171 
issued_total_col = 662 
Row_Bus_Util =  0.002824 
CoL_Bus_Util = 0.010934 
Either_Row_CoL_Bus_Util = 0.013742 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001202 
queue_avg = 0.100672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.100672
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60543 n_nop=60293 n_act=6 n_pre=4 n_ref_event=0 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007928
n_activity=1243 dram_eff=0.3862
bk0: 120a 60290i bk1: 120a 60295i bk2: 0a 60539i bk3: 0a 60540i bk4: 0a 60540i bk5: 0a 60540i bk6: 0a 60540i bk7: 0a 60540i bk8: 0a 60541i bk9: 0a 60543i bk10: 0a 60544i bk11: 0a 60546i bk12: 0a 60546i bk13: 0a 60546i bk14: 0a 60546i bk15: 0a 60546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064562
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.007928 
total_CMD = 60543 
util_bw = 480 
Wasted_Col = 235 
Wasted_Row = 36 
Idle = 59792 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60543 
n_nop = 60293 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 240 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.003964 
Either_Row_CoL_Bus_Util = 0.004129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0146012
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 65598 -   mf: uid= 35116, sid4294967295:w4294967295, part=2, addr=0xc00e7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65498), 
Ready @ 65612 -   mf: uid= 35122, sid4294967295:w4294967295, part=2, addr=0xc006f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65512), 
Ready @ 65615 -   mf: uid= 35123, sid4294967295:w4294967295, part=2, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65515), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60543 n_nop=59744 n_act=89 n_pre=80 n_ref_event=0 n_req=633 n_rd=588 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02091
n_activity=4488 dram_eff=0.2821
bk0: 120a 60313i bk1: 168a 59461i bk2: 0a 60506i bk3: 64a 60082i bk4: 0a 60509i bk5: 32a 60175i bk6: 0a 60519i bk7: 32a 60386i bk8: 0a 60531i bk9: 32a 60408i bk10: 0a 60553i bk11: 32a 60482i bk12: 0a 60574i bk13: 64a 60046i bk14: 0a 60551i bk15: 44a 60336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870458
Row_Buffer_Locality_read = 0.914966
Row_Buffer_Locality_write = 0.288889
Bank_Level_Parallism = 1.274069
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.014218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020911 
total_CMD = 60543 
util_bw = 1266 
Wasted_Col = 1198 
Wasted_Row = 648 
Idle = 57431 

BW Util Bottlenecks: 
RCDc_limit = 613 
RCDWRc_limit = 180 
WTRc_limit = 13 
RTWc_limit = 60 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 12 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 60543 
n_nop = 59744 
Read = 588 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 89 
n_pre = 80 
n_ref = 0 
n_req = 633 
total_req = 633 

Dual Bus Interface Util: 
issued_total_row = 169 
issued_total_col = 633 
Row_Bus_Util =  0.002791 
CoL_Bus_Util = 0.010455 
Either_Row_CoL_Bus_Util = 0.013197 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.003755 
queue_avg = 0.091935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0919347
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60543 n_nop=60303 n_act=9 n_pre=7 n_ref_event=4567177155082382276 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0074
n_activity=1211 dram_eff=0.3699
bk0: 120a 60294i bk1: 104a 60232i bk2: 0a 60536i bk3: 0a 60536i bk4: 0a 60537i bk5: 0a 60537i bk6: 0a 60539i bk7: 0a 60539i bk8: 0a 60539i bk9: 0a 60543i bk10: 0a 60545i bk11: 0a 60547i bk12: 0a 60548i bk13: 0a 60548i bk14: 0a 60549i bk15: 0a 60549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097765
Bank_Level_Parallism_Col = 34.159481
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.745690 

BW Util details:
bwutil = 0.007400 
total_CMD = 60543 
util_bw = 448 
Wasted_Col = 234 
Wasted_Row = 84 
Idle = 59777 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60543 
n_nop = 60303 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 7 
n_ref = 4567177155082382276 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 224 
Row_Bus_Util =  0.000264 
CoL_Bus_Util = 0.003700 
Either_Row_CoL_Bus_Util = 0.003964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0191269
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 65604 -   mf: uid= 35118, sid4294967295:w4294967295, part=4, addr=0xc0077800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65504), 
Ready @ 65607 -   mf: uid= 35119, sid4294967295:w4294967295, part=4, addr=0xc00ef800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (65507), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60543 n_nop=59742 n_act=91 n_pre=82 n_ref_event=0 n_req=629 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02078
n_activity=4631 dram_eff=0.2716
bk0: 184a 59400i bk1: 104a 60219i bk2: 64a 60042i bk3: 0a 60499i bk4: 32a 60140i bk5: 0a 60507i bk6: 32a 60386i bk7: 0a 60526i bk8: 32a 60405i bk9: 0a 60546i bk10: 32a 60479i bk11: 0a 60576i bk12: 64a 60095i bk13: 0a 60559i bk14: 40a 60396i bk15: 0a 60571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868044
Row_Buffer_Locality_read = 0.910959
Row_Buffer_Locality_write = 0.311111
Bank_Level_Parallism = 1.238186
Bank_Level_Parallism_Col = 1.078856
Bank_Level_Parallism_Ready = 1.004769
write_to_read_ratio_blp_rw_average = 0.123267
GrpLevelPara = 1.022530 

BW Util details:
bwutil = 0.020779 
total_CMD = 60543 
util_bw = 1258 
Wasted_Col = 1279 
Wasted_Row = 728 
Idle = 57278 

BW Util Bottlenecks: 
RCDc_limit = 677 
RCDWRc_limit = 181 
WTRc_limit = 0 
RTWc_limit = 65 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 60543 
n_nop = 59742 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 91 
n_pre = 82 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 173 
issued_total_col = 629 
Row_Bus_Util =  0.002857 
CoL_Bus_Util = 0.010389 
Either_Row_CoL_Bus_Util = 0.013230 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001248 
queue_avg = 0.098327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0983268
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60543 n_nop=60307 n_act=7 n_pre=5 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0074
n_activity=1188 dram_eff=0.3771
bk0: 120a 60297i bk1: 104a 60297i bk2: 0a 60536i bk3: 0a 60536i bk4: 0a 60536i bk5: 0a 60536i bk6: 0a 60538i bk7: 0a 60538i bk8: 0a 60539i bk9: 0a 60542i bk10: 0a 60547i bk11: 0a 60548i bk12: 0a 60548i bk13: 0a 60548i bk14: 0a 60550i bk15: 0a 60550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048175
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.004464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007400 
total_CMD = 60543 
util_bw = 448 
Wasted_Col = 238 
Wasted_Row = 52 
Idle = 59805 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60543 
n_nop = 60307 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 224 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.003700 
Either_Row_CoL_Bus_Util = 0.003898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0147333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2040, Miss = 794, Miss_rate = 0.389, Pending_hits = 108, Reservation_fails = 549
L2_cache_bank[1]: Access = 736, Miss = 140, Miss_rate = 0.190, Pending_hits = 160, Reservation_fails = 668
L2_cache_bank[2]: Access = 624, Miss = 140, Miss_rate = 0.224, Pending_hits = 136, Reservation_fails = 426
L2_cache_bank[3]: Access = 736, Miss = 140, Miss_rate = 0.190, Pending_hits = 157, Reservation_fails = 767
L2_cache_bank[4]: Access = 624, Miss = 140, Miss_rate = 0.224, Pending_hits = 136, Reservation_fails = 431
L2_cache_bank[5]: Access = 1876, Miss = 758, Miss_rate = 0.404, Pending_hits = 108, Reservation_fails = 452
L2_cache_bank[6]: Access = 624, Miss = 140, Miss_rate = 0.224, Pending_hits = 120, Reservation_fails = 426
L2_cache_bank[7]: Access = 600, Miss = 124, Miss_rate = 0.207, Pending_hits = 128, Reservation_fails = 450
L2_cache_bank[8]: Access = 1894, Miss = 782, Miss_rate = 0.413, Pending_hits = 108, Reservation_fails = 445
L2_cache_bank[9]: Access = 600, Miss = 124, Miss_rate = 0.207, Pending_hits = 128, Reservation_fails = 449
L2_cache_bank[10]: Access = 680, Miss = 140, Miss_rate = 0.206, Pending_hits = 160, Reservation_fails = 549
L2_cache_bank[11]: Access = 600, Miss = 124, Miss_rate = 0.207, Pending_hits = 124, Reservation_fails = 423
L2_total_cache_accesses = 11634
L2_total_cache_misses = 3546
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 1573
L2_total_cache_reservation_fails = 6035
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 899
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3702
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 670
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5934
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 670
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4864
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1922
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 101
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5934
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=11634
icnt_total_pkts_simt_to_mem=4380
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.01172
	minimum = 5
	maximum = 81
Network latency average = 5.98801
	minimum = 5
	maximum = 79
Slowest packet = 14303
Flit latency average = 6.64746
	minimum = 5
	maximum = 78
Slowest flit = 15165
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0157197
	minimum = 0.00625929 (at node 0)
	maximum = 0.0570481 (at node 15)
Accepted packet rate average = 0.0157197
	minimum = 0.00485881 (at node 22)
	maximum = 0.0252658 (at node 1)
Injected flit rate average = 0.016737
	minimum = 0.00803133 (at node 0)
	maximum = 0.0570481 (at node 15)
Accepted flit rate average= 0.016737
	minimum = 0.00600206 (at node 22)
	maximum = 0.0252658 (at node 1)
Injected packet length average = 1.06471
Accepted packet length average = 1.06471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.65479 (2 samples)
	minimum = 5 (2 samples)
	maximum = 46.5 (2 samples)
Network latency average = 5.5339 (2 samples)
	minimum = 5 (2 samples)
	maximum = 42.5 (2 samples)
Flit latency average = 5.82373 (2 samples)
	minimum = 5 (2 samples)
	maximum = 41.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00797385 (2 samples)
	minimum = 0.00312964 (2 samples)
	maximum = 0.0292445 (2 samples)
Accepted packet rate average = 0.00797385 (2 samples)
	minimum = 0.0024294 (2 samples)
	maximum = 0.0149908 (2 samples)
Injected flit rate average = 0.00849159 (2 samples)
	minimum = 0.00401566 (2 samples)
	maximum = 0.0294901 (2 samples)
Accepted flit rate average = 0.00849159 (2 samples)
	minimum = 0.00300103 (2 samples)
	maximum = 0.0149908 (2 samples)
Injected packet size average = 1.06493 (2 samples)
Accepted packet size average = 1.06493 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 23331 (inst/sec)
gpgpu_simulation_rate = 2426 (cycle/sec)
gpgpu_silicon_slowdown = 412201x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (31,31,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 37287
gpu_sim_insn = 22879488
gpu_ipc =     613.6050
gpu_tot_sim_cycle = 102811
gpu_tot_sim_insn = 23509448
gpu_tot_ipc =     228.6667
gpu_tot_issued_cta = 993
gpu_occupancy = 78.6523% 
gpu_tot_occupancy = 41.3082% 
max_total_param_size = 0
gpu_stall_dramfull = 10587
gpu_stall_icnt2sh    = 26253
partiton_level_parallism =       1.3632
partiton_level_parallism_total  =       0.5275
partiton_level_parallism_util =       1.8937
partiton_level_parallism_util_total  =       1.8174
L2_BW  =     148.0924 GB/Sec
L2_BW_total  =      57.3305 GB/Sec
gpu_total_sim_rate=118137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 381918
	L1I_total_cache_misses = 4367
	L1I_total_cache_miss_rate = 0.0114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3230
L1D_cache:
	L1D_cache_core[0]: Access = 4413, Miss = 2535, Miss_rate = 0.574, Pending_hits = 319, Reservation_fails = 703
	L1D_cache_core[1]: Access = 4333, Miss = 2424, Miss_rate = 0.559, Pending_hits = 273, Reservation_fails = 928
	L1D_cache_core[2]: Access = 4318, Miss = 2442, Miss_rate = 0.566, Pending_hits = 272, Reservation_fails = 970
	L1D_cache_core[3]: Access = 4254, Miss = 2591, Miss_rate = 0.609, Pending_hits = 249, Reservation_fails = 1016
	L1D_cache_core[4]: Access = 4254, Miss = 2479, Miss_rate = 0.583, Pending_hits = 318, Reservation_fails = 973
	L1D_cache_core[5]: Access = 4254, Miss = 2412, Miss_rate = 0.567, Pending_hits = 260, Reservation_fails = 1009
	L1D_cache_core[6]: Access = 4254, Miss = 2503, Miss_rate = 0.588, Pending_hits = 305, Reservation_fails = 868
	L1D_cache_core[7]: Access = 4254, Miss = 2497, Miss_rate = 0.587, Pending_hits = 280, Reservation_fails = 947
	L1D_cache_core[8]: Access = 4190, Miss = 2435, Miss_rate = 0.581, Pending_hits = 293, Reservation_fails = 1380
	L1D_cache_core[9]: Access = 4318, Miss = 2550, Miss_rate = 0.591, Pending_hits = 276, Reservation_fails = 815
	L1D_cache_core[10]: Access = 4254, Miss = 2490, Miss_rate = 0.585, Pending_hits = 266, Reservation_fails = 1776
	L1D_cache_core[11]: Access = 4254, Miss = 2589, Miss_rate = 0.609, Pending_hits = 282, Reservation_fails = 1366
	L1D_cache_core[12]: Access = 4190, Miss = 2517, Miss_rate = 0.601, Pending_hits = 361, Reservation_fails = 1030
	L1D_cache_core[13]: Access = 4254, Miss = 2370, Miss_rate = 0.557, Pending_hits = 278, Reservation_fails = 1095
	L1D_cache_core[14]: Access = 4190, Miss = 2586, Miss_rate = 0.617, Pending_hits = 249, Reservation_fails = 1082
	L1D_total_cache_accesses = 63984
	L1D_total_cache_misses = 37420
	L1D_total_cache_miss_rate = 0.5848
	L1D_total_cache_pending_hits = 4281
	L1D_total_cache_reservation_fails = 15958
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 23349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4042
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23067
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 360941
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2067
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3230
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1980
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 46144
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15391
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 363008

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15523
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3230
ctas_completed 993, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5457, 2508, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 24170208
gpgpu_n_tot_w_icount = 755319
gpgpu_n_stall_shd_mem = 39600
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36609
gpgpu_n_mem_write_global = 16352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762112
gpgpu_n_store_insn = 261632
gpgpu_n_shmem_insn = 8566648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744096
gpgpu_n_shmem_bkconflict = 7448
gpgpu_n_l1cache_bkconflict = 1400
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1400
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147145	W0_Idle:566091	W0_Scoreboard:744743	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:379737	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 292872 {8:36609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1177344 {72:16352,}
traffic_breakdown_coretomem[INST_ACC_R] = 10048 {8:1256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5857440 {40:146436,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261632 {8:32704,}
traffic_breakdown_memtocore[INST_ACC_R] = 200960 {40:5024,}
maxmflatency = 1071 
max_icnt2mem_latency = 1035 
maxmrqlatency = 413 
max_icnt2sh_latency = 220 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 56 
mrq_lat_table:6142 	2340 	3288 	3313 	6527 	7517 	6947 	3460 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99679 	71928 	7514 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1158 	91 	21 	48964 	2113 	1467 	352 	61 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20859 	28942 	27653 	32709 	51127 	17880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	45 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        78       139        44       128       114       135        60       128        40       139       106       128 
dram[1]:        88        88       128       128       139       134       128       130       139       133       128       116       139       135       128       128 
dram[2]:        88        68       128       102       139        84       128        79       137       114       126        58       139        80       128       106 
dram[3]:        88        49       128       128       127       138       128       128       137       138       118       128       133       138       128       128 
dram[4]:        80        56       100       128        87       138       106       128       112       136        52       126        48       138       108       128 
dram[5]:        88        80       128       130       137       131       128       130       131       142       128       120       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     12792     19087     15916     23137     18305     34416     19441     23612     21774     34739     22675     10791     25070     13554     26075 
dram[1]:     11306     13570     15862     15942     18120     18458     18955     19438     21682     21743     22545     22918     25024     25111     25946     26127 
dram[2]:     11391     16998     15909     18761     18304     34366     19440     34437     21768     34423     22677     34766     25064     11347     25989     13898 
dram[3]:     11639     12502     15951     15861     18317     18129     19374     18958     21710     21674     22916     22543     25109     25028     26126     25963 
dram[4]:     11237     11758     18362     15919     34397     18307     34379     19458     34441     21767     34776     22725     11147     25063     14241     25985 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23005     25025     25336     25947     26147 
average row accesses per activate:
dram[0]:  9.500000 13.794118 10.723404 11.550000 10.851064 13.257143 10.565217 13.647058 12.666667 13.878788 12.333333 15.500000  8.292683 23.846153 15.400000 20.571428 
dram[1]: 16.310345 12.447369 14.500000 12.210526 17.692308 15.655172 15.000000 14.580646 14.500000 13.937500 16.090910 14.727273 23.076923 17.882353 28.799999 20.571428 
dram[2]: 14.212121  8.308824 13.142858 10.723404 15.466666 12.195122 13.257143 10.000000 14.903226 11.395349 17.600000 12.241380 23.846153 10.333333 24.000000 11.846154 
dram[3]: 13.138889 13.600000 11.897436 13.647058 14.125000 16.285715 13.757576 14.580646 14.354838 13.257143 15.952381 14.291667 17.764706 22.923077 28.600000 20.571428 
dram[4]:  9.064516 13.764706  9.692307 12.157895 12.820513 16.000000 12.050000 13.647058 13.243243 13.142858 11.900000 14.739130  8.743589 23.692308 16.888889 20.571428 
dram[5]: 15.258064 20.304348 15.466666 14.060606 14.250000 11.947369 18.000000 15.655172 12.833333 12.444445 17.049999 13.625000 23.153847 27.181818 20.571428 28.600000 
average row locality = 39797/2890 = 13.770588
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        75        62       104        96       104        96       104        96       104        96        64        52        67        65        40        32 
dram[1]:        62        62        96        96        96        96        96        96        96        94        56        49        65        65        32        32 
dram[2]:        62        79        96       104        96       104        96       104        96       104        56        60        65        65        32        40 
dram[3]:        62        66        96        96        96        96        96        96        93        96        53        52        65        62        32        32 
dram[4]:        75        66       104        96       104        96       104        96       104        96        60        52        68        62        40        32 
dram[5]:        62        65        96        96        96        96        96        96        94        96        50        52        68        59        32        32 
total dram writes = 7335
bank skew: 104/32 = 3.25
chip skew: 1259/1186 = 1.06
average mf latency per bank:
dram[0]:      26890     16825      8364      3547      9786      2789      9766      2637      8685      2650     10686      3816     10006      2845     14978      5206
dram[1]:      17596     17735      3360      3538      2997      2838      2869      2811      2743      2643      3642      3920      2795      2641      5053      5073
dram[2]:      17031     20999      3330      8040      2927      8620      2625      8466      2667      6577      3537      8578      2773      8167      5128     13798
dram[3]:      18468     15536      3323      3663      2749      3058      2767      2913      2629      2709      3708      4000      2637      2768      5308      5055
dram[4]:      28161     14373      8341      3610      8597      2780      9267      2612      8460      2588     10510      3628      9676      2827     16834      5030
dram[5]:      18014     15668      3475      3529      2994      2666      2931      2815      2732      2538      4108      3719      2618      3038      5134      5446
maximum mf latency per bank:
dram[0]:        752       521       987       815      1040       581       791       526       743       406       658       507       675       470       716       493
dram[1]:        577       525       711       660       666       705       509       610       455       483       414       436       456       414       415       410
dram[2]:        506       785       703      1041       592      1071       471       734       474       638       427       562       432       630       439       611
dram[3]:        555       461       605       845       680       734       492       525       500       411       412       507       410       454       509       463
dram[4]:        786       514       930       829       933       581       865       515       687       503       651       392       759       439       730       420
dram[5]:        460       528       778       686       688       715       483       499       439       438       414       470       445       517       414       431
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94996 n_nop=86891 n_act=566 n_pre=550 n_ref_event=0 n_req=6838 n_rd=5752 n_rd_L2_A=0 n_write=0 n_wr_bk=1257 bw_util=0.1476
n_activity=29682 dram_eff=0.4723
bk0: 500a 91421i bk1: 412a 92588i bk2: 416a 92112i bk3: 382a 91910i bk4: 422a 91555i bk5: 384a 92178i bk6: 398a 91695i bk7: 384a 92334i bk8: 406a 91659i bk9: 378a 92138i bk10: 312a 92787i bk11: 294a 93238i bk12: 284a 92564i bk13: 256a 93382i bk14: 268a 93092i bk15: 256a 93961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918836
Row_Buffer_Locality_read = 0.953755
Row_Buffer_Locality_write = 0.733886
Bank_Level_Parallism = 1.908634
Bank_Level_Parallism_Col = 1.776089
Bank_Level_Parallism_Ready = 1.133258
write_to_read_ratio_blp_rw_average = 0.320994
GrpLevelPara = 1.615094 

BW Util details:
bwutil = 0.147564 
total_CMD = 94996 
util_bw = 14018 
Wasted_Col = 8077 
Wasted_Row = 3231 
Idle = 69670 

BW Util Bottlenecks: 
RCDc_limit = 2441 
RCDWRc_limit = 1265 
WTRc_limit = 949 
RTWc_limit = 3562 
CCDLc_limit = 4175 
rwq = 0 
CCDLc_limit_alone = 3727 
WTRc_limit_alone = 912 
RTWc_limit_alone = 3151 

Commands details: 
total_CMD = 94996 
n_nop = 86891 
Read = 5752 
Write = 0 
L2_Alloc = 0 
L2_WB = 1257 
n_act = 566 
n_pre = 550 
n_ref = 0 
n_req = 6838 
total_req = 7009 

Dual Bus Interface Util: 
issued_total_row = 1116 
issued_total_col = 7009 
Row_Bus_Util =  0.011748 
CoL_Bus_Util = 0.073782 
Either_Row_CoL_Bus_Util = 0.085319 
Issued_on_Two_Bus_Simul_Util = 0.000211 
issued_two_Eff = 0.002468 
queue_avg = 2.832772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 102846 -   mf: uid=664388, sid4294967295:w4294967295, part=1, addr=0xc0099800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102746), 
Ready @ 102855 -   mf: uid=664389, sid4294967295:w4294967295, part=1, addr=0xc009e000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102755), 
Ready @ 102868 -   mf: uid=664392, sid4294967295:w4294967295, part=1, addr=0xc009c800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102768), 
Ready @ 102891 -   mf: uid=664397, sid4294967295:w4294967295, part=1, addr=0xc009b000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102791), 
Ready @ 102897 -   mf: uid=664400, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102797), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94996 n_nop=87539 n_act=429 n_pre=413 n_ref_event=0 n_req=6458 n_rd=5440 n_rd_L2_A=0 n_write=0 n_wr_bk=1189 bw_util=0.1396
n_activity=24798 dram_eff=0.5346
bk0: 416a 92853i bk1: 416a 92496i bk2: 384a 92265i bk3: 384a 91898i bk4: 380a 91872i bk5: 374a 91908i bk6: 370a 92459i bk7: 372a 92322i bk8: 384a 92373i bk9: 368a 92135i bk10: 304a 93378i bk11: 280a 93145i bk12: 246a 93152i bk13: 250a 93273i bk14: 256a 94009i bk15: 256a 94031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935739
Row_Buffer_Locality_read = 0.963971
Row_Buffer_Locality_write = 0.784872
Bank_Level_Parallism = 1.937228
Bank_Level_Parallism_Col = 1.792057
Bank_Level_Parallism_Ready = 1.148126
write_to_read_ratio_blp_rw_average = 0.321879
GrpLevelPara = 1.671045 

BW Util details:
bwutil = 0.139564 
total_CMD = 94996 
util_bw = 13258 
Wasted_Col = 6707 
Wasted_Row = 2182 
Idle = 72849 

BW Util Bottlenecks: 
RCDc_limit = 1760 
RCDWRc_limit = 828 
WTRc_limit = 865 
RTWc_limit = 3532 
CCDLc_limit = 3944 
rwq = 0 
CCDLc_limit_alone = 3548 
WTRc_limit_alone = 820 
RTWc_limit_alone = 3181 

Commands details: 
total_CMD = 94996 
n_nop = 87539 
Read = 5440 
Write = 0 
L2_Alloc = 0 
L2_WB = 1189 
n_act = 429 
n_pre = 413 
n_ref = 0 
n_req = 6458 
total_req = 6629 

Dual Bus Interface Util: 
issued_total_row = 842 
issued_total_col = 6629 
Row_Bus_Util =  0.008864 
CoL_Bus_Util = 0.069782 
Either_Row_CoL_Bus_Util = 0.078498 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.001877 
queue_avg = 3.109994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94996 n_nop=86920 n_act=559 n_pre=543 n_ref_event=0 n_req=6822 n_rd=5734 n_rd_L2_A=0 n_write=0 n_wr_bk=1259 bw_util=0.1472
n_activity=29428 dram_eff=0.4753
bk0: 412a 92386i bk1: 492a 91244i bk2: 380a 92025i bk3: 416a 91759i bk4: 384a 91992i bk5: 412a 91750i bk6: 384a 92359i bk7: 402a 91559i bk8: 382a 92251i bk9: 402a 91730i bk10: 302a 93270i bk11: 300a 92824i bk12: 256a 93629i bk13: 286a 92728i bk14: 256a 93890i bk15: 268a 93322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920111
Row_Buffer_Locality_read = 0.955528
Row_Buffer_Locality_write = 0.733456
Bank_Level_Parallism = 1.911060
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.167660
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.147227 
total_CMD = 94996 
util_bw = 13986 
Wasted_Col = 8184 
Wasted_Row = 3072 
Idle = 69754 

BW Util Bottlenecks: 
RCDc_limit = 2439 
RCDWRc_limit = 1164 
WTRc_limit = 804 
RTWc_limit = 3938 
CCDLc_limit = 4191 
rwq = 0 
CCDLc_limit_alone = 3839 
WTRc_limit_alone = 770 
RTWc_limit_alone = 3620 

Commands details: 
total_CMD = 94996 
n_nop = 86920 
Read = 5734 
Write = 0 
L2_Alloc = 0 
L2_WB = 1259 
n_act = 559 
n_pre = 543 
n_ref = 0 
n_req = 6822 
total_req = 6993 

Dual Bus Interface Util: 
issued_total_row = 1102 
issued_total_col = 6993 
Row_Bus_Util =  0.011600 
CoL_Bus_Util = 0.073614 
Either_Row_CoL_Bus_Util = 0.085014 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.002353 
queue_avg = 2.798171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79817
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 102844 -   mf: uid=664387, sid4294967295:w4294967295, part=3, addr=0xc009a000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102744), 
Ready @ 102866 -   mf: uid=664391, sid4294967295:w4294967295, part=3, addr=0xc009d000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102766), 
Ready @ 102872 -   mf: uid=664394, sid4294967295:w4294967295, part=3, addr=0xc009b800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102772), 
Ready @ 102884 -   mf: uid=664396, sid4294967295:w4294967295, part=3, addr=0xc0098800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102784), 
Ready @ 102895 -   mf: uid=664399, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102795), 
Ready @ 102902 -   mf: uid=664402, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102802), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94996 n_nop=87501 n_act=448 n_pre=432 n_ref_event=4567177155082382276 n_req=6452 n_rd=5434 n_rd_L2_A=0 n_write=0 n_wr_bk=1189 bw_util=0.1394
n_activity=25234 dram_eff=0.5249
bk0: 416a 92591i bk1: 416a 92592i bk2: 384a 91837i bk3: 384a 92417i bk4: 372a 91879i bk5: 376a 92037i bk6: 374a 92384i bk7: 372a 92313i bk8: 368a 92384i bk9: 384a 92555i bk10: 288a 93204i bk11: 296a 93269i bk12: 248a 93385i bk13: 246a 93310i bk14: 254a 94006i bk15: 256a 94074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932889
Row_Buffer_Locality_read = 0.962275
Row_Buffer_Locality_write = 0.776031
Bank_Level_Parallism = 1.875850
Bank_Level_Parallism_Col = 3.284259
Bank_Level_Parallism_Ready = 1.141766
write_to_read_ratio_blp_rw_average = 0.304908
GrpLevelPara = 1.621985 

BW Util details:
bwutil = 0.139437 
total_CMD = 94996 
util_bw = 13246 
Wasted_Col = 6853 
Wasted_Row = 2425 
Idle = 72472 

BW Util Bottlenecks: 
RCDc_limit = 1807 
RCDWRc_limit = 884 
WTRc_limit = 866 
RTWc_limit = 3161 
CCDLc_limit = 3873 
rwq = 0 
CCDLc_limit_alone = 3506 
WTRc_limit_alone = 817 
RTWc_limit_alone = 2843 

Commands details: 
total_CMD = 94996 
n_nop = 87501 
Read = 5434 
Write = 0 
L2_Alloc = 0 
L2_WB = 1189 
n_act = 448 
n_pre = 432 
n_ref = 4567177155082382276 
n_req = 6452 
total_req = 6623 

Dual Bus Interface Util: 
issued_total_row = 880 
issued_total_col = 6623 
Row_Bus_Util =  0.009264 
CoL_Bus_Util = 0.069719 
Either_Row_CoL_Bus_Util = 0.078898 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.001067 
queue_avg = 2.914923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91492
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94996 n_nop=86961 n_act=552 n_pre=536 n_ref_event=0 n_req=6793 n_rd=5708 n_rd_L2_A=0 n_write=0 n_wr_bk=1255 bw_util=0.1466
n_activity=29656 dram_eff=0.4696
bk0: 492a 91508i bk1: 408a 92444i bk2: 416a 91901i bk3: 382a 91939i bk4: 412a 91583i bk5: 384a 92183i bk6: 394a 91704i bk7: 384a 92387i bk8: 402a 91722i bk9: 380a 92135i bk10: 302a 92969i bk11: 292a 93477i bk12: 284a 92945i bk13: 256a 93647i bk14: 264a 93204i bk15: 256a 93712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920948
Row_Buffer_Locality_read = 0.955151
Row_Buffer_Locality_write = 0.741014
Bank_Level_Parallism = 1.874442
Bank_Level_Parallism_Col = 1.758522
Bank_Level_Parallism_Ready = 1.123967
write_to_read_ratio_blp_rw_average = 0.314240
GrpLevelPara = 1.623119 

BW Util details:
bwutil = 0.146596 
total_CMD = 94996 
util_bw = 13926 
Wasted_Col = 8007 
Wasted_Row = 3387 
Idle = 69676 

BW Util Bottlenecks: 
RCDc_limit = 2470 
RCDWRc_limit = 1193 
WTRc_limit = 966 
RTWc_limit = 3510 
CCDLc_limit = 3942 
rwq = 0 
CCDLc_limit_alone = 3548 
WTRc_limit_alone = 907 
RTWc_limit_alone = 3175 

Commands details: 
total_CMD = 94996 
n_nop = 86961 
Read = 5708 
Write = 0 
L2_Alloc = 0 
L2_WB = 1255 
n_act = 552 
n_pre = 536 
n_ref = 0 
n_req = 6793 
total_req = 6963 

Dual Bus Interface Util: 
issued_total_row = 1088 
issued_total_col = 6963 
Row_Bus_Util =  0.011453 
CoL_Bus_Util = 0.073298 
Either_Row_CoL_Bus_Util = 0.084583 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.001991 
queue_avg = 2.774875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77487
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 102857 -   mf: uid=664390, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102757), 
Ready @ 102870 -   mf: uid=664393, sid4294967295:w4294967295, part=5, addr=0xc009c000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102770), 
Ready @ 102882 -   mf: uid=664395, sid4294967295:w4294967295, part=5, addr=0xc0099000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102782), 
Ready @ 102893 -   mf: uid=664398, sid4294967295:w4294967295, part=5, addr=0xc009a800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102793), 
Ready @ 102900 -   mf: uid=664401, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (102800), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94996 n_nop=87576 n_act=420 n_pre=404 n_ref_event=0 n_req=6434 n_rd=5418 n_rd_L2_A=0 n_write=0 n_wr_bk=1186 bw_util=0.139
n_activity=24949 dram_eff=0.5294
bk0: 416a 92346i bk1: 408a 92729i bk2: 384a 92216i bk3: 384a 91922i bk4: 376a 91853i bk5: 374a 91590i bk6: 370a 92235i bk7: 374a 92205i bk8: 384a 92399i bk9: 368a 91685i bk10: 296a 93169i bk11: 280a 93085i bk12: 244a 93006i bk13: 250a 93340i bk14: 256a 93741i bk15: 254a 93873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937053
Row_Buffer_Locality_read = 0.965855
Row_Buffer_Locality_write = 0.783465
Bank_Level_Parallism = 2.018829
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.155082
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.139037 
total_CMD = 94996 
util_bw = 13208 
Wasted_Col = 7169 
Wasted_Row = 1971 
Idle = 72648 

BW Util Bottlenecks: 
RCDc_limit = 1678 
RCDWRc_limit = 827 
WTRc_limit = 938 
RTWc_limit = 4622 
CCDLc_limit = 4097 
rwq = 0 
CCDLc_limit_alone = 3719 
WTRc_limit_alone = 900 
RTWc_limit_alone = 4282 

Commands details: 
total_CMD = 94996 
n_nop = 87576 
Read = 5418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1186 
n_act = 420 
n_pre = 404 
n_ref = 0 
n_req = 6434 
total_req = 6604 

Dual Bus Interface Util: 
issued_total_row = 824 
issued_total_col = 6604 
Row_Bus_Util =  0.008674 
CoL_Bus_Util = 0.069519 
Either_Row_CoL_Bus_Util = 0.078109 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.001078 
queue_avg = 3.071129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.07113

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22778, Miss = 4034, Miss_rate = 0.177, Pending_hits = 1834, Reservation_fails = 1458
L2_cache_bank[1]: Access = 12876, Miss = 3440, Miss_rate = 0.267, Pending_hits = 1283, Reservation_fails = 675
L2_cache_bank[2]: Access = 13116, Miss = 3450, Miss_rate = 0.263, Pending_hits = 1474, Reservation_fails = 442
L2_cache_bank[3]: Access = 13212, Miss = 3440, Miss_rate = 0.260, Pending_hits = 1426, Reservation_fails = 773
L2_cache_bank[4]: Access = 12768, Miss = 3450, Miss_rate = 0.270, Pending_hits = 1287, Reservation_fails = 438
L2_cache_bank[5]: Access = 22568, Miss = 4002, Miss_rate = 0.177, Pending_hits = 1893, Reservation_fails = 1538
L2_cache_bank[6]: Access = 13140, Miss = 3450, Miss_rate = 0.263, Pending_hits = 1341, Reservation_fails = 431
L2_cache_bank[7]: Access = 12788, Miss = 3442, Miss_rate = 0.269, Pending_hits = 1513, Reservation_fails = 652
L2_cache_bank[8]: Access = 22712, Miss = 4002, Miss_rate = 0.176, Pending_hits = 1724, Reservation_fails = 1561
L2_cache_bank[9]: Access = 12416, Miss = 3438, Miss_rate = 0.277, Pending_hits = 1270, Reservation_fails = 556
L2_cache_bank[10]: Access = 13124, Miss = 3440, Miss_rate = 0.262, Pending_hits = 1524, Reservation_fails = 564
L2_cache_bank[11]: Access = 12696, Miss = 3434, Miss_rate = 0.270, Pending_hits = 1372, Reservation_fails = 430
L2_total_cache_accesses = 184194
L2_total_cache_misses = 43022
L2_total_cache_miss_rate = 0.2336
L2_total_cache_pending_hits = 17941
L2_total_cache_reservation_fails = 9518
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95220
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15300
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 556
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 141572
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30782
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 348
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2834
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 556
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=184194
icnt_total_pkts_simt_to_mem=70584
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.5894
	minimum = 5
	maximum = 951
Network latency average = 42.9646
	minimum = 5
	maximum = 951
Slowest packet = 20196
Flit latency average = 40.5037
	minimum = 5
	maximum = 951
Slowest flit = 21172
Fragmentation average = 0.00630293
	minimum = 0
	maximum = 205
Injected packet rate average = 0.22189
	minimum = 0.0881004 (at node 13)
	maximum = 0.558318 (at node 23)
Accepted packet rate average = 0.22189
	minimum = 0.0969775 (at node 24)
	maximum = 0.316571 (at node 9)
Injected flit rate average = 0.237163
	minimum = 0.115563 (at node 13)
	maximum = 0.558318 (at node 23)
Accepted flit rate average= 0.237163
	minimum = 0.132486 (at node 24)
	maximum = 0.316571 (at node 9)
Injected packet length average = 1.06883
Accepted packet length average = 1.06883
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9663 (3 samples)
	minimum = 5 (3 samples)
	maximum = 348 (3 samples)
Network latency average = 18.0108 (3 samples)
	minimum = 5 (3 samples)
	maximum = 345.333 (3 samples)
Flit latency average = 17.3837 (3 samples)
	minimum = 5 (3 samples)
	maximum = 344.667 (3 samples)
Fragmentation average = 0.00210098 (3 samples)
	minimum = 0 (3 samples)
	maximum = 68.3333 (3 samples)
Injected packet rate average = 0.0792794 (3 samples)
	minimum = 0.0314532 (3 samples)
	maximum = 0.205602 (3 samples)
Accepted packet rate average = 0.0792794 (3 samples)
	minimum = 0.0339454 (3 samples)
	maximum = 0.115518 (3 samples)
Injected flit rate average = 0.0847155 (3 samples)
	minimum = 0.0411981 (3 samples)
	maximum = 0.205766 (3 samples)
Accepted flit rate average = 0.0847155 (3 samples)
	minimum = 0.0461626 (3 samples)
	maximum = 0.115518 (3 samples)
Injected packet size average = 1.06857 (3 samples)
Accepted packet size average = 1.06857 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 19 sec (199 sec)
gpgpu_simulation_rate = 118137 (inst/sec)
gpgpu_simulation_rate = 516 (cycle/sec)
gpgpu_silicon_slowdown = 1937984x
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 30774
gpu_sim_insn = 19880
gpu_ipc =       0.6460
gpu_tot_sim_cycle = 133585
gpu_tot_sim_insn = 23529328
gpu_tot_ipc =     176.1375
gpu_tot_issued_cta = 994
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 40.2470% 
max_total_param_size = 0
gpu_stall_dramfull = 10587
gpu_stall_icnt2sh    = 26253
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4063
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8163
L2_BW  =       0.1477 GB/Sec
L2_BW_total  =      44.1573 GB/Sec
gpu_total_sim_rate=107439

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383590
	L1I_total_cache_misses = 4379
	L1I_total_cache_miss_rate = 0.0114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3230
L1D_cache:
	L1D_cache_core[0]: Access = 4413, Miss = 2535, Miss_rate = 0.574, Pending_hits = 319, Reservation_fails = 703
	L1D_cache_core[1]: Access = 4364, Miss = 2440, Miss_rate = 0.559, Pending_hits = 273, Reservation_fails = 928
	L1D_cache_core[2]: Access = 4318, Miss = 2442, Miss_rate = 0.566, Pending_hits = 272, Reservation_fails = 970
	L1D_cache_core[3]: Access = 4254, Miss = 2591, Miss_rate = 0.609, Pending_hits = 249, Reservation_fails = 1016
	L1D_cache_core[4]: Access = 4254, Miss = 2479, Miss_rate = 0.583, Pending_hits = 318, Reservation_fails = 973
	L1D_cache_core[5]: Access = 4254, Miss = 2412, Miss_rate = 0.567, Pending_hits = 260, Reservation_fails = 1009
	L1D_cache_core[6]: Access = 4254, Miss = 2503, Miss_rate = 0.588, Pending_hits = 305, Reservation_fails = 868
	L1D_cache_core[7]: Access = 4254, Miss = 2497, Miss_rate = 0.587, Pending_hits = 280, Reservation_fails = 947
	L1D_cache_core[8]: Access = 4190, Miss = 2435, Miss_rate = 0.581, Pending_hits = 293, Reservation_fails = 1380
	L1D_cache_core[9]: Access = 4318, Miss = 2550, Miss_rate = 0.591, Pending_hits = 276, Reservation_fails = 815
	L1D_cache_core[10]: Access = 4254, Miss = 2490, Miss_rate = 0.585, Pending_hits = 266, Reservation_fails = 1776
	L1D_cache_core[11]: Access = 4254, Miss = 2589, Miss_rate = 0.609, Pending_hits = 282, Reservation_fails = 1366
	L1D_cache_core[12]: Access = 4190, Miss = 2517, Miss_rate = 0.601, Pending_hits = 361, Reservation_fails = 1030
	L1D_cache_core[13]: Access = 4254, Miss = 2370, Miss_rate = 0.557, Pending_hits = 278, Reservation_fails = 1095
	L1D_cache_core[14]: Access = 4190, Miss = 2586, Miss_rate = 0.617, Pending_hits = 249, Reservation_fails = 1082
	L1D_total_cache_accesses = 64015
	L1D_total_cache_misses = 37436
	L1D_total_cache_miss_rate = 0.5848
	L1D_total_cache_pending_hits = 4281
	L1D_total_cache_reservation_fails = 15958
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 23355
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4042
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23073
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 362601
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2079
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3230
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1980
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 46160
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15406
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364680

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15523
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3230
ctas_completed 994, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5457, 2508, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 24264576
gpgpu_n_tot_w_icount = 758268
gpgpu_n_stall_shd_mem = 40104
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36625
gpgpu_n_mem_write_global = 16367
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762368
gpgpu_n_store_insn = 261872
gpgpu_n_shmem_insn = 8571344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744192
gpgpu_n_shmem_bkconflict = 7952
gpgpu_n_l1cache_bkconflict = 1400
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1400
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147145	W0_Idle:602668	W0_Scoreboard:766763	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:37171	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:382686	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 293000 {8:36625,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1178424 {72:16367,}
traffic_breakdown_coretomem[INST_ACC_R] = 10144 {8:1268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5860000 {40:146500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261872 {8:32734,}
traffic_breakdown_memtocore[INST_ACC_R] = 202880 {40:5072,}
maxmflatency = 1071 
max_icnt2mem_latency = 1035 
maxmrqlatency = 413 
max_icnt2sh_latency = 220 
averagemflatency = 259 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 46 
avg_icnt2sh_latency = 56 
mrq_lat_table:6207 	2351 	3300 	3315 	6568 	7518 	6959 	3460 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99739 	71962 	7514 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1170 	91 	21 	48995 	2113 	1467 	352 	61 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20945 	28950 	27653 	32709 	51127 	17880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	50 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        78       139        44       128       114       135        60       128        40       139       106       128 
dram[1]:        88        88       128       128       139       134       128       130       139       133       128       116       139       135       128       128 
dram[2]:        88        68       128       102       139        84       128        79       137       114       126        58       139        80       128       106 
dram[3]:        88        49       128       128       127       138       128       128       137       138       118       128       133       138       128       128 
dram[4]:        80        56       100       128        87       138       106       128       112       136        52       126        48       138       108       128 
dram[5]:        88        80       128       130       137       131       128       130       131       142       128       120       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     12792     19087     15916     23137     18305     34416     19441     23612     21774     34739     22675     10791     25070     13554     26075 
dram[1]:     11306     13570     15862     15942     18120     18458     18955     19438     21682     21743     22545     22918     25024     25111     25946     26127 
dram[2]:     11391     16998     15909     18761     18304     34366     19440     34437     21768     34423     22677     34766     25064     11347     25989     13898 
dram[3]:     11639     12502     15951     15861     18317     18129     19374     18958     21710     21674     22916     22543     25109     25028     26126     25963 
dram[4]:     11237     11758     18362     15919     34397     18307     34379     19458     34441     21767     34776     22725     11147     25063     14241     25985 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23005     25025     25336     25947     26147 
average row accesses per activate:
dram[0]:  9.171875 13.794118 10.750000 11.550000 10.851064 13.257143 10.565217 13.647058 12.666667 13.878788 12.333333 15.500000  8.142858 23.846153 15.400000 20.571428 
dram[1]: 15.062500 12.447369 14.500000 12.210526 17.692308 15.655172 15.000000 14.580646 14.500000 14.000000 16.090910 14.217391 23.153847 17.882353 28.799999 20.571428 
dram[2]: 13.277778  8.362319 13.142858 10.750000 15.466666 12.195122 13.257143 10.000000 14.903226 11.395349 17.600000 12.241380 23.923077 10.058824 24.000000 11.846154 
dram[3]: 12.358974 13.600000 11.897436 13.647058 14.125000 16.285715 13.757576 14.580646 14.451612 13.257143 15.363636 14.291667 17.823530 22.923077 28.600000 20.571428 
dram[4]:  8.833333 13.764706  9.660378 12.157895 12.820513 16.000000 12.050000 13.647058 13.243243 13.142858 11.900000 14.739130  8.600000 23.692308 16.888889 20.571428 
dram[5]: 14.176471 20.304348 15.466666 14.060606 14.250000 11.947369 18.000000 15.655172 12.888889 12.444445 17.200001 13.625000 23.153847 27.272728 20.571428 28.600000 
average row locality = 39941/2919 = 13.683110
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        77        62       104        96       104        96       104        96       104        96        64        52        70        65        40        32 
dram[1]:        64        62        96        96        96        96        96        96        96        96        56        52        66        65        32        32 
dram[2]:        64        79        96       104        96       104        96       104        96       104        56        60        66        67        32        40 
dram[3]:        64        66        96        96        96        96        96        96        96        96        56        52        66        62        32        32 
dram[4]:        77        66       104        96       104        96       104        96       104        96        60        52        73        62        40        32 
dram[5]:        64        65        96        96        96        96        96        96        96        96        53        52        68        60        32        32 
total dram writes = 7377
bank skew: 104/32 = 3.25
chip skew: 1264/1194 = 1.06
average mf latency per bank:
dram[0]:      26225     16825      8402      3547      9786      2789      9766      2637      8685      2650     10686      3816      9577      2845     14978      5206
dram[1]:      17046     17735      3360      3538      2997      2838      2869      2811      2743      2588      3642      3694      2752      2641      5053      5073
dram[2]:      16499     21045      3330      8078      2927      8620      2625      8466      2667      6577      3537      8578      2731      7923      5128     13798
dram[3]:      17891     15536      3323      3663      2749      3058      2767      2913      2547      2709      3509      4000      2597      2768      5308      5055
dram[4]:      27480     14373      8366      3610      8597      2780      9267      2612      8460      2588     10510      3628      9013      2827     16834      5030
dram[5]:      17451     15668      3475      3529      2994      2666      2931      2815      2675      2538      3875      3719      2618      2987      5134      5446
maximum mf latency per bank:
dram[0]:        752       521       987       815      1040       581       791       526       743       406       658       507       675       470       716       493
dram[1]:        577       525       711       660       666       705       509       610       455       483       414       436       456       414       415       410
dram[2]:        506       785       703      1041       592      1071       471       734       474       638       427       562       432       630       439       611
dram[3]:        555       461       605       845       680       734       492       525       500       411       412       507       410       454       509       463
dram[4]:        786       514       930       829       933       581       865       515       687       503       651       392       759       439       730       420
dram[5]:        460       528       778       686       688       715       483       499       439       438       414       470       445       517       414       431
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 133656 -   mf: uid=666271, sid4294967295:w4294967295, part=0, addr=0xc0052880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133556), 
Ready @ 133661 -   mf: uid=666273, sid4294967295:w4294967295, part=0, addr=0xc0054080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133561), 
Ready @ 133666 -   mf: uid=666276, sid4294967295:w4294967295, part=0, addr=0xc0055880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133566), 
Ready @ 133672 -   mf: uid=666279, sid4294967295:w4294967295, part=0, addr=0xc0057080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133572), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123431 n_nop=115281 n_act=572 n_pre=556 n_ref_event=0 n_req=6869 n_rd=5780 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.1141
n_activity=30047 dram_eff=0.4687
bk0: 516a 119723i bk1: 412a 121019i bk2: 428a 120503i bk3: 382a 120341i bk4: 422a 119988i bk5: 384a 120611i bk6: 398a 120129i bk7: 384a 120768i bk8: 406a 120093i bk9: 378a 120573i bk10: 312a 121222i bk11: 294a 121674i bk12: 284a 120978i bk13: 256a 121818i bk14: 268a 121530i bk15: 256a 122400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918329
Row_Buffer_Locality_read = 0.953287
Row_Buffer_Locality_write = 0.732782
Bank_Level_Parallism = 1.900462
Bank_Level_Parallism_Col = 1.771284
Bank_Level_Parallism_Ready = 1.132637
write_to_read_ratio_blp_rw_average = 0.319992
GrpLevelPara = 1.611286 

BW Util details:
bwutil = 0.114104 
total_CMD = 123431 
util_bw = 14084 
Wasted_Col = 8161 
Wasted_Row = 3317 
Idle = 97869 

BW Util Bottlenecks: 
RCDc_limit = 2489 
RCDWRc_limit = 1279 
WTRc_limit = 950 
RTWc_limit = 3562 
CCDLc_limit = 4197 
rwq = 0 
CCDLc_limit_alone = 3749 
WTRc_limit_alone = 913 
RTWc_limit_alone = 3151 

Commands details: 
total_CMD = 123431 
n_nop = 115281 
Read = 5780 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 572 
n_pre = 556 
n_ref = 0 
n_req = 6869 
total_req = 7042 

Dual Bus Interface Util: 
issued_total_row = 1128 
issued_total_col = 7042 
Row_Bus_Util =  0.009139 
CoL_Bus_Util = 0.057052 
Either_Row_CoL_Bus_Util = 0.066029 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.002454 
queue_avg = 2.183374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18337
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123431 n_nop=115950 n_act=433 n_pre=417 n_ref_event=0 n_req=6473 n_rd=5448 n_rd_L2_A=0 n_write=0 n_wr_bk=1197 bw_util=0.1077
n_activity=25004 dram_eff=0.5315
bk0: 424a 121190i bk1: 416a 120927i bk2: 384a 120699i bk3: 384a 120332i bk4: 380a 120306i bk5: 374a 120342i bk6: 370a 120894i bk7: 372a 120757i bk8: 384a 120808i bk9: 368a 120570i bk10: 304a 121814i bk11: 280a 121559i bk12: 246a 121587i bk13: 250a 121708i bk14: 256a 122445i bk15: 256a 122467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935270
Row_Buffer_Locality_read = 0.963656
Row_Buffer_Locality_write = 0.784390
Bank_Level_Parallism = 1.931601
Bank_Level_Parallism_Col = 1.789444
Bank_Level_Parallism_Ready = 1.147771
write_to_read_ratio_blp_rw_average = 0.322055
GrpLevelPara = 1.668831 

BW Util details:
bwutil = 0.107671 
total_CMD = 123431 
util_bw = 13290 
Wasted_Col = 6752 
Wasted_Row = 2244 
Idle = 101145 

BW Util Bottlenecks: 
RCDc_limit = 1784 
RCDWRc_limit = 842 
WTRc_limit = 865 
RTWc_limit = 3532 
CCDLc_limit = 3951 
rwq = 0 
CCDLc_limit_alone = 3555 
WTRc_limit_alone = 820 
RTWc_limit_alone = 3181 

Commands details: 
total_CMD = 123431 
n_nop = 115950 
Read = 5448 
Write = 0 
L2_Alloc = 0 
L2_WB = 1197 
n_act = 433 
n_pre = 417 
n_ref = 0 
n_req = 6473 
total_req = 6645 

Dual Bus Interface Util: 
issued_total_row = 850 
issued_total_col = 6645 
Row_Bus_Util =  0.006886 
CoL_Bus_Util = 0.053836 
Either_Row_CoL_Bus_Util = 0.060609 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.001871 
queue_avg = 2.395452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 133654 -   mf: uid=666270, sid4294967295:w4294967295, part=2, addr=0xc0053080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133554), 
Ready @ 133663 -   mf: uid=666274, sid4294967295:w4294967295, part=2, addr=0xc0054880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133563), 
Ready @ 133668 -   mf: uid=666277, sid4294967295:w4294967295, part=2, addr=0xc0056080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133568), 
Ready @ 133674 -   mf: uid=666280, sid4294967295:w4294967295, part=2, addr=0xc0057880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133574), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123431 n_nop=115306 n_act=565 n_pre=549 n_ref_event=0 n_req=6857 n_rd=5766 n_rd_L2_A=0 n_write=0 n_wr_bk=1264 bw_util=0.1139
n_activity=29814 dram_eff=0.4716
bk0: 420a 120724i bk1: 504a 119633i bk2: 380a 120457i bk3: 428a 120148i bk4: 384a 120423i bk5: 412a 120182i bk6: 384a 120791i bk7: 402a 119991i bk8: 382a 120686i bk9: 402a 120165i bk10: 302a 121708i bk11: 300a 121262i bk12: 256a 122067i bk13: 286a 121143i bk14: 256a 122327i bk15: 268a 121760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919644
Row_Buffer_Locality_read = 0.955082
Row_Buffer_Locality_write = 0.732356
Bank_Level_Parallism = 1.902437
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.166784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113910 
total_CMD = 123431 
util_bw = 14060 
Wasted_Col = 8271 
Wasted_Row = 3158 
Idle = 97942 

BW Util Bottlenecks: 
RCDc_limit = 2487 
RCDWRc_limit = 1178 
WTRc_limit = 804 
RTWc_limit = 3938 
CCDLc_limit = 4216 
rwq = 0 
CCDLc_limit_alone = 3864 
WTRc_limit_alone = 770 
RTWc_limit_alone = 3620 

Commands details: 
total_CMD = 123431 
n_nop = 115306 
Read = 5766 
Write = 0 
L2_Alloc = 0 
L2_WB = 1264 
n_act = 565 
n_pre = 549 
n_ref = 0 
n_req = 6857 
total_req = 7030 

Dual Bus Interface Util: 
issued_total_row = 1114 
issued_total_col = 7030 
Row_Bus_Util =  0.009025 
CoL_Bus_Util = 0.056955 
Either_Row_CoL_Bus_Util = 0.065826 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.002338 
queue_avg = 2.156792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123431 n_nop=115911 n_act=452 n_pre=436 n_ref_event=4567177155082382276 n_req=6468 n_rd=5442 n_rd_L2_A=0 n_write=0 n_wr_bk=1198 bw_util=0.1076
n_activity=25443 dram_eff=0.522
bk0: 424a 120928i bk1: 416a 121023i bk2: 384a 120270i bk3: 384a 120851i bk4: 372a 120313i bk5: 376a 120471i bk6: 374a 120819i bk7: 372a 120748i bk8: 368a 120819i bk9: 384a 120990i bk10: 288a 121620i bk11: 296a 121703i bk12: 248a 121821i bk13: 246a 121746i bk14: 254a 122442i bk15: 256a 122511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932437
Row_Buffer_Locality_read = 0.961963
Row_Buffer_Locality_write = 0.775828
Bank_Level_Parallism = 1.870887
Bank_Level_Parallism_Col = 3.277155
Bank_Level_Parallism_Ready = 1.141407
write_to_read_ratio_blp_rw_average = 0.305065
GrpLevelPara = 1.620087 

BW Util details:
bwutil = 0.107590 
total_CMD = 123431 
util_bw = 13280 
Wasted_Col = 6895 
Wasted_Row = 2485 
Idle = 100771 

BW Util Bottlenecks: 
RCDc_limit = 1831 
RCDWRc_limit = 896 
WTRc_limit = 866 
RTWc_limit = 3161 
CCDLc_limit = 3879 
rwq = 0 
CCDLc_limit_alone = 3512 
WTRc_limit_alone = 817 
RTWc_limit_alone = 2843 

Commands details: 
total_CMD = 123431 
n_nop = 115911 
Read = 5442 
Write = 0 
L2_Alloc = 0 
L2_WB = 1198 
n_act = 452 
n_pre = 436 
n_ref = 4567177155082382276 
n_req = 6468 
total_req = 6640 

Dual Bus Interface Util: 
issued_total_row = 888 
issued_total_col = 6640 
Row_Bus_Util =  0.007194 
CoL_Bus_Util = 0.053795 
Either_Row_CoL_Bus_Util = 0.060925 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001064 
queue_avg = 2.245238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24524
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 133658 -   mf: uid=666272, sid4294967295:w4294967295, part=4, addr=0xc0053880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133558), 
Ready @ 133664 -   mf: uid=666275, sid4294967295:w4294967295, part=4, addr=0xc0055080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133564), 
Ready @ 133670 -   mf: uid=666278, sid4294967295:w4294967295, part=4, addr=0xc0056880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (133570), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123431 n_nop=115349 n_act=558 n_pre=542 n_ref_event=0 n_req=6825 n_rd=5736 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.1134
n_activity=30021 dram_eff=0.4662
bk0: 512a 119804i bk1: 408a 120874i bk2: 424a 120296i bk3: 382a 120369i bk4: 412a 120015i bk5: 384a 120615i bk6: 394a 120138i bk7: 384a 120822i bk8: 402a 120157i bk9: 380a 120571i bk10: 302a 121405i bk11: 292a 121914i bk12: 284a 121355i bk13: 256a 122084i bk14: 264a 121642i bk15: 256a 122150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920440
Row_Buffer_Locality_read = 0.954672
Row_Buffer_Locality_write = 0.740129
Bank_Level_Parallism = 1.866361
Bank_Level_Parallism_Col = 1.753571
Bank_Level_Parallism_Ready = 1.123352
write_to_read_ratio_blp_rw_average = 0.313466
GrpLevelPara = 1.619052 

BW Util details:
bwutil = 0.113391 
total_CMD = 123431 
util_bw = 13996 
Wasted_Col = 8093 
Wasted_Row = 3473 
Idle = 97869 

BW Util Bottlenecks: 
RCDc_limit = 2518 
RCDWRc_limit = 1207 
WTRc_limit = 966 
RTWc_limit = 3510 
CCDLc_limit = 3966 
rwq = 0 
CCDLc_limit_alone = 3572 
WTRc_limit_alone = 907 
RTWc_limit_alone = 3175 

Commands details: 
total_CMD = 123431 
n_nop = 115349 
Read = 5736 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 558 
n_pre = 542 
n_ref = 0 
n_req = 6825 
total_req = 6998 

Dual Bus Interface Util: 
issued_total_row = 1100 
issued_total_col = 6998 
Row_Bus_Util =  0.008912 
CoL_Bus_Util = 0.056696 
Either_Row_CoL_Bus_Util = 0.065478 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.001980 
queue_avg = 2.138928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123431 n_nop=115989 n_act=423 n_pre=407 n_ref_event=0 n_req=6449 n_rd=5426 n_rd_L2_A=0 n_write=0 n_wr_bk=1194 bw_util=0.1073
n_activity=25145 dram_eff=0.5265
bk0: 424a 120683i bk1: 408a 121161i bk2: 384a 120650i bk3: 384a 120356i bk4: 376a 120287i bk5: 374a 120024i bk6: 370a 120670i bk7: 374a 120640i bk8: 384a 120834i bk9: 368a 120120i bk10: 296a 121604i bk11: 280a 121520i bk12: 244a 121442i bk13: 250a 121776i bk14: 256a 122177i bk15: 254a 122309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936734
Row_Buffer_Locality_read = 0.965536
Row_Buffer_Locality_write = 0.783969
Bank_Level_Parallism = 2.013723
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.154710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107266 
total_CMD = 123431 
util_bw = 13240 
Wasted_Col = 7206 
Wasted_Row = 2021 
Idle = 100964 

BW Util Bottlenecks: 
RCDc_limit = 1702 
RCDWRc_limit = 834 
WTRc_limit = 938 
RTWc_limit = 4622 
CCDLc_limit = 4103 
rwq = 0 
CCDLc_limit_alone = 3725 
WTRc_limit_alone = 900 
RTWc_limit_alone = 4282 

Commands details: 
total_CMD = 123431 
n_nop = 115989 
Read = 5426 
Write = 0 
L2_Alloc = 0 
L2_WB = 1194 
n_act = 423 
n_pre = 407 
n_ref = 0 
n_req = 6449 
total_req = 6620 

Dual Bus Interface Util: 
issued_total_row = 830 
issued_total_col = 6620 
Row_Bus_Util =  0.006724 
CoL_Bus_Util = 0.053633 
Either_Row_CoL_Bus_Util = 0.060293 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001075 
queue_avg = 2.365459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36546

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22816, Miss = 4072, Miss_rate = 0.178, Pending_hits = 1834, Reservation_fails = 1458
L2_cache_bank[1]: Access = 12876, Miss = 3440, Miss_rate = 0.267, Pending_hits = 1283, Reservation_fails = 675
L2_cache_bank[2]: Access = 13124, Miss = 3458, Miss_rate = 0.263, Pending_hits = 1474, Reservation_fails = 442
L2_cache_bank[3]: Access = 13212, Miss = 3440, Miss_rate = 0.260, Pending_hits = 1426, Reservation_fails = 773
L2_cache_bank[4]: Access = 12776, Miss = 3458, Miss_rate = 0.271, Pending_hits = 1287, Reservation_fails = 438
L2_cache_bank[5]: Access = 22602, Miss = 4036, Miss_rate = 0.179, Pending_hits = 1893, Reservation_fails = 1538
L2_cache_bank[6]: Access = 13148, Miss = 3458, Miss_rate = 0.263, Pending_hits = 1341, Reservation_fails = 431
L2_cache_bank[7]: Access = 12788, Miss = 3442, Miss_rate = 0.269, Pending_hits = 1513, Reservation_fails = 652
L2_cache_bank[8]: Access = 22750, Miss = 4040, Miss_rate = 0.178, Pending_hits = 1724, Reservation_fails = 1561
L2_cache_bank[9]: Access = 12416, Miss = 3438, Miss_rate = 0.277, Pending_hits = 1270, Reservation_fails = 556
L2_cache_bank[10]: Access = 13132, Miss = 3448, Miss_rate = 0.263, Pending_hits = 1524, Reservation_fails = 564
L2_cache_bank[11]: Access = 12696, Miss = 3434, Miss_rate = 0.270, Pending_hits = 1372, Reservation_fails = 430
L2_total_cache_accesses = 184336
L2_total_cache_misses = 43164
L2_total_cache_miss_rate = 0.2342
L2_total_cache_pending_hits = 17941
L2_total_cache_reservation_fails = 9518
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95220
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15300
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 556
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 141636
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30812
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 396
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2834
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 556
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=184336
icnt_total_pkts_simt_to_mem=70642
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.34595
	minimum = 5
	maximum = 12
Network latency average = 5.12432
	minimum = 5
	maximum = 6
Slowest packet = 238562
Flit latency average = 5.04
	minimum = 5
	maximum = 6
Slowest flit = 254925
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000222651
	minimum = 0 (at node 0)
	maximum = 0.00139728 (at node 1)
Accepted packet rate average = 0.000222651
	minimum = 0 (at node 0)
	maximum = 0.00461428 (at node 1)
Injected flit rate average = 0.000240703
	minimum = 0 (at node 0)
	maximum = 0.00188471 (at node 1)
Accepted flit rate average= 0.000240703
	minimum = 0 (at node 0)
	maximum = 0.00461428 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5612 (4 samples)
	minimum = 5 (4 samples)
	maximum = 264 (4 samples)
Network latency average = 14.7892 (4 samples)
	minimum = 5 (4 samples)
	maximum = 260.5 (4 samples)
Flit latency average = 14.2978 (4 samples)
	minimum = 5 (4 samples)
	maximum = 260 (4 samples)
Fragmentation average = 0.00157573 (4 samples)
	minimum = 0 (4 samples)
	maximum = 51.25 (4 samples)
Injected packet rate average = 0.0595152 (4 samples)
	minimum = 0.0235899 (4 samples)
	maximum = 0.154551 (4 samples)
Accepted packet rate average = 0.0595152 (4 samples)
	minimum = 0.0254591 (4 samples)
	maximum = 0.0877918 (4 samples)
Injected flit rate average = 0.0635968 (4 samples)
	minimum = 0.0308986 (4 samples)
	maximum = 0.154796 (4 samples)
Accepted flit rate average = 0.0635968 (4 samples)
	minimum = 0.034622 (4 samples)
	maximum = 0.0877918 (4 samples)
Injected packet size average = 1.06858 (4 samples)
Accepted packet size average = 1.06858 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 39 sec (219 sec)
gpgpu_simulation_rate = 107439 (inst/sec)
gpgpu_simulation_rate = 609 (cycle/sec)
gpgpu_silicon_slowdown = 1642036x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (30,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 40046
gpu_sim_insn = 590400
gpu_ipc =      14.7430
gpu_tot_sim_cycle = 173631
gpu_tot_sim_insn = 24119728
gpu_tot_ipc =     138.9137
gpu_tot_issued_cta = 1024
gpu_occupancy = 4.1664% 
gpu_tot_occupancy = 27.7856% 
max_total_param_size = 0
gpu_stall_dramfull = 10655
gpu_stall_icnt2sh    = 26253
partiton_level_parallism =       0.0824
partiton_level_parallism_total  =       0.3316
partiton_level_parallism_util =       1.1670
partiton_level_parallism_util_total  =       1.7601
L2_BW  =       9.0584 GB/Sec
L2_BW_total  =      36.0621 GB/Sec
gpu_total_sim_rate=92768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 401890
	L1I_total_cache_misses = 6681
	L1I_total_cache_miss_rate = 0.0166
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3230
L1D_cache:
	L1D_cache_core[0]: Access = 4571, Miss = 2615, Miss_rate = 0.572, Pending_hits = 335, Reservation_fails = 703
	L1D_cache_core[1]: Access = 4522, Miss = 2520, Miss_rate = 0.557, Pending_hits = 289, Reservation_fails = 928
	L1D_cache_core[2]: Access = 4476, Miss = 2530, Miss_rate = 0.565, Pending_hits = 288, Reservation_fails = 970
	L1D_cache_core[3]: Access = 4412, Miss = 2679, Miss_rate = 0.607, Pending_hits = 265, Reservation_fails = 1016
	L1D_cache_core[4]: Access = 4412, Miss = 2566, Miss_rate = 0.582, Pending_hits = 334, Reservation_fails = 973
	L1D_cache_core[5]: Access = 4412, Miss = 2492, Miss_rate = 0.565, Pending_hits = 276, Reservation_fails = 1009
	L1D_cache_core[6]: Access = 4412, Miss = 2583, Miss_rate = 0.585, Pending_hits = 321, Reservation_fails = 868
	L1D_cache_core[7]: Access = 4412, Miss = 2577, Miss_rate = 0.584, Pending_hits = 296, Reservation_fails = 947
	L1D_cache_core[8]: Access = 4348, Miss = 2515, Miss_rate = 0.578, Pending_hits = 309, Reservation_fails = 1380
	L1D_cache_core[9]: Access = 4476, Miss = 2630, Miss_rate = 0.588, Pending_hits = 292, Reservation_fails = 815
	L1D_cache_core[10]: Access = 4412, Miss = 2570, Miss_rate = 0.583, Pending_hits = 282, Reservation_fails = 1776
	L1D_cache_core[11]: Access = 4412, Miss = 2669, Miss_rate = 0.605, Pending_hits = 298, Reservation_fails = 1366
	L1D_cache_core[12]: Access = 4348, Miss = 2597, Miss_rate = 0.597, Pending_hits = 377, Reservation_fails = 1030
	L1D_cache_core[13]: Access = 4412, Miss = 2450, Miss_rate = 0.555, Pending_hits = 294, Reservation_fails = 1095
	L1D_cache_core[14]: Access = 4348, Miss = 2666, Miss_rate = 0.613, Pending_hits = 265, Reservation_fails = 1082
	L1D_total_cache_accesses = 66385
	L1D_total_cache_misses = 38659
	L1D_total_cache_miss_rate = 0.5823
	L1D_total_cache_pending_hits = 4521
	L1D_total_cache_reservation_fails = 15958
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 23625
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4282
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23343
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 378599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4381
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3230
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3113
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47600
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 382980

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15523
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3230
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
6663, 3714, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 25422336
gpgpu_n_tot_w_icount = 794448
gpgpu_n_stall_shd_mem = 46824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37825
gpgpu_n_mem_write_global = 17297
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 785408
gpgpu_n_store_insn = 276752
gpgpu_n_shmem_insn = 8762384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749952
gpgpu_n_shmem_bkconflict = 14672
gpgpu_n_l1cache_bkconflict = 1400
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1400
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:156296	W0_Idle:1253154	W0_Scoreboard:1271140	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:716631
single_issue_nums: WS0:400776	WS1:393672	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 302600 {8:37825,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245384 {72:17297,}
traffic_breakdown_coretomem[INST_ACC_R] = 19496 {8:2437,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6052000 {40:151300,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276752 {8:34594,}
traffic_breakdown_memtocore[INST_ACC_R] = 389920 {40:9748,}
maxmflatency = 1071 
max_icnt2mem_latency = 1035 
maxmrqlatency = 413 
max_icnt2sh_latency = 220 
averagemflatency = 258 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 43 
avg_icnt2sh_latency = 55 
mrq_lat_table:7506 	2688 	3591 	3443 	7531 	8066 	7137 	3464 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104030 	74331 	7514 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2265 	143 	42 	50867 	2372 	1467 	352 	61 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27176 	29379 	27653 	32709 	51127 	17880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	119 	62 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        78       139        44       128       114       135        60       128        40       139       106       128 
dram[1]:        88        88       128       128       139       134       128       130       139       133       128       116       139       135       128       128 
dram[2]:        88        68       128       102       139        84       128        79       137       114       126        58       139        80       128       106 
dram[3]:        88        49       128       128       127       138       128       128       137       138       118       128       133       138       128       128 
dram[4]:        80        56       100       128        87       138       106       128       112       136        52       126        48       138       108       128 
dram[5]:        88        80       128       130       137       131       128       130       131       142       128       120       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     15633     22353     15916     23137     18305     34416     19441     23612     21774     34739     22675     16299     25070     20797     28898 
dram[1]:     12459     16454     15862     15942     18120     18458     18955     19438     21682     21743     22545     22918     25024     25111     28285     26127 
dram[2]:     13135     16998     15909     21934     18304     34366     19440     34437     21768     34423     22677     34766     25064     11347     28242     20459 
dram[3]:     13859     14231     15951     15861     18317     18129     19374     18958     21710     21674     22916     22543     25109     25028     26126     28307 
dram[4]:     11237     12621     22006     15919     34397     18307     34379     19458     34441     21767     34776     22725     11147     25063     20395     28279 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23005     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.300000 12.111111  8.958904 12.243902  7.388235 13.257143  8.000000 13.647058  8.333333 13.878788  8.037037 15.500000  6.553846 14.304348  8.000000 12.120000 
dram[1]: 13.725000 11.204082 15.515152 12.923077 17.692308 15.655172 15.000000 14.580646 14.500000 14.000000 16.090910 14.217391 13.826087 12.920000 13.304348 13.173913 
dram[2]: 12.386364  6.669725 14.111111  8.916667 15.466666  7.835443 13.257143  7.797297 14.903226  7.958333 17.600000  7.618182 14.260870  7.508772 12.240000  7.236363 
dram[3]: 11.680851 12.813953 12.800000 14.400000 14.125000 16.285715 13.757576 14.580646 14.451612 13.257143 15.363636 14.291667 11.851851 12.720000 14.476191 12.120000 
dram[4]:  6.961538 12.928572  7.914634 12.871795  8.118421 16.000000  8.560606 13.647058  8.696970 13.142858  7.980769 14.739130  6.983606 13.120000  8.404255 12.120000 
dram[5]: 13.071428 18.066668 16.258064 14.823529 14.250000 11.947369 18.000000 15.655172 12.888889 12.444445 17.200001 13.120000 15.190476 16.789474 12.120000 20.066668 
average row locality = 43689/3886 = 11.242666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       123        70       144        96       138        96       124        96       130        96        96        52        96        89        82        52 
dram[1]:        70        70        96        96        96        96        96        96        96        96        56        52        88        89        56        52 
dram[2]:        70       131        96       136        96       140        96       118        96       134        56        92        88        96        56        80 
dram[3]:        70        72        96        96        96        96        96        96        96        96        56        52        88        88        56        52 
dram[4]:       131        72       138        96       137        96       118        96       136        96        88        52        96        88        80        52 
dram[5]:        70        71        96        96        96        96        96        96        96        96        53        53        91        85        52        52 
total dram writes = 8631
bank skew: 144/52 = 2.77
chip skew: 1581/1295 = 1.22
average mf latency per bank:
dram[0]:      16894     15270      6598      3815      7640      2789      8454      2637      7188      2650      7368      3816      7237      2077      7589      3204
dram[1]:      15938     16077      3685      3808      2997      2838      2869      2811      2743      2588      3642      3694      2064      1929      2887      3122
dram[2]:      15438     13232      3651      6696      2927      6661      2625      7736      2667      5333      3537      5847      2048      5784      2930      7189
dram[3]:      16705     14656      3642      3932      2749      3058      2767      2913      2547      2709      3509      4000      1948      1950      3033      3111
dram[4]:      16660     13589      6795      3877      6788      2780      8438      2612      6692      2588      7409      3628      7102      1991      8711      3095
dram[5]:      16320     14761      3781      3811      2994      2666      2931      2815      2675      2538      3875      3648      1956      2109      3159      3351
maximum mf latency per bank:
dram[0]:        752       521       987       815      1040       581       791       526       743       406       658       507       675       470       716       493
dram[1]:        577       525       711       660       666       705       509       610       455       483       414       436       456       414       415       410
dram[2]:        506       785       703      1041       592      1071       471       734       474       638       427       562       432       630       439       611
dram[3]:        555       461       605       845       680       734       492       525       500       411       412       507       410       454       509       463
dram[4]:        786       514       930       829       933       581       865       515       687       503       651       392       759       439       730       420
dram[5]:        460       528       778       686       688       715       483       499       439       438       414       470       445       517       414       431
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 173682 -   mf: uid=699402, sid4294967295:w4294967295, part=0, addr=0xc0067880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173582), 
Ready @ 173695 -   mf: uid=699406, sid4294967295:w4294967295, part=0, addr=0xc00c7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173595), 
Ready @ 173705 -   mf: uid=699409, sid4294967295:w4294967295, part=0, addr=0xc00df880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173605), 
Ready @ 173710 -   mf: uid=699410, sid4294967295:w4294967295, part=0, addr=0xc0007880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173610), 
Ready @ 173715 -   mf: uid=699411, sid4294967295:w4294967295, part=0, addr=0xc00f7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173615), 
Ready @ 173720 -   mf: uid=699412, sid4294967295:w4294967295, part=0, addr=0xc007f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173620), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160433 n_nop=150701 n_act=837 n_pre=821 n_ref_event=0 n_req=7829 n_rd=6530 n_rd_L2_A=0 n_write=0 n_wr_bk=1580 bw_util=0.1011
n_activity=37333 dram_eff=0.4345
bk0: 632a 155202i bk1: 484a 157556i bk2: 542a 156371i bk3: 422a 157252i bk4: 518a 155490i bk5: 384a 157557i bk6: 474a 156173i bk7: 384a 157743i bk8: 470a 155860i bk9: 378a 157541i bk10: 356a 157217i bk11: 294a 158669i bk12: 348a 156893i bk13: 256a 158397i bk14: 332a 157299i bk15: 256a 158977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894495
Row_Buffer_Locality_read = 0.941041
Row_Buffer_Locality_write = 0.660508
Bank_Level_Parallism = 1.914739
Bank_Level_Parallism_Col = 1.731238
Bank_Level_Parallism_Ready = 1.137332
write_to_read_ratio_blp_rw_average = 0.344563
GrpLevelPara = 1.509458 

BW Util details:
bwutil = 0.101101 
total_CMD = 160433 
util_bw = 16220 
Wasted_Col = 10895 
Wasted_Row = 4544 
Idle = 128774 

BW Util Bottlenecks: 
RCDc_limit = 3562 
RCDWRc_limit = 2013 
WTRc_limit = 1424 
RTWc_limit = 4737 
CCDLc_limit = 5677 
rwq = 0 
CCDLc_limit_alone = 4787 
WTRc_limit_alone = 1329 
RTWc_limit_alone = 3942 

Commands details: 
total_CMD = 160433 
n_nop = 150701 
Read = 6530 
Write = 0 
L2_Alloc = 0 
L2_WB = 1580 
n_act = 837 
n_pre = 821 
n_ref = 0 
n_req = 7829 
total_req = 8110 

Dual Bus Interface Util: 
issued_total_row = 1658 
issued_total_col = 8110 
Row_Bus_Util =  0.010335 
CoL_Bus_Util = 0.050551 
Either_Row_CoL_Bus_Util = 0.060661 
Issued_on_Two_Bus_Simul_Util = 0.000224 
issued_two_Eff = 0.003699 
queue_avg = 1.789488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78949
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160433 n_nop=152503 n_act=494 n_pre=478 n_ref_event=0 n_req=6773 n_rd=5672 n_rd_L2_A=0 n_write=0 n_wr_bk=1301 bw_util=0.08693
n_activity=27889 dram_eff=0.5001
bk0: 488a 157824i bk1: 488a 157458i bk2: 432a 157541i bk3: 424a 157211i bk4: 380a 157291i bk5: 374a 157335i bk6: 370a 157889i bk7: 372a 157762i bk8: 384a 157817i bk9: 368a 157590i bk10: 304a 158846i bk11: 280a 158602i bk12: 246a 158162i bk13: 250a 158351i bk14: 256a 158944i bk15: 256a 159109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929130
Row_Buffer_Locality_read = 0.962623
Row_Buffer_Locality_write = 0.756585
Bank_Level_Parallism = 1.892242
Bank_Level_Parallism_Col = 1.766511
Bank_Level_Parallism_Ready = 1.142246
write_to_read_ratio_blp_rw_average = 0.336276
GrpLevelPara = 1.640530 

BW Util details:
bwutil = 0.086927 
total_CMD = 160433 
util_bw = 13946 
Wasted_Col = 7470 
Wasted_Row = 2939 
Idle = 136078 

BW Util Bottlenecks: 
RCDc_limit = 1945 
RCDWRc_limit = 1072 
WTRc_limit = 904 
RTWc_limit = 3908 
CCDLc_limit = 4204 
rwq = 0 
CCDLc_limit_alone = 3720 
WTRc_limit_alone = 857 
RTWc_limit_alone = 3471 

Commands details: 
total_CMD = 160433 
n_nop = 152503 
Read = 5672 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301 
n_act = 494 
n_pre = 478 
n_ref = 0 
n_req = 6773 
total_req = 6973 

Dual Bus Interface Util: 
issued_total_row = 972 
issued_total_col = 6973 
Row_Bus_Util =  0.006059 
CoL_Bus_Util = 0.043464 
Either_Row_CoL_Bus_Util = 0.049429 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.001892 
queue_avg = 1.859486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 173671 -   mf: uid=699398, sid4294967295:w4294967295, part=2, addr=0xc006f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173571), 
Ready @ 173680 -   mf: uid=699400, sid4294967295:w4294967295, part=2, addr=0xc00cf880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173580), 
Ready @ 173687 -   mf: uid=699404, sid4294967295:w4294967295, part=2, addr=0xc00e7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173587), 
Ready @ 173692 -   mf: uid=699405, sid4294967295:w4294967295, part=2, addr=0xc000f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173592), 
Ready @ 173697 -   mf: uid=699407, sid4294967295:w4294967295, part=2, addr=0xc00ff880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173597), 
Ready @ 173702 -   mf: uid=699408, sid4294967295:w4294967295, part=2, addr=0xc0087880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173602), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160433 n_nop=150726 n_act=831 n_pre=815 n_ref_event=0 n_req=7812 n_rd=6512 n_rd_L2_A=0 n_write=0 n_wr_bk=1581 bw_util=0.1009
n_activity=36926 dram_eff=0.4383
bk0: 484a 157341i bk1: 624a 154766i bk2: 428a 157321i bk3: 534a 156028i bk4: 384a 157415i bk5: 508a 155686i bk6: 384a 157760i bk7: 478a 156015i bk8: 382a 157673i bk9: 466a 156025i bk10: 302a 158689i bk11: 344a 157247i bk12: 256a 158618i bk13: 350a 156982i bk14: 256a 158841i bk15: 332a 157488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895417
Row_Buffer_Locality_read = 0.943028
Row_Buffer_Locality_write = 0.656923
Bank_Level_Parallism = 1.933826
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.168420
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.100889 
total_CMD = 160433 
util_bw = 16186 
Wasted_Col = 10975 
Wasted_Row = 4355 
Idle = 128917 

BW Util Bottlenecks: 
RCDc_limit = 3519 
RCDWRc_limit = 1933 
WTRc_limit = 1317 
RTWc_limit = 5238 
CCDLc_limit = 5723 
rwq = 0 
CCDLc_limit_alone = 4881 
WTRc_limit_alone = 1222 
RTWc_limit_alone = 4491 

Commands details: 
total_CMD = 160433 
n_nop = 150726 
Read = 6512 
Write = 0 
L2_Alloc = 0 
L2_WB = 1581 
n_act = 831 
n_pre = 815 
n_ref = 0 
n_req = 7812 
total_req = 8093 

Dual Bus Interface Util: 
issued_total_row = 1646 
issued_total_col = 8093 
Row_Bus_Util =  0.010260 
CoL_Bus_Util = 0.050445 
Either_Row_CoL_Bus_Util = 0.060505 
Issued_on_Two_Bus_Simul_Util = 0.000199 
issued_two_Eff = 0.003297 
queue_avg = 1.767330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76733
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160433 n_nop=152462 n_act=514 n_pre=498 n_ref_event=4567177155082382276 n_req=6768 n_rd=5666 n_rd_L2_A=0 n_write=0 n_wr_bk=1302 bw_util=0.08686
n_activity=28318 dram_eff=0.4921
bk0: 488a 157555i bk1: 488a 157648i bk2: 432a 157144i bk3: 424a 157736i bk4: 372a 157296i bk5: 376a 157460i bk6: 374a 157814i bk7: 372a 157749i bk8: 368a 157830i bk9: 384a 158011i bk10: 288a 158650i bk11: 296a 158746i bk12: 248a 158399i bk13: 246a 158214i bk14: 254a 159001i bk15: 256a 159042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926271
Row_Buffer_Locality_read = 0.961348
Row_Buffer_Locality_write = 0.745916
Bank_Level_Parallism = 1.843481
Bank_Level_Parallism_Col = 3.176706
Bank_Level_Parallism_Ready = 1.136170
write_to_read_ratio_blp_rw_average = 0.321352
GrpLevelPara = 1.599084 

BW Util details:
bwutil = 0.086865 
total_CMD = 160433 
util_bw = 13936 
Wasted_Col = 7562 
Wasted_Row = 3199 
Idle = 135736 

BW Util Bottlenecks: 
RCDc_limit = 1964 
RCDWRc_limit = 1129 
WTRc_limit = 870 
RTWc_limit = 3550 
CCDLc_limit = 4117 
rwq = 0 
CCDLc_limit_alone = 3666 
WTRc_limit_alone = 821 
RTWc_limit_alone = 3148 

Commands details: 
total_CMD = 160433 
n_nop = 152462 
Read = 5666 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302 
n_act = 514 
n_pre = 498 
n_ref = 4567177155082382276 
n_req = 6768 
total_req = 6968 

Dual Bus Interface Util: 
issued_total_row = 1012 
issued_total_col = 6968 
Row_Bus_Util =  0.006308 
CoL_Bus_Util = 0.043432 
Either_Row_CoL_Bus_Util = 0.049684 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001129 
queue_avg = 1.742696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7427
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 173654 -   mf: uid=699396, sid4294967295:w4294967295, part=4, addr=0xc0047880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173554), 
Ready @ 173670 -   mf: uid=699397, sid4294967295:w4294967295, part=4, addr=0xc0077880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173570), 
Ready @ 173675 -   mf: uid=699399, sid4294967295:w4294967295, part=4, addr=0xc00ef880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173575), 
Ready @ 173680 -   mf: uid=699401, sid4294967295:w4294967295, part=4, addr=0xc002f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173580), 
Ready @ 173683 -   mf: uid=699403, sid4294967295:w4294967295, part=4, addr=0xc00a7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (173583), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160433 n_nop=150796 n_act=821 n_pre=805 n_ref_event=0 n_req=7768 n_rd=6474 n_rd_L2_A=0 n_write=0 n_wr_bk=1572 bw_util=0.1003
n_activity=37239 dram_eff=0.4321
bk0: 622a 155085i bk1: 480a 157498i bk2: 540a 156048i bk3: 422a 157283i bk4: 508a 155562i bk5: 384a 157574i bk6: 466a 156113i bk7: 384a 157794i bk8: 466a 156016i bk9: 380a 157528i bk10: 342a 157530i bk11: 292a 158908i bk12: 348a 157412i bk13: 256a 158580i bk14: 328a 157328i bk15: 256a 158727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896241
Row_Buffer_Locality_read = 0.942539
Row_Buffer_Locality_write = 0.664606
Bank_Level_Parallism = 1.891419
Bank_Level_Parallism_Col = 1.719718
Bank_Level_Parallism_Ready = 1.123892
write_to_read_ratio_blp_rw_average = 0.340368
GrpLevelPara = 1.518722 

BW Util details:
bwutil = 0.100304 
total_CMD = 160433 
util_bw = 16092 
Wasted_Col = 10830 
Wasted_Row = 4676 
Idle = 128835 

BW Util Bottlenecks: 
RCDc_limit = 3577 
RCDWRc_limit = 1936 
WTRc_limit = 1447 
RTWc_limit = 4747 
CCDLc_limit = 5346 
rwq = 0 
CCDLc_limit_alone = 4489 
WTRc_limit_alone = 1331 
RTWc_limit_alone = 4006 

Commands details: 
total_CMD = 160433 
n_nop = 150796 
Read = 6474 
Write = 0 
L2_Alloc = 0 
L2_WB = 1572 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 7768 
total_req = 8046 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 8046 
Row_Bus_Util =  0.010135 
CoL_Bus_Util = 0.050152 
Either_Row_CoL_Bus_Util = 0.060069 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.003632 
queue_avg = 1.753075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=160433 n_nop=152575 n_act=473 n_pre=457 n_ref_event=0 n_req=6739 n_rd=5642 n_rd_L2_A=0 n_write=0 n_wr_bk=1295 bw_util=0.08648
n_activity=27913 dram_eff=0.497
bk0: 488a 157312i bk1: 480a 157797i bk2: 424a 157533i bk3: 424a 157233i bk4: 376a 157266i bk5: 374a 157012i bk6: 370a 157667i bk7: 374a 157646i bk8: 384a 157847i bk9: 368a 157140i bk10: 296a 158637i bk11: 280a 158527i bk12: 244a 158014i bk13: 250a 158304i bk14: 256a 158724i bk15: 254a 159001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932037
Row_Buffer_Locality_read = 0.964906
Row_Buffer_Locality_write = 0.762990
Bank_Level_Parallism = 1.970614
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.149228
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086478 
total_CMD = 160433 
util_bw = 13874 
Wasted_Col = 7934 
Wasted_Row = 2646 
Idle = 135979 

BW Util Bottlenecks: 
RCDc_limit = 1828 
RCDWRc_limit = 1035 
WTRc_limit = 979 
RTWc_limit = 5063 
CCDLc_limit = 4371 
rwq = 0 
CCDLc_limit_alone = 3890 
WTRc_limit_alone = 936 
RTWc_limit_alone = 4625 

Commands details: 
total_CMD = 160433 
n_nop = 152575 
Read = 5642 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295 
n_act = 473 
n_pre = 457 
n_ref = 0 
n_req = 6739 
total_req = 6937 

Dual Bus Interface Util: 
issued_total_row = 930 
issued_total_col = 6937 
Row_Bus_Util =  0.005797 
CoL_Bus_Util = 0.043239 
Either_Row_CoL_Bus_Util = 0.048980 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001145 
queue_avg = 1.834741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24692, Miss = 4914, Miss_rate = 0.199, Pending_hits = 1964, Reservation_fails = 2161
L2_cache_bank[1]: Access = 13596, Miss = 3572, Miss_rate = 0.263, Pending_hits = 1455, Reservation_fails = 1589
L2_cache_bank[2]: Access = 13740, Miss = 3590, Miss_rate = 0.261, Pending_hits = 1634, Reservation_fails = 1007
L2_cache_bank[3]: Access = 13932, Miss = 3572, Miss_rate = 0.256, Pending_hits = 1602, Reservation_fails = 1950
L2_cache_bank[4]: Access = 13392, Miss = 3590, Miss_rate = 0.268, Pending_hits = 1447, Reservation_fails = 997
L2_cache_bank[5]: Access = 24470, Miss = 4874, Miss_rate = 0.199, Pending_hits = 2019, Reservation_fails = 2472
L2_cache_bank[6]: Access = 13764, Miss = 3590, Miss_rate = 0.261, Pending_hits = 1501, Reservation_fails = 996
L2_cache_bank[7]: Access = 13404, Miss = 3574, Miss_rate = 0.267, Pending_hits = 1673, Reservation_fails = 1515
L2_cache_bank[8]: Access = 24550, Miss = 4862, Miss_rate = 0.198, Pending_hits = 1846, Reservation_fails = 2126
L2_cache_bank[9]: Access = 13032, Miss = 3570, Miss_rate = 0.274, Pending_hits = 1430, Reservation_fails = 1420
L2_cache_bank[10]: Access = 13788, Miss = 3572, Miss_rate = 0.259, Pending_hits = 1676, Reservation_fails = 1141
L2_cache_bank[11]: Access = 13312, Miss = 3566, Miss_rate = 0.268, Pending_hits = 1532, Reservation_fails = 1128
L2_total_cache_accesses = 195672
L2_total_cache_misses = 46846
L2_total_cache_miss_rate = 0.2394
L2_total_cache_pending_hits = 19779
L2_total_cache_reservation_fails = 18502
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16230
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3684
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 968
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9337
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 315
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 968
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146436
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32672
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 203
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2834
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9337
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=195672
icnt_total_pkts_simt_to_mem=74871
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.95067
	minimum = 5
	maximum = 72
Network latency average = 5.92846
	minimum = 5
	maximum = 71
Slowest packet = 252587
Flit latency average = 6.52978
	minimum = 5
	maximum = 70
Slowest flit = 269825
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0135354
	minimum = 0.00546871 (at node 1)
	maximum = 0.0468461 (at node 15)
Accepted packet rate average = 0.0135354
	minimum = 0.004345 (at node 17)
	maximum = 0.0188783 (at node 0)
Injected flit rate average = 0.0143955
	minimum = 0.00701693 (at node 1)
	maximum = 0.0468461 (at node 15)
Accepted flit rate average= 0.0143955
	minimum = 0.00534385 (at node 17)
	maximum = 0.0188783 (at node 0)
Injected packet length average = 1.06355
Accepted packet length average = 1.06355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6391 (5 samples)
	minimum = 5 (5 samples)
	maximum = 225.6 (5 samples)
Network latency average = 13.017 (5 samples)
	minimum = 5 (5 samples)
	maximum = 222.6 (5 samples)
Flit latency average = 12.7442 (5 samples)
	minimum = 5 (5 samples)
	maximum = 222 (5 samples)
Fragmentation average = 0.00126059 (5 samples)
	minimum = 0 (5 samples)
	maximum = 41 (5 samples)
Injected packet rate average = 0.0503192 (5 samples)
	minimum = 0.0199657 (5 samples)
	maximum = 0.13301 (5 samples)
Accepted packet rate average = 0.0503192 (5 samples)
	minimum = 0.0212363 (5 samples)
	maximum = 0.0740091 (5 samples)
Injected flit rate average = 0.0537565 (5 samples)
	minimum = 0.0261223 (5 samples)
	maximum = 0.133206 (5 samples)
Accepted flit rate average = 0.0537565 (5 samples)
	minimum = 0.0287664 (5 samples)
	maximum = 0.0740091 (5 samples)
Injected packet size average = 1.06831 (5 samples)
Accepted packet size average = 1.06831 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 20 sec (260 sec)
gpgpu_simulation_rate = 92768 (inst/sec)
gpgpu_simulation_rate = 667 (cycle/sec)
gpgpu_silicon_slowdown = 1499250x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (30,30,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
kernel_stream_id = 103521665286736
gpu_sim_cycle = 34737
gpu_sim_insn = 21427200
gpu_ipc =     616.8408
gpu_tot_sim_cycle = 208368
gpu_tot_sim_insn = 45546928
gpu_tot_ipc =     218.5889
gpu_tot_issued_cta = 1924
gpu_occupancy = 78.6739% 
gpu_tot_occupancy = 39.4260% 
max_total_param_size = 0
gpu_stall_dramfull = 17620
gpu_stall_icnt2sh    = 50102
partiton_level_parallism =       1.3625
partiton_level_parallism_total  =       0.5034
partiton_level_parallism_util =       1.8930
partiton_level_parallism_util_total  =       1.8177
L2_BW  =     147.8649 GB/Sec
L2_BW_total  =      54.7008 GB/Sec
gpu_total_sim_rate=101440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 740290
	L1I_total_cache_misses = 8676
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6498
L1D_cache:
	L1D_cache_core[0]: Access = 8411, Miss = 4791, Miss_rate = 0.570, Pending_hits = 588, Reservation_fails = 1164
	L1D_cache_core[1]: Access = 8426, Miss = 4822, Miss_rate = 0.572, Pending_hits = 500, Reservation_fails = 1927
	L1D_cache_core[2]: Access = 8508, Miss = 4853, Miss_rate = 0.570, Pending_hits = 538, Reservation_fails = 1629
	L1D_cache_core[3]: Access = 8316, Miss = 4962, Miss_rate = 0.597, Pending_hits = 519, Reservation_fails = 2223
	L1D_cache_core[4]: Access = 8188, Miss = 4802, Miss_rate = 0.586, Pending_hits = 604, Reservation_fails = 3070
	L1D_cache_core[5]: Access = 8188, Miss = 4679, Miss_rate = 0.571, Pending_hits = 557, Reservation_fails = 1138
	L1D_cache_core[6]: Access = 8188, Miss = 4869, Miss_rate = 0.595, Pending_hits = 581, Reservation_fails = 2593
	L1D_cache_core[7]: Access = 8188, Miss = 4661, Miss_rate = 0.569, Pending_hits = 772, Reservation_fails = 1695
	L1D_cache_core[8]: Access = 8188, Miss = 4797, Miss_rate = 0.586, Pending_hits = 503, Reservation_fails = 2984
	L1D_cache_core[9]: Access = 8252, Miss = 4949, Miss_rate = 0.600, Pending_hits = 548, Reservation_fails = 2197
	L1D_cache_core[10]: Access = 8124, Miss = 4820, Miss_rate = 0.593, Pending_hits = 520, Reservation_fails = 3334
	L1D_cache_core[11]: Access = 8380, Miss = 5050, Miss_rate = 0.603, Pending_hits = 487, Reservation_fails = 2020
	L1D_cache_core[12]: Access = 8252, Miss = 4853, Miss_rate = 0.588, Pending_hits = 733, Reservation_fails = 2294
	L1D_cache_core[13]: Access = 8252, Miss = 4736, Miss_rate = 0.574, Pending_hits = 505, Reservation_fails = 1753
	L1D_cache_core[14]: Access = 8124, Miss = 4925, Miss_rate = 0.606, Pending_hits = 453, Reservation_fails = 2515
	L1D_total_cache_accesses = 123985
	L1D_total_cache_misses = 72569
	L1D_total_cache_miss_rate = 0.5853
	L1D_total_cache_pending_hits = 8408
	L1D_total_cache_reservation_fails = 32536
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 45225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3886
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21600
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 336405
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1995
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3268
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1920
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43200
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 338400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16448
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 117
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3268
ctas_completed 1924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7779, 4830, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 46849536
gpgpu_n_tot_w_icount = 1464048
gpgpu_n_stall_shd_mem = 77201
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70678
gpgpu_n_mem_write_global = 31697
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476608
gpgpu_n_store_insn = 507152
gpgpu_n_shmem_insn = 16595984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441152
gpgpu_n_shmem_bkconflict = 14672
gpgpu_n_l1cache_bkconflict = 2977
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:283381	W0_Idle:1264697	W0_Scoreboard:1493568	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:735576	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 565424 {8:70678,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2282184 {72:31697,}
traffic_breakdown_coretomem[INST_ACC_R] = 20096 {8:2512,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11308480 {40:282712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507152 {8:63394,}
traffic_breakdown_memtocore[INST_ACC_R] = 401920 {40:10048,}
maxmflatency = 1289 
max_icnt2mem_latency = 1035 
maxmrqlatency = 856 
max_icnt2sh_latency = 220 
averagemflatency = 261 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 53 
avg_icnt2sh_latency = 55 
mrq_lat_table:13557 	4480 	5444 	6170 	12954 	16172 	15466 	8283 	1313 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	193520 	137058 	14918 	640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2326 	157 	42 	94463 	4085 	3095 	662 	67 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	41773 	59256 	54865 	62622 	93085 	34535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	152 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        96       139       108       128       114       135       101       128        68       139       106       128 
dram[1]:        88        88       128       128       139       134       128       130       139       133       128       116       139       135       128       128 
dram[2]:        88        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:        88        60       128       128       127       138       128       128       137       138       118       128       133       138       128       128 
dram[4]:        80        56       100       128       100       138       114       128       112       136        93       128        68       138       108       128 
dram[5]:        88        80       128       130       137       131       128       130       131       142       128       120       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     15633     22353     15916     23137     18305     34416     19441     23612     21774     34739     22675     16299     25070     20797     28898 
dram[1]:     12459     16454     15862     15942     18120     18458     18955     19438     21682     21743     22545     22918     25024     25111     28285     26127 
dram[2]:     13135     16998     15909     21934     18304     34366     19440     34437     21768     34423     22677     34766     25064     11347     28242     20459 
dram[3]:     13859     14231     15951     15861     18317     18129     19374     18958     21710     21674     22916     22543     25109     25028     26126     28307 
dram[4]:     11237     12621     22006     15919     34397     18307     34379     19458     34441     21767     34776     22725     11147     25063     20395     28279 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23005     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  8.038462 12.324325 10.410000 12.175000  8.527132 11.738095  9.598131 12.717949  9.811320 13.146667 10.364865 13.600000  8.409638 12.264151 10.569231 13.531915 
dram[1]: 12.830986 11.896104 14.818182 12.487180 14.969697 12.921053 14.028986 14.411765 15.500000 12.960000 14.566038 14.734694 14.651163 13.142858 15.162790 15.023255 
dram[2]: 11.779221  7.415493 13.661972 10.752578 12.375000  9.362069 12.717949  9.261261 12.692307  9.168141 14.000000  9.525641 13.265306  9.657535 14.200000  9.591549 
dram[3]: 11.134147 11.683544 13.342465 14.441176 12.250000 14.686567 15.107693 13.661972 12.278481 14.171429 15.224490 14.423077 12.588235 14.133333 15.804878 15.116279 
dram[4]:  7.798508 11.857142  9.504587 12.842105  9.151260 12.666667  9.990196 12.717949  9.811320 12.831169 10.027397 13.321428  9.293333 14.488889 10.793651 14.200000 
dram[5]: 12.985714 14.677420 15.806452 13.189189 14.470589 11.552941 17.321428 14.441176 12.717949 12.278481 17.090910 13.660378 16.256411 15.658537 15.162790 17.405405 
average row locality = 83976/6951 = 12.081140
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       226       225       266       273       280       288       268       288       274       288       189       200       167       175       167       173 
dram[1]:       224       225       270       273       288       288       288       288       288       288       208       200       175       175       178       175 
dram[2]:       224       231       270       269       288       279       288       264       288       274       208       185       175       169       175       164 
dram[3]:       224       229       270       273       288       288       288       288       288       288       208       200       175       178       178       175 
dram[4]:       229       229       265       273       279       288       264       288       274       288       182       200       166       178       165       174 
dram[5]:       224       228       273       273       288       288       288       288       288       288       202       200       179       174       177       173 
total dram writes = 22740
bank skew: 288/164 = 1.76
chip skew: 3838/3742 = 1.03
average mf latency per bank:
dram[0]:      13637      6872      7994      3452      6725      2219      7053      1812      6378      1839      7543      1878      7488      2046      7322      1927
dram[1]:       7204      7220      3855      3532      2576      2227      1974      2008      1956      1781      1990      1931      2064      1967      1889      1857
dram[2]:       7059     11761      3699      7335      2454      6433      1825      6629      1843      5261      1863      6353      2013      5787      1883      6212
dram[3]:       7533      7106      3750      3691      2251      2524      1962      1991      1742      1873      1896      2074      2044      1925      1925      1939
dram[4]:      13422      6615      8005      3517      6699      2172      6913      1865      6022      1823      6946      1844      7120      1918      7762      1874
dram[5]:       7246      7114      3611      3540      2578      2147      1930      1978      1809      1742      2061      1946      1943      2056      1869      1984
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1040       921       797       546       668       507       675       470       820       569
dram[1]:        637       525       711       907      1189      1120      1117      1187       571       534       460       529       456       447       480       454
dram[2]:        566       785       703      1041      1289      1071       904       966       502       687       499       653       522       643       612       611
dram[3]:        558       513       949       845      1052      1139      1136      1139       500       548       535       507       509       454       542       463
dram[4]:        786       514      1028       829      1072      1185      1077       935       784       503       740       466       759       500       730       613
dram[5]:        649       528       778       813      1149       958      1096      1048       520       528       519       526       445       518       428       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 208418 -   mf: uid=1292937, sid4294967295:w4294967295, part=0, addr=0xc00b4600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (208318), 
Ready @ 208452 -   mf: uid=1292939, sid4294967295:w4294967295, part=0, addr=0xc00b7600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (208352), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192530 n_nop=174800 n_act=1351 n_pre=1335 n_ref_event=0 n_req=14289 n_rd=11366 n_rd_L2_A=0 n_write=0 n_wr_bk=3747 bw_util=0.157
n_activity=62066 dram_eff=0.487
bk0: 868a 183674i bk1: 734a 186249i bk2: 836a 185106i bk3: 760a 185388i bk4: 882a 182950i bk5: 762a 184522i bk6: 818a 183984i bk7: 768a 184915i bk8: 830a 183871i bk9: 762a 185207i bk10: 618a 185559i bk11: 590a 186754i bk12: 568a 186234i bk13: 512a 187297i bk14: 558a 187258i bk15: 500a 188135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906222
Row_Buffer_Locality_read = 0.950202
Row_Buffer_Locality_write = 0.735204
Bank_Level_Parallism = 2.342716
Bank_Level_Parallism_Col = 2.189274
Bank_Level_Parallism_Ready = 1.222696
write_to_read_ratio_blp_rw_average = 0.432874
GrpLevelPara = 1.714572 

BW Util details:
bwutil = 0.156994 
total_CMD = 192530 
util_bw = 30226 
Wasted_Col = 17949 
Wasted_Row = 6426 
Idle = 137929 

BW Util Bottlenecks: 
RCDc_limit = 4863 
RCDWRc_limit = 3114 
WTRc_limit = 3338 
RTWc_limit = 12256 
CCDLc_limit = 10747 
rwq = 0 
CCDLc_limit_alone = 8048 
WTRc_limit_alone = 3053 
RTWc_limit_alone = 9842 

Commands details: 
total_CMD = 192530 
n_nop = 174800 
Read = 11366 
Write = 0 
L2_Alloc = 0 
L2_WB = 3747 
n_act = 1351 
n_pre = 1335 
n_ref = 0 
n_req = 14289 
total_req = 15113 

Dual Bus Interface Util: 
issued_total_row = 2686 
issued_total_col = 15113 
Row_Bus_Util =  0.013951 
CoL_Bus_Util = 0.078497 
Either_Row_CoL_Bus_Util = 0.092090 
Issued_on_Two_Bus_Simul_Util = 0.000358 
issued_two_Eff = 0.003892 
queue_avg = 3.306877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30688
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192530 n_nop=176033 n_act=1004 n_pre=988 n_ref_event=0 n_req=13727 n_rd=10726 n_rd_L2_A=0 n_write=0 n_wr_bk=3831 bw_util=0.1512
n_activity=53626 dram_eff=0.5429
bk0: 734a 185575i bk1: 738a 185223i bk2: 766a 185556i bk3: 760a 184377i bk4: 764a 184399i bk5: 758a 184261i bk6: 744a 185268i bk7: 756a 185525i bk8: 768a 185504i bk9: 748a 184612i bk10: 608a 186055i bk11: 564a 185774i bk12: 492a 187135i bk13: 506a 187281i bk14: 512a 187772i bk15: 508a 188120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927879
Row_Buffer_Locality_read = 0.963919
Row_Buffer_Locality_write = 0.799067
Bank_Level_Parallism = 2.525655
Bank_Level_Parallism_Col = 2.415265
Bank_Level_Parallism_Ready = 1.244817
write_to_read_ratio_blp_rw_average = 0.458538
GrpLevelPara = 1.857951 

BW Util details:
bwutil = 0.151218 
total_CMD = 192530 
util_bw = 29114 
Wasted_Col = 14249 
Wasted_Row = 4942 
Idle = 144225 

BW Util Bottlenecks: 
RCDc_limit = 3188 
RCDWRc_limit = 2098 
WTRc_limit = 2651 
RTWc_limit = 11988 
CCDLc_limit = 9436 
rwq = 0 
CCDLc_limit_alone = 7092 
WTRc_limit_alone = 2400 
RTWc_limit_alone = 9895 

Commands details: 
total_CMD = 192530 
n_nop = 176033 
Read = 10726 
Write = 0 
L2_Alloc = 0 
L2_WB = 3831 
n_act = 1004 
n_pre = 988 
n_ref = 0 
n_req = 13727 
total_req = 14557 

Dual Bus Interface Util: 
issued_total_row = 1992 
issued_total_col = 14557 
Row_Bus_Util =  0.010346 
CoL_Bus_Util = 0.075609 
Either_Row_CoL_Bus_Util = 0.085685 
Issued_on_Two_Bus_Simul_Util = 0.000270 
issued_two_Eff = 0.003152 
queue_avg = 3.947385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.94738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 208417 -   mf: uid=1292936, sid4294967295:w4294967295, part=2, addr=0xc00b4e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (208317), 
Ready @ 208450 -   mf: uid=1292938, sid4294967295:w4294967295, part=2, addr=0xc00b7e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (208350), 
Ready @ 208459 -   mf: uid=1292941, sid4294967295:w4294967295, part=2, addr=0xc00b6600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (208359), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192530 n_nop=174806 n_act=1348 n_pre=1332 n_ref_event=0 n_req=14283 n_rd=11358 n_rd_L2_A=0 n_write=0 n_wr_bk=3751 bw_util=0.157
n_activity=61850 dram_eff=0.4886
bk0: 730a 186161i bk1: 872a 183482i bk2: 758a 185811i bk3: 836a 184704i bk4: 766a 184325i bk5: 868a 183810i bk6: 768a 185285i bk7: 822a 183925i bk8: 766a 185196i bk9: 826a 184076i bk10: 606a 186702i bk11: 598a 185520i bk12: 512a 187661i bk13: 574a 186560i bk14: 502a 188236i bk15: 554a 187470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906602
Row_Buffer_Locality_read = 0.950960
Row_Buffer_Locality_write = 0.734359
Bank_Level_Parallism = 2.313435
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.239390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.156952 
total_CMD = 192530 
util_bw = 30218 
Wasted_Col = 18085 
Wasted_Row = 6205 
Idle = 138022 

BW Util Bottlenecks: 
RCDc_limit = 4894 
RCDWRc_limit = 3043 
WTRc_limit = 2943 
RTWc_limit = 12265 
CCDLc_limit = 10451 
rwq = 0 
CCDLc_limit_alone = 8095 
WTRc_limit_alone = 2708 
RTWc_limit_alone = 10144 

Commands details: 
total_CMD = 192530 
n_nop = 174806 
Read = 11358 
Write = 0 
L2_Alloc = 0 
L2_WB = 3751 
n_act = 1348 
n_pre = 1332 
n_ref = 0 
n_req = 14283 
total_req = 15109 

Dual Bus Interface Util: 
issued_total_row = 2680 
issued_total_col = 15109 
Row_Bus_Util =  0.013920 
CoL_Bus_Util = 0.078476 
Either_Row_CoL_Bus_Util = 0.092058 
Issued_on_Two_Bus_Simul_Util = 0.000338 
issued_two_Eff = 0.003667 
queue_avg = 3.182553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18255
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192530 n_nop=175947 n_act=1030 n_pre=1014 n_ref_event=4567177155082382276 n_req=13742 n_rd=10736 n_rd_L2_A=0 n_write=0 n_wr_bk=3838 bw_util=0.1514
n_activity=54041 dram_eff=0.5394
bk0: 736a 184928i bk1: 742a 185580i bk2: 762a 184576i bk3: 768a 186005i bk4: 756a 183600i bk5: 760a 184792i bk6: 758a 185769i bk7: 746a 185517i bk8: 746a 185046i bk9: 768a 185525i bk10: 582a 186008i bk11: 592a 186241i bk12: 504a 187511i bk13: 496a 187461i bk14: 508a 187953i bk15: 512a 187941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926139
Row_Buffer_Locality_read = 0.963115
Row_Buffer_Locality_write = 0.794079
Bank_Level_Parallism = 2.463758
Bank_Level_Parallism_Col = 3.066582
Bank_Level_Parallism_Ready = 1.239736
write_to_read_ratio_blp_rw_average = 0.445579
GrpLevelPara = 1.807074 

BW Util details:
bwutil = 0.151395 
total_CMD = 192530 
util_bw = 29148 
Wasted_Col = 14408 
Wasted_Row = 5151 
Idle = 143823 

BW Util Bottlenecks: 
RCDc_limit = 3205 
RCDWRc_limit = 2152 
WTRc_limit = 2661 
RTWc_limit = 11402 
CCDLc_limit = 9277 
rwq = 0 
CCDLc_limit_alone = 6923 
WTRc_limit_alone = 2433 
RTWc_limit_alone = 9276 

Commands details: 
total_CMD = 192530 
n_nop = 175947 
Read = 10736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3838 
n_act = 1030 
n_pre = 1014 
n_ref = 4567177155082382276 
n_req = 13742 
total_req = 14574 

Dual Bus Interface Util: 
issued_total_row = 2044 
issued_total_col = 14574 
Row_Bus_Util =  0.010617 
CoL_Bus_Util = 0.075697 
Either_Row_CoL_Bus_Util = 0.086132 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.002111 
queue_avg = 3.691783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 208457 -   mf: uid=1292940, sid4294967295:w4294967295, part=4, addr=0xc00b6e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (208357), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192530 n_nop=174910 n_act=1328 n_pre=1312 n_ref_event=0 n_req=14232 n_rd=11312 n_rd_L2_A=0 n_write=0 n_wr_bk=3742 bw_util=0.1564
n_activity=62048 dram_eff=0.4852
bk0: 866a 183706i bk1: 732a 185855i bk2: 832a 184920i bk3: 762a 186028i bk4: 872a 183066i bk5: 764a 184620i bk6: 812a 184042i bk7: 768a 184674i bk8: 830a 184435i bk9: 764a 185304i bk10: 588a 186325i bk11: 588a 186738i bk12: 568a 186909i bk13: 512a 188007i bk14: 552a 187462i bk15: 502a 187959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907743
Row_Buffer_Locality_read = 0.951114
Row_Buffer_Locality_write = 0.739726
Bank_Level_Parallism = 2.290414
Bank_Level_Parallism_Col = 2.139505
Bank_Level_Parallism_Ready = 1.209526
write_to_read_ratio_blp_rw_average = 0.425329
GrpLevelPara = 1.701608 

BW Util details:
bwutil = 0.156381 
total_CMD = 192530 
util_bw = 30108 
Wasted_Col = 17933 
Wasted_Row = 6466 
Idle = 138023 

BW Util Bottlenecks: 
RCDc_limit = 4986 
RCDWRc_limit = 3023 
WTRc_limit = 3286 
RTWc_limit = 11719 
CCDLc_limit = 10042 
rwq = 0 
CCDLc_limit_alone = 7560 
WTRc_limit_alone = 2986 
RTWc_limit_alone = 9537 

Commands details: 
total_CMD = 192530 
n_nop = 174910 
Read = 11312 
Write = 0 
L2_Alloc = 0 
L2_WB = 3742 
n_act = 1328 
n_pre = 1312 
n_ref = 0 
n_req = 14232 
total_req = 15054 

Dual Bus Interface Util: 
issued_total_row = 2640 
issued_total_col = 15054 
Row_Bus_Util =  0.013712 
CoL_Bus_Util = 0.078190 
Either_Row_CoL_Bus_Util = 0.091518 
Issued_on_Two_Bus_Simul_Util = 0.000384 
issued_two_Eff = 0.004200 
queue_avg = 3.173843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192530 n_nop=176099 n_act=974 n_pre=958 n_ref_event=0 n_req=13703 n_rd=10702 n_rd_L2_A=0 n_write=0 n_wr_bk=3831 bw_util=0.151
n_activity=53451 dram_eff=0.5438
bk0: 732a 185010i bk1: 730a 185763i bk2: 766a 185507i bk3: 762a 184954i bk4: 760a 184284i bk5: 758a 183919i bk6: 746a 185225i bk7: 758a 185311i bk8: 768a 184827i bk9: 746a 184366i bk10: 592a 185993i bk11: 566a 186514i bk12: 492a 187454i bk13: 506a 187492i bk14: 512a 187015i bk15: 508a 188284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930015
Row_Buffer_Locality_read = 0.965334
Row_Buffer_Locality_write = 0.804065
Bank_Level_Parallism = 2.538002
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.242856
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.150969 
total_CMD = 192530 
util_bw = 29066 
Wasted_Col = 14841 
Wasted_Row = 4360 
Idle = 144263 

BW Util Bottlenecks: 
RCDc_limit = 3112 
RCDWRc_limit = 2028 
WTRc_limit = 3143 
RTWc_limit = 13086 
CCDLc_limit = 9130 
rwq = 0 
CCDLc_limit_alone = 7029 
WTRc_limit_alone = 2888 
RTWc_limit_alone = 11240 

Commands details: 
total_CMD = 192530 
n_nop = 176099 
Read = 10702 
Write = 0 
L2_Alloc = 0 
L2_WB = 3831 
n_act = 974 
n_pre = 958 
n_ref = 0 
n_req = 13703 
total_req = 14533 

Dual Bus Interface Util: 
issued_total_row = 1932 
issued_total_col = 14533 
Row_Bus_Util =  0.010035 
CoL_Bus_Util = 0.075484 
Either_Row_CoL_Bus_Util = 0.085343 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.002069 
queue_avg = 3.802950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80295

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43404, Miss = 7860, Miss_rate = 0.181, Pending_hits = 3483, Reservation_fails = 2483
L2_cache_bank[1]: Access = 24840, Miss = 6772, Miss_rate = 0.273, Pending_hits = 2587, Reservation_fails = 1621
L2_cache_bank[2]: Access = 25440, Miss = 6790, Miss_rate = 0.267, Pending_hits = 2974, Reservation_fails = 1041
L2_cache_bank[3]: Access = 25404, Miss = 6772, Miss_rate = 0.267, Pending_hits = 2870, Reservation_fails = 1987
L2_cache_bank[4]: Access = 25044, Miss = 6790, Miss_rate = 0.271, Pending_hits = 2605, Reservation_fails = 1032
L2_cache_bank[5]: Access = 43190, Miss = 7828, Miss_rate = 0.181, Pending_hits = 3616, Reservation_fails = 3257
L2_cache_bank[6]: Access = 25628, Miss = 6790, Miss_rate = 0.265, Pending_hits = 2627, Reservation_fails = 1032
L2_cache_bank[7]: Access = 25248, Miss = 6782, Miss_rate = 0.269, Pending_hits = 3022, Reservation_fails = 1714
L2_cache_bank[8]: Access = 42958, Miss = 7802, Miss_rate = 0.182, Pending_hits = 3394, Reservation_fails = 2834
L2_cache_bank[9]: Access = 24696, Miss = 6774, Miss_rate = 0.274, Pending_hits = 2646, Reservation_fails = 1543
L2_cache_bank[10]: Access = 25152, Miss = 6772, Miss_rate = 0.269, Pending_hits = 3032, Reservation_fails = 1174
L2_cache_bank[11]: Access = 25180, Miss = 6766, Miss_rate = 0.269, Pending_hits = 2760, Reservation_fails = 1163
L2_total_cache_accesses = 356184
L2_total_cache_misses = 84498
L2_total_cache_miss_rate = 0.2372
L2_total_cache_pending_hits = 35616
L2_total_cache_reservation_fails = 20881
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15109
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 222
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 525
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 58
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 334
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1520
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 525
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=356184
icnt_total_pkts_simt_to_mem=136599
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.0868
	minimum = 5
	maximum = 272
Network latency average = 40.5826
	minimum = 5
	maximum = 272
Slowest packet = 291419
Flit latency average = 38.251
	minimum = 5
	maximum = 272
Slowest flit = 311036
Fragmentation average = 0.000259815
	minimum = 0
	maximum = 34
Injected packet rate average = 0.221602
	minimum = 0.0831102 (at node 7)
	maximum = 0.538907 (at node 20)
Accepted packet rate average = 0.221602
	minimum = 0.0993465 (at node 16)
	maximum = 0.325992 (at node 11)
Injected flit rate average = 0.236955
	minimum = 0.110286 (at node 7)
	maximum = 0.538907 (at node 20)
Accepted flit rate average= 0.236955
	minimum = 0.136195 (at node 16)
	maximum = 0.325992 (at node 11)
Injected packet length average = 1.06928
Accepted packet length average = 1.06928
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5471 (6 samples)
	minimum = 5 (6 samples)
	maximum = 233.333 (6 samples)
Network latency average = 17.6113 (6 samples)
	minimum = 5 (6 samples)
	maximum = 230.833 (6 samples)
Flit latency average = 16.9953 (6 samples)
	minimum = 5 (6 samples)
	maximum = 230.333 (6 samples)
Fragmentation average = 0.00109379 (6 samples)
	minimum = 0 (6 samples)
	maximum = 39.8333 (6 samples)
Injected packet rate average = 0.0788663 (6 samples)
	minimum = 0.0304898 (6 samples)
	maximum = 0.20066 (6 samples)
Accepted packet rate average = 0.0788663 (6 samples)
	minimum = 0.0342546 (6 samples)
	maximum = 0.116006 (6 samples)
Injected flit rate average = 0.0842896 (6 samples)
	minimum = 0.0401495 (6 samples)
	maximum = 0.200823 (6 samples)
Accepted flit rate average = 0.0842896 (6 samples)
	minimum = 0.0466711 (6 samples)
	maximum = 0.116006 (6 samples)
Injected packet size average = 1.06877 (6 samples)
Accepted packet size average = 1.06877 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 29 sec (449 sec)
gpgpu_simulation_rate = 101440 (inst/sec)
gpgpu_simulation_rate = 464 (cycle/sec)
gpgpu_silicon_slowdown = 2155172x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
kernel_stream_id = 103521661603744
gpu_sim_cycle = 30325
gpu_sim_insn = 19880
gpu_ipc =       0.6556
gpu_tot_sim_cycle = 238693
gpu_tot_sim_insn = 45566808
gpu_tot_ipc =     190.9013
gpu_tot_issued_cta = 1925
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.9301% 
max_total_param_size = 0
gpu_stall_dramfull = 17620
gpu_stall_icnt2sh    = 50102
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4397
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8171
L2_BW  =       0.1498 GB/Sec
L2_BW_total  =      47.7703 GB/Sec
gpu_total_sim_rate=94341

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 741962
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6498
L1D_cache:
	L1D_cache_core[0]: Access = 8411, Miss = 4791, Miss_rate = 0.570, Pending_hits = 588, Reservation_fails = 1164
	L1D_cache_core[1]: Access = 8426, Miss = 4822, Miss_rate = 0.572, Pending_hits = 500, Reservation_fails = 1927
	L1D_cache_core[2]: Access = 8539, Miss = 4869, Miss_rate = 0.570, Pending_hits = 538, Reservation_fails = 1629
	L1D_cache_core[3]: Access = 8316, Miss = 4962, Miss_rate = 0.597, Pending_hits = 519, Reservation_fails = 2223
	L1D_cache_core[4]: Access = 8188, Miss = 4802, Miss_rate = 0.586, Pending_hits = 604, Reservation_fails = 3070
	L1D_cache_core[5]: Access = 8188, Miss = 4679, Miss_rate = 0.571, Pending_hits = 557, Reservation_fails = 1138
	L1D_cache_core[6]: Access = 8188, Miss = 4869, Miss_rate = 0.595, Pending_hits = 581, Reservation_fails = 2593
	L1D_cache_core[7]: Access = 8188, Miss = 4661, Miss_rate = 0.569, Pending_hits = 772, Reservation_fails = 1695
	L1D_cache_core[8]: Access = 8188, Miss = 4797, Miss_rate = 0.586, Pending_hits = 503, Reservation_fails = 2984
	L1D_cache_core[9]: Access = 8252, Miss = 4949, Miss_rate = 0.600, Pending_hits = 548, Reservation_fails = 2197
	L1D_cache_core[10]: Access = 8124, Miss = 4820, Miss_rate = 0.593, Pending_hits = 520, Reservation_fails = 3334
	L1D_cache_core[11]: Access = 8380, Miss = 5050, Miss_rate = 0.603, Pending_hits = 487, Reservation_fails = 2020
	L1D_cache_core[12]: Access = 8252, Miss = 4853, Miss_rate = 0.588, Pending_hits = 733, Reservation_fails = 2294
	L1D_cache_core[13]: Access = 8252, Miss = 4736, Miss_rate = 0.574, Pending_hits = 505, Reservation_fails = 1753
	L1D_cache_core[14]: Access = 8124, Miss = 4925, Miss_rate = 0.606, Pending_hits = 453, Reservation_fails = 2515
	L1D_total_cache_accesses = 124016
	L1D_total_cache_misses = 72585
	L1D_total_cache_miss_rate = 0.5853
	L1D_total_cache_pending_hits = 8408
	L1D_total_cache_reservation_fails = 32536
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 45231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 1925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7779, 4830, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 46943904
gpgpu_n_tot_w_icount = 1466997
gpgpu_n_stall_shd_mem = 77705
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70694
gpgpu_n_mem_write_global = 31712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476864
gpgpu_n_store_insn = 507392
gpgpu_n_shmem_insn = 16600680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441248
gpgpu_n_shmem_bkconflict = 15176
gpgpu_n_l1cache_bkconflict = 2977
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:283381	W0_Idle:1300413	W0_Scoreboard:1515551	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:72852	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:738525	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 565552 {8:70694,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283264 {72:31712,}
traffic_breakdown_coretomem[INST_ACC_R] = 20192 {8:2524,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11311040 {40:282776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507392 {8:63424,}
traffic_breakdown_memtocore[INST_ACC_R] = 403840 {40:10096,}
maxmflatency = 1289 
max_icnt2mem_latency = 1035 
maxmrqlatency = 856 
max_icnt2sh_latency = 220 
averagemflatency = 261 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 53 
avg_icnt2sh_latency = 55 
mrq_lat_table:13635 	4504 	5460 	6170 	12981 	16172 	15466 	8283 	1313 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	193589 	137083 	14918 	640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2338 	157 	42 	94494 	4085 	3095 	662 	67 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	41867 	59256 	54865 	62622 	93085 	34535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	161 	98 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        96       139       108       128       114       135       101       128        68       139       106       128 
dram[1]:        88        88       128       128       139       134       128       130       139       133       128       116       139       135       128       128 
dram[2]:        88        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:        88        60       128       128       127       138       128       128       137       138       118       128       133       138       128       128 
dram[4]:        80        56       100       128       100       138       114       128       112       136        93       128        68       138       108       128 
dram[5]:        88        80       128       130       137       131       128       130       131       142       128       120       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     15633     22353     15916     23137     18305     34416     19441     23612     21774     34739     22675     16299     25070     20797     28898 
dram[1]:     12459     16454     15862     15942     18120     18458     18955     19438     21682     21743     22545     22918     25024     25111     28285     26127 
dram[2]:     13135     16998     15909     21934     18304     34366     19440     34437     21768     34423     22677     34766     25064     11347     28242     20459 
dram[3]:     13859     14231     15951     15861     18317     18129     19374     18958     21710     21674     22916     22543     25109     25028     26126     28307 
dram[4]:     11237     12621     22006     15919     34397     18307     34379     19458     34441     21767     34776     22725     11147     25063     20395     28279 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23005     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  8.038168 12.324325 10.504951 12.175000  8.527132 11.738095  9.598131 12.717949  9.811320 13.146667 10.293333 13.600000  8.321428 12.264151 10.569231 13.574468 
dram[1]: 12.763889 11.896104 14.818182 12.487180 14.969697 12.921053 14.028986 14.411765 15.500000 12.960000 14.566038 14.734694 14.363636 13.142858 15.162790 15.023255 
dram[2]: 11.730769  7.415493 13.661972 10.846939 12.375000  9.362069 12.717949  9.261261 12.692307  9.168141 14.000000  9.468354 13.040000  9.657535 14.266666  9.591549 
dram[3]: 11.096386 11.683544 13.342465 14.441176 12.250000 14.686567 15.107693 13.661972 12.278481 14.171429 15.224490 14.423077 12.384615 14.133333 15.804878 15.116279 
dram[4]:  7.800000 11.857142  9.636364 12.842105  9.151260 12.666667  9.990196 12.717949  9.811320 12.831169  9.972973 13.321428  9.197369 14.488889 10.793651 14.222222 
dram[5]: 12.915493 14.677420 15.806452 13.189189 14.470589 11.552941 17.321428 14.441176 12.717949 12.278481 17.090910 13.660378 15.875000 15.682927 15.162790 17.405405 
average row locality = 84121/6969 = 12.070742
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       226       225       266       273       280       288       268       288       274       288       199       200       169       175       167       175 
dram[1]:       224       225       270       273       288       288       288       288       288       288       208       200       178       175       178       175 
dram[2]:       224       231       270       269       288       279       288       264       288       274       208       195       178       169       178       164 
dram[3]:       224       229       270       273       288       288       288       288       288       288       208       200       178       178       178       175 
dram[4]:       229       229       265       273       279       288       264       288       274       288       194       200       169       178       165       175 
dram[5]:       224       228       273       273       288       288       288       288       288       288       202       200       181       175       177       173 
total dram writes = 22795
bank skew: 288/164 = 1.76
chip skew: 3841/3758 = 1.02
average mf latency per bank:
dram[0]:      13637      6872      8018      3452      6725      2219      7053      1812      6378      1839      7164      1878      7399      2046      7322      1905
dram[1]:       7204      7220      3855      3532      2576      2227      1974      2008      1956      1781      1990      1931      2030      1967      1889      1857
dram[2]:       7059     11761      3699      7358      2454      6433      1825      6629      1843      5261      1863      6027      1979      5787      1851      6212
dram[3]:       7533      7106      3750      3691      2251      2524      1962      1991      1742      1873      1896      2074      2009      1925      1925      1939
dram[4]:      13422      6615      8033      3517      6699      2172      6913      1865      6022      1823      6516      1844      6993      1918      7762      1863
dram[5]:       7246      7114      3611      3540      2578      2147      1930      1978      1809      1742      2061      1946      1922      2044      1869      1984
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1040       921       797       546       668       507       675       470       820       569
dram[1]:        637       525       711       907      1189      1120      1117      1187       571       534       460       529       456       447       480       454
dram[2]:        566       785       703      1041      1289      1071       904       966       502       687       499       653       522       643       612       611
dram[3]:        558       513       949       845      1052      1139      1136      1139       500       548       535       507       509       454       542       463
dram[4]:        786       514      1028       829      1072      1185      1077       935       784       503       740       466       759       500       730       613
dram[5]:        649       528       778       813      1149       958      1096      1048       520       528       519       526       445       518       428       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220550 n_nop=202770 n_act=1355 n_pre=1339 n_ref_event=0 n_req=14325 n_rd=11394 n_rd_L2_A=0 n_write=0 n_wr_bk=3761 bw_util=0.1374
n_activity=62393 dram_eff=0.4858
bk0: 876a 211659i bk1: 734a 214267i bk2: 856a 213075i bk3: 760a 213407i bk4: 882a 210970i bk5: 762a 212542i bk6: 818a 212004i bk7: 768a 212936i bk8: 830a 211893i bk9: 762a 213229i bk10: 618a 213441i bk11: 590a 214775i bk12: 568a 214230i bk13: 512a 215314i bk14: 558a 215276i bk15: 500a 216155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906178
Row_Buffer_Locality_read = 0.950149
Row_Buffer_Locality_write = 0.735244
Bank_Level_Parallism = 2.338833
Bank_Level_Parallism_Col = 2.185722
Bank_Level_Parallism_Ready = 1.222084
write_to_read_ratio_blp_rw_average = 0.433688
GrpLevelPara = 1.711845 

BW Util details:
bwutil = 0.137429 
total_CMD = 220550 
util_bw = 30310 
Wasted_Col = 18057 
Wasted_Row = 6453 
Idle = 165730 

BW Util Bottlenecks: 
RCDc_limit = 4887 
RCDWRc_limit = 3127 
WTRc_limit = 3338 
RTWc_limit = 12328 
CCDLc_limit = 10793 
rwq = 0 
CCDLc_limit_alone = 8074 
WTRc_limit_alone = 3053 
RTWc_limit_alone = 9894 

Commands details: 
total_CMD = 220550 
n_nop = 202770 
Read = 11394 
Write = 0 
L2_Alloc = 0 
L2_WB = 3761 
n_act = 1355 
n_pre = 1339 
n_ref = 0 
n_req = 14325 
total_req = 15155 

Dual Bus Interface Util: 
issued_total_row = 2694 
issued_total_col = 15155 
Row_Bus_Util =  0.012215 
CoL_Bus_Util = 0.068715 
Either_Row_CoL_Bus_Util = 0.080617 
Issued_on_Two_Bus_Simul_Util = 0.000313 
issued_two_Eff = 0.003881 
queue_avg = 2.887508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220550 n_nop=204038 n_act=1006 n_pre=990 n_ref_event=0 n_req=13737 n_rd=10734 n_rd_L2_A=0 n_write=0 n_wr_bk=3834 bw_util=0.1321
n_activity=53732 dram_eff=0.5422
bk0: 742a 213560i bk1: 738a 213241i bk2: 766a 213575i bk3: 760a 212397i bk4: 764a 212419i bk5: 758a 212281i bk6: 744a 213288i bk7: 756a 213546i bk8: 768a 213525i bk9: 748a 212633i bk10: 608a 214076i bk11: 564a 213796i bk12: 492a 215132i bk13: 506a 215299i bk14: 512a 215790i bk15: 508a 216139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927786
Row_Buffer_Locality_read = 0.963853
Row_Buffer_Locality_write = 0.798868
Bank_Level_Parallism = 2.523960
Bank_Level_Parallism_Col = 2.413887
Bank_Level_Parallism_Ready = 1.244634
write_to_read_ratio_blp_rw_average = 0.458353
GrpLevelPara = 1.857116 

BW Util details:
bwutil = 0.132106 
total_CMD = 220550 
util_bw = 29136 
Wasted_Col = 14275 
Wasted_Row = 4955 
Idle = 172184 

BW Util Bottlenecks: 
RCDc_limit = 3200 
RCDWRc_limit = 2105 
WTRc_limit = 2651 
RTWc_limit = 11995 
CCDLc_limit = 9443 
rwq = 0 
CCDLc_limit_alone = 7099 
WTRc_limit_alone = 2400 
RTWc_limit_alone = 9902 

Commands details: 
total_CMD = 220550 
n_nop = 204038 
Read = 10734 
Write = 0 
L2_Alloc = 0 
L2_WB = 3834 
n_act = 1006 
n_pre = 990 
n_ref = 0 
n_req = 13737 
total_req = 14568 

Dual Bus Interface Util: 
issued_total_row = 1996 
issued_total_col = 14568 
Row_Bus_Util =  0.009050 
CoL_Bus_Util = 0.066053 
Either_Row_CoL_Bus_Util = 0.074867 
Issued_on_Two_Bus_Simul_Util = 0.000236 
issued_two_Eff = 0.003149 
queue_avg = 3.446234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220550 n_nop=202774 n_act=1352 n_pre=1336 n_ref_event=0 n_req=14321 n_rd=11386 n_rd_L2_A=0 n_write=0 n_wr_bk=3767 bw_util=0.1374
n_activity=62186 dram_eff=0.4873
bk0: 738a 214145i bk1: 872a 211499i bk2: 758a 213829i bk3: 856a 212673i bk4: 766a 212344i bk5: 868a 211830i bk6: 768a 213305i bk7: 822a 211945i bk8: 766a 213217i bk9: 826a 212097i bk10: 606a 214724i bk11: 598a 213403i bk12: 512a 215658i bk13: 574a 214578i bk14: 502a 216255i bk15: 554a 215490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906571
Row_Buffer_Locality_read = 0.950905
Row_Buffer_Locality_write = 0.734583
Bank_Level_Parallism = 2.309671
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.238702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.137411 
total_CMD = 220550 
util_bw = 30306 
Wasted_Col = 18193 
Wasted_Row = 6230 
Idle = 165821 

BW Util Bottlenecks: 
RCDc_limit = 4918 
RCDWRc_limit = 3056 
WTRc_limit = 2943 
RTWc_limit = 12337 
CCDLc_limit = 10498 
rwq = 0 
CCDLc_limit_alone = 8122 
WTRc_limit_alone = 2708 
RTWc_limit_alone = 10196 

Commands details: 
total_CMD = 220550 
n_nop = 202774 
Read = 11386 
Write = 0 
L2_Alloc = 0 
L2_WB = 3767 
n_act = 1352 
n_pre = 1336 
n_ref = 0 
n_req = 14321 
total_req = 15153 

Dual Bus Interface Util: 
issued_total_row = 2688 
issued_total_col = 15153 
Row_Bus_Util =  0.012188 
CoL_Bus_Util = 0.068706 
Either_Row_CoL_Bus_Util = 0.080599 
Issued_on_Two_Bus_Simul_Util = 0.000295 
issued_two_Eff = 0.003657 
queue_avg = 2.778980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77898
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220550 n_nop=203952 n_act=1032 n_pre=1016 n_ref_event=4567177155082382276 n_req=13752 n_rd=10744 n_rd_L2_A=0 n_write=0 n_wr_bk=3841 bw_util=0.1323
n_activity=54147 dram_eff=0.5387
bk0: 744a 212913i bk1: 742a 213597i bk2: 762a 212595i bk3: 768a 214025i bk4: 756a 211620i bk5: 760a 212812i bk6: 758a 213789i bk7: 746a 213538i bk8: 746a 213067i bk9: 768a 213546i bk10: 582a 214029i bk11: 592a 214263i bk12: 504a 215508i bk13: 496a 215479i bk14: 508a 215971i bk15: 512a 215960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926047
Row_Buffer_Locality_read = 0.963049
Row_Buffer_Locality_write = 0.793883
Bank_Level_Parallism = 2.462153
Bank_Level_Parallism_Col = 3.064591
Bank_Level_Parallism_Ready = 1.239557
write_to_read_ratio_blp_rw_average = 0.445408
GrpLevelPara = 1.806297 

BW Util details:
bwutil = 0.132260 
total_CMD = 220550 
util_bw = 29170 
Wasted_Col = 14434 
Wasted_Row = 5164 
Idle = 171782 

BW Util Bottlenecks: 
RCDc_limit = 3217 
RCDWRc_limit = 2159 
WTRc_limit = 2661 
RTWc_limit = 11409 
CCDLc_limit = 9284 
rwq = 0 
CCDLc_limit_alone = 6930 
WTRc_limit_alone = 2433 
RTWc_limit_alone = 9283 

Commands details: 
total_CMD = 220550 
n_nop = 203952 
Read = 10744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3841 
n_act = 1032 
n_pre = 1016 
n_ref = 4567177155082382276 
n_req = 13752 
total_req = 14585 

Dual Bus Interface Util: 
issued_total_row = 2048 
issued_total_col = 14585 
Row_Bus_Util =  0.009286 
CoL_Bus_Util = 0.066130 
Either_Row_CoL_Bus_Util = 0.075257 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.002109 
queue_avg = 3.223115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220550 n_nop=202874 n_act=1332 n_pre=1316 n_ref_event=0 n_req=14273 n_rd=11344 n_rd_L2_A=0 n_write=0 n_wr_bk=3758 bw_util=0.1369
n_activity=62399 dram_eff=0.484
bk0: 874a 211691i bk1: 732a 213872i bk2: 856a 212883i bk3: 762a 214046i bk4: 872a 211085i bk5: 764a 212639i bk6: 812a 212062i bk7: 768a 212695i bk8: 830a 212457i bk9: 764a 213326i bk10: 588a 214185i bk11: 588a 214760i bk12: 568a 214906i bk13: 512a 216025i bk14: 552a 215480i bk15: 502a 215978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907728
Row_Buffer_Locality_read = 0.951075
Row_Buffer_Locality_write = 0.739843
Bank_Level_Parallism = 2.286339
Bank_Level_Parallism_Col = 2.135711
Bank_Level_Parallism_Ready = 1.208866
write_to_read_ratio_blp_rw_average = 0.426365
GrpLevelPara = 1.698544 

BW Util details:
bwutil = 0.136949 
total_CMD = 220550 
util_bw = 30204 
Wasted_Col = 18055 
Wasted_Row = 6491 
Idle = 165800 

BW Util Bottlenecks: 
RCDc_limit = 5010 
RCDWRc_limit = 3036 
WTRc_limit = 3286 
RTWc_limit = 11804 
CCDLc_limit = 10097 
rwq = 0 
CCDLc_limit_alone = 7591 
WTRc_limit_alone = 2986 
RTWc_limit_alone = 9598 

Commands details: 
total_CMD = 220550 
n_nop = 202874 
Read = 11344 
Write = 0 
L2_Alloc = 0 
L2_WB = 3758 
n_act = 1332 
n_pre = 1316 
n_ref = 0 
n_req = 14273 
total_req = 15102 

Dual Bus Interface Util: 
issued_total_row = 2648 
issued_total_col = 15102 
Row_Bus_Util =  0.012006 
CoL_Bus_Util = 0.068474 
Either_Row_CoL_Bus_Util = 0.080145 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.004186 
queue_avg = 2.771381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77138
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220550 n_nop=204104 n_act=976 n_pre=960 n_ref_event=0 n_req=13713 n_rd=10710 n_rd_L2_A=0 n_write=0 n_wr_bk=3834 bw_util=0.1319
n_activity=53557 dram_eff=0.5431
bk0: 740a 212995i bk1: 730a 213781i bk2: 766a 213526i bk3: 762a 212974i bk4: 760a 212304i bk5: 758a 211939i bk6: 746a 213245i bk7: 758a 213332i bk8: 768a 212848i bk9: 746a 212387i bk10: 592a 214014i bk11: 566a 214536i bk12: 492a 215451i bk13: 506a 215510i bk14: 512a 215033i bk15: 508a 216303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929920
Row_Buffer_Locality_read = 0.965266
Row_Buffer_Locality_write = 0.803863
Bank_Level_Parallism = 2.536291
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.242674
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131888 
total_CMD = 220550 
util_bw = 29088 
Wasted_Col = 14867 
Wasted_Row = 4373 
Idle = 172222 

BW Util Bottlenecks: 
RCDc_limit = 3124 
RCDWRc_limit = 2035 
WTRc_limit = 3143 
RTWc_limit = 13093 
CCDLc_limit = 9137 
rwq = 0 
CCDLc_limit_alone = 7036 
WTRc_limit_alone = 2888 
RTWc_limit_alone = 11247 

Commands details: 
total_CMD = 220550 
n_nop = 204104 
Read = 10710 
Write = 0 
L2_Alloc = 0 
L2_WB = 3834 
n_act = 976 
n_pre = 960 
n_ref = 0 
n_req = 13713 
total_req = 14544 

Dual Bus Interface Util: 
issued_total_row = 1936 
issued_total_col = 14544 
Row_Bus_Util =  0.008778 
CoL_Bus_Util = 0.065944 
Either_Row_CoL_Bus_Util = 0.074568 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.002067 
queue_avg = 3.320159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32016

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43442, Miss = 7888, Miss_rate = 0.182, Pending_hits = 3483, Reservation_fails = 2483
L2_cache_bank[1]: Access = 24840, Miss = 6772, Miss_rate = 0.273, Pending_hits = 2587, Reservation_fails = 1621
L2_cache_bank[2]: Access = 25448, Miss = 6798, Miss_rate = 0.267, Pending_hits = 2974, Reservation_fails = 1041
L2_cache_bank[3]: Access = 25404, Miss = 6772, Miss_rate = 0.267, Pending_hits = 2870, Reservation_fails = 1987
L2_cache_bank[4]: Access = 25052, Miss = 6798, Miss_rate = 0.271, Pending_hits = 2605, Reservation_fails = 1032
L2_cache_bank[5]: Access = 43220, Miss = 7848, Miss_rate = 0.182, Pending_hits = 3616, Reservation_fails = 3257
L2_cache_bank[6]: Access = 25636, Miss = 6798, Miss_rate = 0.265, Pending_hits = 2627, Reservation_fails = 1032
L2_cache_bank[7]: Access = 25248, Miss = 6782, Miss_rate = 0.269, Pending_hits = 3022, Reservation_fails = 1714
L2_cache_bank[8]: Access = 43000, Miss = 7834, Miss_rate = 0.182, Pending_hits = 3394, Reservation_fails = 2834
L2_cache_bank[9]: Access = 24696, Miss = 6774, Miss_rate = 0.274, Pending_hits = 2646, Reservation_fails = 1543
L2_cache_bank[10]: Access = 25160, Miss = 6780, Miss_rate = 0.269, Pending_hits = 3032, Reservation_fails = 1174
L2_cache_bank[11]: Access = 25180, Miss = 6766, Miss_rate = 0.269, Pending_hits = 2760, Reservation_fails = 1163
L2_total_cache_accesses = 356326
L2_total_cache_misses = 84610
L2_total_cache_miss_rate = 0.2375
L2_total_cache_pending_hits = 35616
L2_total_cache_reservation_fails = 20881
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=356326
icnt_total_pkts_simt_to_mem=136657
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 461222
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 492783
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000225947
	minimum = 0 (at node 0)
	maximum = 0.00141797 (at node 2)
Accepted packet rate average = 0.000225947
	minimum = 0 (at node 0)
	maximum = 0.00468261 (at node 2)
Injected flit rate average = 0.000244267
	minimum = 0 (at node 0)
	maximum = 0.00191261 (at node 2)
Accepted flit rate average= 0.000244267
	minimum = 0 (at node 0)
	maximum = 0.00468261 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.655 (7 samples)
	minimum = 5 (7 samples)
	maximum = 201.714 (7 samples)
Network latency average = 15.8213 (7 samples)
	minimum = 5 (7 samples)
	maximum = 198.714 (7 samples)
Flit latency average = 15.2817 (7 samples)
	minimum = 5 (7 samples)
	maximum = 198.143 (7 samples)
Fragmentation average = 0.000937536 (7 samples)
	minimum = 0 (7 samples)
	maximum = 34.1429 (7 samples)
Injected packet rate average = 0.067632 (7 samples)
	minimum = 0.0261341 (7 samples)
	maximum = 0.172196 (7 samples)
Accepted packet rate average = 0.067632 (7 samples)
	minimum = 0.0293611 (7 samples)
	maximum = 0.100103 (7 samples)
Injected flit rate average = 0.0722832 (7 samples)
	minimum = 0.0344139 (7 samples)
	maximum = 0.172407 (7 samples)
Accepted flit rate average = 0.0722832 (7 samples)
	minimum = 0.0400038 (7 samples)
	maximum = 0.100103 (7 samples)
Injected packet size average = 1.06877 (7 samples)
Accepted packet size average = 1.06877 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 3 sec (483 sec)
gpgpu_simulation_rate = 94341 (inst/sec)
gpgpu_simulation_rate = 494 (cycle/sec)
gpgpu_silicon_slowdown = 2024291x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (29,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 34633
gpu_sim_insn = 570720
gpu_ipc =      16.4791
gpu_tot_sim_cycle = 273326
gpu_tot_sim_insn = 46137528
gpu_tot_ipc =     168.8004
gpu_tot_issued_cta = 1954
gpu_occupancy = 4.0276% 
gpu_tot_occupancy = 32.4648% 
max_total_param_size = 0
gpu_stall_dramfull = 17620
gpu_stall_icnt2sh    = 50102
partiton_level_parallism =       0.0930
partiton_level_parallism_total  =       0.3957
partiton_level_parallism_util =       1.1223
partiton_level_parallism_util_total  =       1.7842
L2_BW  =      10.2395 GB/Sec
L2_BW_total  =      43.0148 GB/Sec
gpu_total_sim_rate=86238

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 759652
	L1I_total_cache_misses = 10793
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6498
L1D_cache:
	L1D_cache_core[0]: Access = 8569, Miss = 4871, Miss_rate = 0.568, Pending_hits = 604, Reservation_fails = 1164
	L1D_cache_core[1]: Access = 8584, Miss = 4902, Miss_rate = 0.571, Pending_hits = 516, Reservation_fails = 1927
	L1D_cache_core[2]: Access = 8618, Miss = 4917, Miss_rate = 0.571, Pending_hits = 538, Reservation_fails = 1629
	L1D_cache_core[3]: Access = 8474, Miss = 5026, Miss_rate = 0.593, Pending_hits = 527, Reservation_fails = 2223
	L1D_cache_core[4]: Access = 8346, Miss = 4882, Miss_rate = 0.585, Pending_hits = 620, Reservation_fails = 3070
	L1D_cache_core[5]: Access = 8346, Miss = 4759, Miss_rate = 0.570, Pending_hits = 573, Reservation_fails = 1138
	L1D_cache_core[6]: Access = 8346, Miss = 4949, Miss_rate = 0.593, Pending_hits = 597, Reservation_fails = 2593
	L1D_cache_core[7]: Access = 8346, Miss = 4741, Miss_rate = 0.568, Pending_hits = 788, Reservation_fails = 1695
	L1D_cache_core[8]: Access = 8346, Miss = 4877, Miss_rate = 0.584, Pending_hits = 519, Reservation_fails = 2984
	L1D_cache_core[9]: Access = 8410, Miss = 5029, Miss_rate = 0.598, Pending_hits = 564, Reservation_fails = 2197
	L1D_cache_core[10]: Access = 8282, Miss = 4900, Miss_rate = 0.592, Pending_hits = 536, Reservation_fails = 3334
	L1D_cache_core[11]: Access = 8538, Miss = 5130, Miss_rate = 0.601, Pending_hits = 503, Reservation_fails = 2020
	L1D_cache_core[12]: Access = 8410, Miss = 4933, Miss_rate = 0.587, Pending_hits = 749, Reservation_fails = 2294
	L1D_cache_core[13]: Access = 8410, Miss = 4816, Miss_rate = 0.573, Pending_hits = 521, Reservation_fails = 1753
	L1D_cache_core[14]: Access = 8282, Miss = 5005, Miss_rate = 0.604, Pending_hits = 469, Reservation_fails = 2515
	L1D_total_cache_accesses = 126307
	L1D_total_cache_misses = 73737
	L1D_total_cache_miss_rate = 0.5838
	L1D_total_cache_pending_hits = 8624
	L1D_total_cache_reservation_fails = 32536
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 45492
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23604
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3230
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4049
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48992
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17235
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 400670

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15523
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3230
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8985, 6036, 2418, 2418, 2418, 2418, 2418, 2418, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 48063072
gpgpu_n_tot_w_icount = 1501971
gpgpu_n_stall_shd_mem = 84201
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71846
gpgpu_n_mem_write_global = 32611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1499136
gpgpu_n_store_insn = 521776
gpgpu_n_shmem_insn = 16785352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1446816
gpgpu_n_shmem_bkconflict = 21672
gpgpu_n_l1cache_bkconflict = 2977
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291253	W0_Idle:1835108	W0_Scoreboard:1976188	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1387014
single_issue_nums: WS0:756615	WS1:745356	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 574768 {8:71846,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2347992 {72:32611,}
traffic_breakdown_coretomem[INST_ACC_R] = 29544 {8:3693,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11495360 {40:287384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 521776 {8:65222,}
traffic_breakdown_memtocore[INST_ACC_R] = 590880 {40:14772,}
maxmflatency = 1289 
max_icnt2mem_latency = 1035 
maxmrqlatency = 856 
max_icnt2sh_latency = 220 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 54 
mrq_lat_table:15040 	4873 	5798 	6206 	13563 	16360 	15529 	8283 	1313 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	198645 	138433 	14918 	640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3442 	200 	63 	96310 	4321 	3095 	662 	67 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	47650 	59879 	54865 	62622 	93085 	34535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	194 	104 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        96       139       108       128       114       135       101       128        68       139       106       128 
dram[1]:        88        88       128       128       139       134       128       130       139       133       128       116       139       135       128       128 
dram[2]:        88        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:        88        60       128       128       127       138       128       128       137       138       118       128       133       138       128       128 
dram[4]:        80        56       100       128       100       138       114       128       112       136        93       128        68       138       108       128 
dram[5]:        88        80       128       130       137       131       128       130       131       142       128       120       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     15633     22353     15916     23137     18305     34416     19441     23612     21774     34739     23096     16299     25070     20797     28898 
dram[1]:     12459     16454     15862     15942     18120     18458     18955     19438     21682     21743     23586     22918     25024     25111     28285     26127 
dram[2]:     13135     16998     15909     21934     18304     34366     19440     34437     21768     34423     23564     34766     25064     11347     28242     20459 
dram[3]:     13859     14231     15951     15861     18317     18129     19374     18958     21710     21674     22916     23180     25109     25028     26126     28307 
dram[4]:     11237     12621     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     11147     25063     20395     28279 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  6.969880 12.586667  9.123077 13.111111  8.027586 11.738095  9.313044 12.717949  8.255639 13.146667  8.009615 10.000000  8.208791 10.966666 10.295774 13.574468 
dram[1]: 13.097222 12.153846 15.791045 13.443038 14.969697 12.921053 14.028986 14.411765 15.500000 12.960000 10.986301 11.088235 12.760000 11.642858 15.162790 15.023255 
dram[2]: 12.038462  6.649426 14.583333  9.343750 12.375000  8.846154 12.717949  8.925000 12.692307  7.725352 10.526316  7.490741 11.750000  9.283951 14.266666  9.402597 
dram[3]: 11.385542 11.837500 14.243243 15.507246 12.250000 14.686567 15.107693 13.661972 12.278481 14.171429 12.317460 10.567568 11.206897 12.840000 15.804878 15.116279 
dram[4]:  6.886905 12.012820  8.404255 13.818182  8.616541 12.666667  9.715596 12.717949  8.278195 12.831169  8.050505  9.848102  8.776470 13.160000 10.492754 14.222222 
dram[5]: 13.253521 14.825397 16.952381 14.186666 14.470589 11.552941 17.321428 14.441176 12.717949 12.278481 12.612904 10.513889 13.956522 14.422222 15.162790 17.405405 
average row locality = 87102/7680 = 11.341406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       250       225       295       273       296       288       281       288       300       288       238       243       192       187       179       175 
dram[1]:       224       225       270       273       288       288       288       288       288       288       248       243       187       187       178       175 
dram[2]:       224       255       270       298       288       296       288       278       288       303       248       235       187       190       178       175 
dram[3]:       224       229       270       273       288       288       288       288       288       288       248       243       187       187       178       175 
dram[4]:       253       229       294       273       296       288       273       288       303       288       231       243       190       187       177       175 
dram[5]:       224       228       273       273       288       288       288       288       288       288       243       244       191       184       177       173 
total dram writes = 23805
bank skew: 303/173 = 1.75
chip skew: 4001/3938 = 1.02
average mf latency per bank:
dram[0]:      12421      6872      7529      3654      6450      2219      6810      1812      5905      1839      6074      1546      6602      1914      6927      1905
dram[1]:       7204      7220      4044      3732      2576      2227      1974      2008      1956      1781      1669      1589      1932      1841      1889      1857
dram[2]:       7059     10744      3888      6948      2454      6151      1825      6379      1843      4837      1563      5086      1884      5238      1851      5919
dram[3]:       7533      7106      3939      3888      2251      2524      1962      1991      1742      1873      1590      1707      1913      1832      1925      1939
dram[4]:      12239      6615      7579      3719      6399      2172      6770      1865      5525      1823      5555      1518      6311      1826      7333      1863
dram[5]:       7246      7114      3810      3744      2579      2147      1930      1978      1809      1742      1713      1595      1821      1944      1869      1984
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1040       921       797       546       668       507       675       470       820       569
dram[1]:        637       525       711       907      1189      1120      1117      1187       571       534       460       529       456       447       480       454
dram[2]:        566       785       703      1041      1289      1071       904       966       502       687       499       653       522       643       612       611
dram[3]:        558       513       949       845      1052      1139      1136      1139       500       548       535       507       509       454       542       463
dram[4]:        786       514      1028       829      1072      1185      1077       935       784       503       740       466       759       500       730       613
dram[5]:        649       528       778       813      1149       958      1096      1048       520       528       519       526       445       518       428       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 273368 -   mf: uid=1326925, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273268), 
Ready @ 273371 -   mf: uid=1326926, sid4294967295:w4294967295, part=0, addr=0xc00f7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273271), 
Ready @ 273381 -   mf: uid=1326929, sid4294967295:w4294967295, part=0, addr=0xc007f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273281), 
Ready @ 273394 -   mf: uid=1326932, sid4294967295:w4294967295, part=0, addr=0xc00df880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273294), 
Ready @ 273414 -   mf: uid=1326936, sid4294967295:w4294967295, part=0, addr=0xc0097880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273314), 
Ready @ 273417 -   mf: uid=1326937, sid4294967295:w4294967295, part=0, addr=0xc001f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273317), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252550 n_nop=233640 n_act=1544 n_pre=1528 n_ref_event=0 n_req=15033 n_rd=11914 n_rd_L2_A=0 n_write=0 n_wr_bk=3998 bw_util=0.126
n_activity=68941 dram_eff=0.4616
bk0: 964a 242418i bk1: 766a 246173i bk2: 960a 243979i bk3: 848a 245221i bk4: 930a 242313i bk5: 762a 244517i bk6: 850a 243668i bk7: 768a 244957i bk8: 862a 242977i bk9: 762a 245248i bk10: 650a 244499i bk11: 590a 245898i bk12: 600a 245704i bk13: 512a 247122i bk14: 590a 246855i bk15: 500a 248157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898024
Row_Buffer_Locality_read = 0.947289
Row_Buffer_Locality_write = 0.709843
Bank_Level_Parallism = 2.283086
Bank_Level_Parallism_Col = 2.131721
Bank_Level_Parallism_Ready = 1.213547
write_to_read_ratio_blp_rw_average = 0.440994
GrpLevelPara = 1.668696 

BW Util details:
bwutil = 0.126011 
total_CMD = 252550 
util_bw = 31824 
Wasted_Col = 20186 
Wasted_Row = 7705 
Idle = 192835 

BW Util Bottlenecks: 
RCDc_limit = 5533 
RCDWRc_limit = 3878 
WTRc_limit = 3496 
RTWc_limit = 13389 
CCDLc_limit = 11554 
rwq = 0 
CCDLc_limit_alone = 8563 
WTRc_limit_alone = 3197 
RTWc_limit_alone = 10697 

Commands details: 
total_CMD = 252550 
n_nop = 233640 
Read = 11914 
Write = 0 
L2_Alloc = 0 
L2_WB = 3998 
n_act = 1544 
n_pre = 1528 
n_ref = 0 
n_req = 15033 
total_req = 15912 

Dual Bus Interface Util: 
issued_total_row = 3072 
issued_total_col = 15912 
Row_Bus_Util =  0.012164 
CoL_Bus_Util = 0.063005 
Either_Row_CoL_Bus_Util = 0.074876 
Issued_on_Two_Bus_Simul_Util = 0.000293 
issued_two_Eff = 0.003913 
queue_avg = 2.554722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252550 n_nop=235601 n_act=1061 n_pre=1045 n_ref_event=0 n_req=14037 n_rd=10958 n_rd_L2_A=0 n_write=0 n_wr_bk=3938 bw_util=0.118
n_activity=56598 dram_eff=0.5264
bk0: 766a 245518i bk1: 770a 245173i bk2: 846a 245441i bk3: 848a 244251i bk4: 764a 244418i bk5: 758a 244287i bk6: 744a 245297i bk7: 756a 245563i bk8: 768a 245555i bk9: 748a 244684i bk10: 608a 245325i bk11: 564a 245047i bk12: 492a 246955i bk13: 506a 247088i bk14: 512a 247738i bk15: 508a 248106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925411
Row_Buffer_Locality_read = 0.964318
Row_Buffer_Locality_write = 0.786944
Bank_Level_Parallism = 2.489043
Bank_Level_Parallism_Col = 2.385971
Bank_Level_Parallism_Ready = 1.239752
write_to_read_ratio_blp_rw_average = 0.462336
GrpLevelPara = 1.839635 

BW Util details:
bwutil = 0.117965 
total_CMD = 252550 
util_bw = 29792 
Wasted_Col = 14904 
Wasted_Row = 5387 
Idle = 202467 

BW Util Bottlenecks: 
RCDc_limit = 3236 
RCDWRc_limit = 2411 
WTRc_limit = 2652 
RTWc_limit = 12480 
CCDLc_limit = 9701 
rwq = 0 
CCDLc_limit_alone = 7286 
WTRc_limit_alone = 2401 
RTWc_limit_alone = 10316 

Commands details: 
total_CMD = 252550 
n_nop = 235601 
Read = 10958 
Write = 0 
L2_Alloc = 0 
L2_WB = 3938 
n_act = 1061 
n_pre = 1045 
n_ref = 0 
n_req = 14037 
total_req = 14896 

Dual Bus Interface Util: 
issued_total_row = 2106 
issued_total_col = 14896 
Row_Bus_Util =  0.008339 
CoL_Bus_Util = 0.058982 
Either_Row_CoL_Bus_Util = 0.067111 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.003127 
queue_avg = 3.013395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 273375 -   mf: uid=1326927, sid4294967295:w4294967295, part=2, addr=0xc00ff880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273275), 
Ready @ 273384 -   mf: uid=1326930, sid4294967295:w4294967295, part=2, addr=0xc00e7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273284), 
Ready @ 273390 -   mf: uid=1326931, sid4294967295:w4294967295, part=2, addr=0xc0087880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273290), 
Ready @ 273402 -   mf: uid=1326933, sid4294967295:w4294967295, part=2, addr=0xc009f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273302), 
Ready @ 273405 -   mf: uid=1326934, sid4294967295:w4294967295, part=2, addr=0xc0027880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273305), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252550 n_nop=233662 n_act=1537 n_pre=1521 n_ref_event=0 n_req=15017 n_rd=11898 n_rd_L2_A=0 n_write=0 n_wr_bk=4001 bw_util=0.1259
n_activity=68681 dram_eff=0.463
bk0: 762a 246139i bk1: 960a 242342i bk2: 838a 245668i bk3: 968a 243585i bk4: 766a 244306i bk5: 916a 243254i bk6: 768a 245288i bk7: 854a 243622i bk8: 766a 245249i bk9: 858a 243098i bk10: 606a 245947i bk11: 630a 244445i bk12: 512a 247458i bk13: 606a 246051i bk14: 502a 248231i bk15: 586a 247097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898582
Row_Buffer_Locality_read = 0.948143
Row_Buffer_Locality_write = 0.709522
Bank_Level_Parallism = 2.254212
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.229687
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.125908 
total_CMD = 252550 
util_bw = 31798 
Wasted_Col = 20250 
Wasted_Row = 7526 
Idle = 192976 

BW Util Bottlenecks: 
RCDc_limit = 5540 
RCDWRc_limit = 3800 
WTRc_limit = 3082 
RTWc_limit = 13324 
CCDLc_limit = 11251 
rwq = 0 
CCDLc_limit_alone = 8614 
WTRc_limit_alone = 2834 
RTWc_limit_alone = 10935 

Commands details: 
total_CMD = 252550 
n_nop = 233662 
Read = 11898 
Write = 0 
L2_Alloc = 0 
L2_WB = 4001 
n_act = 1537 
n_pre = 1521 
n_ref = 0 
n_req = 15017 
total_req = 15899 

Dual Bus Interface Util: 
issued_total_row = 3058 
issued_total_col = 15899 
Row_Bus_Util =  0.012108 
CoL_Bus_Util = 0.062954 
Either_Row_CoL_Bus_Util = 0.074789 
Issued_on_Two_Bus_Simul_Util = 0.000273 
issued_two_Eff = 0.003653 
queue_avg = 2.458151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45815
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252550 n_nop=235535 n_act=1082 n_pre=1066 n_ref_event=4567177155082382276 n_req=14042 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=3942 bw_util=0.118
n_activity=56725 dram_eff=0.5254
bk0: 768a 244874i bk1: 766a 245540i bk2: 842a 244469i bk3: 856a 245884i bk4: 756a 243619i bk5: 760a 244812i bk6: 758a 245797i bk7: 746a 245556i bk8: 746a 245095i bk9: 768a 245588i bk10: 582a 245468i bk11: 592a 245470i bk12: 504a 247324i bk13: 496a 247305i bk14: 508a 247923i bk15: 512a 247934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924014
Row_Buffer_Locality_read = 0.963504
Row_Buffer_Locality_write = 0.783582
Bank_Level_Parallism = 2.434147
Bank_Level_Parallism_Col = 3.022374
Bank_Level_Parallism_Ready = 1.235239
write_to_read_ratio_blp_rw_average = 0.449282
GrpLevelPara = 1.791688 

BW Util details:
bwutil = 0.118012 
total_CMD = 252550 
util_bw = 29804 
Wasted_Col = 15025 
Wasted_Row = 5479 
Idle = 202242 

BW Util Bottlenecks: 
RCDc_limit = 3253 
RCDWRc_limit = 2432 
WTRc_limit = 2661 
RTWc_limit = 11914 
CCDLc_limit = 9514 
rwq = 0 
CCDLc_limit_alone = 7097 
WTRc_limit_alone = 2433 
RTWc_limit_alone = 9725 

Commands details: 
total_CMD = 252550 
n_nop = 235535 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 3942 
n_act = 1082 
n_pre = 1066 
n_ref = 4567177155082382276 
n_req = 14042 
total_req = 14902 

Dual Bus Interface Util: 
issued_total_row = 2148 
issued_total_col = 14902 
Row_Bus_Util =  0.008505 
CoL_Bus_Util = 0.059006 
Either_Row_CoL_Bus_Util = 0.067373 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.002057 
queue_avg = 2.817858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81786
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 273380 -   mf: uid=1326928, sid4294967295:w4294967295, part=4, addr=0xc00ef880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273280), 
Ready @ 273408 -   mf: uid=1326935, sid4294967295:w4294967295, part=4, addr=0xc008f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (273308), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252550 n_nop=233781 n_act=1514 n_pre=1498 n_ref_event=0 n_req=14960 n_rd=11848 n_rd_L2_A=0 n_write=0 n_wr_bk=3988 bw_util=0.1254
n_activity=68905 dram_eff=0.4596
bk0: 962a 242483i bk1: 756a 245791i bk2: 960a 243705i bk3: 850a 245851i bk4: 912a 242470i bk5: 764a 244610i bk6: 844a 243784i bk7: 768a 244712i bk8: 862a 243511i bk9: 764a 245347i bk10: 620a 245415i bk11: 588a 245900i bk12: 600a 246344i bk13: 512a 247877i bk14: 584a 246998i bk15: 502a 247982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899799
Row_Buffer_Locality_read = 0.948177
Row_Buffer_Locality_write = 0.715617
Bank_Level_Parallism = 2.231675
Bank_Level_Parallism_Col = 2.087277
Bank_Level_Parallism_Ready = 1.201738
write_to_read_ratio_blp_rw_average = 0.434030
GrpLevelPara = 1.656066 

BW Util details:
bwutil = 0.125409 
total_CMD = 252550 
util_bw = 31672 
Wasted_Col = 20123 
Wasted_Row = 7862 
Idle = 192893 

BW Util Bottlenecks: 
RCDc_limit = 5649 
RCDWRc_limit = 3745 
WTRc_limit = 3390 
RTWc_limit = 12824 
CCDLc_limit = 10895 
rwq = 0 
CCDLc_limit_alone = 8100 
WTRc_limit_alone = 3080 
RTWc_limit_alone = 10339 

Commands details: 
total_CMD = 252550 
n_nop = 233781 
Read = 11848 
Write = 0 
L2_Alloc = 0 
L2_WB = 3988 
n_act = 1514 
n_pre = 1498 
n_ref = 0 
n_req = 14960 
total_req = 15836 

Dual Bus Interface Util: 
issued_total_row = 3012 
issued_total_col = 15836 
Row_Bus_Util =  0.011926 
CoL_Bus_Util = 0.062704 
Either_Row_CoL_Bus_Util = 0.074318 
Issued_on_Two_Bus_Simul_Util = 0.000313 
issued_two_Eff = 0.004209 
queue_avg = 2.455106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252550 n_nop=235677 n_act=1026 n_pre=1010 n_ref_event=0 n_req=14013 n_rd=10934 n_rd_L2_A=0 n_write=0 n_wr_bk=3938 bw_util=0.1178
n_activity=56136 dram_eff=0.5299
bk0: 764a 244944i bk1: 754a 245719i bk2: 854a 245381i bk3: 850a 244813i bk4: 760a 244301i bk5: 758a 243941i bk6: 746a 245253i bk7: 758a 245353i bk8: 768a 244883i bk9: 746a 244444i bk10: 592a 245405i bk11: 566a 245697i bk12: 492a 247211i bk13: 506a 247297i bk14: 512a 246989i bk15: 508a 248274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927853
Row_Buffer_Locality_read = 0.965703
Row_Buffer_Locality_write = 0.793439
Bank_Level_Parallism = 2.507279
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.238502
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117775 
total_CMD = 252550 
util_bw = 29744 
Wasted_Col = 15519 
Wasted_Row = 4670 
Idle = 202617 

BW Util Bottlenecks: 
RCDc_limit = 3155 
RCDWRc_limit = 2307 
WTRc_limit = 3161 
RTWc_limit = 13696 
CCDLc_limit = 9402 
rwq = 0 
CCDLc_limit_alone = 7217 
WTRc_limit_alone = 2905 
RTWc_limit_alone = 11767 

Commands details: 
total_CMD = 252550 
n_nop = 235677 
Read = 10934 
Write = 0 
L2_Alloc = 0 
L2_WB = 3938 
n_act = 1026 
n_pre = 1010 
n_ref = 0 
n_req = 14013 
total_req = 14872 

Dual Bus Interface Util: 
issued_total_row = 2036 
issued_total_col = 14872 
Row_Bus_Util =  0.008062 
CoL_Bus_Util = 0.058887 
Either_Row_CoL_Bus_Util = 0.066811 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.002074 
queue_avg = 2.903373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.90337

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45222, Miss = 8502, Miss_rate = 0.188, Pending_hits = 3567, Reservation_fails = 2927
L2_cache_bank[1]: Access = 25576, Miss = 6912, Miss_rate = 0.270, Pending_hits = 2767, Reservation_fails = 2297
L2_cache_bank[2]: Access = 26048, Miss = 6922, Miss_rate = 0.266, Pending_hits = 3102, Reservation_fails = 1469
L2_cache_bank[3]: Access = 26140, Miss = 6912, Miss_rate = 0.264, Pending_hits = 3054, Reservation_fails = 2867
L2_cache_bank[4]: Access = 25652, Miss = 6922, Miss_rate = 0.270, Pending_hits = 2733, Reservation_fails = 1431
L2_cache_bank[5]: Access = 44956, Miss = 8468, Miss_rate = 0.188, Pending_hits = 3700, Reservation_fails = 3706
L2_cache_bank[6]: Access = 26236, Miss = 6922, Miss_rate = 0.264, Pending_hits = 2755, Reservation_fails = 1438
L2_cache_bank[7]: Access = 25864, Miss = 6914, Miss_rate = 0.267, Pending_hits = 3150, Reservation_fails = 2142
L2_cache_bank[8]: Access = 44774, Miss = 8428, Miss_rate = 0.188, Pending_hits = 3486, Reservation_fails = 3267
L2_cache_bank[9]: Access = 25312, Miss = 6906, Miss_rate = 0.273, Pending_hits = 2782, Reservation_fails = 1967
L2_cache_bank[10]: Access = 25832, Miss = 6912, Miss_rate = 0.268, Pending_hits = 3172, Reservation_fails = 1592
L2_cache_bank[11]: Access = 25796, Miss = 6898, Miss_rate = 0.267, Pending_hits = 2896, Reservation_fails = 1590
L2_total_cache_accesses = 367408
L2_total_cache_misses = 87618
L2_total_cache_miss_rate = 0.2385
L2_total_cache_pending_hits = 37164
L2_total_cache_reservation_fails = 26693
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17086
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1660
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 181
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15149
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 543
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1660
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 151044
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34470
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9748
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 203
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 93
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2834
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15149
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=367408
icnt_total_pkts_simt_to_mem=140776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.86359
	minimum = 5
	maximum = 69
Network latency average = 5.84338
	minimum = 5
	maximum = 68
Slowest packet = 474927
Flit latency average = 6.3803
	minimum = 5
	maximum = 67
Slowest flit = 507474
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0152948
	minimum = 0.00450437 (at node 2)
	maximum = 0.0513961 (at node 15)
Accepted packet rate average = 0.0152948
	minimum = 0.00490861 (at node 17)
	maximum = 0.0218289 (at node 0)
Injected flit rate average = 0.0162562
	minimum = 0.00539947 (at node 2)
	maximum = 0.0513961 (at node 15)
Accepted flit rate average= 0.0162562
	minimum = 0.00606358 (at node 17)
	maximum = 0.0218289 (at node 0)
Injected packet length average = 1.06286
Accepted packet length average = 1.06286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3061 (8 samples)
	minimum = 5 (8 samples)
	maximum = 185.125 (8 samples)
Network latency average = 14.574 (8 samples)
	minimum = 5 (8 samples)
	maximum = 182.375 (8 samples)
Flit latency average = 14.169 (8 samples)
	minimum = 5 (8 samples)
	maximum = 181.75 (8 samples)
Fragmentation average = 0.000820344 (8 samples)
	minimum = 0 (8 samples)
	maximum = 29.875 (8 samples)
Injected packet rate average = 0.0610898 (8 samples)
	minimum = 0.0234304 (8 samples)
	maximum = 0.157096 (8 samples)
Accepted packet rate average = 0.0610898 (8 samples)
	minimum = 0.0263046 (8 samples)
	maximum = 0.0903187 (8 samples)
Injected flit rate average = 0.0652798 (8 samples)
	minimum = 0.0307871 (8 samples)
	maximum = 0.157281 (8 samples)
Accepted flit rate average = 0.0652798 (8 samples)
	minimum = 0.0357613 (8 samples)
	maximum = 0.0903187 (8 samples)
Injected packet size average = 1.06859 (8 samples)
Accepted packet size average = 1.06859 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 55 sec (535 sec)
gpgpu_simulation_rate = 86238 (inst/sec)
gpgpu_simulation_rate = 510 (cycle/sec)
gpgpu_silicon_slowdown = 1960784x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (29,29,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 32184
gpu_sim_insn = 20022528
gpu_ipc =     622.1268
gpu_tot_sim_cycle = 305510
gpu_tot_sim_insn = 66160056
gpu_tot_ipc =     216.5561
gpu_tot_issued_cta = 2795
gpu_occupancy = 78.4144% 
gpu_tot_occupancy = 39.1499% 
max_total_param_size = 0
gpu_stall_dramfull = 24756
gpu_stall_icnt2sh    = 68126
partiton_level_parallism =       1.3903
partiton_level_parallism_total  =       0.5005
partiton_level_parallism_util =       1.9357
partiton_level_parallism_util_total  =       1.8260
L2_BW  =     151.2026 GB/Sec
L2_BW_total  =      54.4118 GB/Sec
gpu_total_sim_rate=91761

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1075868
	L1I_total_cache_misses = 12596
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9285
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 6932, Miss_rate = 0.570, Pending_hits = 759, Reservation_fails = 1583
	L1D_cache_core[1]: Access = 12232, Miss = 7041, Miss_rate = 0.576, Pending_hits = 721, Reservation_fails = 2937
	L1D_cache_core[2]: Access = 12330, Miss = 7078, Miss_rate = 0.574, Pending_hits = 708, Reservation_fails = 2091
	L1D_cache_core[3]: Access = 11994, Miss = 7170, Miss_rate = 0.598, Pending_hits = 705, Reservation_fails = 3708
	L1D_cache_core[4]: Access = 11866, Miss = 6876, Miss_rate = 0.579, Pending_hits = 850, Reservation_fails = 3682
	L1D_cache_core[5]: Access = 12058, Miss = 6936, Miss_rate = 0.575, Pending_hits = 724, Reservation_fails = 2062
	L1D_cache_core[6]: Access = 11930, Miss = 7075, Miss_rate = 0.593, Pending_hits = 834, Reservation_fails = 4025
	L1D_cache_core[7]: Access = 11994, Miss = 6823, Miss_rate = 0.569, Pending_hits = 996, Reservation_fails = 2087
	L1D_cache_core[8]: Access = 11994, Miss = 7079, Miss_rate = 0.590, Pending_hits = 723, Reservation_fails = 4593
	L1D_cache_core[9]: Access = 11994, Miss = 7179, Miss_rate = 0.599, Pending_hits = 771, Reservation_fails = 3548
	L1D_cache_core[10]: Access = 11802, Miss = 7063, Miss_rate = 0.598, Pending_hits = 743, Reservation_fails = 4017
	L1D_cache_core[11]: Access = 12186, Miss = 7281, Miss_rate = 0.597, Pending_hits = 786, Reservation_fails = 2969
	L1D_cache_core[12]: Access = 11866, Miss = 7116, Miss_rate = 0.600, Pending_hits = 999, Reservation_fails = 4013
	L1D_cache_core[13]: Access = 11866, Miss = 6988, Miss_rate = 0.589, Pending_hits = 792, Reservation_fails = 3173
	L1D_cache_core[14]: Access = 11866, Miss = 7148, Miss_rate = 0.602, Pending_hits = 756, Reservation_fails = 3921
	L1D_total_cache_accesses = 180131
	L1D_total_cache_misses = 105785
	L1D_total_cache_miss_rate = 0.5873
	L1D_total_cache_pending_hits = 11867
	L1D_total_cache_reservation_fails = 48409
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 65676
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7741
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43788
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 708597
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6017
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5777
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 89360
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30691
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 716886

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31256
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 567
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6017
ctas_completed 2795, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10101, 7152, 3534, 3534, 3534, 3534, 3534, 3534, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 68085600
gpgpu_n_tot_w_icount = 2127675
gpgpu_n_stall_shd_mem = 113202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103061
gpgpu_n_mem_write_global = 46067
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145024
gpgpu_n_store_insn = 737072
gpgpu_n_shmem_insn = 24105416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092704
gpgpu_n_shmem_bkconflict = 21672
gpgpu_n_l1cache_bkconflict = 5066
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5066
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:411735	W0_Idle:1845309	W0_Scoreboard:2174027	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1069467	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 824488 {8:103061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3316824 {72:46067,}
traffic_breakdown_coretomem[INST_ACC_R] = 30144 {8:3768,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16489760 {40:412244,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737072 {8:92134,}
traffic_breakdown_memtocore[INST_ACC_R] = 602880 {40:15072,}
maxmflatency = 1289 
max_icnt2mem_latency = 1070 
maxmrqlatency = 907 
max_icnt2sh_latency = 231 
averagemflatency = 259 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 55 
mrq_lat_table:20642 	6504 	7370 	8548 	18643 	24146 	23960 	12245 	2095 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	286703 	195532 	21345 	828 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3498 	219 	63 	137884 	5861 	4316 	949 	89 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60655 	84860 	79789 	93373 	137420 	48311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	239 	122 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       126       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       126       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     15633     22353     15916     23137     18305     34416     19441     23612     21774     34739     23096     16299     25070     20797     28898 
dram[1]:     12459     16454     15862     15942     18120     18458     18955     19438     21682     21743     23586     22918     25024     25111     28285     26127 
dram[2]:     13135     16998     15909     21934     18304     34366     19440     34437     21768     34423     23564     34766     25064     11347     28242     20459 
dram[3]:     13859     14231     15951     15861     18317     18129     19374     18958     21710     21674     22916     23180     25109     25028     26126     28307 
dram[4]:     11237     12621     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     11147     25063     20395     28279 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.491803 13.171718  9.418301 12.750000  8.433333 12.015873  9.768707 13.451327  8.752941 12.308943  8.803149 10.798165  9.969388 12.717949 11.305882 15.523809 
dram[1]: 15.151163 13.100000 14.464646 13.277778 14.037037 12.796610 13.759259 14.000000 14.339622 13.157895 11.980198 11.510000 14.696970 12.973684 15.343750 15.200000 
dram[2]: 12.735294  7.134715 13.358491  9.642385 13.086206  9.084848 13.217391  9.056603 12.241936  8.578034 11.289720  8.097015 13.405405 10.911111 15.076923 10.494506 
dram[3]: 12.428572 13.438775 13.730769 14.714286 12.360656 14.264151 14.018692 13.887851 12.913794 13.818182 13.155556 11.558824 13.297297 14.727273 15.682540 14.848485 
dram[4]:  7.232804 12.509615  8.901840 13.240741  8.886905 12.847458  9.801370 13.571428  8.910180 12.225806  8.795082 10.681818 10.382978 14.171429 11.469879 15.587301 
dram[5]: 14.477777 15.247059 14.835052 13.941748 14.130841 12.479339 16.173914 14.831683 12.773109 12.178862 13.188889 11.254902 15.645162 15.406250 14.597015 18.641510 
average row locality = 124485/10408 = 11.960511
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       328       368       393       426       424       480       414       480       426       480       334       381       257       288       246       288 
dram[1]:       364       368       426       426       480       480       480       480       480       480       390       381       288       288       288       288 
dram[2]:       364       336       426       394       480       423       480       412       480       426       390       329       288       256       288       246 
dram[3]:       364       372       426       426       480       480       480       480       480       480       390       381       288       288       288       288 
dram[4]:       331       372       393       426       423       480       410       480       426       480       326       381       256       288       244       288 
dram[5]:       367       371       425       426       480       480       480       480       480       480       389       376       288       288       288       288 
total dram writes = 37199
bank skew: 480/244 = 1.97
chip skew: 6391/6004 = 1.06
average mf latency per bank:
dram[0]:      10577      4718      8131      4556      6018      2007      6702      1762      5644      1624      5776      1542      6815      1899      6863      1787
dram[1]:       4961      4924      4537      4871      2270      2023      1934      1925      1743      1688      1619      1617      1865      1931      1773      1763
dram[2]:       4828      9462      4419      8423      2149      5870      1776      6486      1623      5032      1510      5138      1909      5980      1797      6368
dram[3]:       5137      4916      4730      4651      2019      2208      1903      1936      1658      1689      1598      1682      1913      1826      1818      1762
dram[4]:      10601      4544      8378      4594      6041      1987      6812      1781      5437      1614      5217      1513      6143      1824      6943      1732
dram[5]:       4956      4853      4617      4871      2226      1956      1914      1901      1658      1630      1669      1644      1884      1986      1747      1838
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986       876       546       925       581       675       513       820       569
dram[1]:        637       525       711       907      1189      1120      1117      1187       571       534       507       529       462       584       495       506
dram[2]:        566       785       703      1041      1289      1071       944      1047       502       803       499       853       522       752       612       653
dram[3]:        558       626       949       845      1104      1139      1176      1139       500       548       535       615       579       494       542       463
dram[4]:        786       514      1028       829      1072      1185      1081       951       837       528       829       480       759       500       730       613
dram[5]:        649       528       778       813      1149       958      1096      1148       520       528       571       526       534       631       455       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282288 n_nop=256368 n_act=1977 n_pre=1961 n_ref_event=0 n_req=20737 n_rd=16064 n_rd_L2_A=0 n_write=0 n_wr_bk=6013 bw_util=0.1564
n_activity=91125 dram_eff=0.4845
bk0: 1118a 269311i bk1: 1020a 272138i bk2: 1136a 271048i bk3: 1098a 271395i bk4: 1180a 268938i bk5: 1146a 270405i bk6: 1110a 270093i bk7: 1152a 270659i bk8: 1150a 268681i bk9: 1146a 270553i bk10: 858a 271180i bk11: 886a 272008i bk12: 776a 273094i bk13: 768a 274367i bk14: 766a 274368i bk15: 754a 274763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905194
Row_Buffer_Locality_read = 0.951382
Row_Buffer_Locality_write = 0.746416
Bank_Level_Parallism = 2.436657
Bank_Level_Parallism_Col = 2.298219
Bank_Level_Parallism_Ready = 1.236152
write_to_read_ratio_blp_rw_average = 0.469464
GrpLevelPara = 1.729635 

BW Util details:
bwutil = 0.156415 
total_CMD = 282288 
util_bw = 44154 
Wasted_Col = 26392 
Wasted_Row = 9367 
Idle = 202375 

BW Util Bottlenecks: 
RCDc_limit = 6616 
RCDWRc_limit = 4802 
WTRc_limit = 5258 
RTWc_limit = 19699 
CCDLc_limit = 16148 
rwq = 0 
CCDLc_limit_alone = 11384 
WTRc_limit_alone = 4787 
RTWc_limit_alone = 15406 

Commands details: 
total_CMD = 282288 
n_nop = 256368 
Read = 16064 
Write = 0 
L2_Alloc = 0 
L2_WB = 6013 
n_act = 1977 
n_pre = 1961 
n_ref = 0 
n_req = 20737 
total_req = 22077 

Dual Bus Interface Util: 
issued_total_row = 3938 
issued_total_col = 22077 
Row_Bus_Util =  0.013950 
CoL_Bus_Util = 0.078207 
Either_Row_CoL_Bus_Util = 0.091821 
Issued_on_Two_Bus_Simul_Util = 0.000337 
issued_two_Eff = 0.003665 
queue_avg = 3.333684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.33368
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282288 n_nop=257049 n_act=1540 n_pre=1524 n_ref_event=0 n_req=20796 n_rd=15878 n_rd_L2_A=0 n_write=0 n_wr_bk=6387 bw_util=0.1577
n_activity=80163 dram_eff=0.5555
bk0: 1022a 271560i bk1: 1026a 271102i bk2: 1102a 271431i bk3: 1104a 270001i bk4: 1148a 268904i bk5: 1142a 269164i bk6: 1118a 269747i bk7: 1130a 269936i bk8: 1152a 270578i bk9: 1132a 269850i bk10: 912a 271735i bk11: 860a 270589i bk12: 746a 273405i bk13: 762a 273180i bk14: 758a 274389i bk15: 764a 274205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926620
Row_Buffer_Locality_read = 0.965109
Row_Buffer_Locality_write = 0.802359
Bank_Level_Parallism = 2.732851
Bank_Level_Parallism_Col = 2.604918
Bank_Level_Parallism_Ready = 1.272444
write_to_read_ratio_blp_rw_average = 0.495940
GrpLevelPara = 1.922180 

BW Util details:
bwutil = 0.157747 
total_CMD = 282288 
util_bw = 44530 
Wasted_Col = 21139 
Wasted_Row = 6723 
Idle = 209896 

BW Util Bottlenecks: 
RCDc_limit = 4380 
RCDWRc_limit = 3348 
WTRc_limit = 4554 
RTWc_limit = 19633 
CCDLc_limit = 14450 
rwq = 0 
CCDLc_limit_alone = 10133 
WTRc_limit_alone = 4057 
RTWc_limit_alone = 15813 

Commands details: 
total_CMD = 282288 
n_nop = 257049 
Read = 15878 
Write = 0 
L2_Alloc = 0 
L2_WB = 6387 
n_act = 1540 
n_pre = 1524 
n_ref = 0 
n_req = 20796 
total_req = 22265 

Dual Bus Interface Util: 
issued_total_row = 3064 
issued_total_col = 22265 
Row_Bus_Util =  0.010854 
CoL_Bus_Util = 0.078873 
Either_Row_CoL_Bus_Util = 0.089409 
Issued_on_Two_Bus_Simul_Util = 0.000319 
issued_two_Eff = 0.003566 
queue_avg = 4.175130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282288 n_nop=256361 n_act=1979 n_pre=1963 n_ref_event=0 n_req=20729 n_rd=16054 n_rd_L2_A=0 n_write=0 n_wr_bk=6018 bw_util=0.1564
n_activity=91287 dram_eff=0.4836
bk0: 1018a 272033i bk1: 1118a 269334i bk2: 1086a 271968i bk3: 1150a 270263i bk4: 1150a 269796i bk5: 1162a 269533i bk6: 1152a 270653i bk7: 1116a 269662i bk8: 1150a 271016i bk9: 1146a 269355i bk10: 910a 272370i bk11: 830a 271412i bk12: 768a 274340i bk13: 782a 273450i bk14: 756a 274890i bk15: 760a 274142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905205
Row_Buffer_Locality_read = 0.951850
Row_Buffer_Locality_write = 0.745027
Bank_Level_Parallism = 2.417454
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.250213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.156379 
total_CMD = 282288 
util_bw = 44144 
Wasted_Col = 26534 
Wasted_Row = 9379 
Idle = 202231 

BW Util Bottlenecks: 
RCDc_limit = 6731 
RCDWRc_limit = 4808 
WTRc_limit = 4731 
RTWc_limit = 19618 
CCDLc_limit = 15614 
rwq = 0 
CCDLc_limit_alone = 11313 
WTRc_limit_alone = 4300 
RTWc_limit_alone = 15748 

Commands details: 
total_CMD = 282288 
n_nop = 256361 
Read = 16054 
Write = 0 
L2_Alloc = 0 
L2_WB = 6018 
n_act = 1979 
n_pre = 1963 
n_ref = 0 
n_req = 20729 
total_req = 22072 

Dual Bus Interface Util: 
issued_total_row = 3942 
issued_total_col = 22072 
Row_Bus_Util =  0.013964 
CoL_Bus_Util = 0.078190 
Either_Row_CoL_Bus_Util = 0.091846 
Issued_on_Two_Bus_Simul_Util = 0.000308 
issued_two_Eff = 0.003356 
queue_avg = 3.225369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282288 n_nop=257001 n_act=1549 n_pre=1533 n_ref_event=4567177155082382276 n_req=20803 n_rd=15882 n_rd_L2_A=0 n_write=0 n_wr_bk=6391 bw_util=0.1578
n_activity=80542 dram_eff=0.5531
bk0: 1024a 270370i bk1: 1030a 270897i bk2: 1098a 270222i bk3: 1112a 271685i bk4: 1140a 268302i bk5: 1144a 269198i bk6: 1132a 270226i bk7: 1118a 269869i bk8: 1130a 270173i bk9: 1152a 270240i bk10: 886a 271003i bk11: 888a 271255i bk12: 760a 273668i bk13: 748a 273536i bk14: 764a 274479i bk15: 756a 274736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926261
Row_Buffer_Locality_read = 0.964929
Row_Buffer_Locality_write = 0.801463
Bank_Level_Parallism = 2.721953
Bank_Level_Parallism_Col = 3.080492
Bank_Level_Parallism_Ready = 1.269186
write_to_read_ratio_blp_rw_average = 0.491916
GrpLevelPara = 1.911119 

BW Util details:
bwutil = 0.157803 
total_CMD = 282288 
util_bw = 44546 
Wasted_Col = 21204 
Wasted_Row = 6981 
Idle = 209557 

BW Util Bottlenecks: 
RCDc_limit = 4363 
RCDWRc_limit = 3389 
WTRc_limit = 4570 
RTWc_limit = 19714 
CCDLc_limit = 14471 
rwq = 0 
CCDLc_limit_alone = 9963 
WTRc_limit_alone = 4073 
RTWc_limit_alone = 15703 

Commands details: 
total_CMD = 282288 
n_nop = 257001 
Read = 15882 
Write = 0 
L2_Alloc = 0 
L2_WB = 6391 
n_act = 1549 
n_pre = 1533 
n_ref = 4567177155082382276 
n_req = 20803 
total_req = 22273 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 22273 
Row_Bus_Util =  0.010918 
CoL_Bus_Util = 0.078902 
Either_Row_CoL_Bus_Util = 0.089579 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.002689 
queue_avg = 4.015697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0157
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282288 n_nop=256499 n_act=1956 n_pre=1940 n_ref_event=0 n_req=20663 n_rd=15998 n_rd_L2_A=0 n_write=0 n_wr_bk=6004 bw_util=0.1559
n_activity=91358 dram_eff=0.4817
bk0: 1112a 269221i bk1: 1014a 271772i bk2: 1146a 270406i bk3: 1100a 272092i bk4: 1156a 269041i bk5: 1148a 269794i bk6: 1108a 269972i bk7: 1152a 269753i bk8: 1150a 269464i bk9: 1148a 270711i bk10: 820a 272641i bk11: 884a 272629i bk12: 776a 273959i bk13: 768a 274721i bk14: 758a 274415i bk15: 758a 274783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906064
Row_Buffer_Locality_read = 0.951806
Row_Buffer_Locality_write = 0.749196
Bank_Level_Parallism = 2.403103
Bank_Level_Parallism_Col = 2.272963
Bank_Level_Parallism_Ready = 1.228934
write_to_read_ratio_blp_rw_average = 0.467235
GrpLevelPara = 1.713240 

BW Util details:
bwutil = 0.155883 
total_CMD = 282288 
util_bw = 44004 
Wasted_Col = 26388 
Wasted_Row = 9596 
Idle = 202300 

BW Util Bottlenecks: 
RCDc_limit = 6820 
RCDWRc_limit = 4732 
WTRc_limit = 5048 
RTWc_limit = 18978 
CCDLc_limit = 15307 
rwq = 0 
CCDLc_limit_alone = 10833 
WTRc_limit_alone = 4584 
RTWc_limit_alone = 14968 

Commands details: 
total_CMD = 282288 
n_nop = 256499 
Read = 15998 
Write = 0 
L2_Alloc = 0 
L2_WB = 6004 
n_act = 1956 
n_pre = 1940 
n_ref = 0 
n_req = 20663 
total_req = 22002 

Dual Bus Interface Util: 
issued_total_row = 3896 
issued_total_col = 22002 
Row_Bus_Util =  0.013802 
CoL_Bus_Util = 0.077942 
Either_Row_CoL_Bus_Util = 0.091357 
Issued_on_Two_Bus_Simul_Util = 0.000386 
issued_two_Eff = 0.004227 
queue_avg = 3.223215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22322
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282288 n_nop=257157 n_act=1491 n_pre=1475 n_ref_event=0 n_req=20757 n_rd=15840 n_rd_L2_A=0 n_write=0 n_wr_bk=6386 bw_util=0.1575
n_activity=79925 dram_eff=0.5562
bk0: 1020a 270515i bk1: 1010a 271607i bk2: 1110a 270615i bk3: 1106a 270802i bk4: 1144a 268909i bk5: 1142a 268679i bk6: 1120a 269458i bk7: 1130a 269780i bk8: 1152a 269637i bk9: 1130a 269155i bk10: 888a 270637i bk11: 862a 271510i bk12: 746a 273720i bk13: 762a 273240i bk14: 754a 273493i bk15: 764a 274375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928891
Row_Buffer_Locality_read = 0.966414
Row_Buffer_Locality_write = 0.808013
Bank_Level_Parallism = 2.785215
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.271234
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.157470 
total_CMD = 282288 
util_bw = 44452 
Wasted_Col = 21943 
Wasted_Row = 5992 
Idle = 209901 

BW Util Bottlenecks: 
RCDc_limit = 4293 
RCDWRc_limit = 3232 
WTRc_limit = 4910 
RTWc_limit = 21864 
CCDLc_limit = 14293 
rwq = 0 
CCDLc_limit_alone = 10320 
WTRc_limit_alone = 4416 
RTWc_limit_alone = 18385 

Commands details: 
total_CMD = 282288 
n_nop = 257157 
Read = 15840 
Write = 0 
L2_Alloc = 0 
L2_WB = 6386 
n_act = 1491 
n_pre = 1475 
n_ref = 0 
n_req = 20757 
total_req = 22226 

Dual Bus Interface Util: 
issued_total_row = 2966 
issued_total_col = 22226 
Row_Bus_Util =  0.010507 
CoL_Bus_Util = 0.078735 
Either_Row_CoL_Bus_Util = 0.089026 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.002427 
queue_avg = 4.061604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0616

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61496, Miss = 10822, Miss_rate = 0.176, Pending_hits = 4834, Reservation_fails = 3684
L2_cache_bank[1]: Access = 37016, Miss = 10002, Miss_rate = 0.270, Pending_hits = 4024, Reservation_fails = 2335
L2_cache_bank[2]: Access = 37064, Miss = 10022, Miss_rate = 0.270, Pending_hits = 4477, Reservation_fails = 1504
L2_cache_bank[3]: Access = 37884, Miss = 10002, Miss_rate = 0.264, Pending_hits = 4307, Reservation_fails = 2892
L2_cache_bank[4]: Access = 36740, Miss = 10022, Miss_rate = 0.273, Pending_hits = 3990, Reservation_fails = 1471
L2_cache_bank[5]: Access = 61646, Miss = 10786, Miss_rate = 0.175, Pending_hits = 4873, Reservation_fails = 4502
L2_cache_bank[6]: Access = 37624, Miss = 10022, Miss_rate = 0.266, Pending_hits = 4040, Reservation_fails = 1472
L2_cache_bank[7]: Access = 37324, Miss = 10012, Miss_rate = 0.268, Pending_hits = 4574, Reservation_fails = 2361
L2_cache_bank[8]: Access = 61102, Miss = 10746, Miss_rate = 0.176, Pending_hits = 4753, Reservation_fails = 4208
L2_cache_bank[9]: Access = 36828, Miss = 10000, Miss_rate = 0.272, Pending_hits = 4005, Reservation_fails = 2114
L2_cache_bank[10]: Access = 37200, Miss = 10002, Miss_rate = 0.269, Pending_hits = 4575, Reservation_fails = 1635
L2_cache_bank[11]: Access = 37556, Miss = 9988, Miss_rate = 0.266, Pending_hits = 4165, Reservation_fails = 1622
L2_total_cache_accesses = 519480
L2_total_cache_misses = 122426
L2_total_cache_miss_rate = 0.2357
L2_total_cache_pending_hits = 52617
L2_total_cache_reservation_fails = 29800
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31871
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7584
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1720
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 186
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15633
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 558
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1720
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61382
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 203
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 481
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5069
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15633
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=519480
icnt_total_pkts_simt_to_mem=198978
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.7988
	minimum = 5
	maximum = 991
Network latency average = 41.706
	minimum = 5
	maximum = 991
Slowest packet = 480531
Flit latency average = 39.323
	minimum = 5
	maximum = 991
Slowest flit = 513142
Fragmentation average = 0.000696075
	minimum = 0
	maximum = 97
Injected packet rate average = 0.226496
	minimum = 0.088833 (at node 4)
	maximum = 0.518581 (at node 20)
Accepted packet rate average = 0.226496
	minimum = 0.104835 (at node 17)
	maximum = 0.323639 (at node 2)
Injected flit rate average = 0.241981
	minimum = 0.116176 (at node 4)
	maximum = 0.518581 (at node 20)
Accepted flit rate average= 0.241981
	minimum = 0.143363 (at node 17)
	maximum = 0.323639 (at node 2)
Injected packet length average = 1.06837
Accepted packet length average = 1.06837
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4719 (9 samples)
	minimum = 5 (9 samples)
	maximum = 274.667 (9 samples)
Network latency average = 17.5887 (9 samples)
	minimum = 5 (9 samples)
	maximum = 272.222 (9 samples)
Flit latency average = 16.9639 (9 samples)
	minimum = 5 (9 samples)
	maximum = 271.667 (9 samples)
Fragmentation average = 0.000806536 (9 samples)
	minimum = 0 (9 samples)
	maximum = 37.3333 (9 samples)
Injected packet rate average = 0.0794683 (9 samples)
	minimum = 0.0306973 (9 samples)
	maximum = 0.197261 (9 samples)
Accepted packet rate average = 0.0794683 (9 samples)
	minimum = 0.0350301 (9 samples)
	maximum = 0.116243 (9 samples)
Injected flit rate average = 0.0849133 (9 samples)
	minimum = 0.0402747 (9 samples)
	maximum = 0.197425 (9 samples)
Accepted flit rate average = 0.0849133 (9 samples)
	minimum = 0.047717 (9 samples)
	maximum = 0.116243 (9 samples)
Injected packet size average = 1.06852 (9 samples)
Accepted packet size average = 1.06852 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 1 sec (721 sec)
gpgpu_simulation_rate = 91761 (inst/sec)
gpgpu_simulation_rate = 423 (cycle/sec)
gpgpu_silicon_slowdown = 2364066x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
kernel_stream_id = 12884901889
gpu_sim_cycle = 30392
gpu_sim_insn = 19880
gpu_ipc =       0.6541
gpu_tot_sim_cycle = 335902
gpu_tot_sim_insn = 66179936
gpu_tot_ipc =     197.0216
gpu_tot_issued_cta = 2796
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.8096% 
max_total_param_size = 0
gpu_stall_dramfull = 24756
gpu_stall_icnt2sh    = 68126
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4554
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8256
L2_BW  =       0.1495 GB/Sec
L2_BW_total  =      49.5022 GB/Sec
gpu_total_sim_rate=87308

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1077540
	L1I_total_cache_misses = 12608
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9285
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 6932, Miss_rate = 0.570, Pending_hits = 759, Reservation_fails = 1583
	L1D_cache_core[1]: Access = 12232, Miss = 7041, Miss_rate = 0.576, Pending_hits = 721, Reservation_fails = 2937
	L1D_cache_core[2]: Access = 12330, Miss = 7078, Miss_rate = 0.574, Pending_hits = 708, Reservation_fails = 2091
	L1D_cache_core[3]: Access = 11994, Miss = 7170, Miss_rate = 0.598, Pending_hits = 705, Reservation_fails = 3708
	L1D_cache_core[4]: Access = 11866, Miss = 6876, Miss_rate = 0.579, Pending_hits = 850, Reservation_fails = 3682
	L1D_cache_core[5]: Access = 12058, Miss = 6936, Miss_rate = 0.575, Pending_hits = 724, Reservation_fails = 2062
	L1D_cache_core[6]: Access = 11930, Miss = 7075, Miss_rate = 0.593, Pending_hits = 834, Reservation_fails = 4025
	L1D_cache_core[7]: Access = 11994, Miss = 6823, Miss_rate = 0.569, Pending_hits = 996, Reservation_fails = 2087
	L1D_cache_core[8]: Access = 11994, Miss = 7079, Miss_rate = 0.590, Pending_hits = 723, Reservation_fails = 4593
	L1D_cache_core[9]: Access = 12025, Miss = 7195, Miss_rate = 0.598, Pending_hits = 771, Reservation_fails = 3548
	L1D_cache_core[10]: Access = 11802, Miss = 7063, Miss_rate = 0.598, Pending_hits = 743, Reservation_fails = 4017
	L1D_cache_core[11]: Access = 12186, Miss = 7281, Miss_rate = 0.597, Pending_hits = 786, Reservation_fails = 2969
	L1D_cache_core[12]: Access = 11866, Miss = 7116, Miss_rate = 0.600, Pending_hits = 999, Reservation_fails = 4013
	L1D_cache_core[13]: Access = 11866, Miss = 6988, Miss_rate = 0.589, Pending_hits = 792, Reservation_fails = 3173
	L1D_cache_core[14]: Access = 11866, Miss = 7148, Miss_rate = 0.602, Pending_hits = 756, Reservation_fails = 3921
	L1D_total_cache_accesses = 180162
	L1D_total_cache_misses = 105801
	L1D_total_cache_miss_rate = 0.5873
	L1D_total_cache_pending_hits = 11867
	L1D_total_cache_reservation_fails = 48409
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 65682
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 2796, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10101, 7152, 3534, 3534, 3534, 3534, 3534, 3534, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 68179968
gpgpu_n_tot_w_icount = 2130624
gpgpu_n_stall_shd_mem = 113706
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103077
gpgpu_n_mem_write_global = 46082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145280
gpgpu_n_store_insn = 737312
gpgpu_n_shmem_insn = 24110112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092800
gpgpu_n_shmem_bkconflict = 22176
gpgpu_n_l1cache_bkconflict = 5066
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5066
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:411735	W0_Idle:1881161	W0_Scoreboard:2196008	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:107354	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1072416	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 824616 {8:103077,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3317904 {72:46082,}
traffic_breakdown_coretomem[INST_ACC_R] = 30240 {8:3780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16492320 {40:412308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737312 {8:92164,}
traffic_breakdown_memtocore[INST_ACC_R] = 604800 {40:15120,}
maxmflatency = 1289 
max_icnt2mem_latency = 1070 
maxmrqlatency = 907 
max_icnt2sh_latency = 231 
averagemflatency = 259 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 55 
mrq_lat_table:20720 	6524 	7386 	8548 	18671 	24146 	23962 	12245 	2095 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	286772 	195557 	21345 	828 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3510 	219 	63 	137915 	5861 	4316 	949 	89 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60737 	84872 	79789 	93373 	137420 	48311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	250 	125 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       126       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       126       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     15633     22353     15916     23137     18305     34416     19441     23612     21774     34739     23096     16299     25070     20797     28898 
dram[1]:     12459     16454     15862     15942     18120     18458     18955     19438     21682     21743     23586     22918     25024     25111     28285     26127 
dram[2]:     13135     16998     15909     21934     18304     34366     19440     34437     21768     34423     23564     34766     25064     11347     28242     20459 
dram[3]:     13859     14231     15951     15861     18317     18129     19374     18958     21710     21674     22916     23180     25109     25028     26126     28307 
dram[4]:     11237     12621     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     11147     25063     20395     28279 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.419355 13.171718  9.418301 12.750000  8.519337 12.015873  9.768707 13.451327  8.752941 12.308943  8.803149 10.798165 10.051021 12.717949 11.305882 15.523809 
dram[1]: 15.068966 13.100000 14.464646 13.277778 14.037037 12.796610 13.759259 14.000000 14.339622 13.157895 11.980198 11.510000 14.294118 12.973684 15.343750 15.200000 
dram[2]: 12.689321  7.134715 13.358491  9.642385 13.086206  9.150602 13.217391  9.056603 12.241936  8.578034 11.289720  8.097015 13.078947 10.988889 15.076923 10.494506 
dram[3]: 12.386792 13.438775 13.730769 14.714286 12.360656 14.264151 14.018692 13.887851 12.913794 13.818182 13.155556 11.558824 12.973684 14.727273 15.682540 14.848485 
dram[4]:  7.236842 12.509615  8.901840 13.240741  8.952662 12.847458  9.801370 13.571428  8.910180 12.225806  8.795082 10.681818 10.250000 14.171429 11.469879 15.587301 
dram[5]: 14.406593 15.247059 14.835052 13.941748 14.130841 12.479339 16.173914 14.831683 12.773109 12.178862 13.188889 11.254902 15.187500 15.406250 14.597015 18.641510 
average row locality = 124629/10429 = 11.950235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       329       368       393       426       424       480       414       480       426       480       334       381       265       288       246       288 
dram[1]:       364       368       426       426       480       480       480       480       480       480       390       381       291       288       288       288 
dram[2]:       364       336       426       394       480       423       480       412       480       426       390       329       291       263       288       246 
dram[3]:       364       372       426       426       480       480       480       480       480       480       390       381       291       288       288       288 
dram[4]:       331       372       393       426       423       480       410       480       426       480       326       381       265       288       244       288 
dram[5]:       367       371       425       426       480       480       480       480       480       480       389       376       291       288       288       288 
total dram writes = 37236
bank skew: 480/244 = 1.97
chip skew: 6394/6013 = 1.06
average mf latency per bank:
dram[0]:      10545      4718      8131      4556      6035      2007      6702      1762      5644      1624      5776      1542      6610      1899      6863      1787
dram[1]:       4961      4924      4537      4871      2270      2023      1934      1925      1743      1688      1619      1617      1846      1931      1773      1763
dram[2]:       4828      9462      4419      8423      2149      5885      1776      6486      1623      5032      1510      5138      1889      5820      1797      6368
dram[3]:       5137      4916      4730      4651      2019      2208      1903      1936      1658      1689      1598      1682      1894      1826      1818      1762
dram[4]:      10601      4544      8378      4594      6056      1987      6812      1781      5437      1614      5217      1513      5934      1824      6943      1732
dram[5]:       4956      4853      4617      4871      2226      1956      1914      1901      1658      1630      1669      1644      1864      1986      1747      1838
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986       876       546       925       581       675       513       820       569
dram[1]:        637       525       711       907      1189      1120      1117      1187       571       534       507       529       462       584       495       506
dram[2]:        566       785       703      1041      1289      1071       944      1047       502       803       499       853       522       752       612       653
dram[3]:        558       626       949       845      1104      1139      1176      1139       500       548       535       615       579       494       542       463
dram[4]:        786       514      1028       829      1072      1185      1081       951       837       528       829       480       759       500       730       613
dram[5]:        649       528       778       813      1149       958      1096      1148       520       528       571       526       534       631       455       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 335973 -   mf: uid=1886159, sid4294967295:w4294967295, part=0, addr=0xc004b100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335873), 
Ready @ 335981 -   mf: uid=1886163, sid4294967295:w4294967295, part=0, addr=0xc004c900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335881), 
Ready @ 335987 -   mf: uid=1886166, sid4294967295:w4294967295, part=0, addr=0xc004e100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335887), 
Ready @ 335993 -   mf: uid=1886169, sid4294967295:w4294967295, part=0, addr=0xc004f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335893), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310370 n_nop=284401 n_act=1981 n_pre=1965 n_ref_event=0 n_req=20778 n_rd=16096 n_rd_L2_A=0 n_write=0 n_wr_bk=6022 bw_util=0.1425
n_activity=91494 dram_eff=0.4835
bk0: 1126a 297295i bk1: 1020a 300216i bk2: 1136a 299129i bk3: 1098a 299476i bk4: 1204a 296964i bk5: 1146a 298485i bk6: 1110a 298174i bk7: 1152a 298740i bk8: 1150a 296763i bk9: 1146a 298635i bk10: 858a 299263i bk11: 886a 300091i bk12: 776a 301077i bk13: 768a 302450i bk14: 766a 302451i bk15: 754a 302846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905188
Row_Buffer_Locality_read = 0.951292
Row_Buffer_Locality_write = 0.746689
Bank_Level_Parallism = 2.432611
Bank_Level_Parallism_Col = 2.295359
Bank_Level_Parallism_Ready = 1.235718
write_to_read_ratio_blp_rw_average = 0.469611
GrpLevelPara = 1.727698 

BW Util details:
bwutil = 0.142527 
total_CMD = 310370 
util_bw = 44236 
Wasted_Col = 26508 
Wasted_Row = 9430 
Idle = 230196 

BW Util Bottlenecks: 
RCDc_limit = 6652 
RCDWRc_limit = 4809 
WTRc_limit = 5259 
RTWc_limit = 19764 
CCDLc_limit = 16191 
rwq = 0 
CCDLc_limit_alone = 11407 
WTRc_limit_alone = 4788 
RTWc_limit_alone = 15451 

Commands details: 
total_CMD = 310370 
n_nop = 284401 
Read = 16096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6022 
n_act = 1981 
n_pre = 1965 
n_ref = 0 
n_req = 20778 
total_req = 22118 

Dual Bus Interface Util: 
issued_total_row = 3946 
issued_total_col = 22118 
Row_Bus_Util =  0.012714 
CoL_Bus_Util = 0.071263 
Either_Row_CoL_Bus_Util = 0.083671 
Issued_on_Two_Bus_Simul_Util = 0.000306 
issued_two_Eff = 0.003658 
queue_avg = 3.033054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310370 n_nop=285114 n_act=1543 n_pre=1527 n_ref_event=0 n_req=20806 n_rd=15886 n_rd_L2_A=0 n_write=0 n_wr_bk=6390 bw_util=0.1435
n_activity=80275 dram_eff=0.555
bk0: 1030a 299607i bk1: 1026a 299180i bk2: 1102a 299510i bk3: 1104a 298082i bk4: 1148a 296985i bk5: 1142a 297246i bk6: 1118a 297829i bk7: 1130a 298019i bk8: 1152a 298662i bk9: 1132a 297935i bk10: 912a 299820i bk11: 860a 298675i bk12: 746a 301420i bk13: 762a 301259i bk14: 758a 302468i bk15: 764a 302286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926512
Row_Buffer_Locality_read = 0.965064
Row_Buffer_Locality_write = 0.802033
Bank_Level_Parallism = 2.731707
Bank_Level_Parallism_Col = 2.603847
Bank_Level_Parallism_Ready = 1.272310
write_to_read_ratio_blp_rw_average = 0.495998
GrpLevelPara = 1.921430 

BW Util details:
bwutil = 0.143545 
total_CMD = 310370 
util_bw = 44552 
Wasted_Col = 21175 
Wasted_Row = 6738 
Idle = 237905 

BW Util Bottlenecks: 
RCDc_limit = 4392 
RCDWRc_limit = 3361 
WTRc_limit = 4554 
RTWc_limit = 19653 
CCDLc_limit = 14461 
rwq = 0 
CCDLc_limit_alone = 10140 
WTRc_limit_alone = 4057 
RTWc_limit_alone = 15829 

Commands details: 
total_CMD = 310370 
n_nop = 285114 
Read = 15886 
Write = 0 
L2_Alloc = 0 
L2_WB = 6390 
n_act = 1543 
n_pre = 1527 
n_ref = 0 
n_req = 20806 
total_req = 22276 

Dual Bus Interface Util: 
issued_total_row = 3070 
issued_total_col = 22276 
Row_Bus_Util =  0.009891 
CoL_Bus_Util = 0.071772 
Either_Row_CoL_Bus_Util = 0.081374 
Issued_on_Two_Bus_Simul_Util = 0.000290 
issued_two_Eff = 0.003564 
queue_avg = 3.797622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79762
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 335977 -   mf: uid=1886161, sid4294967295:w4294967295, part=2, addr=0xc004b900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335877), 
Ready @ 335983 -   mf: uid=1886164, sid4294967295:w4294967295, part=2, addr=0xc004d100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335883), 
Ready @ 335989 -   mf: uid=1886167, sid4294967295:w4294967295, part=2, addr=0xc004e900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335889), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310370 n_nop=284397 n_act=1983 n_pre=1967 n_ref_event=0 n_req=20766 n_rd=16082 n_rd_L2_A=0 n_write=0 n_wr_bk=6028 bw_util=0.1425
n_activity=91601 dram_eff=0.4827
bk0: 1026a 300081i bk1: 1118a 297413i bk2: 1086a 300049i bk3: 1150a 298344i bk4: 1150a 297877i bk5: 1182a 297565i bk6: 1152a 298732i bk7: 1116a 297742i bk8: 1150a 299098i bk9: 1146a 297440i bk10: 910a 300455i bk11: 830a 299498i bk12: 768a 302355i bk13: 782a 301450i bk14: 756a 302971i bk15: 760a 302224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905182
Row_Buffer_Locality_read = 0.951809
Row_Buffer_Locality_write = 0.745090
Bank_Level_Parallism = 2.414902
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.249787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.142475 
total_CMD = 310370 
util_bw = 44220 
Wasted_Col = 26637 
Wasted_Row = 9404 
Idle = 230109 

BW Util Bottlenecks: 
RCDc_limit = 6755 
RCDWRc_limit = 4821 
WTRc_limit = 4731 
RTWc_limit = 19690 
CCDLc_limit = 15655 
rwq = 0 
CCDLc_limit_alone = 11334 
WTRc_limit_alone = 4300 
RTWc_limit_alone = 15800 

Commands details: 
total_CMD = 310370 
n_nop = 284397 
Read = 16082 
Write = 0 
L2_Alloc = 0 
L2_WB = 6028 
n_act = 1983 
n_pre = 1967 
n_ref = 0 
n_req = 20766 
total_req = 22110 

Dual Bus Interface Util: 
issued_total_row = 3950 
issued_total_col = 22110 
Row_Bus_Util =  0.012727 
CoL_Bus_Util = 0.071238 
Either_Row_CoL_Bus_Util = 0.083684 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.003350 
queue_avg = 2.934075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310370 n_nop=285066 n_act=1552 n_pre=1536 n_ref_event=4567177155082382276 n_req=20813 n_rd=15890 n_rd_L2_A=0 n_write=0 n_wr_bk=6394 bw_util=0.1436
n_activity=80654 dram_eff=0.5526
bk0: 1032a 298417i bk1: 1030a 298975i bk2: 1098a 298301i bk3: 1112a 299765i bk4: 1140a 296383i bk5: 1144a 297280i bk6: 1132a 298308i bk7: 1118a 297952i bk8: 1130a 298257i bk9: 1152a 298325i bk10: 886a 299088i bk11: 888a 299341i bk12: 760a 301683i bk13: 748a 301615i bk14: 764a 302559i bk15: 756a 302817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926152
Row_Buffer_Locality_read = 0.964884
Row_Buffer_Locality_write = 0.801138
Bank_Level_Parallism = 2.720825
Bank_Level_Parallism_Col = 3.079040
Bank_Level_Parallism_Ready = 1.269055
write_to_read_ratio_blp_rw_average = 0.491977
GrpLevelPara = 1.910381 

BW Util details:
bwutil = 0.143596 
total_CMD = 310370 
util_bw = 44568 
Wasted_Col = 21240 
Wasted_Row = 6996 
Idle = 237566 

BW Util Bottlenecks: 
RCDc_limit = 4375 
RCDWRc_limit = 3402 
WTRc_limit = 4570 
RTWc_limit = 19734 
CCDLc_limit = 14482 
rwq = 0 
CCDLc_limit_alone = 9970 
WTRc_limit_alone = 4073 
RTWc_limit_alone = 15719 

Commands details: 
total_CMD = 310370 
n_nop = 285066 
Read = 15890 
Write = 0 
L2_Alloc = 0 
L2_WB = 6394 
n_act = 1552 
n_pre = 1536 
n_ref = 4567177155082382276 
n_req = 20813 
total_req = 22284 

Dual Bus Interface Util: 
issued_total_row = 3088 
issued_total_col = 22284 
Row_Bus_Util =  0.009949 
CoL_Bus_Util = 0.071798 
Either_Row_CoL_Bus_Util = 0.081528 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.002687 
queue_avg = 3.652615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 335975 -   mf: uid=1886160, sid4294967295:w4294967295, part=4, addr=0xc004a900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335875), 
Ready @ 335980 -   mf: uid=1886162, sid4294967295:w4294967295, part=4, addr=0xc004c100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335880), 
Ready @ 335985 -   mf: uid=1886165, sid4294967295:w4294967295, part=4, addr=0xc004d900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335885), 
Ready @ 335991 -   mf: uid=1886168, sid4294967295:w4294967295, part=4, addr=0xc004f100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (335891), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310370 n_nop=284536 n_act=1960 n_pre=1944 n_ref_event=0 n_req=20699 n_rd=16026 n_rd_L2_A=0 n_write=0 n_wr_bk=6013 bw_util=0.142
n_activity=91661 dram_eff=0.4809
bk0: 1120a 297269i bk1: 1014a 299851i bk2: 1146a 298486i bk3: 1100a 300173i bk4: 1176a 297072i bk5: 1148a 297874i bk6: 1108a 298053i bk7: 1152a 297835i bk8: 1150a 297547i bk9: 1148a 298795i bk10: 820a 300725i bk11: 884a 300714i bk12: 776a 301894i bk13: 768a 302801i bk14: 758a 302496i bk15: 758a 302865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906034
Row_Buffer_Locality_read = 0.951766
Row_Buffer_Locality_write = 0.749198
Bank_Level_Parallism = 2.400584
Bank_Level_Parallism_Col = 2.270586
Bank_Level_Parallism_Ready = 1.228553
write_to_read_ratio_blp_rw_average = 0.467586
GrpLevelPara = 1.711529 

BW Util details:
bwutil = 0.142018 
total_CMD = 310370 
util_bw = 44078 
Wasted_Col = 26491 
Wasted_Row = 9621 
Idle = 230180 

BW Util Bottlenecks: 
RCDc_limit = 6844 
RCDWRc_limit = 4745 
WTRc_limit = 5048 
RTWc_limit = 19050 
CCDLc_limit = 15348 
rwq = 0 
CCDLc_limit_alone = 10854 
WTRc_limit_alone = 4584 
RTWc_limit_alone = 15020 

Commands details: 
total_CMD = 310370 
n_nop = 284536 
Read = 16026 
Write = 0 
L2_Alloc = 0 
L2_WB = 6013 
n_act = 1960 
n_pre = 1944 
n_ref = 0 
n_req = 20699 
total_req = 22039 

Dual Bus Interface Util: 
issued_total_row = 3904 
issued_total_col = 22039 
Row_Bus_Util =  0.012579 
CoL_Bus_Util = 0.071009 
Either_Row_CoL_Bus_Util = 0.083236 
Issued_on_Two_Bus_Simul_Util = 0.000351 
issued_two_Eff = 0.004219 
queue_avg = 2.932113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93211
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310370 n_nop=285222 n_act=1494 n_pre=1478 n_ref_event=0 n_req=20767 n_rd=15848 n_rd_L2_A=0 n_write=0 n_wr_bk=6389 bw_util=0.1433
n_activity=80037 dram_eff=0.5557
bk0: 1028a 298562i bk1: 1010a 299685i bk2: 1110a 298695i bk3: 1106a 298883i bk4: 1144a 296990i bk5: 1142a 296761i bk6: 1120a 297540i bk7: 1130a 297863i bk8: 1152a 297721i bk9: 1130a 297240i bk10: 888a 298722i bk11: 862a 299596i bk12: 746a 301735i bk13: 762a 301319i bk14: 754a 301572i bk15: 764a 302455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928781
Row_Buffer_Locality_read = 0.966368
Row_Buffer_Locality_write = 0.807684
Bank_Level_Parallism = 2.784018
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.271101
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143293 
total_CMD = 310370 
util_bw = 44474 
Wasted_Col = 21979 
Wasted_Row = 6007 
Idle = 237910 

BW Util Bottlenecks: 
RCDc_limit = 4305 
RCDWRc_limit = 3245 
WTRc_limit = 4910 
RTWc_limit = 21884 
CCDLc_limit = 14304 
rwq = 0 
CCDLc_limit_alone = 10327 
WTRc_limit_alone = 4416 
RTWc_limit_alone = 18401 

Commands details: 
total_CMD = 310370 
n_nop = 285222 
Read = 15848 
Write = 0 
L2_Alloc = 0 
L2_WB = 6389 
n_act = 1494 
n_pre = 1478 
n_ref = 0 
n_req = 20767 
total_req = 22237 

Dual Bus Interface Util: 
issued_total_row = 2972 
issued_total_col = 22237 
Row_Bus_Util =  0.009576 
CoL_Bus_Util = 0.071647 
Either_Row_CoL_Bus_Util = 0.081026 
Issued_on_Two_Bus_Simul_Util = 0.000197 
issued_two_Eff = 0.002426 
queue_avg = 3.694368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61538, Miss = 10864, Miss_rate = 0.177, Pending_hits = 4834, Reservation_fails = 3684
L2_cache_bank[1]: Access = 37016, Miss = 10002, Miss_rate = 0.270, Pending_hits = 4024, Reservation_fails = 2335
L2_cache_bank[2]: Access = 37072, Miss = 10030, Miss_rate = 0.271, Pending_hits = 4477, Reservation_fails = 1504
L2_cache_bank[3]: Access = 37884, Miss = 10002, Miss_rate = 0.264, Pending_hits = 4307, Reservation_fails = 2892
L2_cache_bank[4]: Access = 36748, Miss = 10030, Miss_rate = 0.273, Pending_hits = 3990, Reservation_fails = 1471
L2_cache_bank[5]: Access = 61676, Miss = 10816, Miss_rate = 0.175, Pending_hits = 4873, Reservation_fails = 4502
L2_cache_bank[6]: Access = 37632, Miss = 10030, Miss_rate = 0.267, Pending_hits = 4040, Reservation_fails = 1472
L2_cache_bank[7]: Access = 37324, Miss = 10012, Miss_rate = 0.268, Pending_hits = 4574, Reservation_fails = 2361
L2_cache_bank[8]: Access = 61140, Miss = 10784, Miss_rate = 0.176, Pending_hits = 4753, Reservation_fails = 4208
L2_cache_bank[9]: Access = 36828, Miss = 10000, Miss_rate = 0.272, Pending_hits = 4005, Reservation_fails = 2114
L2_cache_bank[10]: Access = 37208, Miss = 10010, Miss_rate = 0.269, Pending_hits = 4575, Reservation_fails = 1635
L2_cache_bank[11]: Access = 37556, Miss = 9988, Miss_rate = 0.266, Pending_hits = 4165, Reservation_fails = 1622
L2_total_cache_accesses = 519622
L2_total_cache_misses = 122568
L2_total_cache_miss_rate = 0.2359
L2_total_cache_pending_hits = 52617
L2_total_cache_reservation_fails = 29800
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=519622
icnt_total_pkts_simt_to_mem=199036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.36757
	minimum = 5
	maximum = 12
Network latency average = 5.14595
	minimum = 5
	maximum = 6
Slowest packet = 672527
Flit latency average = 5.06
	minimum = 5
	maximum = 6
Slowest flit = 718603
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000225449
	minimum = 0 (at node 0)
	maximum = 0.00141485 (at node 9)
Accepted packet rate average = 0.000225449
	minimum = 0 (at node 0)
	maximum = 0.00467228 (at node 9)
Injected flit rate average = 0.000243729
	minimum = 0 (at node 0)
	maximum = 0.0019084 (at node 9)
Accepted flit rate average= 0.000243729
	minimum = 0 (at node 0)
	maximum = 0.00467228 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1615 (10 samples)
	minimum = 5 (10 samples)
	maximum = 248.4 (10 samples)
Network latency average = 16.3444 (10 samples)
	minimum = 5 (10 samples)
	maximum = 245.6 (10 samples)
Flit latency average = 15.7735 (10 samples)
	minimum = 5 (10 samples)
	maximum = 245.1 (10 samples)
Fragmentation average = 0.000725882 (10 samples)
	minimum = 0 (10 samples)
	maximum = 33.6 (10 samples)
Injected packet rate average = 0.071544 (10 samples)
	minimum = 0.0276276 (10 samples)
	maximum = 0.177677 (10 samples)
Accepted packet rate average = 0.071544 (10 samples)
	minimum = 0.0315271 (10 samples)
	maximum = 0.105086 (10 samples)
Injected flit rate average = 0.0764463 (10 samples)
	minimum = 0.0362472 (10 samples)
	maximum = 0.177873 (10 samples)
Accepted flit rate average = 0.0764463 (10 samples)
	minimum = 0.0429453 (10 samples)
	maximum = 0.105086 (10 samples)
Injected packet size average = 1.06852 (10 samples)
Accepted packet size average = 1.06852 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 38 sec (758 sec)
gpgpu_simulation_rate = 87308 (inst/sec)
gpgpu_simulation_rate = 443 (cycle/sec)
gpgpu_silicon_slowdown = 2257336x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (28,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
kernel_stream_id = 12884901908
gpu_sim_cycle = 39861
gpu_sim_insn = 551040
gpu_ipc =      13.8240
gpu_tot_sim_cycle = 375763
gpu_tot_sim_insn = 66730976
gpu_tot_ipc =     177.5879
gpu_tot_issued_cta = 2824
gpu_occupancy = 3.8888% 
gpu_tot_occupancy = 33.4693% 
max_total_param_size = 0
gpu_stall_dramfull = 24756
gpu_stall_icnt2sh    = 68126
partiton_level_parallism =       0.0796
partiton_level_parallism_total  =       0.4155
partiton_level_parallism_util =       1.1627
partiton_level_parallism_util_total  =       1.8047
L2_BW  =       8.7954 GB/Sec
L2_BW_total  =      45.1841 GB/Sec
gpu_total_sim_rate=79536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094620
	L1I_total_cache_misses = 14721
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9285
L1D_cache:
	L1D_cache_core[0]: Access = 12311, Miss = 7012, Miss_rate = 0.570, Pending_hits = 775, Reservation_fails = 1583
	L1D_cache_core[1]: Access = 12390, Miss = 7121, Miss_rate = 0.575, Pending_hits = 737, Reservation_fails = 2937
	L1D_cache_core[2]: Access = 12488, Miss = 7158, Miss_rate = 0.573, Pending_hits = 724, Reservation_fails = 2091
	L1D_cache_core[3]: Access = 12152, Miss = 7250, Miss_rate = 0.597, Pending_hits = 721, Reservation_fails = 3708
	L1D_cache_core[4]: Access = 12024, Miss = 6956, Miss_rate = 0.579, Pending_hits = 866, Reservation_fails = 3682
	L1D_cache_core[5]: Access = 12216, Miss = 7016, Miss_rate = 0.574, Pending_hits = 740, Reservation_fails = 2062
	L1D_cache_core[6]: Access = 12088, Miss = 7155, Miss_rate = 0.592, Pending_hits = 850, Reservation_fails = 4025
	L1D_cache_core[7]: Access = 12152, Miss = 6903, Miss_rate = 0.568, Pending_hits = 1012, Reservation_fails = 2087
	L1D_cache_core[8]: Access = 12073, Miss = 7127, Miss_rate = 0.590, Pending_hits = 723, Reservation_fails = 4593
	L1D_cache_core[9]: Access = 12104, Miss = 7243, Miss_rate = 0.598, Pending_hits = 771, Reservation_fails = 3548
	L1D_cache_core[10]: Access = 11960, Miss = 7150, Miss_rate = 0.598, Pending_hits = 759, Reservation_fails = 4017
	L1D_cache_core[11]: Access = 12344, Miss = 7361, Miss_rate = 0.596, Pending_hits = 802, Reservation_fails = 2969
	L1D_cache_core[12]: Access = 12024, Miss = 7196, Miss_rate = 0.598, Pending_hits = 1015, Reservation_fails = 4013
	L1D_cache_core[13]: Access = 12024, Miss = 7068, Miss_rate = 0.588, Pending_hits = 808, Reservation_fails = 3173
	L1D_cache_core[14]: Access = 12024, Miss = 7228, Miss_rate = 0.601, Pending_hits = 772, Reservation_fails = 3921
	L1D_total_cache_accesses = 182374
	L1D_total_cache_misses = 106944
	L1D_total_cache_miss_rate = 0.5864
	L1D_total_cache_pending_hits = 12075
	L1D_total_cache_reservation_fails = 48409
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 65934
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 208
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14967
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2113
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 944
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1344
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 868
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17080

Total_core_cache_fail_stats:
ctas_completed 2824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11307, 8358, 3534, 3534, 3534, 3534, 3534, 3534, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 69260544
gpgpu_n_tot_w_icount = 2164392
gpgpu_n_stall_shd_mem = 119978
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 104213
gpgpu_n_mem_write_global = 46950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2166784
gpgpu_n_store_insn = 751200
gpgpu_n_shmem_insn = 24288416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2098176
gpgpu_n_shmem_bkconflict = 28448
gpgpu_n_l1cache_bkconflict = 5066
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5066
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:419558	W0_Idle:2585617	W0_Scoreboard:2645005	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2013474
single_issue_nums: WS0:1090506	WS1:1073886	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 833704 {8:104213,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3380400 {72:46950,}
traffic_breakdown_coretomem[INST_ACC_R] = 39592 {8:4949,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16674080 {40:416852,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 751200 {8:93900,}
traffic_breakdown_memtocore[INST_ACC_R] = 791840 {40:19796,}
maxmflatency = 1289 
max_icnt2mem_latency = 1070 
maxmrqlatency = 907 
max_icnt2sh_latency = 231 
averagemflatency = 259 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 54 
mrq_lat_table:21923 	6849 	7720 	8626 	19320 	24390 	24077 	12247 	2095 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	291552 	197057 	21345 	828 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4595 	286 	80 	139716 	6064 	4316 	949 	89 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	66772 	85117 	79789 	93373 	137420 	48311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	284 	130 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       126       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       126       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     16021     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12550     16819     15862     15942     18120     18458     18955     19438     21682     21743     23586     22918     25024     25111     28285     26127 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     23564     34766     25064     18395     28242     26801 
dram[3]:     13889     14261     15951     15861     18317     18129     19374     18958     21710     21674     22916     23180     25109     25028     26126     28307 
dram[4]:     11237     12637     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     14882     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  6.813084 12.099099  9.269231 12.750000  8.136585 12.614173  8.826590 13.451327  7.940000 12.308943  8.312057 10.798165  9.241072 10.148515 11.261364 15.523809 
dram[1]: 13.979167 12.044642 14.464646 13.277778 14.715596 13.428572 13.759259 14.000000 14.339622 13.157895 11.980198 11.510000 11.800000 10.726315 15.343750 15.200000 
dram[2]: 11.946428  6.652968 13.358491  9.474026 13.726496  8.625000 13.217391  8.215054 12.241936  7.788177 11.289720  7.741497 10.789474 10.196078 15.076923 10.468085 
dram[3]: 11.686956 12.707547 13.730769 14.714286 12.975610 14.878505 14.018692 13.887851 12.913794 13.818182 13.155556 11.558824 10.935484 12.072289 15.682540 14.848485 
dram[4]:  6.652968 11.883928  8.742515 13.240741  8.497436 13.411765  8.842105 13.571428  8.045685 12.225806  8.492424 10.681818  9.381818 11.230769 11.147727 15.587301 
dram[5]: 13.267326 14.268817 14.835052 13.941748 14.814815 13.140496 16.173914 14.831683 12.773109 12.178862 13.188889 11.254902 13.025974 11.964705 14.597015 18.641510 
average row locality = 127579/11114 = 11.479125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       357       379       398       426       450       480       429       480       438       480       344       381       292       332       260       288 
dram[1]:       375       379       426       426       480       480       480       480       480       480       390       381       332       332       288       288 
dram[2]:       375       365       426       397       480       452       480       424       480       439       390       338       332       291       288       259 
dram[3]:       375       381       426       426       480       480       480       480       480       480       390       381       332       328       288       288 
dram[4]:       363       381       398       426       451       480       419       480       439       480       334       381       294       328       257       288 
dram[5]:       376       381       425       426       480       480       480       480       480       480       389       376       332       329       288       288 
total dram writes = 38111
bank skew: 480/257 = 1.87
chip skew: 6497/6199 = 1.05
average mf latency per bank:
dram[0]:       9767      4581      8061      4556      5905      2121      6539      1762      5567      1624      5671      1542      6057      1648      6552      1787
dram[1]:       4815      4781      4537      4871      2385      2139      1934      1925      1743      1688      1619      1617      1618      1675      1773      1763
dram[2]:       4686      8756      4419      8393      2263      5714      1776      6376      1623      4957      1510      5065      1656      5317      1797      6106
dram[3]:       4986      4800      4730      4651      2135      2315      1903      1936      1658      1689      1598      1682      1660      1603      1818      1762
dram[4]:       9712      4437      8307      4594      5894      2093      6738      1781      5349      1614      5153      1513      5403      1602      6652      1732
dram[5]:       4838      4725      4617      4871      2348      2064      1914      1901      1658      1630      1669      1644      1634      1738      1747      1838
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986       876       546       925       581       675       513       820       569
dram[1]:        637       525       711       907      1189      1120      1117      1187       571       534       507       529       462       584       495       506
dram[2]:        566       785       703      1041      1289      1071       944      1047       502       803       499       853       522       752       612       653
dram[3]:        558       626       949       845      1104      1139      1176      1139       500       548       535       615       579       494       542       463
dram[4]:        786       514      1028       829      1072      1185      1081       951       837       528       829       480       759       500       730       613
dram[5]:        649       528       778       813      1149       958      1096      1148       520       528       571       526       534       631       455       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 375823 -   mf: uid=1917392, sid4294967295:w4294967295, part=0, addr=0xc0067900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375723), 
Ready @ 375830 -   mf: uid=1917394, sid4294967295:w4294967295, part=0, addr=0xc007f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375730), 
Ready @ 375839 -   mf: uid=1917397, sid4294967295:w4294967295, part=0, addr=0xc00df900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375739), 
Ready @ 375842 -   mf: uid=1917398, sid4294967295:w4294967295, part=0, addr=0xc00f7900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375742), 
Ready @ 375851 -   mf: uid=1917402, sid4294967295:w4294967295, part=0, addr=0xc001f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375751), 
Ready @ 375854 -   mf: uid=1917403, sid4294967295:w4294967295, part=0, addr=0xc0097900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375754), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=347201 n_nop=320167 n_act=2159 n_pre=2143 n_ref_event=0 n_req=21472 n_rd=16620 n_rd_L2_A=0 n_write=0 n_wr_bk=6214 bw_util=0.1315
n_activity=97770 dram_eff=0.4671
bk0: 1178a 333132i bk1: 1052a 336632i bk2: 1136a 335836i bk3: 1098a 336335i bk4: 1304a 332790i bk5: 1234a 335176i bk6: 1186a 334171i bk7: 1152a 335546i bk8: 1238a 332509i bk9: 1146a 335415i bk10: 902a 335618i bk11: 886a 336909i bk12: 804a 337380i bk13: 768a 338346i bk14: 782a 339000i bk15: 754a 339666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899963
Row_Buffer_Locality_read = 0.948556
Row_Buffer_Locality_write = 0.733512
Bank_Level_Parallism = 2.385591
Bank_Level_Parallism_Col = 2.252873
Bank_Level_Parallism_Ready = 1.230512
write_to_read_ratio_blp_rw_average = 0.468420
GrpLevelPara = 1.697366 

BW Util details:
bwutil = 0.131532 
total_CMD = 347201 
util_bw = 45668 
Wasted_Col = 28477 
Wasted_Row = 10781 
Idle = 262275 

BW Util Bottlenecks: 
RCDc_limit = 7406 
RCDWRc_limit = 5406 
WTRc_limit = 5421 
RTWc_limit = 20417 
CCDLc_limit = 16926 
rwq = 0 
CCDLc_limit_alone = 11933 
WTRc_limit_alone = 4935 
RTWc_limit_alone = 15910 

Commands details: 
total_CMD = 347201 
n_nop = 320167 
Read = 16620 
Write = 0 
L2_Alloc = 0 
L2_WB = 6214 
n_act = 2159 
n_pre = 2143 
n_ref = 0 
n_req = 21472 
total_req = 22834 

Dual Bus Interface Util: 
issued_total_row = 4302 
issued_total_col = 22834 
Row_Bus_Util =  0.012391 
CoL_Bus_Util = 0.065766 
Either_Row_CoL_Bus_Util = 0.077863 
Issued_on_Two_Bus_Simul_Util = 0.000294 
issued_two_Eff = 0.003773 
queue_avg = 2.741671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74167
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=347201 n_nop=321489 n_act=1602 n_pre=1586 n_ref_event=0 n_req=21116 n_rd=16118 n_rd_L2_A=0 n_write=0 n_wr_bk=6497 bw_util=0.1303
n_activity=83335 dram_eff=0.5427
bk0: 1054a 336095i bk1: 1058a 335614i bk2: 1102a 336308i bk3: 1104a 334891i bk4: 1236a 333648i bk5: 1230a 333879i bk6: 1118a 334656i bk7: 1130a 334853i bk8: 1152a 335505i bk9: 1132a 334792i bk10: 912a 336691i bk11: 860a 335551i bk12: 746a 337298i bk13: 762a 337174i bk14: 758a 339258i bk15: 764a 339089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924796
Row_Buffer_Locality_read = 0.964822
Row_Buffer_Locality_write = 0.795718
Bank_Level_Parallism = 2.696174
Bank_Level_Parallism_Col = 2.581414
Bank_Level_Parallism_Ready = 1.268674
write_to_read_ratio_blp_rw_average = 0.498630
GrpLevelPara = 1.906301 

BW Util details:
bwutil = 0.130270 
total_CMD = 347201 
util_bw = 45230 
Wasted_Col = 21934 
Wasted_Row = 7487 
Idle = 272550 

BW Util Bottlenecks: 
RCDc_limit = 4531 
RCDWRc_limit = 3613 
WTRc_limit = 4570 
RTWc_limit = 20103 
CCDLc_limit = 14801 
rwq = 0 
CCDLc_limit_alone = 10331 
WTRc_limit_alone = 4070 
RTWc_limit_alone = 16133 

Commands details: 
total_CMD = 347201 
n_nop = 321489 
Read = 16118 
Write = 0 
L2_Alloc = 0 
L2_WB = 6497 
n_act = 1602 
n_pre = 1586 
n_ref = 0 
n_req = 21116 
total_req = 22615 

Dual Bus Interface Util: 
issued_total_row = 3188 
issued_total_col = 22615 
Row_Bus_Util =  0.009182 
CoL_Bus_Util = 0.065135 
Either_Row_CoL_Bus_Util = 0.074055 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.003539 
queue_avg = 3.402410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40241
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 375817 -   mf: uid=1917389, sid4294967295:w4294967295, part=2, addr=0xc0057900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375717), 
Ready @ 375820 -   mf: uid=1917391, sid4294967295:w4294967295, part=2, addr=0xc0087900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375720), 
Ready @ 375832 -   mf: uid=1917395, sid4294967295:w4294967295, part=2, addr=0xc00cf900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375732), 
Ready @ 375834 -   mf: uid=1917396, sid4294967295:w4294967295, part=2, addr=0xc00ff900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375734), 
Ready @ 375847 -   mf: uid=1917400, sid4294967295:w4294967295, part=2, addr=0xc00e7900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375747), 
Ready @ 375850 -   mf: uid=1917401, sid4294967295:w4294967295, part=2, addr=0xc00b7900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375750), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=347201 n_nop=320189 n_act=2152 n_pre=2136 n_ref_event=0 n_req=21454 n_rd=16602 n_rd_L2_A=0 n_write=0 n_wr_bk=6216 bw_util=0.1314
n_activity=97594 dram_eff=0.4676
bk0: 1050a 336611i bk1: 1170a 333336i bk2: 1086a 336865i bk3: 1150a 335094i bk4: 1238a 334604i bk5: 1290a 333397i bk6: 1152a 335560i bk7: 1192a 333690i bk8: 1150a 335893i bk9: 1230a 333274i bk10: 910a 337236i bk11: 874a 335880i bk12: 768a 338337i bk13: 810a 337736i bk14: 756a 339767i bk15: 776a 338840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900345
Row_Buffer_Locality_read = 0.949343
Row_Buffer_Locality_write = 0.732688
Bank_Level_Parallism = 2.366810
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.243318
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131440 
total_CMD = 347201 
util_bw = 45636 
Wasted_Col = 28467 
Wasted_Row = 10802 
Idle = 262296 

BW Util Bottlenecks: 
RCDc_limit = 7414 
RCDWRc_limit = 5371 
WTRc_limit = 4870 
RTWc_limit = 20256 
CCDLc_limit = 16369 
rwq = 0 
CCDLc_limit_alone = 11858 
WTRc_limit_alone = 4426 
RTWc_limit_alone = 16189 

Commands details: 
total_CMD = 347201 
n_nop = 320189 
Read = 16602 
Write = 0 
L2_Alloc = 0 
L2_WB = 6216 
n_act = 2152 
n_pre = 2136 
n_ref = 0 
n_req = 21454 
total_req = 22818 

Dual Bus Interface Util: 
issued_total_row = 4288 
issued_total_col = 22818 
Row_Bus_Util =  0.012350 
CoL_Bus_Util = 0.065720 
Either_Row_CoL_Bus_Util = 0.077799 
Issued_on_Two_Bus_Simul_Util = 0.000271 
issued_two_Eff = 0.003480 
queue_avg = 2.649036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64904
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=347201 n_nop=321474 n_act=1605 n_pre=1589 n_ref_event=4567177155082382276 n_req=21103 n_rd=16106 n_rd_L2_A=0 n_write=0 n_wr_bk=6495 bw_util=0.1302
n_activity=83511 dram_eff=0.5413
bk0: 1056a 334906i bk1: 1054a 335517i bk2: 1098a 335106i bk3: 1112a 336577i bk4: 1228a 333037i bk5: 1224a 333972i bk6: 1132a 335138i bk7: 1118a 334786i bk8: 1130a 335096i bk9: 1152a 335181i bk10: 886a 335954i bk11: 888a 336214i bk12: 760a 337710i bk13: 748a 337483i bk14: 764a 339347i bk15: 756a 339617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924655
Row_Buffer_Locality_read = 0.964734
Row_Buffer_Locality_write = 0.795477
Bank_Level_Parallism = 2.686675
Bank_Level_Parallism_Col = 3.048820
Bank_Level_Parallism_Ready = 1.265696
write_to_read_ratio_blp_rw_average = 0.494914
GrpLevelPara = 1.896182 

BW Util details:
bwutil = 0.130190 
total_CMD = 347201 
util_bw = 45202 
Wasted_Col = 21958 
Wasted_Row = 7707 
Idle = 272334 

BW Util Bottlenecks: 
RCDc_limit = 4495 
RCDWRc_limit = 3637 
WTRc_limit = 4580 
RTWc_limit = 20180 
CCDLc_limit = 14802 
rwq = 0 
CCDLc_limit_alone = 10146 
WTRc_limit_alone = 4082 
RTWc_limit_alone = 16022 

Commands details: 
total_CMD = 347201 
n_nop = 321474 
Read = 16106 
Write = 0 
L2_Alloc = 0 
L2_WB = 6495 
n_act = 1605 
n_pre = 1589 
n_ref = 4567177155082382276 
n_req = 21103 
total_req = 22601 

Dual Bus Interface Util: 
issued_total_row = 3194 
issued_total_col = 22601 
Row_Bus_Util =  0.009199 
CoL_Bus_Util = 0.065095 
Either_Row_CoL_Bus_Util = 0.074098 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.002643 
queue_avg = 3.271589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 375817 -   mf: uid=1917390, sid4294967295:w4294967295, part=4, addr=0xc0047900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375717), 
Ready @ 375824 -   mf: uid=1917393, sid4294967295:w4294967295, part=4, addr=0xc005f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375724), 
Ready @ 375846 -   mf: uid=1917399, sid4294967295:w4294967295, part=4, addr=0xc008f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (375746), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=347201 n_nop=320329 n_act=2133 n_pre=2117 n_ref_event=0 n_req=21377 n_rd=16538 n_rd_L2_A=0 n_write=0 n_wr_bk=6199 bw_util=0.131
n_activity=97807 dram_eff=0.4649
bk0: 1172a 333118i bk1: 1038a 336396i bk2: 1150a 335180i bk3: 1100a 337040i bk4: 1292a 332877i bk5: 1228a 334562i bk6: 1180a 334066i bk7: 1152a 334638i bk8: 1234a 333445i bk9: 1148a 335559i bk10: 860a 337167i bk11: 884a 337548i bk12: 800a 338256i bk13: 768a 338796i bk14: 774a 339037i bk15: 758a 339684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900922
Row_Buffer_Locality_read = 0.949329
Row_Buffer_Locality_write = 0.735483
Bank_Level_Parallism = 2.351524
Bank_Level_Parallism_Col = 2.227349
Bank_Level_Parallism_Ready = 1.222750
write_to_read_ratio_blp_rw_average = 0.465941
GrpLevelPara = 1.682865 

BW Util details:
bwutil = 0.130973 
total_CMD = 347201 
util_bw = 45474 
Wasted_Col = 28385 
Wasted_Row = 10997 
Idle = 262345 

BW Util Bottlenecks: 
RCDc_limit = 7522 
RCDWRc_limit = 5351 
WTRc_limit = 5183 
RTWc_limit = 19602 
CCDLc_limit = 16008 
rwq = 0 
CCDLc_limit_alone = 11349 
WTRc_limit_alone = 4708 
RTWc_limit_alone = 15418 

Commands details: 
total_CMD = 347201 
n_nop = 320329 
Read = 16538 
Write = 0 
L2_Alloc = 0 
L2_WB = 6199 
n_act = 2133 
n_pre = 2117 
n_ref = 0 
n_req = 21377 
total_req = 22737 

Dual Bus Interface Util: 
issued_total_row = 4250 
issued_total_col = 22737 
Row_Bus_Util =  0.012241 
CoL_Bus_Util = 0.065487 
Either_Row_CoL_Bus_Util = 0.077396 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.004280 
queue_avg = 2.644200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6442
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=347201 n_nop=321630 n_act=1547 n_pre=1531 n_ref_event=0 n_req=21057 n_rd=16064 n_rd_L2_A=0 n_write=0 n_wr_bk=6490 bw_util=0.1299
n_activity=82820 dram_eff=0.5447
bk0: 1052a 335017i bk1: 1034a 336217i bk2: 1110a 335495i bk3: 1106a 335694i bk4: 1232a 333635i bk5: 1222a 333449i bk6: 1120a 334367i bk7: 1130a 334701i bk8: 1152a 334565i bk9: 1130a 334089i bk10: 888a 335583i bk11: 862a 336464i bk12: 746a 337699i bk13: 762a 337270i bk14: 754a 338369i bk15: 764a 339258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927245
Row_Buffer_Locality_read = 0.966198
Row_Buffer_Locality_write = 0.801923
Bank_Level_Parallism = 2.749976
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.267761
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.129919 
total_CMD = 347201 
util_bw = 45108 
Wasted_Col = 22675 
Wasted_Row = 6694 
Idle = 272724 

BW Util Bottlenecks: 
RCDc_limit = 4424 
RCDWRc_limit = 3462 
WTRc_limit = 4936 
RTWc_limit = 22338 
CCDLc_limit = 14605 
rwq = 0 
CCDLc_limit_alone = 10498 
WTRc_limit_alone = 4439 
RTWc_limit_alone = 18728 

Commands details: 
total_CMD = 347201 
n_nop = 321630 
Read = 16064 
Write = 0 
L2_Alloc = 0 
L2_WB = 6490 
n_act = 1547 
n_pre = 1531 
n_ref = 0 
n_req = 21057 
total_req = 22554 

Dual Bus Interface Util: 
issued_total_row = 3078 
issued_total_col = 22554 
Row_Bus_Util =  0.008865 
CoL_Bus_Util = 0.064959 
Either_Row_CoL_Bus_Util = 0.073649 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.002386 
queue_avg = 3.308833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63332, Miss = 11440, Miss_rate = 0.181, Pending_hits = 4946, Reservation_fails = 4589
L2_cache_bank[1]: Access = 37752, Miss = 10142, Miss_rate = 0.269, Pending_hits = 4204, Reservation_fails = 3296
L2_cache_bank[2]: Access = 37688, Miss = 10162, Miss_rate = 0.270, Pending_hits = 4637, Reservation_fails = 2373
L2_cache_bank[3]: Access = 38620, Miss = 10142, Miss_rate = 0.263, Pending_hits = 4491, Reservation_fails = 3991
L2_cache_bank[4]: Access = 37364, Miss = 10162, Miss_rate = 0.272, Pending_hits = 4150, Reservation_fails = 2345
L2_cache_bank[5]: Access = 63356, Miss = 11398, Miss_rate = 0.180, Pending_hits = 4985, Reservation_fails = 5331
L2_cache_bank[6]: Access = 38248, Miss = 10162, Miss_rate = 0.266, Pending_hits = 4200, Reservation_fails = 2333
L2_cache_bank[7]: Access = 37924, Miss = 10136, Miss_rate = 0.267, Pending_hits = 4726, Reservation_fails = 3234
L2_cache_bank[8]: Access = 62830, Miss = 11356, Miss_rate = 0.181, Pending_hits = 4873, Reservation_fails = 5085
L2_cache_bank[9]: Access = 37428, Miss = 10124, Miss_rate = 0.270, Pending_hits = 4157, Reservation_fails = 2990
L2_cache_bank[10]: Access = 37880, Miss = 10142, Miss_rate = 0.268, Pending_hits = 4735, Reservation_fails = 2518
L2_cache_bank[11]: Access = 38156, Miss = 10112, Miss_rate = 0.265, Pending_hits = 4317, Reservation_fails = 2496
L2_total_cache_accesses = 530578
L2_total_cache_misses = 125478
L2_total_cache_miss_rate = 0.2365
L2_total_cache_pending_hits = 54421
L2_total_cache_reservation_fails = 40581
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 896
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3464
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 908
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10781
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 908
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1736
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10781
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=530578
icnt_total_pkts_simt_to_mem=203077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.71038
	minimum = 5
	maximum = 63
Network latency average = 5.69141
	minimum = 5
	maximum = 62
Slowest packet = 686088
Flit latency average = 6.13783
	minimum = 5
	maximum = 61
Slowest flit = 732985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.013128
	minimum = 0.0039136 (at node 9)
	maximum = 0.0450064 (at node 15)
Accepted packet rate average = 0.013128
	minimum = 0.00426482 (at node 22)
	maximum = 0.0189659 (at node 0)
Injected flit rate average = 0.0139345
	minimum = 0.0046913 (at node 9)
	maximum = 0.0450064 (at node 15)
Accepted flit rate average= 0.0139345
	minimum = 0.00526831 (at node 22)
	maximum = 0.0189659 (at node 0)
Injected packet length average = 1.06143
Accepted packet length average = 1.06143
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1205 (11 samples)
	minimum = 5 (11 samples)
	maximum = 231.545 (11 samples)
Network latency average = 15.376 (11 samples)
	minimum = 5 (11 samples)
	maximum = 228.909 (11 samples)
Flit latency average = 14.8975 (11 samples)
	minimum = 5 (11 samples)
	maximum = 228.364 (11 samples)
Fragmentation average = 0.000659893 (11 samples)
	minimum = 0 (11 samples)
	maximum = 30.5455 (11 samples)
Injected packet rate average = 0.0662335 (11 samples)
	minimum = 0.0254718 (11 samples)
	maximum = 0.165616 (11 samples)
Accepted packet rate average = 0.0662335 (11 samples)
	minimum = 0.0290487 (11 samples)
	maximum = 0.097257 (11 samples)
Injected flit rate average = 0.0707634 (11 samples)
	minimum = 0.0333785 (11 samples)
	maximum = 0.165795 (11 samples)
Accepted flit rate average = 0.0707634 (11 samples)
	minimum = 0.0395202 (11 samples)
	maximum = 0.097257 (11 samples)
Injected packet size average = 1.06839 (11 samples)
Accepted packet size average = 1.06839 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 59 sec (839 sec)
gpgpu_simulation_rate = 79536 (inst/sec)
gpgpu_simulation_rate = 447 (cycle/sec)
gpgpu_silicon_slowdown = 2237136x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (28,28,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
kernel_stream_id = 62653
gpu_sim_cycle = 29422
gpu_sim_insn = 18665472
gpu_ipc =     634.4053
gpu_tot_sim_cycle = 405185
gpu_tot_sim_insn = 85396448
gpu_tot_ipc =     210.7592
gpu_tot_issued_cta = 3608
gpu_occupancy = 78.3598% 
gpu_tot_occupancy = 37.9936% 
max_total_param_size = 0
gpu_stall_dramfull = 29173
gpu_stall_icnt2sh    = 86450
partiton_level_parallism =       1.4507
partiton_level_parallism_total  =       0.4907
partiton_level_parallism_util =       1.9438
partiton_level_parallism_util_total  =       1.8328
L2_BW  =     158.4012 GB/Sec
L2_BW_total  =      53.4052 GB/Sec
gpu_total_sim_rate=80486

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1389404
	L1I_total_cache_misses = 16498
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11597
L1D_cache:
	L1D_cache_core[0]: Access = 15703, Miss = 9124, Miss_rate = 0.581, Pending_hits = 914, Reservation_fails = 2260
	L1D_cache_core[1]: Access = 15654, Miss = 9246, Miss_rate = 0.591, Pending_hits = 871, Reservation_fails = 4929
	L1D_cache_core[2]: Access = 15880, Miss = 9240, Miss_rate = 0.582, Pending_hits = 864, Reservation_fails = 2596
	L1D_cache_core[3]: Access = 15480, Miss = 9285, Miss_rate = 0.600, Pending_hits = 881, Reservation_fails = 4722
	L1D_cache_core[4]: Access = 15352, Miss = 8921, Miss_rate = 0.581, Pending_hits = 1058, Reservation_fails = 4758
	L1D_cache_core[5]: Access = 15544, Miss = 9036, Miss_rate = 0.581, Pending_hits = 867, Reservation_fails = 3203
	L1D_cache_core[6]: Access = 15352, Miss = 9192, Miss_rate = 0.599, Pending_hits = 1014, Reservation_fails = 5134
	L1D_cache_core[7]: Access = 15480, Miss = 9029, Miss_rate = 0.583, Pending_hits = 1126, Reservation_fails = 3107
	L1D_cache_core[8]: Access = 15337, Miss = 9161, Miss_rate = 0.597, Pending_hits = 862, Reservation_fails = 5759
	L1D_cache_core[9]: Access = 15368, Miss = 9169, Miss_rate = 0.597, Pending_hits = 878, Reservation_fails = 4607
	L1D_cache_core[10]: Access = 15288, Miss = 9241, Miss_rate = 0.604, Pending_hits = 881, Reservation_fails = 4932
	L1D_cache_core[11]: Access = 15736, Miss = 9454, Miss_rate = 0.601, Pending_hits = 940, Reservation_fails = 3674
	L1D_cache_core[12]: Access = 15416, Miss = 9299, Miss_rate = 0.603, Pending_hits = 1176, Reservation_fails = 5973
	L1D_cache_core[13]: Access = 15480, Miss = 9129, Miss_rate = 0.590, Pending_hits = 919, Reservation_fails = 4058
	L1D_cache_core[14]: Access = 15480, Miss = 9335, Miss_rate = 0.603, Pending_hits = 935, Reservation_fails = 5231
	L1D_total_cache_accesses = 232550
	L1D_total_cache_misses = 137861
	L1D_total_cache_miss_rate = 0.5928
	L1D_total_cache_pending_hits = 14186
	L1D_total_cache_reservation_fails = 64943
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 84750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2111
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 293007
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1777
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2312
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1702
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 294784

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15624
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 910
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2312
ctas_completed 3608, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12330, 9381, 4557, 4557, 4557, 4557, 4557, 4557, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 87926016
gpgpu_n_tot_w_icount = 2747688
gpgpu_n_stall_shd_mem = 146243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134276
gpgpu_n_mem_write_global = 59494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2768896
gpgpu_n_store_insn = 951904
gpgpu_n_shmem_insn = 31112352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700288
gpgpu_n_shmem_bkconflict = 28448
gpgpu_n_l1cache_bkconflict = 6243
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6243
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:527174	W0_Idle:2595619	W0_Scoreboard:2819957	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1382154	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1074208 {8:134276,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4283568 {72:59494,}
traffic_breakdown_coretomem[INST_ACC_R] = 40192 {8:5024,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21484160 {40:537104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 951904 {8:118988,}
traffic_breakdown_memtocore[INST_ACC_R] = 803840 {40:20096,}
maxmflatency = 1289 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 235 
averagemflatency = 259 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 55 
mrq_lat_table:27031 	8441 	9402 	11227 	24536 	31295 	31516 	15716 	2790 	536 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	375653 	251857 	27484 	1128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4652 	304 	80 	179878 	7141 	5520 	1113 	89 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78239 	108418 	103137 	123262 	181867 	61199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	330 	139 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     16021     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12550     16819     15862     15942     18120     18458     18955     19438     21682     21743     23586     22918     25024     25111     28285     26127 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     23564     34766     25064     18395     28242     26801 
dram[3]:     13889     14261     15951     15861     18317     18129     19374     18958     21710     21674     22916     23180     25109     25028     26126     28307 
dram[4]:     11237     12637     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     14882     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.298245 12.885496  9.674418 12.771428  8.281385 12.386503  9.207070 12.898734  8.173161 12.011765  8.554878 11.570371  9.760000 11.105691 11.598040 17.025640 
dram[1]: 15.126126 13.030769 14.432000 13.377778 14.104895 12.660378 14.431655 14.153846 13.440789 12.590062 13.065041 11.883721 12.800000 11.946902 16.674999 16.750000 
dram[2]: 12.847328  7.054852 12.978102  9.870588 13.309211  8.706422 12.580247  8.613208 11.826590  8.047009 11.390071  8.174699 11.478992 10.686956 16.195122 10.907408 
dram[3]: 12.604478 13.436508 13.533834 14.868853 12.568750 14.385715 14.181818 14.431655 12.047619 13.272727 12.942623 12.307087 12.126126 13.048544 16.750000 16.243902 
dram[4]:  7.133047 12.270073  9.119565 13.274074  8.600000 12.571428  9.324742 12.968153  8.358407 11.883721  8.588608 11.223022 10.099174 12.513762 11.660000 16.650000 
dram[5]: 14.350428 15.200000 14.844262 13.593985 14.262411 12.374233 15.968254 14.992593 13.108974 11.911765 13.271187 11.226277 14.147368 13.087379 15.833333 18.108109 
average row locality = 162504/13688 = 11.872005
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       417       496       477       584       534       638       525       672       536       672       405       496       351       449       324       416 
dram[1]:       492       496       584       584       638       638       672       672       671       671       511       493       449       449       416       416 
dram[2]:       492       427       584       477       638       533       672       522       672       535       512       393       449       350       416       325 
dram[3]:       492       500       584       584       638       642       672       672       670       670       509       495       449       446       416       416 
dram[4]:       422       500       477       584       528       642       516       672       535       672       396       496       352       446       322       416 
dram[5]:       495       499       583       584       638       641       672       672       671       671       498       496       449       446       416       416 
total dram writes = 50519
bank skew: 672/322 = 2.09
chip skew: 8855/7976 = 1.11
average mf latency per bank:
dram[0]:       9390      3856      7713      3602      6853      3280      6704      1746      6196      1585      5798      1615      5922      1604      6333      1693
dram[1]:       4057      3987      3632      3836      3510      3286      1919      1939      1827      1671      1673      1697      1653      1639      1662      1695
dram[2]:       3957      8424      3501      7953      3379      6613      1750      6463      1600      5477      1570      5412      1634      5408      1699      6200
dram[3]:       4146      4014      3743      3695      3282      3184      1913      1922      1656      1744      1641      1692      1629      1570      1707      1620
dram[4]:       9320      3741      7883      3639      7156      3112      6875      1751      5995      1577      5466      1594      5571      1589      6678      1660
dram[5]:       4051      3932      3665      3855      3463      3008      1886      1949      1725      1609      1723      1669      1634      1652      1612      1698
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045       819       925       581       675       513       820       569
dram[1]:        637       525       711       907      1189      1120      1117      1187      1126      1009       557       529       550       584       498       506
dram[2]:        566       785       703      1041      1289      1071       944      1047       736      1016       499       853       522       752       612       653
dram[3]:        558       626       949       845      1104      1139      1176      1139       933      1085       535       615       579       494       542       476
dram[4]:        786       514      1028       829      1072      1185      1081       951       938       786       829       480       759       500       730       613
dram[5]:        649       528       778       813      1149       958      1096      1159      1061       975       571       526       534       631       492       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374387 n_nop=341018 n_act=2560 n_pre=2544 n_ref_event=0 n_req=26589 n_rd=20400 n_rd_L2_A=0 n_write=0 n_wr_bk=7992 bw_util=0.1517
n_activity=117804 dram_eff=0.482
bk0: 1338a 358626i bk1: 1308a 361349i bk2: 1296a 360692i bk3: 1342a 360401i bk4: 1484a 357307i bk5: 1530a 358530i bk6: 1410a 358608i bk7: 1526a 358609i bk8: 1464a 356715i bk9: 1530a 357839i bk10: 1086a 360110i bk11: 1182a 360733i bk12: 946a 362387i bk13: 1024a 362015i bk14: 926a 364296i bk15: 1008a 363630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904133
Row_Buffer_Locality_read = 0.951569
Row_Buffer_Locality_write = 0.747778
Bank_Level_Parallism = 2.471178
Bank_Level_Parallism_Col = 2.342051
Bank_Level_Parallism_Ready = 1.245994
write_to_read_ratio_blp_rw_average = 0.481107
GrpLevelPara = 1.739444 

BW Util details:
bwutil = 0.151672 
total_CMD = 374387 
util_bw = 56784 
Wasted_Col = 34213 
Wasted_Row = 12357 
Idle = 271033 

BW Util Bottlenecks: 
RCDc_limit = 8438 
RCDWRc_limit = 6348 
WTRc_limit = 6883 
RTWc_limit = 26374 
CCDLc_limit = 21302 
rwq = 0 
CCDLc_limit_alone = 14615 
WTRc_limit_alone = 6230 
RTWc_limit_alone = 20340 

Commands details: 
total_CMD = 374387 
n_nop = 341018 
Read = 20400 
Write = 0 
L2_Alloc = 0 
L2_WB = 7992 
n_act = 2560 
n_pre = 2544 
n_ref = 0 
n_req = 26589 
total_req = 28392 

Dual Bus Interface Util: 
issued_total_row = 5104 
issued_total_col = 28392 
Row_Bus_Util =  0.013633 
CoL_Bus_Util = 0.075836 
Either_Row_CoL_Bus_Util = 0.089130 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.003806 
queue_avg = 3.211922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21192
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 405202 -   mf: uid=2439611, sid4294967295:w4294967295, part=1, addr=0xc009e000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405102), 
Ready @ 405221 -   mf: uid=2439616, sid4294967295:w4294967295, part=1, addr=0xc009e600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405121), 
Ready @ 405231 -   mf: uid=2439619, sid4294967295:w4294967295, part=1, addr=0xc0099800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405131), 
Ready @ 405236 -   mf: uid=2439621, sid4294967295:w4294967295, part=1, addr=0xc009c800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405136), 
Ready @ 405247 -   mf: uid=2439624, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405147), 
Ready @ 405273 -   mf: uid=2439628, sid4294967295:w4294967295, part=1, addr=0xc009b600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405173), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374387 n_nop=340730 n_act=2042 n_pre=2026 n_ref_event=0 n_req=27621 n_rd=20856 n_rd_L2_A=0 n_write=0 n_wr_bk=8852 bw_util=0.1587
n_activity=106289 dram_eff=0.559
bk0: 1302a 360092i bk1: 1314a 359922i bk2: 1358a 359978i bk3: 1360a 358319i bk4: 1528a 356851i bk5: 1524a 356002i bk6: 1494a 357225i bk7: 1512a 356806i bk8: 1532a 357451i bk9: 1516a 356679i bk10: 1216a 360269i bk11: 1156a 358602i bk12: 1002a 360684i bk13: 1008a 360733i bk14: 1014a 362759i bk15: 1020a 362451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926578
Row_Buffer_Locality_read = 0.966101
Row_Buffer_Locality_write = 0.804730
Bank_Level_Parallism = 2.829281
Bank_Level_Parallism_Col = 2.704684
Bank_Level_Parallism_Ready = 1.280204
write_to_read_ratio_blp_rw_average = 0.518776
GrpLevelPara = 1.957406 

BW Util details:
bwutil = 0.158702 
total_CMD = 374387 
util_bw = 59416 
Wasted_Col = 28396 
Wasted_Row = 8726 
Idle = 277849 

BW Util Bottlenecks: 
RCDc_limit = 5540 
RCDWRc_limit = 4458 
WTRc_limit = 6571 
RTWc_limit = 28287 
CCDLc_limit = 20162 
rwq = 0 
CCDLc_limit_alone = 13479 
WTRc_limit_alone = 5810 
RTWc_limit_alone = 22365 

Commands details: 
total_CMD = 374387 
n_nop = 340730 
Read = 20856 
Write = 0 
L2_Alloc = 0 
L2_WB = 8852 
n_act = 2042 
n_pre = 2026 
n_ref = 0 
n_req = 27621 
total_req = 29708 

Dual Bus Interface Util: 
issued_total_row = 4068 
issued_total_col = 29708 
Row_Bus_Util =  0.010866 
CoL_Bus_Util = 0.079351 
Either_Row_CoL_Bus_Util = 0.089899 
Issued_on_Two_Bus_Simul_Util = 0.000318 
issued_two_Eff = 0.003536 
queue_avg = 4.256878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25688
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374387 n_nop=340981 n_act=2571 n_pre=2555 n_ref_event=0 n_req=26589 n_rd=20398 n_rd_L2_A=0 n_write=0 n_wr_bk=7997 bw_util=0.1517
n_activity=118093 dram_eff=0.4809
bk0: 1306a 361197i bk1: 1338a 358894i bk2: 1332a 360842i bk3: 1310a 360536i bk4: 1534a 358116i bk5: 1470a 357601i bk6: 1526a 358265i bk7: 1416a 358039i bk8: 1534a 358261i bk9: 1460a 357341i bk10: 1214a 361138i bk11: 1050a 360748i bk12: 1024a 362109i bk13: 956a 362960i bk14: 1008a 363687i bk15: 920a 364023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903832
Row_Buffer_Locality_read = 0.951956
Row_Buffer_Locality_write = 0.745275
Bank_Level_Parallism = 2.444926
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.252502
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151688 
total_CMD = 374387 
util_bw = 56790 
Wasted_Col = 34310 
Wasted_Row = 12552 
Idle = 270735 

BW Util Bottlenecks: 
RCDc_limit = 8529 
RCDWRc_limit = 6327 
WTRc_limit = 6145 
RTWc_limit = 26025 
CCDLc_limit = 20581 
rwq = 0 
CCDLc_limit_alone = 14516 
WTRc_limit_alone = 5535 
RTWc_limit_alone = 20570 

Commands details: 
total_CMD = 374387 
n_nop = 340981 
Read = 20398 
Write = 0 
L2_Alloc = 0 
L2_WB = 7997 
n_act = 2571 
n_pre = 2555 
n_ref = 0 
n_req = 26589 
total_req = 28395 

Dual Bus Interface Util: 
issued_total_row = 5126 
issued_total_col = 28395 
Row_Bus_Util =  0.013692 
CoL_Bus_Util = 0.075844 
Either_Row_CoL_Bus_Util = 0.089229 
Issued_on_Two_Bus_Simul_Util = 0.000307 
issued_two_Eff = 0.003442 
queue_avg = 3.130109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 405209 -   mf: uid=2439613, sid4294967295:w4294967295, part=3, addr=0xc0098800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405109), 
Ready @ 405220 -   mf: uid=2439615, sid4294967295:w4294967295, part=3, addr=0xc009ee00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405120), 
Ready @ 405229 -   mf: uid=2439618, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405129), 
Ready @ 405233 -   mf: uid=2439620, sid4294967295:w4294967295, part=3, addr=0xc009a000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405133), 
Ready @ 405237 -   mf: uid=2439622, sid4294967295:w4294967295, part=3, addr=0xc009d000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405137), 
Ready @ 405246 -   mf: uid=2439623, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405146), 
Ready @ 405267 -   mf: uid=2439626, sid4294967295:w4294967295, part=3, addr=0xc009a600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405167), 
Ready @ 405272 -   mf: uid=2439627, sid4294967295:w4294967295, part=3, addr=0xc009be00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405172), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374387 n_nop=340678 n_act=2057 n_pre=2043 n_ref_event=4567177155082382276 n_req=27627 n_rd=20860 n_rd_L2_A=0 n_write=0 n_wr_bk=8853 bw_util=0.1587
n_activity=106466 dram_eff=0.5582
bk0: 1312a 359258i bk1: 1310a 359402i bk2: 1354a 358330i bk3: 1368a 359688i bk4: 1522a 355750i bk5: 1522a 357001i bk6: 1516a 357350i bk7: 1494a 357220i bk8: 1514a 356783i bk9: 1534a 357107i bk10: 1190a 359719i bk11: 1184a 359341i bk12: 1004a 360839i bk13: 1004a 361002i bk14: 1020a 362902i bk15: 1012a 363042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926014
Row_Buffer_Locality_read = 0.965676
Row_Buffer_Locality_write = 0.803753
Bank_Level_Parallism = 2.832293
Bank_Level_Parallism_Col = 3.075274
Bank_Level_Parallism_Ready = 1.285524
write_to_read_ratio_blp_rw_average = 0.516872
GrpLevelPara = 1.949739 

BW Util details:
bwutil = 0.158729 
total_CMD = 374387 
util_bw = 59426 
Wasted_Col = 28103 
Wasted_Row = 9052 
Idle = 277806 

BW Util Bottlenecks: 
RCDc_limit = 5521 
RCDWRc_limit = 4515 
WTRc_limit = 6231 
RTWc_limit = 28072 
CCDLc_limit = 19913 
rwq = 0 
CCDLc_limit_alone = 13122 
WTRc_limit_alone = 5510 
RTWc_limit_alone = 22002 

Commands details: 
total_CMD = 374387 
n_nop = 340678 
Read = 20860 
Write = 0 
L2_Alloc = 0 
L2_WB = 8853 
n_act = 2057 
n_pre = 2043 
n_ref = 4567177155082382276 
n_req = 27627 
total_req = 29713 

Dual Bus Interface Util: 
issued_total_row = 4100 
issued_total_col = 29713 
Row_Bus_Util =  0.010951 
CoL_Bus_Util = 0.079364 
Either_Row_CoL_Bus_Util = 0.090038 
Issued_on_Two_Bus_Simul_Util = 0.000278 
issued_two_Eff = 0.003085 
queue_avg = 4.031240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03124
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374387 n_nop=341147 n_act=2541 n_pre=2525 n_ref_event=0 n_req=26508 n_rd=20334 n_rd_L2_A=0 n_write=0 n_wr_bk=7976 bw_util=0.1512
n_activity=117951 dram_eff=0.48
bk0: 1332a 358644i bk1: 1298a 360646i bk2: 1310a 360196i bk3: 1346a 360864i bk4: 1468a 357437i bk5: 1532a 357909i bk6: 1404a 358766i bk7: 1524a 357473i bk8: 1466a 357422i bk9: 1532a 358061i bk10: 1048a 361566i bk11: 1180a 361363i bk12: 948a 363325i bk13: 1024a 363034i bk14: 910a 364280i bk15: 1012a 363538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904708
Row_Buffer_Locality_read = 0.952100
Row_Buffer_Locality_write = 0.748623
Bank_Level_Parallism = 2.447348
Bank_Level_Parallism_Col = 2.326958
Bank_Level_Parallism_Ready = 1.231992
write_to_read_ratio_blp_rw_average = 0.481336
GrpLevelPara = 1.737204 

BW Util details:
bwutil = 0.151234 
total_CMD = 374387 
util_bw = 56620 
Wasted_Col = 33925 
Wasted_Row = 12659 
Idle = 271183 

BW Util Bottlenecks: 
RCDc_limit = 8514 
RCDWRc_limit = 6280 
WTRc_limit = 6523 
RTWc_limit = 25452 
CCDLc_limit = 20079 
rwq = 0 
CCDLc_limit_alone = 13891 
WTRc_limit_alone = 5911 
RTWc_limit_alone = 19876 

Commands details: 
total_CMD = 374387 
n_nop = 341147 
Read = 20334 
Write = 0 
L2_Alloc = 0 
L2_WB = 7976 
n_act = 2541 
n_pre = 2525 
n_ref = 0 
n_req = 26508 
total_req = 28310 

Dual Bus Interface Util: 
issued_total_row = 5066 
issued_total_col = 28310 
Row_Bus_Util =  0.013531 
CoL_Bus_Util = 0.075617 
Either_Row_CoL_Bus_Util = 0.088785 
Issued_on_Two_Bus_Simul_Util = 0.000363 
issued_two_Eff = 0.004091 
queue_avg = 3.128087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12809
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 405204 -   mf: uid=2439612, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405104), 
Ready @ 405209 -   mf: uid=2439614, sid4294967295:w4294967295, part=5, addr=0xc0099000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405109), 
Ready @ 405225 -   mf: uid=2439617, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405125), 
Ready @ 405265 -   mf: uid=2439625, sid4294967295:w4294967295, part=5, addr=0xc009ae00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (405165), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374387 n_nop=340842 n_act=1998 n_pre=1983 n_ref_event=0 n_req=27570 n_rd=20808 n_rd_L2_A=0 n_write=0 n_wr_bk=8846 bw_util=0.1584
n_activity=105446 dram_eff=0.5624
bk0: 1300a 358599i bk1: 1290a 360367i bk2: 1366a 359041i bk3: 1362a 358390i bk4: 1522a 355698i bk5: 1526a 356130i bk6: 1500a 356851i bk7: 1512a 356979i bk8: 1534a 356799i bk9: 1514a 355731i bk10: 1184a 359007i bk11: 1158a 359730i bk12: 1002a 360686i bk13: 1008a 360358i bk14: 1010a 361351i bk15: 1020a 362568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928038
Row_Buffer_Locality_read = 0.967128
Row_Buffer_Locality_write = 0.807749
Bank_Level_Parallism = 2.916143
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.281997
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158414 
total_CMD = 374387 
util_bw = 59308 
Wasted_Col = 28813 
Wasted_Row = 7851 
Idle = 278415 

BW Util Bottlenecks: 
RCDc_limit = 5428 
RCDWRc_limit = 4316 
WTRc_limit = 6695 
RTWc_limit = 30991 
CCDLc_limit = 19399 
rwq = 0 
CCDLc_limit_alone = 13389 
WTRc_limit_alone = 6028 
RTWc_limit_alone = 25648 

Commands details: 
total_CMD = 374387 
n_nop = 340842 
Read = 20808 
Write = 0 
L2_Alloc = 0 
L2_WB = 8846 
n_act = 1998 
n_pre = 1983 
n_ref = 0 
n_req = 27570 
total_req = 29654 

Dual Bus Interface Util: 
issued_total_row = 3981 
issued_total_col = 29654 
Row_Bus_Util =  0.010633 
CoL_Bus_Util = 0.079207 
Either_Row_CoL_Bus_Util = 0.089600 
Issued_on_Two_Bus_Simul_Util = 0.000240 
issued_two_Eff = 0.002683 
queue_avg = 4.092426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78088, Miss = 13168, Miss_rate = 0.169, Pending_hits = 5861, Reservation_fails = 4945
L2_cache_bank[1]: Access = 49112, Miss = 13122, Miss_rate = 0.267, Pending_hits = 5486, Reservation_fails = 3324
L2_cache_bank[2]: Access = 48808, Miss = 13152, Miss_rate = 0.269, Pending_hits = 5995, Reservation_fails = 2408
L2_cache_bank[3]: Access = 50032, Miss = 13122, Miss_rate = 0.262, Pending_hits = 5571, Reservation_fails = 4027
L2_cache_bank[4]: Access = 48752, Miss = 13152, Miss_rate = 0.270, Pending_hits = 5489, Reservation_fails = 2379
L2_cache_bank[5]: Access = 78280, Miss = 13132, Miss_rate = 0.168, Pending_hits = 5918, Reservation_fails = 5860
L2_cache_bank[6]: Access = 49668, Miss = 13152, Miss_rate = 0.265, Pending_hits = 5319, Reservation_fails = 2365
L2_cache_bank[7]: Access = 48820, Miss = 13134, Miss_rate = 0.269, Pending_hits = 6008, Reservation_fails = 3420
L2_cache_bank[8]: Access = 77930, Miss = 13082, Miss_rate = 0.168, Pending_hits = 5787, Reservation_fails = 5246
L2_cache_bank[9]: Access = 48504, Miss = 13118, Miss_rate = 0.270, Pending_hits = 5500, Reservation_fails = 3156
L2_cache_bank[10]: Access = 49016, Miss = 13122, Miss_rate = 0.268, Pending_hits = 6027, Reservation_fails = 2558
L2_cache_bank[11]: Access = 49208, Miss = 13102, Miss_rate = 0.266, Pending_hits = 5403, Reservation_fails = 2533
L2_total_cache_accesses = 676218
L2_total_cache_misses = 157558
L2_total_cache_miss_rate = 0.2330
L2_total_cache_pending_hits = 68364
L2_total_cache_reservation_fails = 42221
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13217
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 543
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25088
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 363
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 734
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 543
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=676218
icnt_total_pkts_simt_to_mem=258303
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.3768
	minimum = 5
	maximum = 233
Network latency average = 42.1169
	minimum = 5
	maximum = 222
Slowest packet = 689163
Flit latency average = 39.7634
	minimum = 5
	maximum = 222
Slowest flit = 833376
Fragmentation average = 0.00345154
	minimum = 0
	maximum = 146
Injected packet rate average = 0.237064
	minimum = 0.0913602 (at node 9)
	maximum = 0.513221 (at node 23)
Accepted packet rate average = 0.237064
	minimum = 0.112909 (at node 22)
	maximum = 0.341649 (at node 0)
Injected flit rate average = 0.252854
	minimum = 0.119095 (at node 9)
	maximum = 0.513221 (at node 23)
Accepted flit rate average= 0.252854
	minimum = 0.153559 (at node 22)
	maximum = 0.341649 (at node 0)
Injected packet length average = 1.06661
Accepted packet length average = 1.06661
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4752 (12 samples)
	minimum = 5 (12 samples)
	maximum = 231.667 (12 samples)
Network latency average = 17.6044 (12 samples)
	minimum = 5 (12 samples)
	maximum = 228.333 (12 samples)
Flit latency average = 16.9697 (12 samples)
	minimum = 5 (12 samples)
	maximum = 227.833 (12 samples)
Fragmentation average = 0.00089253 (12 samples)
	minimum = 0 (12 samples)
	maximum = 40.1667 (12 samples)
Injected packet rate average = 0.0804693 (12 samples)
	minimum = 0.0309625 (12 samples)
	maximum = 0.194583 (12 samples)
Accepted packet rate average = 0.0804693 (12 samples)
	minimum = 0.0360371 (12 samples)
	maximum = 0.117623 (12 samples)
Injected flit rate average = 0.0859377 (12 samples)
	minimum = 0.0405215 (12 samples)
	maximum = 0.194747 (12 samples)
Accepted flit rate average = 0.0859377 (12 samples)
	minimum = 0.0490234 (12 samples)
	maximum = 0.117623 (12 samples)
Injected packet size average = 1.06796 (12 samples)
Accepted packet size average = 1.06796 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 41 sec (1061 sec)
gpgpu_simulation_rate = 80486 (inst/sec)
gpgpu_simulation_rate = 381 (cycle/sec)
gpgpu_silicon_slowdown = 2624671x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
kernel_stream_id = 63052
gpu_sim_cycle = 30702
gpu_sim_insn = 19880
gpu_ipc =       0.6475
gpu_tot_sim_cycle = 435887
gpu_tot_sim_insn = 85416328
gpu_tot_ipc =     195.9598
gpu_tot_issued_cta = 3609
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.7416% 
max_total_param_size = 0
gpu_stall_dramfull = 29173
gpu_stall_icnt2sh    = 86450
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4562
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8325
L2_BW  =       0.1480 GB/Sec
L2_BW_total  =      49.6540 GB/Sec
gpu_total_sim_rate=75589

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1391076
	L1I_total_cache_misses = 16510
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11597
L1D_cache:
	L1D_cache_core[0]: Access = 15703, Miss = 9124, Miss_rate = 0.581, Pending_hits = 914, Reservation_fails = 2260
	L1D_cache_core[1]: Access = 15685, Miss = 9262, Miss_rate = 0.591, Pending_hits = 871, Reservation_fails = 4929
	L1D_cache_core[2]: Access = 15880, Miss = 9240, Miss_rate = 0.582, Pending_hits = 864, Reservation_fails = 2596
	L1D_cache_core[3]: Access = 15480, Miss = 9285, Miss_rate = 0.600, Pending_hits = 881, Reservation_fails = 4722
	L1D_cache_core[4]: Access = 15352, Miss = 8921, Miss_rate = 0.581, Pending_hits = 1058, Reservation_fails = 4758
	L1D_cache_core[5]: Access = 15544, Miss = 9036, Miss_rate = 0.581, Pending_hits = 867, Reservation_fails = 3203
	L1D_cache_core[6]: Access = 15352, Miss = 9192, Miss_rate = 0.599, Pending_hits = 1014, Reservation_fails = 5134
	L1D_cache_core[7]: Access = 15480, Miss = 9029, Miss_rate = 0.583, Pending_hits = 1126, Reservation_fails = 3107
	L1D_cache_core[8]: Access = 15337, Miss = 9161, Miss_rate = 0.597, Pending_hits = 862, Reservation_fails = 5759
	L1D_cache_core[9]: Access = 15368, Miss = 9169, Miss_rate = 0.597, Pending_hits = 878, Reservation_fails = 4607
	L1D_cache_core[10]: Access = 15288, Miss = 9241, Miss_rate = 0.604, Pending_hits = 881, Reservation_fails = 4932
	L1D_cache_core[11]: Access = 15736, Miss = 9454, Miss_rate = 0.601, Pending_hits = 940, Reservation_fails = 3674
	L1D_cache_core[12]: Access = 15416, Miss = 9299, Miss_rate = 0.603, Pending_hits = 1176, Reservation_fails = 5973
	L1D_cache_core[13]: Access = 15480, Miss = 9129, Miss_rate = 0.590, Pending_hits = 919, Reservation_fails = 4058
	L1D_cache_core[14]: Access = 15480, Miss = 9335, Miss_rate = 0.603, Pending_hits = 935, Reservation_fails = 5231
	L1D_total_cache_accesses = 232581
	L1D_total_cache_misses = 137877
	L1D_total_cache_miss_rate = 0.5928
	L1D_total_cache_pending_hits = 14186
	L1D_total_cache_reservation_fails = 64943
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 84756
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 3609, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12330, 9381, 4557, 4557, 4557, 4557, 4557, 4557, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 88020384
gpgpu_n_tot_w_icount = 2750637
gpgpu_n_stall_shd_mem = 146747
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134292
gpgpu_n_mem_write_global = 59509
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2769152
gpgpu_n_store_insn = 952144
gpgpu_n_shmem_insn = 31117048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700384
gpgpu_n_shmem_bkconflict = 28952
gpgpu_n_l1cache_bkconflict = 6243
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6243
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:527174	W0_Idle:2632053	W0_Scoreboard:2841976	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:140677	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1385103	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1074336 {8:134292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4284648 {72:59509,}
traffic_breakdown_coretomem[INST_ACC_R] = 40288 {8:5036,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21486720 {40:537168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 952144 {8:119018,}
traffic_breakdown_memtocore[INST_ACC_R] = 805760 {40:20144,}
maxmflatency = 1289 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 235 
averagemflatency = 258 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 55 
mrq_lat_table:27112 	8457 	9411 	11227 	24577 	31295 	31526 	15716 	2790 	536 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	375713 	251891 	27484 	1128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4664 	304 	80 	179909 	7141 	5520 	1113 	89 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78333 	108418 	103137 	123262 	181867 	61199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	340 	144 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     14125     16021     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12550     16819     15862     15942     18120     18458     18955     19438     21682     21743     23586     22918     25024     25111     28285     26127 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     23564     34766     25064     18395     28242     26801 
dram[3]:     13889     14261     15951     15861     18317     18129     19374     18958     21710     21674     22916     23180     25109     25028     26126     28307 
dram[4]:     11237     12637     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     14882     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     18121     18348     18958     19373     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.301310 12.885496  9.674418 12.771428  8.281385 12.386503  9.207070 12.898734  8.173161 12.011765  8.554878 11.570371  9.690476 11.105691 11.598040 17.025640 
dram[1]: 14.807017 13.030769 14.432000 13.377778 14.062500 12.660378 14.414286 14.153846 13.447369 12.596273 13.073171 11.815385 12.828571 11.946902 16.506172 16.750000 
dram[2]: 12.626865  7.054852 12.978102  9.870588 13.309211  8.706422 12.580247  8.613208 11.826590  8.047009 11.390071  8.174699 11.487395 10.686956 16.195122 10.907408 
dram[3]: 12.394160 13.436508 13.533834 14.868853 12.568750 14.368794 14.181818 14.414286 12.059524 13.285714 12.967213 12.314960 12.135135 13.077670 16.750000 16.084337 
dram[4]:  7.080509 12.270073  9.119565 13.274074  8.600000 12.571428  9.324742 12.968153  8.358407 11.883721  8.588608 11.223022 10.107438 12.513762 11.660000 16.650000 
dram[5]: 14.066667 15.200000 14.844262 13.593985 14.246479 12.374233 15.905512 14.992593 13.115385 11.917647 13.288136 11.226277 14.168421 13.106796 15.670588 18.108109 
average row locality = 162661/13715 = 11.860080
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       417       496       477       584       534       638       525       672       536       672       405       496       352       449       324       416 
dram[1]:       494       496       584       584       638       638       672       672       672       672       512       496       452       449       419       416 
dram[2]:       494       427       584       477       638       533       672       522       672       535       512       393       450       350       416       325 
dram[3]:       494       500       584       584       638       642       672       672       672       672       512       496       450       449       416       419 
dram[4]:       424       500       477       584       528       642       516       672       535       672       396       496       353       446       322       416 
dram[5]:       497       499       583       584       638       641       672       672       672       672       500       496       451       448       418       416 
total dram writes = 50569
bank skew: 672/322 = 2.09
chip skew: 8872/7979 = 1.11
average mf latency per bank:
dram[0]:       9390      3856      7713      3602      6853      3280      6704      1746      6196      1585      5798      1615      5905      1604      6333      1693
dram[1]:       4041      3987      3632      3836      3514      3286      1925      1939      1824      1668      1670      1686      1642      1639      1650      1695
dram[2]:       3941      8424      3501      7953      3379      6613      1750      6463      1600      5477      1570      5412      1630      5408      1699      6200
dram[3]:       4129      4014      3743      3695      3282      3190      1913      1927      1651      1738      1631      1689      1625      1560      1707      1608
dram[4]:       9276      3741      7883      3639      7156      3112      6875      1751      5995      1577      5466      1594      5555      1589      6678      1660
dram[5]:       4035      3932      3665      3855      3469      3008      1890      1949      1723      1607      1717      1669      1626      1644      1604      1698
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045       819       925       581       675       513       820       569
dram[1]:        637       525       711       907      1189      1120      1117      1187      1126      1009       557       529       550       584       498       506
dram[2]:        566       785       703      1041      1289      1071       944      1047       736      1016       499       853       522       752       612       653
dram[3]:        558       626       949       845      1104      1139      1176      1139       933      1085       535       615       579       494       542       476
dram[4]:        786       514      1028       829      1072      1185      1081       951       938       786       829       480       759       500       730       613
dram[5]:        649       528       778       813      1149       958      1096      1159      1061       975       571       526       534       631       492       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=402755 n_nop=369373 n_act=2562 n_pre=2546 n_ref_event=0 n_req=26598 n_rd=20408 n_rd_L2_A=0 n_write=0 n_wr_bk=7993 bw_util=0.141
n_activity=117883 dram_eff=0.4819
bk0: 1346a 386958i bk1: 1308a 389714i bk2: 1296a 389058i bk3: 1342a 388767i bk4: 1484a 385673i bk5: 1530a 386897i bk6: 1410a 386975i bk7: 1526a 386976i bk8: 1464a 385083i bk9: 1530a 386210i bk10: 1086a 388481i bk11: 1182a 389104i bk12: 946a 390713i bk13: 1024a 390383i bk14: 926a 392664i bk15: 1008a 391998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904091
Row_Buffer_Locality_read = 0.951539
Row_Buffer_Locality_write = 0.747658
Bank_Level_Parallism = 2.470685
Bank_Level_Parallism_Col = 2.341564
Bank_Level_Parallism_Ready = 1.245917
write_to_read_ratio_blp_rw_average = 0.481093
GrpLevelPara = 1.739081 

BW Util details:
bwutil = 0.141034 
total_CMD = 402755 
util_bw = 56802 
Wasted_Col = 34241 
Wasted_Row = 12369 
Idle = 299343 

BW Util Bottlenecks: 
RCDc_limit = 8450 
RCDWRc_limit = 6354 
WTRc_limit = 6883 
RTWc_limit = 26387 
CCDLc_limit = 21312 
rwq = 0 
CCDLc_limit_alone = 14621 
WTRc_limit_alone = 6230 
RTWc_limit_alone = 20349 

Commands details: 
total_CMD = 402755 
n_nop = 369373 
Read = 20408 
Write = 0 
L2_Alloc = 0 
L2_WB = 7993 
n_act = 2562 
n_pre = 2546 
n_ref = 0 
n_req = 26598 
total_req = 28401 

Dual Bus Interface Util: 
issued_total_row = 5108 
issued_total_col = 28401 
Row_Bus_Util =  0.012683 
CoL_Bus_Util = 0.070517 
Either_Row_CoL_Bus_Util = 0.082884 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.003804 
queue_avg = 2.985885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98588
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=402755 n_nop=369042 n_act=2049 n_pre=2033 n_ref_event=0 n_req=27662 n_rd=20884 n_rd_L2_A=0 n_write=0 n_wr_bk=8866 bw_util=0.1477
n_activity=106710 dram_eff=0.5576
bk0: 1310a 388361i bk1: 1314a 388285i bk2: 1358a 388344i bk3: 1360a 386685i bk4: 1536a 385182i bk5: 1524a 384366i bk6: 1506a 385550i bk7: 1512a 385171i bk8: 1532a 385818i bk9: 1516a 385048i bk10: 1216a 388640i bk11: 1156a 386953i bk12: 1002a 389034i bk13: 1008a 389103i bk14: 1014a 391045i bk15: 1020a 390820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926433
Row_Buffer_Locality_read = 0.965955
Row_Buffer_Locality_write = 0.804662
Bank_Level_Parallism = 2.824603
Bank_Level_Parallism_Col = 2.701490
Bank_Level_Parallism_Ready = 1.279812
write_to_read_ratio_blp_rw_average = 0.518765
GrpLevelPara = 1.955362 

BW Util details:
bwutil = 0.147732 
total_CMD = 402755 
util_bw = 59500 
Wasted_Col = 28518 
Wasted_Row = 8810 
Idle = 305927 

BW Util Bottlenecks: 
RCDc_limit = 5588 
RCDWRc_limit = 4477 
WTRc_limit = 6571 
RTWc_limit = 28339 
CCDLc_limit = 20199 
rwq = 0 
CCDLc_limit_alone = 13500 
WTRc_limit_alone = 5810 
RTWc_limit_alone = 22401 

Commands details: 
total_CMD = 402755 
n_nop = 369042 
Read = 20884 
Write = 0 
L2_Alloc = 0 
L2_WB = 8866 
n_act = 2049 
n_pre = 2033 
n_ref = 0 
n_req = 27662 
total_req = 29750 

Dual Bus Interface Util: 
issued_total_row = 4082 
issued_total_col = 29750 
Row_Bus_Util =  0.010135 
CoL_Bus_Util = 0.073866 
Either_Row_CoL_Bus_Util = 0.083706 
Issued_on_Two_Bus_Simul_Util = 0.000295 
issued_two_Eff = 0.003530 
queue_avg = 3.958002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.958
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=402755 n_nop=369332 n_act=2574 n_pre=2558 n_ref_event=0 n_req=26599 n_rd=20406 n_rd_L2_A=0 n_write=0 n_wr_bk=8000 bw_util=0.1411
n_activity=118239 dram_eff=0.4805
bk0: 1314a 389467i bk1: 1338a 387258i bk2: 1332a 389208i bk3: 1310a 388903i bk4: 1534a 386483i bk5: 1470a 385968i bk6: 1526a 386633i bk7: 1416a 386407i bk8: 1534a 386629i bk9: 1460a 385709i bk10: 1214a 389506i bk11: 1050a 389116i bk12: 1024a 390478i bk13: 956a 391329i bk14: 1008a 392056i bk15: 920a 392393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903756
Row_Buffer_Locality_read = 0.951877
Row_Buffer_Locality_write = 0.745196
Bank_Level_Parallism = 2.443425
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.252405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.141058 
total_CMD = 402755 
util_bw = 56812 
Wasted_Col = 34347 
Wasted_Row = 12602 
Idle = 298994 

BW Util Bottlenecks: 
RCDc_limit = 8553 
RCDWRc_limit = 6334 
WTRc_limit = 6145 
RTWc_limit = 26025 
CCDLc_limit = 20587 
rwq = 0 
CCDLc_limit_alone = 14522 
WTRc_limit_alone = 5535 
RTWc_limit_alone = 20570 

Commands details: 
total_CMD = 402755 
n_nop = 369332 
Read = 20406 
Write = 0 
L2_Alloc = 0 
L2_WB = 8000 
n_act = 2574 
n_pre = 2558 
n_ref = 0 
n_req = 26599 
total_req = 28406 

Dual Bus Interface Util: 
issued_total_row = 5132 
issued_total_col = 28406 
Row_Bus_Util =  0.012742 
CoL_Bus_Util = 0.070529 
Either_Row_CoL_Bus_Util = 0.082986 
Issued_on_Two_Bus_Simul_Util = 0.000286 
issued_two_Eff = 0.003441 
queue_avg = 2.910203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=402755 n_nop=368981 n_act=2065 n_pre=2049 n_ref_event=4567177155082382276 n_req=27675 n_rd=20892 n_rd_L2_A=0 n_write=0 n_wr_bk=8872 bw_util=0.1478
n_activity=106934 dram_eff=0.5567
bk0: 1320a 387527i bk1: 1310a 387765i bk2: 1354a 386696i bk3: 1368a 388054i bk4: 1522a 384118i bk5: 1534a 385328i bk6: 1516a 385717i bk7: 1506a 385548i bk8: 1514a 385135i bk9: 1534a 385474i bk10: 1190a 388087i bk11: 1184a 387701i bk12: 1004a 389208i bk13: 1004a 389331i bk14: 1020a 391272i bk15: 1012a 391328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.965537
Row_Buffer_Locality_write = 0.803922
Bank_Level_Parallism = 2.827391
Bank_Level_Parallism_Col = 3.070623
Bank_Level_Parallism_Ready = 1.285039
write_to_read_ratio_blp_rw_average = 0.516982
GrpLevelPara = 1.947366 

BW Util details:
bwutil = 0.147802 
total_CMD = 402755 
util_bw = 59528 
Wasted_Col = 28243 
Wasted_Row = 9125 
Idle = 305859 

BW Util Bottlenecks: 
RCDc_limit = 5569 
RCDWRc_limit = 4540 
WTRc_limit = 6231 
RTWc_limit = 28137 
CCDLc_limit = 19957 
rwq = 0 
CCDLc_limit_alone = 13146 
WTRc_limit_alone = 5510 
RTWc_limit_alone = 22047 

Commands details: 
total_CMD = 402755 
n_nop = 368981 
Read = 20892 
Write = 0 
L2_Alloc = 0 
L2_WB = 8872 
n_act = 2065 
n_pre = 2049 
n_ref = 4567177155082382276 
n_req = 27675 
total_req = 29764 

Dual Bus Interface Util: 
issued_total_row = 4114 
issued_total_col = 29764 
Row_Bus_Util =  0.010215 
CoL_Bus_Util = 0.073901 
Either_Row_CoL_Bus_Util = 0.083857 
Issued_on_Two_Bus_Simul_Util = 0.000258 
issued_two_Eff = 0.003079 
queue_avg = 3.748269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74827
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=402755 n_nop=369498 n_act=2544 n_pre=2528 n_ref_event=0 n_req=26518 n_rd=20342 n_rd_L2_A=0 n_write=0 n_wr_bk=7979 bw_util=0.1406
n_activity=118097 dram_eff=0.4796
bk0: 1340a 386914i bk1: 1298a 389011i bk2: 1310a 388563i bk3: 1346a 389231i bk4: 1468a 385804i bk5: 1532a 386276i bk6: 1404a 387134i bk7: 1524a 385841i bk8: 1466a 385790i bk9: 1532a 386429i bk10: 1048a 389934i bk11: 1180a 389731i bk12: 948a 391694i bk13: 1024a 391403i bk14: 910a 392649i bk15: 1012a 391907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904631
Row_Buffer_Locality_read = 0.952020
Row_Buffer_Locality_write = 0.748543
Bank_Level_Parallism = 2.445839
Bank_Level_Parallism_Col = 2.326182
Bank_Level_Parallism_Ready = 1.231902
write_to_read_ratio_blp_rw_average = 0.481181
GrpLevelPara = 1.736773 

BW Util details:
bwutil = 0.140636 
total_CMD = 402755 
util_bw = 56642 
Wasted_Col = 33962 
Wasted_Row = 12709 
Idle = 299442 

BW Util Bottlenecks: 
RCDc_limit = 8538 
RCDWRc_limit = 6287 
WTRc_limit = 6523 
RTWc_limit = 25452 
CCDLc_limit = 20085 
rwq = 0 
CCDLc_limit_alone = 13897 
WTRc_limit_alone = 5911 
RTWc_limit_alone = 19876 

Commands details: 
total_CMD = 402755 
n_nop = 369498 
Read = 20342 
Write = 0 
L2_Alloc = 0 
L2_WB = 7979 
n_act = 2544 
n_pre = 2528 
n_ref = 0 
n_req = 26518 
total_req = 28321 

Dual Bus Interface Util: 
issued_total_row = 5072 
issued_total_col = 28321 
Row_Bus_Util =  0.012593 
CoL_Bus_Util = 0.070318 
Either_Row_CoL_Bus_Util = 0.082574 
Issued_on_Two_Bus_Simul_Util = 0.000338 
issued_two_Eff = 0.004089 
queue_avg = 2.908326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.90833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=402755 n_nop=369156 n_act=2005 n_pre=1989 n_ref_event=0 n_req=27609 n_rd=20836 n_rd_L2_A=0 n_write=0 n_wr_bk=8859 bw_util=0.1475
n_activity=105858 dram_eff=0.561
bk0: 1308a 386869i bk1: 1290a 388731i bk2: 1366a 387407i bk3: 1362a 386757i bk4: 1534a 384025i bk5: 1526a 384494i bk6: 1508a 385182i bk7: 1512a 385344i bk8: 1534a 385166i bk9: 1514a 384098i bk10: 1184a 387368i bk11: 1158a 388100i bk12: 1002a 389037i bk13: 1008a 388709i bk14: 1010a 389657i bk15: 1020a 390937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927922
Row_Buffer_Locality_read = 0.966980
Row_Buffer_Locality_write = 0.807766
Bank_Level_Parallism = 2.911403
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.281611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.147459 
total_CMD = 402755 
util_bw = 59390 
Wasted_Col = 28936 
Wasted_Row = 7924 
Idle = 306505 

BW Util Bottlenecks: 
RCDc_limit = 5476 
RCDWRc_limit = 4336 
WTRc_limit = 6696 
RTWc_limit = 31043 
CCDLc_limit = 19431 
rwq = 0 
CCDLc_limit_alone = 13409 
WTRc_limit_alone = 6029 
RTWc_limit_alone = 25688 

Commands details: 
total_CMD = 402755 
n_nop = 369156 
Read = 20836 
Write = 0 
L2_Alloc = 0 
L2_WB = 8859 
n_act = 2005 
n_pre = 1989 
n_ref = 0 
n_req = 27609 
total_req = 29695 

Dual Bus Interface Util: 
issued_total_row = 3994 
issued_total_col = 29695 
Row_Bus_Util =  0.009917 
CoL_Bus_Util = 0.073730 
Either_Row_CoL_Bus_Util = 0.083423 
Issued_on_Two_Bus_Simul_Util = 0.000223 
issued_two_Eff = 0.002679 
queue_avg = 3.805130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80513

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78096, Miss = 13176, Miss_rate = 0.169, Pending_hits = 5861, Reservation_fails = 4945
L2_cache_bank[1]: Access = 49112, Miss = 13122, Miss_rate = 0.267, Pending_hits = 5486, Reservation_fails = 3324
L2_cache_bank[2]: Access = 48846, Miss = 13180, Miss_rate = 0.270, Pending_hits = 5995, Reservation_fails = 2408
L2_cache_bank[3]: Access = 50032, Miss = 13122, Miss_rate = 0.262, Pending_hits = 5571, Reservation_fails = 4027
L2_cache_bank[4]: Access = 48760, Miss = 13160, Miss_rate = 0.270, Pending_hits = 5489, Reservation_fails = 2379
L2_cache_bank[5]: Access = 78280, Miss = 13132, Miss_rate = 0.168, Pending_hits = 5918, Reservation_fails = 5860
L2_cache_bank[6]: Access = 49676, Miss = 13160, Miss_rate = 0.265, Pending_hits = 5319, Reservation_fails = 2365
L2_cache_bank[7]: Access = 48854, Miss = 13158, Miss_rate = 0.269, Pending_hits = 6008, Reservation_fails = 3420
L2_cache_bank[8]: Access = 77938, Miss = 13090, Miss_rate = 0.168, Pending_hits = 5787, Reservation_fails = 5246
L2_cache_bank[9]: Access = 48504, Miss = 13118, Miss_rate = 0.270, Pending_hits = 5500, Reservation_fails = 3156
L2_cache_bank[10]: Access = 49054, Miss = 13150, Miss_rate = 0.268, Pending_hits = 6027, Reservation_fails = 2558
L2_cache_bank[11]: Access = 49208, Miss = 13102, Miss_rate = 0.266, Pending_hits = 5403, Reservation_fails = 2533
L2_total_cache_accesses = 676360
L2_total_cache_misses = 157670
L2_total_cache_miss_rate = 0.2331
L2_total_cache_pending_hits = 68364
L2_total_cache_reservation_fails = 42221
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=676360
icnt_total_pkts_simt_to_mem=258361
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 875163
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 934521
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000223173
	minimum = 0 (at node 0)
	maximum = 0.00140056 (at node 1)
Accepted packet rate average = 0.000223173
	minimum = 0 (at node 0)
	maximum = 0.00462511 (at node 1)
Injected flit rate average = 0.000241268
	minimum = 0 (at node 0)
	maximum = 0.00188913 (at node 1)
Accepted flit rate average= 0.000241268
	minimum = 0 (at node 0)
	maximum = 0.00462511 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4619 (13 samples)
	minimum = 5 (13 samples)
	maximum = 214.769 (13 samples)
Network latency average = 16.6411 (13 samples)
	minimum = 5 (13 samples)
	maximum = 211.231 (13 samples)
Flit latency average = 16.049 (13 samples)
	minimum = 5 (13 samples)
	maximum = 210.692 (13 samples)
Fragmentation average = 0.000823874 (13 samples)
	minimum = 0 (13 samples)
	maximum = 37.0769 (13 samples)
Injected packet rate average = 0.0742966 (13 samples)
	minimum = 0.0285808 (13 samples)
	maximum = 0.179723 (13 samples)
Accepted packet rate average = 0.0742966 (13 samples)
	minimum = 0.033265 (13 samples)
	maximum = 0.108931 (13 samples)
Injected flit rate average = 0.0793457 (13 samples)
	minimum = 0.0374045 (13 samples)
	maximum = 0.179912 (13 samples)
Accepted flit rate average = 0.0793457 (13 samples)
	minimum = 0.0452523 (13 samples)
	maximum = 0.108931 (13 samples)
Injected packet size average = 1.06796 (13 samples)
Accepted packet size average = 1.06796 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 50 sec (1130 sec)
gpgpu_simulation_rate = 75589 (inst/sec)
gpgpu_simulation_rate = 385 (cycle/sec)
gpgpu_silicon_slowdown = 2597402x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (27,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
kernel_stream_id = 62686
gpu_sim_cycle = 37768
gpu_sim_insn = 531360
gpu_ipc =      14.0691
gpu_tot_sim_cycle = 473655
gpu_tot_sim_insn = 85947688
gpu_tot_ipc =     181.4563
gpu_tot_issued_cta = 3636
gpu_occupancy = 3.7500% 
gpu_tot_occupancy = 33.8479% 
max_total_param_size = 0
gpu_stall_dramfull = 29173
gpu_stall_icnt2sh    = 86450
partiton_level_parallism =       0.0819
partiton_level_parallism_total  =       0.4264
partiton_level_parallism_util =       1.1074
partiton_level_parallism_util_total  =       1.8143
L2_BW  =       9.0676 GB/Sec
L2_BW_total  =      46.4177 GB/Sec
gpu_total_sim_rate=68593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1407546
	L1I_total_cache_misses = 18525
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11597
L1D_cache:
	L1D_cache_core[0]: Access = 15782, Miss = 9172, Miss_rate = 0.581, Pending_hits = 914, Reservation_fails = 2260
	L1D_cache_core[1]: Access = 15764, Miss = 9310, Miss_rate = 0.591, Pending_hits = 871, Reservation_fails = 4929
	L1D_cache_core[2]: Access = 16038, Miss = 9304, Miss_rate = 0.580, Pending_hits = 872, Reservation_fails = 2596
	L1D_cache_core[3]: Access = 15638, Miss = 9373, Miss_rate = 0.599, Pending_hits = 897, Reservation_fails = 4722
	L1D_cache_core[4]: Access = 15510, Miss = 9009, Miss_rate = 0.581, Pending_hits = 1074, Reservation_fails = 4758
	L1D_cache_core[5]: Access = 15702, Miss = 9116, Miss_rate = 0.581, Pending_hits = 883, Reservation_fails = 3203
	L1D_cache_core[6]: Access = 15510, Miss = 9272, Miss_rate = 0.598, Pending_hits = 1030, Reservation_fails = 5134
	L1D_cache_core[7]: Access = 15638, Miss = 9109, Miss_rate = 0.582, Pending_hits = 1142, Reservation_fails = 3107
	L1D_cache_core[8]: Access = 15495, Miss = 9241, Miss_rate = 0.596, Pending_hits = 878, Reservation_fails = 5759
	L1D_cache_core[9]: Access = 15526, Miss = 9249, Miss_rate = 0.596, Pending_hits = 894, Reservation_fails = 4607
	L1D_cache_core[10]: Access = 15446, Miss = 9321, Miss_rate = 0.603, Pending_hits = 897, Reservation_fails = 4932
	L1D_cache_core[11]: Access = 15894, Miss = 9534, Miss_rate = 0.600, Pending_hits = 956, Reservation_fails = 3674
	L1D_cache_core[12]: Access = 15574, Miss = 9379, Miss_rate = 0.602, Pending_hits = 1192, Reservation_fails = 5973
	L1D_cache_core[13]: Access = 15638, Miss = 9209, Miss_rate = 0.589, Pending_hits = 935, Reservation_fails = 4058
	L1D_cache_core[14]: Access = 15559, Miss = 9383, Miss_rate = 0.603, Pending_hits = 935, Reservation_fails = 5231
	L1D_total_cache_accesses = 234714
	L1D_total_cache_misses = 138981
	L1D_total_cache_miss_rate = 0.5921
	L1D_total_cache_pending_hits = 14370
	L1D_total_cache_reservation_fails = 64943
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 84999
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 184
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14455
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2015
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1296
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 837
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16470

Total_core_cache_fail_stats:
ctas_completed 3636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13536, 9381, 4557, 4557, 4557, 4557, 4557, 4557, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 89062368
gpgpu_n_tot_w_icount = 2783199
gpgpu_n_stall_shd_mem = 152795
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 135380
gpgpu_n_mem_write_global = 60346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2789888
gpgpu_n_store_insn = 965536
gpgpu_n_shmem_insn = 31288984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2705568
gpgpu_n_shmem_bkconflict = 35000
gpgpu_n_l1cache_bkconflict = 6243
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6243
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:534193	W0_Idle:3281784	W0_Scoreboard:3284878	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2597499
single_issue_nums: WS0:1403193	WS1:1380006	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1083040 {8:135380,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4344912 {72:60346,}
traffic_breakdown_coretomem[INST_ACC_R] = 49640 {8:6205,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21660800 {40:541520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 965536 {8:120692,}
traffic_breakdown_memtocore[INST_ACC_R] = 992800 {40:24820,}
maxmflatency = 1289 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 235 
averagemflatency = 258 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 54 
mrq_lat_table:28482 	8798 	9710 	11318 	25320 	31562 	31618 	15716 	2790 	536 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	380034 	253596 	27484 	1128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5778 	343 	96 	181649 	7326 	5520 	1113 	89 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	84012 	108765 	103137 	123262 	181867 	61199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	372 	152 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     17075     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12550     16819     15862     15942     20895     18458     21056     19438     21682     21743     23586     22918     25024     25111     28285     27062 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     23564     34766     25064     18395     28242     27396 
dram[3]:     13889     14261     15951     15861     18317     21611     19374     20697     21710     21674     22916     23180     25109     25028     26602     28307 
dram[4]:     16843     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     14882     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     18958     26505     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.287554 12.314285  9.674418 12.771428  8.349138 12.554878  9.281407 13.069182  8.173161 12.011765  8.554878 11.570371  9.263158 10.413534 10.935780 15.089888 
dram[1]: 12.856115 12.446043 13.764706 13.377778 12.450293 12.831250 12.738095 14.333333 11.833333 12.596273 12.165467 11.815385 11.463414 11.130081 14.151515 14.890110 
dram[2]: 12.278571  7.070833 12.978102  9.870588 13.483660  8.776256 12.797546  8.647887 11.826590  8.047009 11.390071  8.174699 10.728683 10.256198 14.168421 10.477876 
dram[3]: 12.062937 11.913333 13.533834 13.940741 12.739130 12.778443 14.416667 12.615385 12.059524 11.666667 12.967213 11.510489 11.272727 11.702479 14.602151 13.821782 
dram[4]:  7.126050 11.861111  9.119565 13.274074  8.633484 12.790123  9.400000 13.139240  8.358407 11.883721  8.588608 11.223022  9.700788 11.438017 11.190476 14.802197 
dram[5]: 12.405595 14.466102 13.888889 13.552238 13.130435 12.506024 14.860140 15.028986 12.260116 11.894737 12.534351 11.129497 12.711712 12.532110 14.578947 16.011765 
average row locality = 165864/14430 = 11.494387
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       421       504       477       584       534       638       525       672       536       672       405       496       366       473       336       436 
dram[1]:       516       504       600       584       662       638       694       672       690       672       531       496       476       473       445       436 
dram[2]:       500       429       584       477       638       533       672       522       672       535       512       393       472       365       440       333 
dram[3]:       500       521       584       600       638       666       672       694       672       693       512       514       472       476       440       441 
dram[4]:       426       506       477       584       528       642       516       672       535       672       396       496       364       472       334       436 
dram[5]:       510       513       591       592       653       652       681       682       683       680       510       505       477       470       436       442 
total dram writes = 51469
bank skew: 694/333 = 2.08
chip skew: 9095/8056 = 1.13
average mf latency per bank:
dram[0]:       9301      3795      7713      3602      6880      3320      6733      1784      6196      1585      5798      1615      5679      1522      6106      1615
dram[1]:       3909      3924      3569      3836      3471      3326      1967      1977      1819      1668      1656      1686      1599      1556      1596      1617
dram[2]:       3893      8385      3501      7953      3417      6642      1795      6483      1600      5477      1570      5412      1554      5186      1606      6051
dram[3]:       4080      3891      3743      3630      3321      3175      1959      1963      1651      1727      1631      1677      1550      1512      1614      1572
dram[4]:       9232      3697      7883      3639      7178      3159      6906      1788      5995      1577      5466      1594      5387      1502      6438      1584
dram[5]:       3972      3825      3650      3803      3483      3003      1962      1960      1736      1588      1728      1640      1577      1567      1579      1599
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045       819       925       581       675       513       820       569
dram[1]:        637       525       711       907      1189      1120      1117      1187      1126      1009       557       529       550       584       498       506
dram[2]:        566       785       703      1041      1289      1071       944      1047       736      1016       499       853       522       752       612       653
dram[3]:        558       626       949       845      1104      1139      1176      1139       933      1085       535       615       579       494       542       476
dram[4]:        786       514      1028       829      1072      1185      1081       951       938       786       829       480       759       500       730       613
dram[5]:        649       528       778       813      1149       958      1096      1159      1061       975       571       526       534       631       492       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437652 n_nop=403900 n_act=2614 n_pre=2598 n_ref_event=0 n_req=26842 n_rd=20592 n_rd_L2_A=0 n_write=0 n_wr_bk=8075 bw_util=0.131
n_activity=120636 dram_eff=0.4753
bk0: 1370a 421664i bk1: 1340a 424264i bk2: 1296a 423926i bk3: 1342a 423648i bk4: 1508a 420500i bk5: 1570a 421709i bk6: 1434a 421809i bk7: 1566a 421797i bk8: 1464a 419985i bk9: 1530a 421119i bk10: 1086a 423398i bk11: 1182a 424031i bk12: 946a 425411i bk13: 1024a 424936i bk14: 926a 427352i bk15: 1008a 426472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903025
Row_Buffer_Locality_read = 0.951437
Row_Buffer_Locality_write = 0.743520
Bank_Level_Parallism = 2.449239
Bank_Level_Parallism_Col = 2.327845
Bank_Level_Parallism_Ready = 1.243647
write_to_read_ratio_blp_rw_average = 0.481761
GrpLevelPara = 1.730611 

BW Util details:
bwutil = 0.131004 
total_CMD = 437652 
util_bw = 57334 
Wasted_Col = 34891 
Wasted_Row = 13014 
Idle = 332413 

BW Util Bottlenecks: 
RCDc_limit = 8582 
RCDWRc_limit = 6609 
WTRc_limit = 6887 
RTWc_limit = 26658 
CCDLc_limit = 21528 
rwq = 0 
CCDLc_limit_alone = 14774 
WTRc_limit_alone = 6234 
RTWc_limit_alone = 20557 

Commands details: 
total_CMD = 437652 
n_nop = 403900 
Read = 20592 
Write = 0 
L2_Alloc = 0 
L2_WB = 8075 
n_act = 2614 
n_pre = 2598 
n_ref = 0 
n_req = 26842 
total_req = 28667 

Dual Bus Interface Util: 
issued_total_row = 5212 
issued_total_col = 28667 
Row_Bus_Util =  0.011909 
CoL_Bus_Util = 0.065502 
Either_Row_CoL_Bus_Util = 0.077121 
Issued_on_Two_Bus_Simul_Util = 0.000290 
issued_two_Eff = 0.003763 
queue_avg = 2.752184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 473706 -   mf: uid=2471810, sid4294967295:w4294967295, part=1, addr=0xc00df900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (473606), 
Ready @ 473737 -   mf: uid=2471811, sid4294967295:w4294967295, part=1, addr=0xc0097900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (473637), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437652 n_nop=402672 n_act=2252 n_pre=2236 n_ref_event=0 n_req=28501 n_rd=21528 n_rd_L2_A=0 n_write=0 n_wr_bk=9089 bw_util=0.1399
n_activity=114070 dram_eff=0.5368
bk0: 1390a 422215i bk1: 1346a 422843i bk2: 1410a 422574i bk3: 1360a 421596i bk4: 1616a 418883i bk5: 1564a 419163i bk6: 1606a 419292i bk7: 1552a 419943i bk8: 1600a 419598i bk9: 1516a 419881i bk10: 1280a 422844i bk11: 1156a 421841i bk12: 1046a 423255i bk13: 1008a 423620i bk14: 1058a 425113i bk15: 1020a 425284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921476
Row_Buffer_Locality_read = 0.963211
Row_Buffer_Locality_write = 0.792629
Bank_Level_Parallism = 2.756726
Bank_Level_Parallism_Col = 2.643181
Bank_Level_Parallism_Ready = 1.273649
write_to_read_ratio_blp_rw_average = 0.517667
GrpLevelPara = 1.917113 

BW Util details:
bwutil = 0.139915 
total_CMD = 437652 
util_bw = 61234 
Wasted_Col = 31217 
Wasted_Row = 10250 
Idle = 334951 

BW Util Bottlenecks: 
RCDc_limit = 6416 
RCDWRc_limit = 5155 
WTRc_limit = 7019 
RTWc_limit = 29769 
CCDLc_limit = 21078 
rwq = 0 
CCDLc_limit_alone = 14022 
WTRc_limit_alone = 6217 
RTWc_limit_alone = 23515 

Commands details: 
total_CMD = 437652 
n_nop = 402672 
Read = 21528 
Write = 0 
L2_Alloc = 0 
L2_WB = 9089 
n_act = 2252 
n_pre = 2236 
n_ref = 0 
n_req = 28501 
total_req = 30617 

Dual Bus Interface Util: 
issued_total_row = 4488 
issued_total_col = 30617 
Row_Bus_Util =  0.010255 
CoL_Bus_Util = 0.069957 
Either_Row_CoL_Bus_Util = 0.079927 
Issued_on_Two_Bus_Simul_Util = 0.000286 
issued_two_Eff = 0.003573 
queue_avg = 3.668230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437652 n_nop=403882 n_act=2621 n_pre=2605 n_ref_event=0 n_req=26832 n_rd=20582 n_rd_L2_A=0 n_write=0 n_wr_bk=8077 bw_util=0.131
n_activity=120727 dram_eff=0.4748
bk0: 1338a 424111i bk1: 1362a 422004i bk2: 1332a 424086i bk3: 1310a 423790i bk4: 1574a 421296i bk5: 1494a 420801i bk6: 1574a 421437i bk7: 1432a 421256i bk8: 1534a 421531i bk9: 1460a 420615i bk10: 1214a 424431i bk11: 1050a 424049i bk12: 1024a 425045i bk13: 956a 425959i bk14: 1008a 426488i bk15: 920a 427097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902840
Row_Buffer_Locality_read = 0.951851
Row_Buffer_Locality_write = 0.741440
Bank_Level_Parallism = 2.424780
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.250199
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.130967 
total_CMD = 437652 
util_bw = 57318 
Wasted_Col = 34957 
Wasted_Row = 13177 
Idle = 332200 

BW Util Bottlenecks: 
RCDc_limit = 8661 
RCDWRc_limit = 6561 
WTRc_limit = 6149 
RTWc_limit = 26302 
CCDLc_limit = 20810 
rwq = 0 
CCDLc_limit_alone = 14670 
WTRc_limit_alone = 5539 
RTWc_limit_alone = 20772 

Commands details: 
total_CMD = 437652 
n_nop = 403882 
Read = 20582 
Write = 0 
L2_Alloc = 0 
L2_WB = 8077 
n_act = 2621 
n_pre = 2605 
n_ref = 0 
n_req = 26832 
total_req = 28659 

Dual Bus Interface Util: 
issued_total_row = 5226 
issued_total_col = 28659 
Row_Bus_Util =  0.011941 
CoL_Bus_Util = 0.065484 
Either_Row_CoL_Bus_Util = 0.077162 
Issued_on_Two_Bus_Simul_Util = 0.000263 
issued_two_Eff = 0.003405 
queue_avg = 2.681875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68187
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 473743 -   mf: uid=2471813, sid4294967295:w4294967295, part=3, addr=0xc0027a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (473643), 
Ready @ 473746 -   mf: uid=2471814, sid4294967295:w4294967295, part=3, addr=0xc009f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (473646), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437652 n_nop=402613 n_act=2269 n_pre=2253 n_ref_event=4567177155082382276 n_req=28510 n_rd=21532 n_rd_L2_A=0 n_write=0 n_wr_bk=9095 bw_util=0.14
n_activity=114232 dram_eff=0.5362
bk0: 1344a 422140i bk1: 1386a 421528i bk2: 1354a 421568i bk3: 1420a 422178i bk4: 1562a 418948i bk5: 1618a 419144i bk6: 1564a 420500i bk7: 1598a 419401i bk8: 1514a 419988i bk9: 1602a 419250i bk10: 1190a 422938i bk11: 1248a 421876i bk12: 1004a 423680i bk13: 1052a 423436i bk14: 1020a 425695i bk15: 1056a 425321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920940
Row_Buffer_Locality_read = 0.962707
Row_Buffer_Locality_write = 0.792061
Bank_Level_Parallism = 2.764578
Bank_Level_Parallism_Col = 3.000814
Bank_Level_Parallism_Ready = 1.279806
write_to_read_ratio_blp_rw_average = 0.515952
GrpLevelPara = 1.911519 

BW Util details:
bwutil = 0.139961 
total_CMD = 437652 
util_bw = 61254 
Wasted_Col = 30845 
Wasted_Row = 10579 
Idle = 334974 

BW Util Bottlenecks: 
RCDc_limit = 6406 
RCDWRc_limit = 5198 
WTRc_limit = 6620 
RTWc_limit = 29620 
CCDLc_limit = 20912 
rwq = 0 
CCDLc_limit_alone = 13720 
WTRc_limit_alone = 5858 
RTWc_limit_alone = 23190 

Commands details: 
total_CMD = 437652 
n_nop = 402613 
Read = 21532 
Write = 0 
L2_Alloc = 0 
L2_WB = 9095 
n_act = 2269 
n_pre = 2253 
n_ref = 4567177155082382276 
n_req = 28510 
total_req = 30627 

Dual Bus Interface Util: 
issued_total_row = 4522 
issued_total_col = 30627 
Row_Bus_Util =  0.010332 
CoL_Bus_Util = 0.069980 
Either_Row_CoL_Bus_Util = 0.080061 
Issued_on_Two_Bus_Simul_Util = 0.000251 
issued_two_Eff = 0.003139 
queue_avg = 3.475873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.47587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437652 n_nop=404048 n_act=2591 n_pre=2575 n_ref_event=0 n_req=26751 n_rd=20518 n_rd_L2_A=0 n_write=0 n_wr_bk=8056 bw_util=0.1306
n_activity=120614 dram_eff=0.4738
bk0: 1364a 421667i bk1: 1322a 423632i bk2: 1310a 423434i bk3: 1346a 424117i bk4: 1484a 420644i bk5: 1580a 421082i bk6: 1428a 421970i bk7: 1564a 420663i bk8: 1466a 420691i bk9: 1532a 421337i bk10: 1048a 424850i bk11: 1180a 424659i bk12: 948a 426415i bk13: 1024a 425866i bk14: 910a 427356i bk15: 1012a 426409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903705
Row_Buffer_Locality_read = 0.951993
Row_Buffer_Locality_write = 0.744746
Bank_Level_Parallism = 2.426989
Bank_Level_Parallism_Col = 2.313517
Bank_Level_Parallism_Ready = 1.229867
write_to_read_ratio_blp_rw_average = 0.482012
GrpLevelPara = 1.728659 

BW Util details:
bwutil = 0.130579 
total_CMD = 437652 
util_bw = 57148 
Wasted_Col = 34572 
Wasted_Row = 13275 
Idle = 332657 

BW Util Bottlenecks: 
RCDc_limit = 8646 
RCDWRc_limit = 6518 
WTRc_limit = 6537 
RTWc_limit = 25724 
CCDLc_limit = 20304 
rwq = 0 
CCDLc_limit_alone = 14044 
WTRc_limit_alone = 5924 
RTWc_limit_alone = 20077 

Commands details: 
total_CMD = 437652 
n_nop = 404048 
Read = 20518 
Write = 0 
L2_Alloc = 0 
L2_WB = 8056 
n_act = 2591 
n_pre = 2575 
n_ref = 0 
n_req = 26751 
total_req = 28574 

Dual Bus Interface Util: 
issued_total_row = 5166 
issued_total_col = 28574 
Row_Bus_Util =  0.011804 
CoL_Bus_Util = 0.065289 
Either_Row_CoL_Bus_Util = 0.076782 
Issued_on_Two_Bus_Simul_Util = 0.000311 
issued_two_Eff = 0.004047 
queue_avg = 2.680123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 473741 -   mf: uid=2471812, sid4294967295:w4294967295, part=5, addr=0xc008f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (473641), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437652 n_nop=402885 n_act=2167 n_pre=2151 n_ref_event=0 n_req=28428 n_rd=21464 n_rd_L2_A=0 n_write=0 n_wr_bk=9077 bw_util=0.1396
n_activity=112623 dram_eff=0.5424
bk0: 1384a 420890i bk1: 1314a 423175i bk2: 1422a 421751i bk3: 1362a 421485i bk4: 1610a 418220i bk5: 1574a 419121i bk6: 1604a 419477i bk7: 1552a 420011i bk8: 1598a 419519i bk9: 1514a 418911i bk10: 1248a 421769i bk11: 1158a 422886i bk12: 1046a 423342i bk13: 1008a 423243i bk14: 1050a 424179i bk15: 1020a 425406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924300
Row_Buffer_Locality_read = 0.964452
Row_Buffer_Locality_write = 0.800546
Bank_Level_Parallism = 2.843289
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.275313
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.139568 
total_CMD = 437652 
util_bw = 61082 
Wasted_Col = 31187 
Wasted_Row = 9010 
Idle = 336373 

BW Util Bottlenecks: 
RCDc_limit = 6255 
RCDWRc_limit = 4855 
WTRc_limit = 6969 
RTWc_limit = 32254 
CCDLc_limit = 20120 
rwq = 0 
CCDLc_limit_alone = 13948 
WTRc_limit_alone = 6295 
RTWc_limit_alone = 26756 

Commands details: 
total_CMD = 437652 
n_nop = 402885 
Read = 21464 
Write = 0 
L2_Alloc = 0 
L2_WB = 9077 
n_act = 2167 
n_pre = 2151 
n_ref = 0 
n_req = 28428 
total_req = 30541 

Dual Bus Interface Util: 
issued_total_row = 4318 
issued_total_col = 30541 
Row_Bus_Util =  0.009866 
CoL_Bus_Util = 0.069784 
Either_Row_CoL_Bus_Util = 0.079440 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.002646 
queue_avg = 3.520733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78652, Miss = 13258, Miss_rate = 0.169, Pending_hits = 5957, Reservation_fails = 5438
L2_cache_bank[1]: Access = 49832, Miss = 13254, Miss_rate = 0.266, Pending_hits = 5658, Reservation_fails = 4341
L2_cache_bank[2]: Access = 50576, Miss = 13874, Miss_rate = 0.274, Pending_hits = 6107, Reservation_fails = 2994
L2_cache_bank[3]: Access = 50752, Miss = 13254, Miss_rate = 0.261, Pending_hits = 5747, Reservation_fails = 5187
L2_cache_bank[4]: Access = 49376, Miss = 13292, Miss_rate = 0.269, Pending_hits = 5649, Reservation_fails = 3114
L2_cache_bank[5]: Access = 78760, Miss = 13206, Miss_rate = 0.168, Pending_hits = 6006, Reservation_fails = 6355
L2_cache_bank[6]: Access = 50292, Miss = 13292, Miss_rate = 0.264, Pending_hits = 5479, Reservation_fails = 3252
L2_cache_bank[7]: Access = 50636, Miss = 13854, Miss_rate = 0.274, Pending_hits = 6108, Reservation_fails = 4009
L2_cache_bank[8]: Access = 78418, Miss = 13164, Miss_rate = 0.168, Pending_hits = 5899, Reservation_fails = 5967
L2_cache_bank[9]: Access = 49120, Miss = 13250, Miss_rate = 0.270, Pending_hits = 5632, Reservation_fails = 3722
L2_cache_bank[10]: Access = 50824, Miss = 13828, Miss_rate = 0.272, Pending_hits = 6155, Reservation_fails = 3429
L2_cache_bank[11]: Access = 49824, Miss = 13234, Miss_rate = 0.266, Pending_hits = 5539, Reservation_fails = 3121
L2_total_cache_accesses = 687062
L2_total_cache_misses = 160760
L2_total_cache_miss_rate = 0.2340
L2_total_cache_pending_hits = 69936
L2_total_cache_reservation_fails = 50929
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 792
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3592
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 780
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8705
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 780
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1674
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8705
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=687062
icnt_total_pkts_simt_to_mem=262292
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.66541
	minimum = 5
	maximum = 59
Network latency average = 5.64519
	minimum = 5
	maximum = 58
Slowest packet = 888379
Flit latency average = 6.04545
	minimum = 5
	maximum = 57
Slowest flit = 948684
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.013529
	minimum = 0.00413048 (at node 1)
	maximum = 0.0471828 (at node 22)
Accepted packet rate average = 0.013529
	minimum = 0.00344207 (at node 20)
	maximum = 0.0200169 (at node 3)
Injected flit rate average = 0.0143498
	minimum = 0.00495128 (at node 1)
	maximum = 0.0471828 (at node 22)
Accepted flit rate average= 0.0143498
	minimum = 0.00397162 (at node 20)
	maximum = 0.0200169 (at node 3)
Injected packet length average = 1.06067
Accepted packet length average = 1.06067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6193 (14 samples)
	minimum = 5 (14 samples)
	maximum = 203.643 (14 samples)
Network latency average = 15.8556 (14 samples)
	minimum = 5 (14 samples)
	maximum = 200.286 (14 samples)
Flit latency average = 15.3344 (14 samples)
	minimum = 5 (14 samples)
	maximum = 199.714 (14 samples)
Fragmentation average = 0.000765026 (14 samples)
	minimum = 0 (14 samples)
	maximum = 34.4286 (14 samples)
Injected packet rate average = 0.069956 (14 samples)
	minimum = 0.0268343 (14 samples)
	maximum = 0.170256 (14 samples)
Accepted packet rate average = 0.069956 (14 samples)
	minimum = 0.0311348 (14 samples)
	maximum = 0.10258 (14 samples)
Injected flit rate average = 0.0747031 (14 samples)
	minimum = 0.0350864 (14 samples)
	maximum = 0.170431 (14 samples)
Accepted flit rate average = 0.0747031 (14 samples)
	minimum = 0.0423037 (14 samples)
	maximum = 0.10258 (14 samples)
Injected packet size average = 1.06786 (14 samples)
Accepted packet size average = 1.06786 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 53 sec (1253 sec)
gpgpu_simulation_rate = 68593 (inst/sec)
gpgpu_simulation_rate = 378 (cycle/sec)
gpgpu_silicon_slowdown = 2645502x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (27,27,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
kernel_stream_id = 62686
gpu_sim_cycle = 30641
gpu_sim_insn = 17356032
gpu_ipc =     566.4316
gpu_tot_sim_cycle = 504296
gpu_tot_sim_insn = 103303720
gpu_tot_ipc =     204.8474
gpu_tot_issued_cta = 4365
gpu_occupancy = 78.3659% 
gpu_tot_occupancy = 37.5973% 
max_total_param_size = 0
gpu_stall_dramfull = 46658
gpu_stall_icnt2sh    = 109849
partiton_level_parallism =       1.2649
partiton_level_parallism_total  =       0.4773
partiton_level_parallism_util =       1.8630
partiton_level_parallism_util_total  =       1.8220
L2_BW  =     137.5412 GB/Sec
L2_BW_total  =      51.9544 GB/Sec
gpu_total_sim_rate=68503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1681650
	L1I_total_cache_misses = 20720
	L1I_total_cache_miss_rate = 0.0123
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16629
L1D_cache:
	L1D_cache_core[0]: Access = 18918, Miss = 11149, Miss_rate = 0.589, Pending_hits = 1080, Reservation_fails = 3722
	L1D_cache_core[1]: Access = 18900, Miss = 11261, Miss_rate = 0.596, Pending_hits = 1125, Reservation_fails = 6604
	L1D_cache_core[2]: Access = 19174, Miss = 11155, Miss_rate = 0.582, Pending_hits = 1064, Reservation_fails = 3475
	L1D_cache_core[3]: Access = 18774, Miss = 11246, Miss_rate = 0.599, Pending_hits = 1159, Reservation_fails = 6219
	L1D_cache_core[4]: Access = 18710, Miss = 10983, Miss_rate = 0.587, Pending_hits = 1284, Reservation_fails = 6262
	L1D_cache_core[5]: Access = 18710, Miss = 10865, Miss_rate = 0.581, Pending_hits = 1096, Reservation_fails = 4721
	L1D_cache_core[6]: Access = 18582, Miss = 11077, Miss_rate = 0.596, Pending_hits = 1231, Reservation_fails = 6750
	L1D_cache_core[7]: Access = 18774, Miss = 10911, Miss_rate = 0.581, Pending_hits = 1448, Reservation_fails = 3892
	L1D_cache_core[8]: Access = 18695, Miss = 11091, Miss_rate = 0.593, Pending_hits = 1074, Reservation_fails = 5992
	L1D_cache_core[9]: Access = 18406, Miss = 11031, Miss_rate = 0.599, Pending_hits = 1122, Reservation_fails = 6523
	L1D_cache_core[10]: Access = 18646, Miss = 11202, Miss_rate = 0.601, Pending_hits = 1110, Reservation_fails = 5929
	L1D_cache_core[11]: Access = 19030, Miss = 11450, Miss_rate = 0.602, Pending_hits = 1163, Reservation_fails = 4417
	L1D_cache_core[12]: Access = 18646, Miss = 11193, Miss_rate = 0.600, Pending_hits = 1468, Reservation_fails = 7230
	L1D_cache_core[13]: Access = 18710, Miss = 11062, Miss_rate = 0.591, Pending_hits = 1088, Reservation_fails = 5723
	L1D_cache_core[14]: Access = 18695, Miss = 11242, Miss_rate = 0.601, Pending_hits = 1091, Reservation_fails = 6185
	L1D_total_cache_accesses = 281370
	L1D_total_cache_misses = 166918
	L1D_total_cache_miss_rate = 0.5932
	L1D_total_cache_pending_hits = 17603
	L1D_total_cache_reservation_fails = 83644
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 102495
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3417
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17739
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 286364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4210
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5032
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2966
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12501
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 290574

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14304
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5032
ctas_completed 4365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14466, 10311, 5487, 5487, 5487, 5487, 5487, 5487, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 
gpgpu_n_tot_thrd_icount = 106418400
gpgpu_n_tot_w_icount = 3325575
gpgpu_n_stall_shd_mem = 178482
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162398
gpgpu_n_mem_write_global = 72010
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3349760
gpgpu_n_store_insn = 1152160
gpgpu_n_shmem_insn = 37634200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265440
gpgpu_n_shmem_bkconflict = 35000
gpgpu_n_l1cache_bkconflict = 8602
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8602
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:640472	W0_Idle:3296335	W0_Scoreboard:3530704	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1674381	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1299184 {8:162398,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5184720 {72:72010,}
traffic_breakdown_coretomem[INST_ACC_R] = 50240 {8:6280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25983680 {40:649592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152160 {8:144020,}
traffic_breakdown_memtocore[INST_ACC_R] = 1004800 {40:25120,}
maxmflatency = 1389 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 235 
averagemflatency = 265 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 56 
mrq_lat_table:33654 	10254 	11150 	13622 	30029 	37761 	38465 	18900 	3378 	708 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	442559 	309337 	39552 	2194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5822 	364 	96 	214930 	9397 	7999 	1751 	312 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96015 	128787 	120589 	144939 	229429 	73883 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	390 	190 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     17075     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12550     16819     15862     15942     20895     18458     21056     19438     21682     21743     23586     22918     25024     25111     28285     27062 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     23564     34766     25064     18395     28242     27396 
dram[3]:     13889     14261     15951     15861     18317     21611     19374     20697     21710     21674     22916     23180     25109     25028     26602     28307 
dram[4]:     16843     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     14882     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     18958     26505     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.518072 12.521213  9.892473 12.714286  8.166023 12.180904  9.459091 12.934011  8.472441 12.456310  8.955556 12.117284  9.613793 11.298014 11.280992 14.867256 
dram[1]: 13.575164 12.950000 13.460123 13.341615 12.231527 12.029703 12.699508 14.044199 11.595555 12.909091 12.081871 12.535484 12.258993 11.985816 14.386555 15.061947 
dram[2]: 12.503031  7.286822 13.030675 10.186813 12.520618  8.646091 12.804020  8.838983 12.346154  8.289576 12.156627  8.497268 11.449664 10.548872 14.376068 11.040650 
dram[3]: 12.615853 12.440476 13.304348 13.775000 11.781553 12.522614 13.677420 12.905000 12.706468 12.238317 13.513514 11.234637 11.790210 12.266187 14.564102 13.886179 
dram[4]:  7.362205 12.454545  9.459184 13.116565  8.506123 12.318182  9.569445 12.954315  8.577689 12.336538  9.104651 11.825301 10.014388 12.287769 11.521367 14.376068 
dram[5]: 13.210191 14.690647 13.457317 13.341615 11.927885 11.411215 14.322222 14.609196 11.779280 12.519608 12.368098 11.646707 13.170543 13.100775 14.504273 16.219048 
average row locality = 197954/16924 = 11.696644
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       481       624       541       712       615       801       612       849       632       864       481       644       411       559       397       559 
dram[1]:       628       624       720       712       810       801       852       849       867       864       672       644       565       559       562       559 
dram[2]:       620       491       712       541       800       615       846       612       864       631       664       465       559       410       562       395 
dram[3]:       620       635       712       720       800       814       846       856       864       869       664       652       559       567       562       559 
dram[4]:       486       628       541       712       609       805       603       849       631       864       472       644       406       562       395       559 
dram[5]:       630       627       719       712       810       804       853       849       867       864       657       644       566       560       558       560 
total dram writes = 63202
bank skew: 869/395 = 2.20
chip skew: 11299/9766 = 1.16
average mf latency per bank:
dram[0]:       8306      3341      6946      3213      6377      3322      6255      2185      5468      1721      5130      1602      5251      1587      5382      1576
dram[1]:       4011      3472      3734      3405      4245      3317      3386      2329      2562      1754      2421      1683      2261      1632      2143      1587
dram[2]:       3426      7485      3111      7163      3405      6144      2300      5925      1699      4868      1583      4804      1642      4797      1571      5290
dram[3]:       3627      4097      3328      3865      3354      4290      2436      3402      1718      2672      1656      2599      1644      2271      1607      2276
dram[4]:       8255      3262      7100      3239      6526      3307      6383      2219      5306      1697      4822      1608      5015      1582      5647      1562
dram[5]:       4053      3473      3879      3453      4342      3252      3374      2400      2521      1708      2364      1698      2126      1646      2069      1618
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1192       675       513       820       569
dram[1]:        649       525       711       907      1189      1120      1117      1187      1126      1250      1287      1389       835       584       674       506
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1097       955       522       752       612       653
dram[3]:        558       701       949       845      1104      1139      1176      1139      1131      1192      1200      1295       579       692       546       729
dram[4]:        786       514      1028       829      1072      1185      1081       951       938      1272       829      1220       759       500       730       613
dram[5]:        684       606       778       813      1149       958      1096      1159      1153      1252      1292      1267       603       631       842       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465964 n_nop=426392 n_act=2986 n_pre=2970 n_ref_event=0 n_req=31520 n_rd=23988 n_rd_L2_A=0 n_write=0 n_wr_bk=9782 bw_util=0.1449
n_activity=140058 dram_eff=0.4822
bk0: 1498a 447496i bk1: 1590a 449627i bk2: 1424a 450621i bk3: 1594a 449197i bk4: 1626a 445847i bk5: 1814a 446332i bk6: 1602a 448129i bk7: 1902a 446441i bk8: 1656a 446263i bk9: 1910a 445294i bk10: 1238a 449078i bk11: 1472a 448807i bk12: 1074a 451938i bk13: 1280a 450608i bk14: 1054a 454414i bk15: 1254a 451933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905616
Row_Buffer_Locality_read = 0.953477
Row_Buffer_Locality_write = 0.753186
Bank_Level_Parallism = 2.496278
Bank_Level_Parallism_Col = 2.379303
Bank_Level_Parallism_Ready = 1.246448
write_to_read_ratio_blp_rw_average = 0.492776
GrpLevelPara = 1.740160 

BW Util details:
bwutil = 0.144947 
total_CMD = 465964 
util_bw = 67540 
Wasted_Col = 40197 
Wasted_Row = 14696 
Idle = 343531 

BW Util Bottlenecks: 
RCDc_limit = 9516 
RCDWRc_limit = 7487 
WTRc_limit = 8014 
RTWc_limit = 31847 
CCDLc_limit = 25667 
rwq = 0 
CCDLc_limit_alone = 17307 
WTRc_limit_alone = 7192 
RTWc_limit_alone = 24309 

Commands details: 
total_CMD = 465964 
n_nop = 426392 
Read = 23988 
Write = 0 
L2_Alloc = 0 
L2_WB = 9782 
n_act = 2986 
n_pre = 2970 
n_ref = 0 
n_req = 31520 
total_req = 33770 

Dual Bus Interface Util: 
issued_total_row = 5956 
issued_total_col = 33770 
Row_Bus_Util =  0.012782 
CoL_Bus_Util = 0.072473 
Either_Row_CoL_Bus_Util = 0.084925 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.003892 
queue_avg = 3.085013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08501
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465964 n_nop=423548 n_act=2701 n_pre=2685 n_ref_event=0 n_req=34506 n_rd=25900 n_rd_L2_A=0 n_write=0 n_wr_bk=11288 bw_util=0.1596
n_activity=136274 dram_eff=0.5458
bk0: 1596a 447143i bk1: 1596a 447684i bk2: 1644a 447519i bk3: 1606a 446804i bk4: 1864a 442954i bk5: 1820a 442550i bk6: 1928a 443632i bk7: 1896a 444035i bk8: 1950a 442912i bk9: 1900a 443430i bk10: 1552a 446790i bk11: 1452a 445986i bk12: 1272a 448150i bk13: 1264a 449254i bk14: 1284a 449827i bk15: 1276a 450697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922130
Row_Buffer_Locality_read = 0.963745
Row_Buffer_Locality_write = 0.796886
Bank_Level_Parallism = 2.848587
Bank_Level_Parallism_Col = 2.732863
Bank_Level_Parallism_Ready = 1.302667
write_to_read_ratio_blp_rw_average = 0.525317
GrpLevelPara = 1.955536 

BW Util details:
bwutil = 0.159617 
total_CMD = 465964 
util_bw = 74376 
Wasted_Col = 36983 
Wasted_Row = 11798 
Idle = 342807 

BW Util Bottlenecks: 
RCDc_limit = 7409 
RCDWRc_limit = 6093 
WTRc_limit = 8867 
RTWc_limit = 36632 
CCDLc_limit = 25595 
rwq = 0 
CCDLc_limit_alone = 16829 
WTRc_limit_alone = 7870 
RTWc_limit_alone = 28863 

Commands details: 
total_CMD = 465964 
n_nop = 423548 
Read = 25900 
Write = 0 
L2_Alloc = 0 
L2_WB = 11288 
n_act = 2701 
n_pre = 2685 
n_ref = 0 
n_req = 34506 
total_req = 37188 

Dual Bus Interface Util: 
issued_total_row = 5386 
issued_total_col = 37188 
Row_Bus_Util =  0.011559 
CoL_Bus_Util = 0.079809 
Either_Row_CoL_Bus_Util = 0.091028 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.003725 
queue_avg = 4.208020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20802
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465964 n_nop=426359 n_act=2992 n_pre=2976 n_ref_event=0 n_req=31522 n_rd=23988 n_rd_L2_A=0 n_write=0 n_wr_bk=9787 bw_util=0.145
n_activity=140192 dram_eff=0.4818
bk0: 1590a 449099i bk1: 1498a 447999i bk2: 1582a 449591i bk3: 1438a 450465i bk4: 1820a 445658i bk5: 1612a 445971i bk6: 1904a 446133i bk7: 1608a 447463i bk8: 1912a 445527i bk9: 1652a 446082i bk10: 1512a 449201i bk11: 1194a 450002i bk12: 1280a 450811i bk13: 1084a 452445i bk14: 1254a 452020i bk15: 1048a 454302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905526
Row_Buffer_Locality_read = 0.953935
Row_Buffer_Locality_write = 0.751394
Bank_Level_Parallism = 2.486238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.257597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.144968 
total_CMD = 465964 
util_bw = 67550 
Wasted_Col = 40130 
Wasted_Row = 14945 
Idle = 343339 

BW Util Bottlenecks: 
RCDc_limit = 9560 
RCDWRc_limit = 7492 
WTRc_limit = 7277 
RTWc_limit = 31195 
CCDLc_limit = 24685 
rwq = 0 
CCDLc_limit_alone = 17059 
WTRc_limit_alone = 6521 
RTWc_limit_alone = 24325 

Commands details: 
total_CMD = 465964 
n_nop = 426359 
Read = 23988 
Write = 0 
L2_Alloc = 0 
L2_WB = 9787 
n_act = 2992 
n_pre = 2976 
n_ref = 0 
n_req = 31522 
total_req = 33775 

Dual Bus Interface Util: 
issued_total_row = 5968 
issued_total_col = 33775 
Row_Bus_Util =  0.012808 
CoL_Bus_Util = 0.072484 
Either_Row_CoL_Bus_Util = 0.084996 
Issued_on_Two_Bus_Simul_Util = 0.000296 
issued_two_Eff = 0.003484 
queue_avg = 3.021714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465964 n_nop=423458 n_act=2723 n_pre=2707 n_ref_event=4567177155082382276 n_req=34536 n_rd=25922 n_rd_L2_A=0 n_write=0 n_wr_bk=11299 bw_util=0.1598
n_activity=136321 dram_eff=0.5461
bk0: 1596a 446537i bk1: 1604a 446379i bk2: 1600a 446373i bk3: 1654a 446946i bk4: 1818a 442191i bk5: 1870a 442715i bk6: 1900a 444501i bk7: 1928a 443815i bk8: 1898a 443420i bk9: 1958a 442530i bk10: 1494a 446981i bk11: 1512a 445404i bk12: 1260a 449178i bk13: 1272a 449008i bk14: 1276a 451077i bk15: 1282a 450401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921589
Row_Buffer_Locality_read = 0.963159
Row_Buffer_Locality_write = 0.796494
Bank_Level_Parallism = 2.862398
Bank_Level_Parallism_Col = 3.034978
Bank_Level_Parallism_Ready = 1.313834
write_to_read_ratio_blp_rw_average = 0.524717
GrpLevelPara = 1.954707 

BW Util details:
bwutil = 0.159759 
total_CMD = 465964 
util_bw = 74442 
Wasted_Col = 36804 
Wasted_Row = 12089 
Idle = 342629 

BW Util Bottlenecks: 
RCDc_limit = 7446 
RCDWRc_limit = 6140 
WTRc_limit = 8483 
RTWc_limit = 36444 
CCDLc_limit = 25421 
rwq = 0 
CCDLc_limit_alone = 16508 
WTRc_limit_alone = 7514 
RTWc_limit_alone = 28500 

Commands details: 
total_CMD = 465964 
n_nop = 423458 
Read = 25922 
Write = 0 
L2_Alloc = 0 
L2_WB = 11299 
n_act = 2723 
n_pre = 2707 
n_ref = 4567177155082382276 
n_req = 34536 
total_req = 37221 

Dual Bus Interface Util: 
issued_total_row = 5430 
issued_total_col = 37221 
Row_Bus_Util =  0.011653 
CoL_Bus_Util = 0.079880 
Either_Row_CoL_Bus_Util = 0.091222 
Issued_on_Two_Bus_Simul_Util = 0.000311 
issued_two_Eff = 0.003411 
queue_avg = 4.011967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01197
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465964 n_nop=426538 n_act=2958 n_pre=2942 n_ref_event=0 n_req=31437 n_rd=23920 n_rd_L2_A=0 n_write=0 n_wr_bk=9766 bw_util=0.1446
n_activity=139785 dram_eff=0.482
bk0: 1492a 447528i bk1: 1576a 448992i bk2: 1438a 450324i bk3: 1596a 449864i bk4: 1600a 446123i bk5: 1826a 445213i bk6: 1596a 448152i bk7: 1906a 445345i bk8: 1658a 446773i bk9: 1910a 445785i bk10: 1200a 450562i bk11: 1472a 449519i bk12: 1076a 453076i bk13: 1280a 451691i bk14: 1038a 454290i bk15: 1256a 451947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906384
Row_Buffer_Locality_read = 0.954055
Row_Buffer_Locality_write = 0.754689
Bank_Level_Parallism = 2.476028
Bank_Level_Parallism_Col = 2.364093
Bank_Level_Parallism_Ready = 1.232781
write_to_read_ratio_blp_rw_average = 0.494728
GrpLevelPara = 1.744478 

BW Util details:
bwutil = 0.144586 
total_CMD = 465964 
util_bw = 67372 
Wasted_Col = 39874 
Wasted_Row = 14841 
Idle = 343877 

BW Util Bottlenecks: 
RCDc_limit = 9567 
RCDWRc_limit = 7397 
WTRc_limit = 7740 
RTWc_limit = 30834 
CCDLc_limit = 24133 
rwq = 0 
CCDLc_limit_alone = 16452 
WTRc_limit_alone = 6994 
RTWc_limit_alone = 23899 

Commands details: 
total_CMD = 465964 
n_nop = 426538 
Read = 23920 
Write = 0 
L2_Alloc = 0 
L2_WB = 9766 
n_act = 2958 
n_pre = 2942 
n_ref = 0 
n_req = 31437 
total_req = 33686 

Dual Bus Interface Util: 
issued_total_row = 5900 
issued_total_col = 33686 
Row_Bus_Util =  0.012662 
CoL_Bus_Util = 0.072293 
Either_Row_CoL_Bus_Util = 0.084612 
Issued_on_Two_Bus_Simul_Util = 0.000343 
issued_two_Eff = 0.004058 
queue_avg = 3.047180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04718
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=465964 n_nop=423690 n_act=2648 n_pre=2632 n_ref_event=0 n_req=34433 n_rd=25834 n_rd_L2_A=0 n_write=0 n_wr_bk=11280 bw_util=0.1593
n_activity=134566 dram_eff=0.5516
bk0: 1592a 445892i bk1: 1564a 447693i bk2: 1658a 446680i bk3: 1606a 446384i bk4: 1862a 441480i bk5: 1830a 442696i bk6: 1928a 443395i bk7: 1896a 444187i bk8: 1956a 442326i bk9: 1898a 442225i bk10: 1512a 445423i bk11: 1454a 446954i bk12: 1266a 449072i bk13: 1264a 448380i bk14: 1272a 448570i bk15: 1276a 450701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923533
Row_Buffer_Locality_read = 0.964504
Row_Buffer_Locality_write = 0.800442
Bank_Level_Parallism = 2.946739
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.302436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.159300 
total_CMD = 465964 
util_bw = 74228 
Wasted_Col = 36945 
Wasted_Row = 10432 
Idle = 344359 

BW Util Bottlenecks: 
RCDc_limit = 7329 
RCDWRc_limit = 5932 
WTRc_limit = 8944 
RTWc_limit = 39452 
CCDLc_limit = 24195 
rwq = 0 
CCDLc_limit_alone = 16417 
WTRc_limit_alone = 8073 
RTWc_limit_alone = 32545 

Commands details: 
total_CMD = 465964 
n_nop = 423690 
Read = 25834 
Write = 0 
L2_Alloc = 0 
L2_WB = 11280 
n_act = 2648 
n_pre = 2632 
n_ref = 0 
n_req = 34433 
total_req = 37114 

Dual Bus Interface Util: 
issued_total_row = 5280 
issued_total_col = 37114 
Row_Bus_Util =  0.011331 
CoL_Bus_Util = 0.079650 
Either_Row_CoL_Bus_Util = 0.090724 
Issued_on_Two_Bus_Simul_Util = 0.000258 
issued_two_Eff = 0.002839 
queue_avg = 4.007157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84056, Miss = 14698, Miss_rate = 0.175, Pending_hits = 6414, Reservation_fails = 5455
L2_cache_bank[1]: Access = 60260, Miss = 16134, Miss_rate = 0.268, Pending_hits = 6636, Reservation_fails = 4377
L2_cache_bank[2]: Access = 67920, Miss = 16654, Miss_rate = 0.245, Pending_hits = 7605, Reservation_fails = 4066
L2_cache_bank[3]: Access = 61284, Miss = 16134, Miss_rate = 0.263, Pending_hits = 6846, Reservation_fails = 5216
L2_cache_bank[4]: Access = 60164, Miss = 16172, Miss_rate = 0.269, Pending_hits = 6614, Reservation_fails = 3144
L2_cache_bank[5]: Access = 83936, Miss = 14654, Miss_rate = 0.175, Pending_hits = 6493, Reservation_fails = 6650
L2_cache_bank[6]: Access = 61212, Miss = 16172, Miss_rate = 0.264, Pending_hits = 6559, Reservation_fails = 3279
L2_cache_bank[7]: Access = 68008, Miss = 16652, Miss_rate = 0.245, Pending_hits = 7651, Reservation_fails = 5783
L2_cache_bank[8]: Access = 83474, Miss = 14604, Miss_rate = 0.175, Pending_hits = 6347, Reservation_fails = 5975
L2_cache_bank[9]: Access = 59960, Miss = 16134, Miss_rate = 0.269, Pending_hits = 6668, Reservation_fails = 3871
L2_cache_bank[10]: Access = 67764, Miss = 16614, Miss_rate = 0.245, Pending_hits = 7626, Reservation_fails = 4942
L2_cache_bank[11]: Access = 60724, Miss = 16114, Miss_rate = 0.265, Pending_hits = 6654, Reservation_fails = 3157
L2_total_cache_accesses = 818762
L2_total_cache_misses = 190736
L2_total_cache_miss_rate = 0.2330
L2_total_cache_pending_hits = 82113
L2_total_cache_reservation_fails = 55915
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12348
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3812
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 840
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9370
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 840
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 112424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 348
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3976
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9370
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=818762
icnt_total_pkts_simt_to_mem=312713
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.784
	minimum = 5
	maximum = 734
Network latency average = 46.5045
	minimum = 5
	maximum = 734
Slowest packet = 895654
Flit latency average = 44.0445
	minimum = 5
	maximum = 734
Slowest flit = 956000
Fragmentation average = 0.0070223
	minimum = 0
	maximum = 203
Injected packet rate average = 0.206038
	minimum = 0.0788486 (at node 9)
	maximum = 0.566953 (at node 22)
Accepted packet rate average = 0.206038
	minimum = 0.0506511 (at node 23)
	maximum = 0.303515 (at node 0)
Injected flit rate average = 0.220137
	minimum = 0.102347 (at node 9)
	maximum = 0.566953 (at node 22)
Accepted flit rate average= 0.220137
	minimum = 0.0694494 (at node 23)
	maximum = 0.303515 (at node 0)
Injected packet length average = 1.06843
Accepted packet length average = 1.06843
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8303 (15 samples)
	minimum = 5 (15 samples)
	maximum = 239 (15 samples)
Network latency average = 17.8989 (15 samples)
	minimum = 5 (15 samples)
	maximum = 235.867 (15 samples)
Flit latency average = 17.2484 (15 samples)
	minimum = 5 (15 samples)
	maximum = 235.333 (15 samples)
Fragmentation average = 0.00118218 (15 samples)
	minimum = 0 (15 samples)
	maximum = 45.6667 (15 samples)
Injected packet rate average = 0.0790282 (15 samples)
	minimum = 0.0303019 (15 samples)
	maximum = 0.196702 (15 samples)
Accepted packet rate average = 0.0790282 (15 samples)
	minimum = 0.0324359 (15 samples)
	maximum = 0.115976 (15 samples)
Injected flit rate average = 0.0843987 (15 samples)
	minimum = 0.0395704 (15 samples)
	maximum = 0.196866 (15 samples)
Accepted flit rate average = 0.0843987 (15 samples)
	minimum = 0.0441134 (15 samples)
	maximum = 0.115976 (15 samples)
Injected packet size average = 1.06796 (15 samples)
Accepted packet size average = 1.06796 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 8 sec (1508 sec)
gpgpu_simulation_rate = 68503 (inst/sec)
gpgpu_simulation_rate = 334 (cycle/sec)
gpgpu_silicon_slowdown = 2994011x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
kernel_stream_id = 62686
gpu_sim_cycle = 30052
gpu_sim_insn = 19880
gpu_ipc =       0.6615
gpu_tot_sim_cycle = 534348
gpu_tot_sim_insn = 103323600
gpu_tot_ipc =     193.3639
gpu_tot_issued_cta = 4366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.4007% 
max_total_param_size = 0
gpu_stall_dramfull = 46658
gpu_stall_icnt2sh    = 109849
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4505
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8217
L2_BW  =       0.1512 GB/Sec
L2_BW_total  =      49.0409 GB/Sec
gpu_total_sim_rate=64739

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1683322
	L1I_total_cache_misses = 20732
	L1I_total_cache_miss_rate = 0.0123
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16629
L1D_cache:
	L1D_cache_core[0]: Access = 18949, Miss = 11165, Miss_rate = 0.589, Pending_hits = 1080, Reservation_fails = 3722
	L1D_cache_core[1]: Access = 18900, Miss = 11261, Miss_rate = 0.596, Pending_hits = 1125, Reservation_fails = 6604
	L1D_cache_core[2]: Access = 19174, Miss = 11155, Miss_rate = 0.582, Pending_hits = 1064, Reservation_fails = 3475
	L1D_cache_core[3]: Access = 18774, Miss = 11246, Miss_rate = 0.599, Pending_hits = 1159, Reservation_fails = 6219
	L1D_cache_core[4]: Access = 18710, Miss = 10983, Miss_rate = 0.587, Pending_hits = 1284, Reservation_fails = 6262
	L1D_cache_core[5]: Access = 18710, Miss = 10865, Miss_rate = 0.581, Pending_hits = 1096, Reservation_fails = 4721
	L1D_cache_core[6]: Access = 18582, Miss = 11077, Miss_rate = 0.596, Pending_hits = 1231, Reservation_fails = 6750
	L1D_cache_core[7]: Access = 18774, Miss = 10911, Miss_rate = 0.581, Pending_hits = 1448, Reservation_fails = 3892
	L1D_cache_core[8]: Access = 18695, Miss = 11091, Miss_rate = 0.593, Pending_hits = 1074, Reservation_fails = 5992
	L1D_cache_core[9]: Access = 18406, Miss = 11031, Miss_rate = 0.599, Pending_hits = 1122, Reservation_fails = 6523
	L1D_cache_core[10]: Access = 18646, Miss = 11202, Miss_rate = 0.601, Pending_hits = 1110, Reservation_fails = 5929
	L1D_cache_core[11]: Access = 19030, Miss = 11450, Miss_rate = 0.602, Pending_hits = 1163, Reservation_fails = 4417
	L1D_cache_core[12]: Access = 18646, Miss = 11193, Miss_rate = 0.600, Pending_hits = 1468, Reservation_fails = 7230
	L1D_cache_core[13]: Access = 18710, Miss = 11062, Miss_rate = 0.591, Pending_hits = 1088, Reservation_fails = 5723
	L1D_cache_core[14]: Access = 18695, Miss = 11242, Miss_rate = 0.601, Pending_hits = 1091, Reservation_fails = 6185
	L1D_total_cache_accesses = 281401
	L1D_total_cache_misses = 166934
	L1D_total_cache_miss_rate = 0.5932
	L1D_total_cache_pending_hits = 17603
	L1D_total_cache_reservation_fails = 83644
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 102501
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3417
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17745
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 288024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4222
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5032
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2966
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12516
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 292246

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14304
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5032
ctas_completed 4366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
17415, 10311, 5487, 5487, 5487, 5487, 5487, 5487, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 
gpgpu_n_tot_thrd_icount = 106512768
gpgpu_n_tot_w_icount = 3328524
gpgpu_n_stall_shd_mem = 178986
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162414
gpgpu_n_mem_write_global = 72025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3350016
gpgpu_n_store_insn = 1152400
gpgpu_n_shmem_insn = 37638896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265536
gpgpu_n_shmem_bkconflict = 35504
gpgpu_n_l1cache_bkconflict = 8602
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8602
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:640472	W0_Idle:3331507	W0_Scoreboard:3552685	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:172821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1677330	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1299312 {8:162414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5185800 {72:72025,}
traffic_breakdown_coretomem[INST_ACC_R] = 50336 {8:6292,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25986240 {40:649656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152400 {8:144050,}
traffic_breakdown_memtocore[INST_ACC_R] = 1006720 {40:25168,}
maxmflatency = 1389 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 235 
averagemflatency = 265 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 56 
mrq_lat_table:33708 	10271 	11171 	13623 	30052 	37762 	38465 	18900 	3378 	708 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	442628 	309362 	39552 	2194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5834 	364 	96 	214961 	9397 	7999 	1751 	312 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96101 	128795 	120589 	144939 	229429 	73883 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	403 	192 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     17075     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12550     16819     15862     15942     20895     18458     21056     19438     21682     21743     23586     22918     25024     25111     28285     27062 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     23564     34766     25064     18395     28242     27396 
dram[3]:     13889     14261     15951     15861     18317     21611     19374     20697     21710     21674     22916     23180     25109     25028     26602     28307 
dram[4]:     16843     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     14882     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     18958     26505     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.518072 12.521213  9.892473 12.714286  8.166023 12.180904  9.459091 12.934011  8.472441 12.456310  8.955556 12.117284  9.613793 11.298014 11.280992 14.867256 
dram[1]: 13.538961 12.950000 13.460123 13.341615 12.231527 12.029703 12.735294 14.044199 11.595555 12.909091 12.023255 12.535484 12.178572 11.985816 14.386555 15.061947 
dram[2]: 12.475904  7.286822 13.030675 10.186813 12.520618  8.646091 12.804020  8.838983 12.346154  8.289576 12.156627  8.497268 11.386666 10.548872 14.376068 11.040650 
dram[3]: 12.587879 12.440476 13.304348 13.775000 11.781553 12.522614 13.677420 12.940298 12.706468 12.238317 13.513514 11.177778 11.722222 12.266187 14.564102 13.886179 
dram[4]:  7.364706 12.454545  9.459184 13.116565  8.506123 12.318182  9.569445 12.954315  8.577689 12.336538  9.104651 11.825301  9.957143 12.287769 11.521367 14.376068 
dram[5]: 13.177216 14.690647 13.457317 13.341615 11.927885 11.411215 14.375690 14.609196 11.779280 12.519608 12.298780 11.646707 13.084616 13.100775 14.504273 16.219048 
average row locality = 198071/16940 = 11.692503
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       481       624       541       712       615       801       612       849       632       864       481       644       411       559       397       559 
dram[1]:       628       624       720       712       810       801       852       849       867       864       676       644       567       559       562       559 
dram[2]:       620       491       712       541       800       615       846       612       864       631       664       465       562       410       562       395 
dram[3]:       620       635       712       720       800       814       846       856       864       869       664       654       562       567       562       559 
dram[4]:       486       628       541       712       609       805       603       849       631       864       472       644       409       562       395       559 
dram[5]:       630       627       719       712       810       804       853       849       867       864       659       644       569       560       558       560 
total dram writes = 63224
bank skew: 869/395 = 2.20
chip skew: 11304/9769 = 1.16
average mf latency per bank:
dram[0]:       8306      3341      6946      3213      6377      3322      6255      2185      5468      1721      5130      1602      5251      1587      5382      1576
dram[1]:       4011      3472      3734      3405      4245      3317      3393      2329      2562      1754      2407      1683      2253      1632      2143      1587
dram[2]:       3426      7485      3111      7163      3405      6144      2300      5925      1699      4868      1583      4804      1633      4797      1571      5290
dram[3]:       3627      4097      3328      3865      3354      4290      2436      3410      1718      2672      1656      2591      1635      2271      1607      2276
dram[4]:       8255      3262      7100      3239      6526      3307      6383      2219      5306      1697      4822      1608      4979      1582      5647      1562
dram[5]:       4053      3473      3879      3453      4342      3252      3383      2400      2521      1708      2357      1698      2115      1646      2069      1618
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1192       675       513       820       569
dram[1]:        649       525       711       907      1189      1120      1117      1187      1126      1250      1287      1389       835       584       674       506
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1097       955       522       752       612       653
dram[3]:        558       701       949       845      1104      1139      1176      1139      1131      1192      1200      1295       579       692       546       729
dram[4]:        786       514      1028       829      1072      1185      1081       951       938      1272       829      1220       759       500       730       613
dram[5]:        684       606       778       813      1149       958      1096      1159      1153      1252      1292      1267       603       631       842       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493732 n_nop=454160 n_act=2986 n_pre=2970 n_ref_event=0 n_req=31520 n_rd=23988 n_rd_L2_A=0 n_write=0 n_wr_bk=9782 bw_util=0.1368
n_activity=140058 dram_eff=0.4822
bk0: 1498a 475264i bk1: 1590a 477395i bk2: 1424a 478389i bk3: 1594a 476965i bk4: 1626a 473615i bk5: 1814a 474100i bk6: 1602a 475897i bk7: 1902a 474209i bk8: 1656a 474031i bk9: 1910a 473062i bk10: 1238a 476846i bk11: 1472a 476575i bk12: 1074a 479706i bk13: 1280a 478376i bk14: 1054a 482182i bk15: 1254a 479701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905616
Row_Buffer_Locality_read = 0.953477
Row_Buffer_Locality_write = 0.753186
Bank_Level_Parallism = 2.496278
Bank_Level_Parallism_Col = 2.379303
Bank_Level_Parallism_Ready = 1.246448
write_to_read_ratio_blp_rw_average = 0.492776
GrpLevelPara = 1.740160 

BW Util details:
bwutil = 0.136795 
total_CMD = 493732 
util_bw = 67540 
Wasted_Col = 40197 
Wasted_Row = 14696 
Idle = 371299 

BW Util Bottlenecks: 
RCDc_limit = 9516 
RCDWRc_limit = 7487 
WTRc_limit = 8014 
RTWc_limit = 31847 
CCDLc_limit = 25667 
rwq = 0 
CCDLc_limit_alone = 17307 
WTRc_limit_alone = 7192 
RTWc_limit_alone = 24309 

Commands details: 
total_CMD = 493732 
n_nop = 454160 
Read = 23988 
Write = 0 
L2_Alloc = 0 
L2_WB = 9782 
n_act = 2986 
n_pre = 2970 
n_ref = 0 
n_req = 31520 
total_req = 33770 

Dual Bus Interface Util: 
issued_total_row = 5956 
issued_total_col = 33770 
Row_Bus_Util =  0.012063 
CoL_Bus_Util = 0.068397 
Either_Row_CoL_Bus_Util = 0.080149 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.003892 
queue_avg = 2.911509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91151
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 534421 -   mf: uid=2959777, sid4294967295:w4294967295, part=1, addr=0xc0043980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534321), 
Ready @ 534427 -   mf: uid=2959780, sid4294967295:w4294967295, part=1, addr=0xc0045180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534327), 
Ready @ 534433 -   mf: uid=2959783, sid4294967295:w4294967295, part=1, addr=0xc0046980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534333), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493732 n_nop=451274 n_act=2705 n_pre=2689 n_ref_event=0 n_req=34537 n_rd=25928 n_rd_L2_A=0 n_write=0 n_wr_bk=11294 bw_util=0.1508
n_activity=136552 dram_eff=0.5452
bk0: 1604a 474876i bk1: 1596a 475451i bk2: 1644a 475286i bk3: 1606a 474571i bk4: 1864a 470721i bk5: 1820a 470317i bk6: 1948a 471346i bk7: 1896a 471802i bk8: 1950a 470680i bk9: 1900a 471198i bk10: 1552a 474531i bk11: 1452a 473756i bk12: 1272a 475896i bk13: 1264a 477021i bk14: 1284a 477594i bk15: 1276a 478466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922084
Row_Buffer_Locality_read = 0.963707
Row_Buffer_Locality_write = 0.796724
Bank_Level_Parallism = 2.846215
Bank_Level_Parallism_Col = 2.731009
Bank_Level_Parallism_Ready = 1.302392
write_to_read_ratio_blp_rw_average = 0.524995
GrpLevelPara = 1.954513 

BW Util details:
bwutil = 0.150778 
total_CMD = 493732 
util_bw = 74444 
Wasted_Col = 37046 
Wasted_Row = 11837 
Idle = 370405 

BW Util Bottlenecks: 
RCDc_limit = 7433 
RCDWRc_limit = 6107 
WTRc_limit = 8867 
RTWc_limit = 36639 
CCDLc_limit = 25620 
rwq = 0 
CCDLc_limit_alone = 16854 
WTRc_limit_alone = 7870 
RTWc_limit_alone = 28870 

Commands details: 
total_CMD = 493732 
n_nop = 451274 
Read = 25928 
Write = 0 
L2_Alloc = 0 
L2_WB = 11294 
n_act = 2705 
n_pre = 2689 
n_ref = 0 
n_req = 34537 
total_req = 37222 

Dual Bus Interface Util: 
issued_total_row = 5394 
issued_total_col = 37222 
Row_Bus_Util =  0.010925 
CoL_Bus_Util = 0.075389 
Either_Row_CoL_Bus_Util = 0.085994 
Issued_on_Two_Bus_Simul_Util = 0.000320 
issued_two_Eff = 0.003721 
queue_avg = 3.971740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97174
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493732 n_nop=454112 n_act=2994 n_pre=2978 n_ref_event=0 n_req=31532 n_rd=23996 n_rd_L2_A=0 n_write=0 n_wr_bk=9790 bw_util=0.1369
n_activity=140298 dram_eff=0.4816
bk0: 1598a 476832i bk1: 1498a 475764i bk2: 1582a 477357i bk3: 1438a 478232i bk4: 1820a 473425i bk5: 1612a 473738i bk6: 1904a 473900i bk7: 1608a 475232i bk8: 1912a 473296i bk9: 1652a 473851i bk10: 1512a 476970i bk11: 1194a 477773i bk12: 1280a 478557i bk13: 1084a 480212i bk14: 1254a 479787i bk15: 1048a 482070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905493
Row_Buffer_Locality_read = 0.953909
Row_Buffer_Locality_write = 0.751327
Bank_Level_Parallism = 2.485587
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.257514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.136860 
total_CMD = 493732 
util_bw = 67572 
Wasted_Col = 40156 
Wasted_Row = 14958 
Idle = 371046 

BW Util Bottlenecks: 
RCDc_limit = 9572 
RCDWRc_limit = 7499 
WTRc_limit = 7277 
RTWc_limit = 31202 
CCDLc_limit = 24692 
rwq = 0 
CCDLc_limit_alone = 17066 
WTRc_limit_alone = 6521 
RTWc_limit_alone = 24332 

Commands details: 
total_CMD = 493732 
n_nop = 454112 
Read = 23996 
Write = 0 
L2_Alloc = 0 
L2_WB = 9790 
n_act = 2994 
n_pre = 2978 
n_ref = 0 
n_req = 31532 
total_req = 33786 

Dual Bus Interface Util: 
issued_total_row = 5972 
issued_total_col = 33786 
Row_Bus_Util =  0.012096 
CoL_Bus_Util = 0.068430 
Either_Row_CoL_Bus_Util = 0.080246 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.003483 
queue_avg = 2.851930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85193
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 534419 -   mf: uid=2959776, sid4294967295:w4294967295, part=3, addr=0xc0042980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534319), 
Ready @ 534424 -   mf: uid=2959778, sid4294967295:w4294967295, part=3, addr=0xc0044180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534324), 
Ready @ 534429 -   mf: uid=2959781, sid4294967295:w4294967295, part=3, addr=0xc0045980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534329), 
Ready @ 534435 -   mf: uid=2959784, sid4294967295:w4294967295, part=3, addr=0xc0047180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534335), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493732 n_nop=451185 n_act=2727 n_pre=2711 n_ref_event=4567177155082382276 n_req=34567 n_rd=25950 n_rd_L2_A=0 n_write=0 n_wr_bk=11304 bw_util=0.1509
n_activity=136615 dram_eff=0.5454
bk0: 1604a 474270i bk1: 1604a 474144i bk2: 1600a 474139i bk3: 1654a 474714i bk4: 1818a 469959i bk5: 1870a 470483i bk6: 1900a 472270i bk7: 1948a 471530i bk8: 1898a 471188i bk9: 1958a 470298i bk10: 1494a 474750i bk11: 1512a 473151i bk12: 1260a 476922i bk13: 1272a 476774i bk14: 1276a 478844i bk15: 1282a 478169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921544
Row_Buffer_Locality_read = 0.963121
Row_Buffer_Locality_write = 0.796333
Bank_Level_Parallism = 2.860094
Bank_Level_Parallism_Col = 3.032877
Bank_Level_Parallism_Ready = 1.313558
write_to_read_ratio_blp_rw_average = 0.524369
GrpLevelPara = 1.953721 

BW Util details:
bwutil = 0.150908 
total_CMD = 493732 
util_bw = 74508 
Wasted_Col = 36865 
Wasted_Row = 12126 
Idle = 370233 

BW Util Bottlenecks: 
RCDc_limit = 7470 
RCDWRc_limit = 6154 
WTRc_limit = 8483 
RTWc_limit = 36451 
CCDLc_limit = 25444 
rwq = 0 
CCDLc_limit_alone = 16531 
WTRc_limit_alone = 7514 
RTWc_limit_alone = 28507 

Commands details: 
total_CMD = 493732 
n_nop = 451185 
Read = 25950 
Write = 0 
L2_Alloc = 0 
L2_WB = 11304 
n_act = 2727 
n_pre = 2711 
n_ref = 4567177155082382276 
n_req = 34567 
total_req = 37254 

Dual Bus Interface Util: 
issued_total_row = 5438 
issued_total_col = 37254 
Row_Bus_Util =  0.011014 
CoL_Bus_Util = 0.075454 
Either_Row_CoL_Bus_Util = 0.086174 
Issued_on_Two_Bus_Simul_Util = 0.000294 
issued_two_Eff = 0.003408 
queue_avg = 3.786692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.78669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493732 n_nop=454291 n_act=2960 n_pre=2944 n_ref_event=0 n_req=31447 n_rd=23928 n_rd_L2_A=0 n_write=0 n_wr_bk=9769 bw_util=0.1365
n_activity=139891 dram_eff=0.4818
bk0: 1500a 475261i bk1: 1576a 476757i bk2: 1438a 478090i bk3: 1596a 477631i bk4: 1600a 473890i bk5: 1826a 472980i bk6: 1596a 475919i bk7: 1906a 473114i bk8: 1658a 474542i bk9: 1910a 473554i bk10: 1200a 478331i bk11: 1472a 477290i bk12: 1076a 480822i bk13: 1280a 479458i bk14: 1038a 482057i bk15: 1256a 479715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906350
Row_Buffer_Locality_read = 0.954029
Row_Buffer_Locality_write = 0.754622
Bank_Level_Parallism = 2.475380
Bank_Level_Parallism_Col = 2.363551
Bank_Level_Parallism_Ready = 1.232706
write_to_read_ratio_blp_rw_average = 0.494638
GrpLevelPara = 1.744183 

BW Util details:
bwutil = 0.136499 
total_CMD = 493732 
util_bw = 67394 
Wasted_Col = 39900 
Wasted_Row = 14854 
Idle = 371584 

BW Util Bottlenecks: 
RCDc_limit = 9579 
RCDWRc_limit = 7404 
WTRc_limit = 7740 
RTWc_limit = 30841 
CCDLc_limit = 24140 
rwq = 0 
CCDLc_limit_alone = 16459 
WTRc_limit_alone = 6994 
RTWc_limit_alone = 23906 

Commands details: 
total_CMD = 493732 
n_nop = 454291 
Read = 23928 
Write = 0 
L2_Alloc = 0 
L2_WB = 9769 
n_act = 2960 
n_pre = 2944 
n_ref = 0 
n_req = 31447 
total_req = 33697 

Dual Bus Interface Util: 
issued_total_row = 5904 
issued_total_col = 33697 
Row_Bus_Util =  0.011958 
CoL_Bus_Util = 0.068250 
Either_Row_CoL_Bus_Util = 0.079883 
Issued_on_Two_Bus_Simul_Util = 0.000324 
issued_two_Eff = 0.004057 
queue_avg = 2.875963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 534417 -   mf: uid=2959775, sid4294967295:w4294967295, part=5, addr=0xc0043180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534317), 
Ready @ 534425 -   mf: uid=2959779, sid4294967295:w4294967295, part=5, addr=0xc0044980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534325), 
Ready @ 534431 -   mf: uid=2959782, sid4294967295:w4294967295, part=5, addr=0xc0046180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534331), 
Ready @ 534437 -   mf: uid=2959785, sid4294967295:w4294967295, part=5, addr=0xc0047980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (534337), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=493732 n_nop=451413 n_act=2652 n_pre=2636 n_ref_event=0 n_req=34468 n_rd=25866 n_rd_L2_A=0 n_write=0 n_wr_bk=11285 bw_util=0.1505
n_activity=134856 dram_eff=0.551
bk0: 1600a 473625i bk1: 1564a 475458i bk2: 1658a 474446i bk3: 1606a 474152i bk4: 1862a 469248i bk5: 1830a 470465i bk6: 1952a 471103i bk7: 1896a 471955i bk8: 1956a 470095i bk9: 1898a 469995i bk10: 1512a 473170i bk11: 1454a 474723i bk12: 1266a 476816i bk13: 1264a 476145i bk14: 1272a 476336i bk15: 1276a 478469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923494
Row_Buffer_Locality_read = 0.964471
Row_Buffer_Locality_write = 0.800279
Bank_Level_Parallism = 2.944132
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.302137
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.150491 
total_CMD = 493732 
util_bw = 74302 
Wasted_Col = 37009 
Wasted_Row = 10469 
Idle = 371952 

BW Util Bottlenecks: 
RCDc_limit = 7353 
RCDWRc_limit = 5946 
WTRc_limit = 8944 
RTWc_limit = 39459 
CCDLc_limit = 24221 
rwq = 0 
CCDLc_limit_alone = 16443 
WTRc_limit_alone = 8073 
RTWc_limit_alone = 32552 

Commands details: 
total_CMD = 493732 
n_nop = 451413 
Read = 25866 
Write = 0 
L2_Alloc = 0 
L2_WB = 11285 
n_act = 2652 
n_pre = 2636 
n_ref = 0 
n_req = 34468 
total_req = 37151 

Dual Bus Interface Util: 
issued_total_row = 5288 
issued_total_col = 37151 
Row_Bus_Util =  0.010710 
CoL_Bus_Util = 0.075245 
Either_Row_CoL_Bus_Util = 0.085712 
Issued_on_Two_Bus_Simul_Util = 0.000243 
issued_two_Eff = 0.002836 
queue_avg = 3.782169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.78217

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84064, Miss = 14698, Miss_rate = 0.175, Pending_hits = 6414, Reservation_fails = 5455
L2_cache_bank[1]: Access = 60260, Miss = 16134, Miss_rate = 0.268, Pending_hits = 6636, Reservation_fails = 4377
L2_cache_bank[2]: Access = 67958, Miss = 16692, Miss_rate = 0.246, Pending_hits = 7605, Reservation_fails = 4066
L2_cache_bank[3]: Access = 61284, Miss = 16134, Miss_rate = 0.263, Pending_hits = 6846, Reservation_fails = 5216
L2_cache_bank[4]: Access = 60172, Miss = 16180, Miss_rate = 0.269, Pending_hits = 6614, Reservation_fails = 3144
L2_cache_bank[5]: Access = 83936, Miss = 14654, Miss_rate = 0.175, Pending_hits = 6493, Reservation_fails = 6650
L2_cache_bank[6]: Access = 61220, Miss = 16180, Miss_rate = 0.264, Pending_hits = 6559, Reservation_fails = 3279
L2_cache_bank[7]: Access = 68038, Miss = 16682, Miss_rate = 0.245, Pending_hits = 7651, Reservation_fails = 5783
L2_cache_bank[8]: Access = 83482, Miss = 14612, Miss_rate = 0.175, Pending_hits = 6347, Reservation_fails = 5975
L2_cache_bank[9]: Access = 59960, Miss = 16134, Miss_rate = 0.269, Pending_hits = 6668, Reservation_fails = 3871
L2_cache_bank[10]: Access = 67806, Miss = 16656, Miss_rate = 0.246, Pending_hits = 7626, Reservation_fails = 4942
L2_cache_bank[11]: Access = 60724, Miss = 16114, Miss_rate = 0.265, Pending_hits = 6654, Reservation_fails = 3157
L2_total_cache_accesses = 818904
L2_total_cache_misses = 190870
L2_total_cache_miss_rate = 0.2331
L2_total_cache_pending_hits = 82113
L2_total_cache_reservation_fails = 55915
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12348
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3820
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 840
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 91
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9370
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 273
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 840
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 112488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 348
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3976
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9370
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=818904
icnt_total_pkts_simt_to_mem=312771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.34595
	minimum = 5
	maximum = 12
Network latency average = 5.12432
	minimum = 5
	maximum = 6
Slowest packet = 1059601
Flit latency average = 5.04
	minimum = 5
	maximum = 6
Slowest flit = 1131621
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000228
	minimum = 0 (at node 1)
	maximum = 0.00143085 (at node 0)
Accepted packet rate average = 0.000228
	minimum = 0 (at node 1)
	maximum = 0.00472514 (at node 0)
Injected flit rate average = 0.000246486
	minimum = 0 (at node 1)
	maximum = 0.00192999 (at node 0)
Accepted flit rate average= 0.000246486
	minimum = 0 (at node 1)
	maximum = 0.00472514 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9875 (16 samples)
	minimum = 5 (16 samples)
	maximum = 224.812 (16 samples)
Network latency average = 17.1005 (16 samples)
	minimum = 5 (16 samples)
	maximum = 221.5 (16 samples)
Flit latency average = 16.4854 (16 samples)
	minimum = 5 (16 samples)
	maximum = 221 (16 samples)
Fragmentation average = 0.00110829 (16 samples)
	minimum = 0 (16 samples)
	maximum = 42.8125 (16 samples)
Injected packet rate average = 0.0741032 (16 samples)
	minimum = 0.0284081 (16 samples)
	maximum = 0.184498 (16 samples)
Accepted packet rate average = 0.0741032 (16 samples)
	minimum = 0.0304086 (16 samples)
	maximum = 0.109022 (16 samples)
Injected flit rate average = 0.0791392 (16 samples)
	minimum = 0.0370973 (16 samples)
	maximum = 0.184682 (16 samples)
Accepted flit rate average = 0.0791392 (16 samples)
	minimum = 0.0413563 (16 samples)
	maximum = 0.109022 (16 samples)
Injected packet size average = 1.06796 (16 samples)
Accepted packet size average = 1.06796 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 36 sec (1596 sec)
gpgpu_simulation_rate = 64739 (inst/sec)
gpgpu_simulation_rate = 334 (cycle/sec)
gpgpu_silicon_slowdown = 2994011x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (26,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
kernel_stream_id = 62686
gpu_sim_cycle = 36194
gpu_sim_insn = 511680
gpu_ipc =      14.1371
gpu_tot_sim_cycle = 570542
gpu_tot_sim_insn = 103835280
gpu_tot_ipc =     181.9941
gpu_tot_issued_cta = 4392
gpu_occupancy = 3.6112% 
gpu_tot_occupancy = 34.3302% 
max_total_param_size = 0
gpu_stall_dramfull = 46658
gpu_stall_icnt2sh    = 109849
partiton_level_parallism =       0.0842
partiton_level_parallism_total  =       0.4273
partiton_level_parallism_util =       1.1145
partiton_level_parallism_util_total  =       1.8074
L2_BW  =       9.3505 GB/Sec
L2_BW_total  =      46.5231 GB/Sec
gpu_total_sim_rate=60474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1699182
	L1I_total_cache_misses = 22702
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16629
L1D_cache:
	L1D_cache_core[0]: Access = 19028, Miss = 11213, Miss_rate = 0.589, Pending_hits = 1080, Reservation_fails = 3722
	L1D_cache_core[1]: Access = 19058, Miss = 11349, Miss_rate = 0.595, Pending_hits = 1141, Reservation_fails = 6604
	L1D_cache_core[2]: Access = 19332, Miss = 11243, Miss_rate = 0.582, Pending_hits = 1080, Reservation_fails = 3475
	L1D_cache_core[3]: Access = 18932, Miss = 11326, Miss_rate = 0.598, Pending_hits = 1175, Reservation_fails = 6219
	L1D_cache_core[4]: Access = 18868, Miss = 11063, Miss_rate = 0.586, Pending_hits = 1300, Reservation_fails = 6262
	L1D_cache_core[5]: Access = 18868, Miss = 10945, Miss_rate = 0.580, Pending_hits = 1112, Reservation_fails = 4721
	L1D_cache_core[6]: Access = 18740, Miss = 11157, Miss_rate = 0.595, Pending_hits = 1247, Reservation_fails = 6750
	L1D_cache_core[7]: Access = 18932, Miss = 10991, Miss_rate = 0.581, Pending_hits = 1464, Reservation_fails = 3892
	L1D_cache_core[8]: Access = 18853, Miss = 11171, Miss_rate = 0.593, Pending_hits = 1090, Reservation_fails = 5992
	L1D_cache_core[9]: Access = 18564, Miss = 11111, Miss_rate = 0.599, Pending_hits = 1138, Reservation_fails = 6523
	L1D_cache_core[10]: Access = 18804, Miss = 11282, Miss_rate = 0.600, Pending_hits = 1126, Reservation_fails = 5929
	L1D_cache_core[11]: Access = 19188, Miss = 11530, Miss_rate = 0.601, Pending_hits = 1179, Reservation_fails = 4417
	L1D_cache_core[12]: Access = 18725, Miss = 11241, Miss_rate = 0.600, Pending_hits = 1468, Reservation_fails = 7230
	L1D_cache_core[13]: Access = 18789, Miss = 11110, Miss_rate = 0.591, Pending_hits = 1088, Reservation_fails = 5723
	L1D_cache_core[14]: Access = 18774, Miss = 11290, Miss_rate = 0.601, Pending_hits = 1091, Reservation_fails = 6185
	L1D_total_cache_accesses = 283455
	L1D_total_cache_misses = 168022
	L1D_total_cache_miss_rate = 0.5928
	L1D_total_cache_pending_hits = 17779
	L1D_total_cache_reservation_fails = 83644
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 102735
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3593
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17979
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 301914
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6192
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5032
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3767
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37552
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13322
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 308106

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14304
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5032
ctas_completed 4392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18621, 10311, 5487, 5487, 5487, 5487, 5487, 5487, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 
gpgpu_n_tot_thrd_icount = 107516160
gpgpu_n_tot_w_icount = 3359880
gpgpu_n_stall_shd_mem = 184810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 163486
gpgpu_n_mem_write_global = 72831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3369984
gpgpu_n_store_insn = 1165296
gpgpu_n_shmem_insn = 37804464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3270528
gpgpu_n_shmem_bkconflict = 41328
gpgpu_n_l1cache_bkconflict = 8602
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8602
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:647142	W0_Idle:3943439	W0_Scoreboard:3987551	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3140577
single_issue_nums: WS0:1695420	WS1:1664460	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1307888 {8:163486,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5243832 {72:72831,}
traffic_breakdown_coretomem[INST_ACC_R] = 59688 {8:7461,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26157760 {40:653944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1165296 {8:145662,}
traffic_breakdown_memtocore[INST_ACC_R] = 1193760 {40:29844,}
maxmflatency = 1389 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 235 
averagemflatency = 264 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 55 
mrq_lat_table:34922 	10620 	11475 	13702 	30670 	38118 	38558 	18909 	3378 	708 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	446873 	311017 	39552 	2194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6946 	409 	108 	216684 	9552 	7999 	1751 	312 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101623 	129173 	120589 	144939 	229429 	73883 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	436 	199 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     17075     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     16819     19534     15942     20895     18458     21056     19438     21682     21743     23586     24592     25024     25111     28285     27062 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27396 
dram[3]:     13889     15299     15951     19203     18317     21611     19374     20697     21710     21674     25215     23180     25109     25028     26602     28307 
dram[4]:     16843     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     16978     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.552000 12.638555  9.892473 12.714286  8.166023 12.180904  9.597285 13.313131  8.472441 12.456310  8.518325 11.022099  9.445946 10.848102 11.280992 14.867256 
dram[1]: 12.601156 13.068323 12.502793 13.341615 11.405405 12.029703 12.103139 14.450549 10.887550 12.909091 11.020409 11.095506 11.156250 11.472973 13.413534 15.061947 
dram[2]: 12.620481  7.289575 13.030675 10.186813 12.520618  8.646091 13.140000  9.004219 12.346154  8.289576 11.070271  8.061539 10.987180 10.485075 14.376068 11.040650 
dram[3]: 12.733334 11.731183 13.304348 12.623595 11.781553 11.625571 14.032085 12.198198 12.706468 11.420168 12.083333 10.223301 11.293333 11.291140 14.564102 12.805756 
dram[4]:  7.396079 12.524096  9.459184 13.116565  8.506123 12.318182  9.709678 13.333333  8.577689 12.336538  8.639344 10.668449  9.830986 11.902778 11.521367 14.376068 
dram[5]: 12.377143 14.402778 13.506024 13.308642 11.794393 11.395349 14.417112 14.988636 11.004066 12.558824 11.262033 10.819673 11.986486 12.614815 13.240602 16.295238 
average row locality = 201093/17586 = 11.434834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       481       624       541       712       615       801       612       849       632       864       501       687       417       571       397       559 
dram[1]:       650       624       736       712       836       801       882       849       879       864       714       687       589       571       570       559 
dram[2]:       620       491       712       541       800       615       846       612       864       631       704       488       571       413       562       395 
dram[3]:       620       659       712       734       800       842       846       882       864       883       704       695       571       588       562       567 
dram[4]:       486       628       541       712       609       805       603       849       631       864       492       687       412       571       395       559 
dram[5]:       646       635       725       720       832       812       869       857       875       872       695       690       584       576       558       568 
total dram writes = 64138
bank skew: 883/395 = 2.24
chip skew: 11529/9844 = 1.17
average mf latency per bank:
dram[0]:       8306      3341      6946      3213      6377      3322      6297      2250      5468      1721      4925      1501      5176      1553      5382      1576
dram[1]:       3909      3472      3677      3405      4136      3317      3384      2394      2567      1754      2315      1577      2209      1598      2154      1587
dram[2]:       3426      7485      3111      7163      3405      6144      2361      5974      1699      4868      1493      4578      1607      4762      1571      5290
dram[3]:       3627      3979      3328      3816      3354      4171      2496      3419      1718      2670      1562      2474      1610      2230      1607      2284
dram[4]:       8255      3262      7100      3239      6526      3307      6426      2284      5306      1697      4626      1507      4942      1557      5647      1562
dram[5]:       3985      3429      3870      3415      4247      3220      3440      2443      2536      1692      2269      1584      2099      1600      2110      1595
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1192       675       513       820       569
dram[1]:        649       525       711       907      1189      1120      1117      1187      1126      1250      1287      1389       835       584       674       506
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1097       955       522       752       612       653
dram[3]:        558       701       949       845      1104      1139      1176      1139      1131      1192      1200      1295       579       692       546       729
dram[4]:        786       514      1028       829      1072      1185      1081       951       938      1272       829      1220       759       500       730       613
dram[5]:        684       606       778       813      1149       958      1096      1159      1153      1252      1292      1267       603       631       842       564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527175 n_nop=487258 n_act=3030 n_pre=3014 n_ref_event=0 n_req=31755 n_rd=24164 n_rd_L2_A=0 n_write=0 n_wr_bk=9863 bw_util=0.1291
n_activity=142590 dram_eff=0.4773
bk0: 1514a 508649i bk1: 1622a 510767i bk2: 1424a 511825i bk3: 1594a 510408i bk4: 1626a 507061i bk5: 1814a 507550i bk6: 1642a 509270i bk7: 1990a 507525i bk8: 1656a 507500i bk9: 1910a 506542i bk10: 1238a 509918i bk11: 1472a 509213i bk12: 1074a 513052i bk13: 1280a 511620i bk14: 1054a 515573i bk15: 1254a 513116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904928
Row_Buffer_Locality_read = 0.953650
Row_Buffer_Locality_write = 0.749835
Bank_Level_Parallism = 2.480467
Bank_Level_Parallism_Col = 2.368744
Bank_Level_Parallism_Ready = 1.244632
write_to_read_ratio_blp_rw_average = 0.493824
GrpLevelPara = 1.733572 

BW Util details:
bwutil = 0.129092 
total_CMD = 527175 
util_bw = 68054 
Wasted_Col = 40761 
Wasted_Row = 15231 
Idle = 403129 

BW Util Bottlenecks: 
RCDc_limit = 9564 
RCDWRc_limit = 7728 
WTRc_limit = 8015 
RTWc_limit = 32150 
CCDLc_limit = 25901 
rwq = 0 
CCDLc_limit_alone = 17461 
WTRc_limit_alone = 7193 
RTWc_limit_alone = 24532 

Commands details: 
total_CMD = 527175 
n_nop = 487258 
Read = 24164 
Write = 0 
L2_Alloc = 0 
L2_WB = 9863 
n_act = 3030 
n_pre = 3014 
n_ref = 0 
n_req = 31755 
total_req = 34027 

Dual Bus Interface Util: 
issued_total_row = 6044 
issued_total_col = 34027 
Row_Bus_Util =  0.011465 
CoL_Bus_Util = 0.064546 
Either_Row_CoL_Bus_Util = 0.075719 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.003858 
queue_avg = 2.728650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72865
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 570608 -   mf: uid=2989161, sid4294967295:w4294967295, part=1, addr=0xc004f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (570508), 
Ready @ 570622 -   mf: uid=2989164, sid4294967295:w4294967295, part=1, addr=0xc007f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (570522), 
Ready @ 570629 -   mf: uid=2989165, sid4294967295:w4294967295, part=1, addr=0xc0097980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (570529), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527175 n_nop=483492 n_act=2892 n_pre=2876 n_ref_event=0 n_req=35332 n_rd=26558 n_rd_L2_A=0 n_write=0 n_wr_bk=11523 bw_util=0.1445
n_activity=143139 dram_eff=0.5321
bk0: 1684a 507400i bk1: 1628a 508820i bk2: 1676a 508048i bk3: 1606a 508000i bk4: 1896a 503337i bk5: 1820a 503754i bk6: 2030a 504005i bk7: 1984a 505105i bk8: 2042a 503140i bk9: 1900a 504658i bk10: 1616a 507018i bk11: 1452a 506348i bk12: 1336a 508394i bk13: 1264a 510220i bk14: 1348a 510437i bk15: 1276a 511868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918544
Row_Buffer_Locality_read = 0.961443
Row_Buffer_Locality_write = 0.788694
Bank_Level_Parallism = 2.799997
Bank_Level_Parallism_Col = 2.687435
Bank_Level_Parallism_Ready = 1.297812
write_to_read_ratio_blp_rw_average = 0.522074
GrpLevelPara = 1.924559 

BW Util details:
bwutil = 0.144472 
total_CMD = 527175 
util_bw = 76162 
Wasted_Col = 39352 
Wasted_Row = 12992 
Idle = 398669 

BW Util Bottlenecks: 
RCDc_limit = 8286 
RCDWRc_limit = 6661 
WTRc_limit = 9292 
RTWc_limit = 37678 
CCDLc_limit = 26591 
rwq = 0 
CCDLc_limit_alone = 17507 
WTRc_limit_alone = 8248 
RTWc_limit_alone = 29638 

Commands details: 
total_CMD = 527175 
n_nop = 483492 
Read = 26558 
Write = 0 
L2_Alloc = 0 
L2_WB = 11523 
n_act = 2892 
n_pre = 2876 
n_ref = 0 
n_req = 35332 
total_req = 38081 

Dual Bus Interface Util: 
issued_total_row = 5768 
issued_total_col = 38081 
Row_Bus_Util =  0.010941 
CoL_Bus_Util = 0.072236 
Either_Row_CoL_Bus_Util = 0.082862 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.003800 
queue_avg = 3.746300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527175 n_nop=487238 n_act=3035 n_pre=3019 n_ref_event=0 n_req=31747 n_rd=24156 n_rd_L2_A=0 n_write=0 n_wr_bk=9865 bw_util=0.1291
n_activity=142593 dram_eff=0.4772
bk0: 1622a 510242i bk1: 1506a 509172i bk2: 1582a 510798i bk3: 1438a 511677i bk4: 1820a 506871i bk5: 1612a 507185i bk6: 1984a 507225i bk7: 1656a 508593i bk8: 1912a 506768i bk9: 1652a 507331i bk10: 1512a 509683i bk11: 1194a 510775i bk12: 1280a 511826i bk13: 1084a 513579i bk14: 1254a 513191i bk15: 1048a 515495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904841
Row_Buffer_Locality_read = 0.954090
Row_Buffer_Locality_write = 0.748123
Bank_Level_Parallism = 2.471159
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.255781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.129069 
total_CMD = 527175 
util_bw = 68042 
Wasted_Col = 40672 
Wasted_Row = 15458 
Idle = 403003 

BW Util Bottlenecks: 
RCDc_limit = 9608 
RCDWRc_limit = 7717 
WTRc_limit = 7277 
RTWc_limit = 31478 
CCDLc_limit = 24906 
rwq = 0 
CCDLc_limit_alone = 17206 
WTRc_limit_alone = 6521 
RTWc_limit_alone = 24534 

Commands details: 
total_CMD = 527175 
n_nop = 487238 
Read = 24156 
Write = 0 
L2_Alloc = 0 
L2_WB = 9865 
n_act = 3035 
n_pre = 3019 
n_ref = 0 
n_req = 31747 
total_req = 34021 

Dual Bus Interface Util: 
issued_total_row = 6054 
issued_total_col = 34021 
Row_Bus_Util =  0.011484 
CoL_Bus_Util = 0.064535 
Either_Row_CoL_Bus_Util = 0.075757 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.003455 
queue_avg = 2.672784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67278
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 570577 -   mf: uid=2989159, sid4294967295:w4294967295, part=3, addr=0xc006f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (570477), 
Ready @ 570595 -   mf: uid=2989160, sid4294967295:w4294967295, part=3, addr=0xc0087980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (570495), 
Ready @ 570612 -   mf: uid=2989162, sid4294967295:w4294967295, part=3, addr=0xc0027980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (570512), 
Ready @ 570619 -   mf: uid=2989163, sid4294967295:w4294967295, part=3, addr=0xc00cf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (570519), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527175 n_nop=483422 n_act=2916 n_pre=2900 n_ref_event=4567177155082382276 n_req=35347 n_rd=26568 n_rd_L2_A=0 n_write=0 n_wr_bk=11529 bw_util=0.1445
n_activity=143108 dram_eff=0.5324
bk0: 1628a 507663i bk1: 1680a 506694i bk2: 1600a 507564i bk3: 1686a 507480i bk4: 1818a 503378i bk5: 1906a 503121i bk6: 1980a 505580i bk7: 2038a 504152i bk8: 1898a 504662i bk9: 2046a 502687i bk10: 1494a 507494i bk11: 1576a 505525i bk12: 1260a 510169i bk13: 1336a 509265i bk14: 1276a 512230i bk15: 1346a 510965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917928
Row_Buffer_Locality_read = 0.960968
Row_Buffer_Locality_write = 0.787675
Bank_Level_Parallism = 2.814048
Bank_Level_Parallism_Col = 2.980820
Bank_Level_Parallism_Ready = 1.308763
write_to_read_ratio_blp_rw_average = 0.521886
GrpLevelPara = 1.925072 

BW Util details:
bwutil = 0.144533 
total_CMD = 527175 
util_bw = 76194 
Wasted_Col = 39112 
Wasted_Row = 13332 
Idle = 398537 

BW Util Bottlenecks: 
RCDc_limit = 8263 
RCDWRc_limit = 6725 
WTRc_limit = 8877 
RTWc_limit = 37490 
CCDLc_limit = 26395 
rwq = 0 
CCDLc_limit_alone = 17172 
WTRc_limit_alone = 7870 
RTWc_limit_alone = 29274 

Commands details: 
total_CMD = 527175 
n_nop = 483422 
Read = 26568 
Write = 0 
L2_Alloc = 0 
L2_WB = 11529 
n_act = 2916 
n_pre = 2900 
n_ref = 4567177155082382276 
n_req = 35347 
total_req = 38097 

Dual Bus Interface Util: 
issued_total_row = 5816 
issued_total_col = 38097 
Row_Bus_Util =  0.011032 
CoL_Bus_Util = 0.072266 
Either_Row_CoL_Bus_Util = 0.082995 
Issued_on_Two_Bus_Simul_Util = 0.000304 
issued_two_Eff = 0.003657 
queue_avg = 3.573094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527175 n_nop=487415 n_act=3002 n_pre=2986 n_ref_event=0 n_req=31662 n_rd=24088 n_rd_L2_A=0 n_write=0 n_wr_bk=9844 bw_util=0.1287
n_activity=142200 dram_eff=0.4772
bk0: 1508a 508686i bk1: 1600a 510144i bk2: 1438a 511530i bk3: 1596a 511076i bk4: 1600a 507338i bk5: 1826a 506429i bk6: 1636a 509291i bk7: 1994a 506421i bk8: 1658a 508010i bk9: 1910a 507034i bk10: 1200a 511405i bk11: 1472a 509934i bk12: 1076a 514182i bk13: 1280a 512741i bk14: 1038a 515452i bk15: 1256a 513134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905660
Row_Buffer_Locality_read = 0.954210
Row_Buffer_Locality_write = 0.751254
Bank_Level_Parallism = 2.461017
Bank_Level_Parallism_Col = 2.353864
Bank_Level_Parallism_Ready = 1.231138
write_to_read_ratio_blp_rw_average = 0.495537
GrpLevelPara = 1.738115 

BW Util details:
bwutil = 0.128731 
total_CMD = 527175 
util_bw = 67864 
Wasted_Col = 40416 
Wasted_Row = 15360 
Idle = 403535 

BW Util Bottlenecks: 
RCDc_limit = 9615 
RCDWRc_limit = 7633 
WTRc_limit = 7749 
RTWc_limit = 31105 
CCDLc_limit = 24346 
rwq = 0 
CCDLc_limit_alone = 16596 
WTRc_limit_alone = 7002 
RTWc_limit_alone = 24102 

Commands details: 
total_CMD = 527175 
n_nop = 487415 
Read = 24088 
Write = 0 
L2_Alloc = 0 
L2_WB = 9844 
n_act = 3002 
n_pre = 2986 
n_ref = 0 
n_req = 31662 
total_req = 33932 

Dual Bus Interface Util: 
issued_total_row = 5988 
issued_total_col = 33932 
Row_Bus_Util =  0.011359 
CoL_Bus_Util = 0.064366 
Either_Row_CoL_Bus_Util = 0.075421 
Issued_on_Two_Bus_Simul_Util = 0.000304 
issued_two_Eff = 0.004024 
queue_avg = 2.695228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69523
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 570631 -   mf: uid=2989166, sid4294967295:w4294967295, part=5, addr=0xc002f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (570531), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527175 n_nop=483728 n_act=2795 n_pre=2779 n_ref_event=0 n_req=35250 n_rd=26484 n_rd_L2_A=0 n_write=0 n_wr_bk=11514 bw_util=0.1442
n_activity=141032 dram_eff=0.5389
bk0: 1676a 506425i bk1: 1588a 508639i bk2: 1690a 507739i bk3: 1606a 507361i bk4: 1894a 502347i bk5: 1830a 503791i bk6: 2038a 504203i bk7: 1984a 505137i bk8: 2044a 502810i bk9: 1898a 503382i bk10: 1576a 505685i bk11: 1454a 507316i bk12: 1330a 509533i bk13: 1264a 509347i bk14: 1336a 509140i bk15: 1276a 511683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921135
Row_Buffer_Locality_read = 0.962279
Row_Buffer_Locality_write = 0.796829
Bank_Level_Parallism = 2.894356
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.297576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.144157 
total_CMD = 527175 
util_bw = 75996 
Wasted_Col = 39052 
Wasted_Row = 11452 
Idle = 400675 

BW Util Bottlenecks: 
RCDc_limit = 8163 
RCDWRc_limit = 6257 
WTRc_limit = 9174 
RTWc_limit = 40475 
CCDLc_limit = 24980 
rwq = 0 
CCDLc_limit_alone = 17095 
WTRc_limit_alone = 8303 
RTWc_limit_alone = 33461 

Commands details: 
total_CMD = 527175 
n_nop = 483728 
Read = 26484 
Write = 0 
L2_Alloc = 0 
L2_WB = 11514 
n_act = 2795 
n_pre = 2779 
n_ref = 0 
n_req = 35250 
total_req = 37998 

Dual Bus Interface Util: 
issued_total_row = 5574 
issued_total_col = 37998 
Row_Bus_Util =  0.010573 
CoL_Bus_Util = 0.072079 
Either_Row_CoL_Bus_Util = 0.082415 
Issued_on_Two_Bus_Simul_Util = 0.000237 
issued_two_Eff = 0.002877 
queue_avg = 3.557164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84604, Miss = 14764, Miss_rate = 0.175, Pending_hits = 6502, Reservation_fails = 5816
L2_cache_bank[1]: Access = 60996, Miss = 16274, Miss_rate = 0.267, Pending_hits = 6816, Reservation_fails = 5126
L2_cache_bank[2]: Access = 69632, Miss = 17308, Miss_rate = 0.249, Pending_hits = 7727, Reservation_fails = 4802
L2_cache_bank[3]: Access = 62020, Miss = 16274, Miss_rate = 0.262, Pending_hits = 7030, Reservation_fails = 6092
L2_cache_bank[4]: Access = 60772, Miss = 16304, Miss_rate = 0.268, Pending_hits = 6766, Reservation_fails = 3769
L2_cache_bank[5]: Access = 84432, Miss = 14720, Miss_rate = 0.174, Pending_hits = 6565, Reservation_fails = 6888
L2_cache_bank[6]: Access = 61820, Miss = 16304, Miss_rate = 0.264, Pending_hits = 6711, Reservation_fails = 3926
L2_cache_bank[7]: Access = 69728, Miss = 17304, Miss_rate = 0.248, Pending_hits = 7781, Reservation_fails = 6422
L2_cache_bank[8]: Access = 83962, Miss = 14670, Miss_rate = 0.175, Pending_hits = 6411, Reservation_fails = 6191
L2_cache_bank[9]: Access = 60576, Miss = 16266, Miss_rate = 0.269, Pending_hits = 6828, Reservation_fails = 4538
L2_cache_bank[10]: Access = 69598, Miss = 17266, Miss_rate = 0.248, Pending_hits = 7752, Reservation_fails = 5611
L2_cache_bank[11]: Access = 61340, Miss = 16246, Miss_rate = 0.265, Pending_hits = 6814, Reservation_fails = 3738
L2_total_cache_accesses = 829480
L2_total_cache_misses = 193700
L2_total_cache_miss_rate = 0.2335
L2_total_cache_pending_hits = 83703
L2_total_cache_reservation_fails = 62919
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6701
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13150
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1628
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 157
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16373
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 471
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1628
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 116776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26644
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9700
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 349
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3976
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16373
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=829480
icnt_total_pkts_simt_to_mem=316624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.60574
	minimum = 5
	maximum = 52
Network latency average = 5.58783
	minimum = 5
	maximum = 51
Slowest packet = 1072613
Flit latency average = 5.92189
	minimum = 5
	maximum = 50
Slowest flit = 1145317
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0139403
	minimum = 0.00431011 (at node 0)
	maximum = 0.049511 (at node 25)
Accepted packet rate average = 0.0139403
	minimum = 0.00359176 (at node 23)
	maximum = 0.0208874 (at node 1)
Injected flit rate average = 0.0147651
	minimum = 0.0051666 (at node 0)
	maximum = 0.049511 (at node 25)
Accepted flit rate average= 0.0147651
	minimum = 0.00414433 (at node 23)
	maximum = 0.0208874 (at node 1)
Injected packet length average = 1.05916
Accepted packet length average = 1.05916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2592 (17 samples)
	minimum = 5 (17 samples)
	maximum = 214.647 (17 samples)
Network latency average = 16.4233 (17 samples)
	minimum = 5 (17 samples)
	maximum = 211.471 (17 samples)
Flit latency average = 15.864 (17 samples)
	minimum = 5 (17 samples)
	maximum = 210.941 (17 samples)
Fragmentation average = 0.0010431 (17 samples)
	minimum = 0 (17 samples)
	maximum = 40.2941 (17 samples)
Injected packet rate average = 0.0705642 (17 samples)
	minimum = 0.0269905 (17 samples)
	maximum = 0.176557 (17 samples)
Accepted packet rate average = 0.0705642 (17 samples)
	minimum = 0.0288312 (17 samples)
	maximum = 0.103838 (17 samples)
Injected flit rate average = 0.0753525 (17 samples)
	minimum = 0.035219 (17 samples)
	maximum = 0.176731 (17 samples)
Accepted flit rate average = 0.0753525 (17 samples)
	minimum = 0.0391674 (17 samples)
	maximum = 0.103838 (17 samples)
Injected packet size average = 1.06786 (17 samples)
Accepted packet size average = 1.06786 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 37 sec (1717 sec)
gpgpu_simulation_rate = 60474 (inst/sec)
gpgpu_simulation_rate = 332 (cycle/sec)
gpgpu_silicon_slowdown = 3012048x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (26,26,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
kernel_stream_id = 62665
gpu_sim_cycle = 28479
gpu_sim_insn = 16094208
gpu_ipc =     565.1255
gpu_tot_sim_cycle = 599021
gpu_tot_sim_insn = 119929488
gpu_tot_ipc =     200.2092
gpu_tot_issued_cta = 5068
gpu_occupancy = 78.5491% 
gpu_tot_occupancy = 37.2356% 
max_total_param_size = 0
gpu_stall_dramfull = 62094
gpu_stall_icnt2sh    = 132349
partiton_level_parallism =       1.2913
partiton_level_parallism_total  =       0.4684
partiton_level_parallism_util =       1.8823
partiton_level_parallism_util_total  =       1.8169
L2_BW  =     140.9802 GB/Sec
L2_BW_total  =      51.0138 GB/Sec
gpu_total_sim_rate=60631

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1953358
	L1I_total_cache_misses = 24785
	L1I_total_cache_miss_rate = 0.0127
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19387
L1D_cache:
	L1D_cache_core[0]: Access = 21972, Miss = 13036, Miss_rate = 0.593, Pending_hits = 1362, Reservation_fails = 4512
	L1D_cache_core[1]: Access = 21874, Miss = 13103, Miss_rate = 0.599, Pending_hits = 1268, Reservation_fails = 7731
	L1D_cache_core[2]: Access = 22340, Miss = 13104, Miss_rate = 0.587, Pending_hits = 1248, Reservation_fails = 4896
	L1D_cache_core[3]: Access = 21876, Miss = 13132, Miss_rate = 0.600, Pending_hits = 1396, Reservation_fails = 7366
	L1D_cache_core[4]: Access = 21812, Miss = 12925, Miss_rate = 0.593, Pending_hits = 1469, Reservation_fails = 8037
	L1D_cache_core[5]: Access = 21684, Miss = 12765, Miss_rate = 0.589, Pending_hits = 1320, Reservation_fails = 6840
	L1D_cache_core[6]: Access = 21556, Miss = 12986, Miss_rate = 0.602, Pending_hits = 1424, Reservation_fails = 8168
	L1D_cache_core[7]: Access = 21876, Miss = 12783, Miss_rate = 0.584, Pending_hits = 1647, Reservation_fails = 5254
	L1D_cache_core[8]: Access = 21797, Miss = 12971, Miss_rate = 0.595, Pending_hits = 1252, Reservation_fails = 6560
	L1D_cache_core[9]: Access = 21508, Miss = 12763, Miss_rate = 0.593, Pending_hits = 1435, Reservation_fails = 6937
	L1D_cache_core[10]: Access = 21620, Miss = 13028, Miss_rate = 0.603, Pending_hits = 1302, Reservation_fails = 7473
	L1D_cache_core[11]: Access = 22132, Miss = 13287, Miss_rate = 0.600, Pending_hits = 1344, Reservation_fails = 5852
	L1D_cache_core[12]: Access = 21413, Miss = 12882, Miss_rate = 0.602, Pending_hits = 1696, Reservation_fails = 8627
	L1D_cache_core[13]: Access = 21605, Miss = 12936, Miss_rate = 0.599, Pending_hits = 1232, Reservation_fails = 8166
	L1D_cache_core[14]: Access = 21654, Miss = 13108, Miss_rate = 0.605, Pending_hits = 1219, Reservation_fails = 7514
	L1D_total_cache_accesses = 326719
	L1D_total_cache_misses = 194809
	L1D_total_cache_miss_rate = 0.5963
	L1D_total_cache_pending_hits = 20614
	L1D_total_cache_reservation_fails = 103933
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 118959
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2835
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 252093
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2083
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2758
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2008
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32448
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10816
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 254176

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15998
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4223
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2758
ctas_completed 5068, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19551, 11241, 6417, 6417, 6417, 6417, 6417, 6417, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 123610368
gpgpu_n_tot_w_icount = 3862824
gpgpu_n_stall_shd_mem = 209328
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189370
gpgpu_n_mem_write_global = 83647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889152
gpgpu_n_store_insn = 1338352
gpgpu_n_shmem_insn = 43688368
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789696
gpgpu_n_shmem_bkconflict = 41328
gpgpu_n_l1cache_bkconflict = 11488
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11488
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:749752	W0_Idle:3955018	W0_Scoreboard:4209982	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1946892	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1514960 {8:189370,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6022584 {72:83647,}
traffic_breakdown_coretomem[INST_ACC_R] = 60288 {8:7536,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30299200 {40:757480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338352 {8:167294,}
traffic_breakdown_memtocore[INST_ACC_R] = 1205760 {40:30144,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 235 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 56 
mrq_lat_table:39439 	12030 	12984 	15786 	34855 	43992 	44822 	21875 	4191 	892 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	509048 	360726 	51789 	3241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6988 	430 	108 	248519 	11578 	9971 	2546 	396 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	112198 	147314 	137461 	166854 	273875 	87102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	459 	227 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     17075     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     16819     19534     15942     20895     18458     21056     19438     21682     21743     23586     24592     25024     25111     28285     27062 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27396 
dram[3]:     13889     15299     15951     19203     18317     21611     19374     20697     21710     21674     25215     23180     25109     25028     26602     28307 
dram[4]:     16843     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     16978     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.847909 13.026738 10.029851 12.927083  8.211470 12.219298  9.497942 13.012987  8.690647 12.628572  8.546729 11.336493  9.886076 11.613636 11.325926 15.627907 
dram[1]: 13.139785 13.954545 13.167540 13.368984 11.820833 12.139131 12.232932 13.583711 11.028269 12.639344 10.947137 11.188680 11.811765 12.095238 13.698630 14.919708 
dram[2]: 12.873015  7.617647 13.208556 10.201005 12.450892  8.615094 12.820513  8.919230 12.384000  8.580071 11.317972  8.013637 11.735632 10.760274 14.933333 11.124087 
dram[3]: 13.331522 12.280000 13.628415 13.036082 11.910256 12.016877 13.265487 12.220000 12.528456 11.664179 11.834951 10.033195 11.790698 11.976191 14.496454 12.807693 
dram[4]:  7.694030 12.935829  9.712918 13.584700  8.464419 12.285088  9.479339 12.927038  8.725632 12.425703  8.750000 10.823529 10.155844 12.762500 11.705426 14.744526 
dram[5]: 12.687500 14.834355 13.596774 13.368984 11.654321 11.539095 14.157408 14.227489 11.149467 12.528456 10.808888 11.018604 12.670886 13.368421 13.165563 16.222221 
average row locality = 230899/19876 = 11.616975
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       545       752       605       840       685       944       690      1002       728      1056       572       825       466       672       452       672 
dram[1]:       722       752       822       840       932       944       999      1002      1031      1056       828       825       648       672       633       672 
dram[2]:       748       555       840       605       940       688      1002       687      1056       727       846       555       672       465       672       453 
dram[3]:       748       731       840       822       940       939      1002      1000      1056      1031       846       805       672       648       672       633 
dram[4]:       550       756       605       840       679       948       681      1002       727      1056       563       825       464       672       450       672 
dram[5]:       726       755       819       840       934       947       997      1002      1030      1056       818       820       648       672       630       672 
total dram writes = 74636
bank skew: 1056/450 = 2.35
chip skew: 13385/11490 = 1.16
average mf latency per bank:
dram[0]:       7482      2986      6340      2919      5841      2997      6123      2978      4943      1737      4523      1767      4802      1582      4896      1628
dram[1]:       4460      3121      4093      3114      4266      3000      4274      3128      2859      1766      2928      1803      2813      1626      2858      1614
dram[2]:       3054      6761      2826      6544      3073      5608      2929      5990      1727      4425      1738      4257      1628      4404      1587      4795
dram[3]:       3273      4581      3029      4295      3025      4416      3096      4765      1746      3130      1792      3262      1640      2985      1617      3057
dram[4]:       7450      2923      6482      2944      5974      2983      6223      2994      4803      1726      4272      1757      4583      1598      5137      1594
dram[5]:       4332      3136      4074      3149      4293      2973      4290      3219      2859      1746      2787      1792      2705      1648      2679      1631
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1205       675       513       820       590
dram[1]:        839       525       771       907      1189      1120      1117      1187      1126      1250      1287      1396       835       584       759       506
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1189       955       522       752       612       653
dram[3]:        558       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295       579       760       546       794
dram[4]:        786       514      1028       829      1072      1185      1081       951       938      1272       829      1220       759       500       730       613
dram[5]:        903       612       789       813      1149       958      1096      1159      1153      1323      1292      1393       718       631       842       660
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=553489 n_nop=507969 n_act=3381 n_pre=3365 n_ref_event=0 n_req=36271 n_rd=27446 n_rd_L2_A=0 n_write=0 n_wr_bk=11506 bw_util=0.1408
n_activity=160873 dram_eff=0.4843
bk0: 1642a 532719i bk1: 1864a 534038i bk2: 1552a 535877i bk3: 1844a 533875i bk4: 1750a 531691i bk5: 2070a 530822i bk6: 1770a 533658i bk7: 2244a 530363i bk8: 1848a 531479i bk9: 2294a 528221i bk10: 1388a 534130i bk11: 1768a 531904i bk12: 1200a 537476i bk13: 1532a 534868i bk14: 1176a 539937i bk15: 1504a 536392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907088
Row_Buffer_Locality_read = 0.955003
Row_Buffer_Locality_write = 0.758074
Bank_Level_Parallism = 2.527971
Bank_Level_Parallism_Col = 2.417994
Bank_Level_Parallism_Ready = 1.250840
write_to_read_ratio_blp_rw_average = 0.503257
GrpLevelPara = 1.746988 

BW Util details:
bwutil = 0.140751 
total_CMD = 553489 
util_bw = 77904 
Wasted_Col = 46050 
Wasted_Row = 16672 
Idle = 412863 

BW Util Bottlenecks: 
RCDc_limit = 10498 
RCDWRc_limit = 8585 
WTRc_limit = 9220 
RTWc_limit = 37782 
CCDLc_limit = 30041 
rwq = 0 
CCDLc_limit_alone = 19924 
WTRc_limit_alone = 8248 
RTWc_limit_alone = 28637 

Commands details: 
total_CMD = 553489 
n_nop = 507969 
Read = 27446 
Write = 0 
L2_Alloc = 0 
L2_WB = 11506 
n_act = 3381 
n_pre = 3365 
n_ref = 0 
n_req = 36271 
total_req = 38952 

Dual Bus Interface Util: 
issued_total_row = 6746 
issued_total_col = 38952 
Row_Bus_Util =  0.012188 
CoL_Bus_Util = 0.070375 
Either_Row_CoL_Bus_Util = 0.082242 
Issued_on_Two_Bus_Simul_Util = 0.000322 
issued_two_Eff = 0.003910 
queue_avg = 3.040799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0408
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=553489 n_nop=503164 n_act=3281 n_pre=3265 n_ref_event=0 n_req=40738 n_rd=30584 n_rd_L2_A=0 n_write=0 n_wr_bk=13378 bw_util=0.1589
n_activity=162809 dram_eff=0.54
bk0: 1892a 530936i bk1: 1884a 531600i bk2: 1890a 531750i bk3: 1862a 531208i bk4: 2132a 526533i bk5: 2076a 526197i bk6: 2292a 527023i bk7: 2240a 527653i bk8: 2344a 525721i bk9: 2284a 525898i bk10: 1862a 529489i bk11: 1748a 528369i bk12: 1512a 532432i bk13: 1520a 533585i bk14: 1514a 534614i bk15: 1532a 534897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919805
Row_Buffer_Locality_read = 0.962039
Row_Buffer_Locality_write = 0.792594
Bank_Level_Parallism = 2.849924
Bank_Level_Parallism_Col = 2.735273
Bank_Level_Parallism_Ready = 1.311113
write_to_read_ratio_blp_rw_average = 0.527451
GrpLevelPara = 1.941199 

BW Util details:
bwutil = 0.158854 
total_CMD = 553489 
util_bw = 87924 
Wasted_Col = 44711 
Wasted_Row = 14367 
Idle = 406487 

BW Util Bottlenecks: 
RCDc_limit = 9273 
RCDWRc_limit = 7456 
WTRc_limit = 10624 
RTWc_limit = 43878 
CCDLc_limit = 30662 
rwq = 0 
CCDLc_limit_alone = 20114 
WTRc_limit_alone = 9412 
RTWc_limit_alone = 34542 

Commands details: 
total_CMD = 553489 
n_nop = 503164 
Read = 30584 
Write = 0 
L2_Alloc = 0 
L2_WB = 13378 
n_act = 3281 
n_pre = 3265 
n_ref = 0 
n_req = 40738 
total_req = 43962 

Dual Bus Interface Util: 
issued_total_row = 6546 
issued_total_col = 43962 
Row_Bus_Util =  0.011827 
CoL_Bus_Util = 0.079427 
Either_Row_CoL_Bus_Util = 0.090923 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.003636 
queue_avg = 4.135217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.13522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=553489 n_nop=507897 n_act=3404 n_pre=3388 n_ref_event=0 n_req=36275 n_rd=27448 n_rd_L2_A=0 n_write=0 n_wr_bk=11511 bw_util=0.1408
n_activity=161286 dram_eff=0.4831
bk0: 1864a 533362i bk1: 1642a 533453i bk2: 1832a 534206i bk3: 1566a 535773i bk4: 2076a 529964i bk5: 1740a 531680i bk6: 2238a 530078i bk7: 1784a 533000i bk8: 2296a 528914i bk9: 1844a 530896i bk10: 1816a 532356i bk11: 1336a 534514i bk12: 1530a 535280i bk13: 1210a 538181i bk14: 1504a 536775i bk15: 1170a 539644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906547
Row_Buffer_Locality_read = 0.955334
Row_Buffer_Locality_write = 0.754843
Bank_Level_Parallism = 2.515834
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.261459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.140776 
total_CMD = 553489 
util_bw = 77918 
Wasted_Col = 46117 
Wasted_Row = 17004 
Idle = 412450 

BW Util Bottlenecks: 
RCDc_limit = 10501 
RCDWRc_limit = 8622 
WTRc_limit = 8574 
RTWc_limit = 37034 
CCDLc_limit = 29050 
rwq = 0 
CCDLc_limit_alone = 19703 
WTRc_limit_alone = 7660 
RTWc_limit_alone = 28601 

Commands details: 
total_CMD = 553489 
n_nop = 507897 
Read = 27448 
Write = 0 
L2_Alloc = 0 
L2_WB = 11511 
n_act = 3404 
n_pre = 3388 
n_ref = 0 
n_req = 36275 
total_req = 38959 

Dual Bus Interface Util: 
issued_total_row = 6792 
issued_total_col = 38959 
Row_Bus_Util =  0.012271 
CoL_Bus_Util = 0.070388 
Either_Row_CoL_Bus_Util = 0.082372 
Issued_on_Two_Bus_Simul_Util = 0.000287 
issued_two_Eff = 0.003487 
queue_avg = 2.995917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99592
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=553489 n_nop=503063 n_act=3321 n_pre=3305 n_ref_event=4567177155082382276 n_req=40766 n_rd=30606 n_rd_L2_A=0 n_write=0 n_wr_bk=13385 bw_util=0.159
n_activity=162718 dram_eff=0.5407
bk0: 1884a 530356i bk1: 1898a 529911i bk2: 1856a 530661i bk3: 1904a 531164i bk4: 2074a 526091i bk5: 2138a 526382i bk6: 2236a 527548i bk7: 2300a 527443i bk8: 2282a 525812i bk9: 2348a 525260i bk10: 1798a 529425i bk11: 1812a 527763i bk12: 1516a 533092i bk13: 1516a 533380i bk14: 1532a 535440i bk15: 1512a 535090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918903
Row_Buffer_Locality_read = 0.961544
Row_Buffer_Locality_write = 0.790453
Bank_Level_Parallism = 2.869997
Bank_Level_Parallism_Col = 2.993644
Bank_Level_Parallism_Ready = 1.320844
write_to_read_ratio_blp_rw_average = 0.526627
GrpLevelPara = 1.940165 

BW Util details:
bwutil = 0.158959 
total_CMD = 553489 
util_bw = 87982 
Wasted_Col = 44544 
Wasted_Row = 14620 
Idle = 406343 

BW Util Bottlenecks: 
RCDc_limit = 9272 
RCDWRc_limit = 7493 
WTRc_limit = 10499 
RTWc_limit = 43963 
CCDLc_limit = 30745 
rwq = 0 
CCDLc_limit_alone = 19704 
WTRc_limit_alone = 9316 
RTWc_limit_alone = 34105 

Commands details: 
total_CMD = 553489 
n_nop = 503063 
Read = 30606 
Write = 0 
L2_Alloc = 0 
L2_WB = 13385 
n_act = 3321 
n_pre = 3305 
n_ref = 4567177155082382276 
n_req = 40766 
total_req = 43991 

Dual Bus Interface Util: 
issued_total_row = 6626 
issued_total_col = 43991 
Row_Bus_Util =  0.011971 
CoL_Bus_Util = 0.079479 
Either_Row_CoL_Bus_Util = 0.091106 
Issued_on_Two_Bus_Simul_Util = 0.000345 
issued_two_Eff = 0.003788 
queue_avg = 3.989523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98952
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=553489 n_nop=508090 n_act=3363 n_pre=3347 n_ref_event=0 n_req=36188 n_rd=27378 n_rd_L2_A=0 n_write=0 n_wr_bk=11490 bw_util=0.1404
n_activity=160657 dram_eff=0.4839
bk0: 1636a 533032i bk1: 1844a 532969i bk2: 1566a 535978i bk3: 1848a 534502i bk4: 1724a 531858i bk5: 2082a 529544i bk6: 1764a 533528i bk7: 2250a 529439i bk8: 1850a 532150i bk9: 2294a 528920i bk10: 1352a 535878i bk11: 1768a 532469i bk12: 1204a 538328i bk13: 1530a 536419i bk14: 1158a 539867i bk15: 1508a 536280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907483
Row_Buffer_Locality_read = 0.955512
Row_Buffer_Locality_write = 0.758229
Bank_Level_Parallism = 2.505932
Bank_Level_Parallism_Col = 2.399039
Bank_Level_Parallism_Ready = 1.238101
write_to_read_ratio_blp_rw_average = 0.502243
GrpLevelPara = 1.748868 

BW Util details:
bwutil = 0.140447 
total_CMD = 553489 
util_bw = 77736 
Wasted_Col = 45667 
Wasted_Row = 16895 
Idle = 413191 

BW Util Bottlenecks: 
RCDc_limit = 10525 
RCDWRc_limit = 8519 
WTRc_limit = 9052 
RTWc_limit = 36348 
CCDLc_limit = 28443 
rwq = 0 
CCDLc_limit_alone = 19032 
WTRc_limit_alone = 8092 
RTWc_limit_alone = 27897 

Commands details: 
total_CMD = 553489 
n_nop = 508090 
Read = 27378 
Write = 0 
L2_Alloc = 0 
L2_WB = 11490 
n_act = 3363 
n_pre = 3347 
n_ref = 0 
n_req = 36188 
total_req = 38868 

Dual Bus Interface Util: 
issued_total_row = 6710 
issued_total_col = 38868 
Row_Bus_Util =  0.012123 
CoL_Bus_Util = 0.070224 
Either_Row_CoL_Bus_Util = 0.082023 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.003943 
queue_avg = 3.025117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02512
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=553489 n_nop=503362 n_act=3210 n_pre=3194 n_ref_event=0 n_req=40661 n_rd=30516 n_rd_L2_A=0 n_write=0 n_wr_bk=13366 bw_util=0.1586
n_activity=160657 dram_eff=0.5463
bk0: 1882a 529586i bk1: 1844a 531463i bk2: 1906a 531305i bk3: 1862a 530469i bk4: 2126a 524938i bk5: 2086a 526262i bk6: 2306a 526795i bk7: 2240a 527502i bk8: 2356a 524932i bk9: 2282a 525038i bk10: 1814a 527879i bk11: 1750a 529735i bk12: 1506a 533330i bk13: 1520a 532398i bk14: 1504a 532665i bk15: 1532a 534895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921423
Row_Buffer_Locality_read = 0.962577
Row_Buffer_Locality_write = 0.797634
Bank_Level_Parallism = 2.954293
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.304284
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158565 
total_CMD = 553489 
util_bw = 87764 
Wasted_Col = 44493 
Wasted_Row = 12617 
Idle = 408615 

BW Util Bottlenecks: 
RCDc_limit = 9112 
RCDWRc_limit = 7067 
WTRc_limit = 10575 
RTWc_limit = 47827 
CCDLc_limit = 29007 
rwq = 0 
CCDLc_limit_alone = 19607 
WTRc_limit_alone = 9535 
RTWc_limit_alone = 39467 

Commands details: 
total_CMD = 553489 
n_nop = 503362 
Read = 30516 
Write = 0 
L2_Alloc = 0 
L2_WB = 13366 
n_act = 3210 
n_pre = 3194 
n_ref = 0 
n_req = 40661 
total_req = 43882 

Dual Bus Interface Util: 
issued_total_row = 6404 
issued_total_col = 43882 
Row_Bus_Util =  0.011570 
CoL_Bus_Util = 0.079283 
Either_Row_CoL_Bus_Util = 0.090565 
Issued_on_Two_Bus_Simul_Util = 0.000287 
issued_two_Eff = 0.003172 
queue_avg = 3.943769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.94377

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89716, Miss = 16154, Miss_rate = 0.180, Pending_hits = 7110, Reservation_fails = 5826
L2_cache_bank[1]: Access = 71432, Miss = 19044, Miss_rate = 0.267, Pending_hits = 7792, Reservation_fails = 5162
L2_cache_bank[2]: Access = 85144, Miss = 19686, Miss_rate = 0.231, Pending_hits = 8948, Reservation_fails = 5424
L2_cache_bank[3]: Access = 72644, Miss = 19044, Miss_rate = 0.262, Pending_hits = 8138, Reservation_fails = 6118
L2_cache_bank[4]: Access = 70880, Miss = 19084, Miss_rate = 0.269, Pending_hits = 7687, Reservation_fails = 3801
L2_cache_bank[5]: Access = 89996, Miss = 16108, Miss_rate = 0.179, Pending_hits = 7199, Reservation_fails = 7106
L2_cache_bank[6]: Access = 72100, Miss = 19084, Miss_rate = 0.265, Pending_hits = 7808, Reservation_fails = 3959
L2_cache_bank[7]: Access = 85688, Miss = 19682, Miss_rate = 0.230, Pending_hits = 9061, Reservation_fails = 6978
L2_cache_bank[8]: Access = 89066, Miss = 16060, Miss_rate = 0.180, Pending_hits = 7019, Reservation_fails = 6209
L2_cache_bank[9]: Access = 71104, Miss = 19040, Miss_rate = 0.268, Pending_hits = 7858, Reservation_fails = 4664
L2_cache_bank[10]: Access = 85214, Miss = 19646, Miss_rate = 0.231, Pending_hits = 9000, Reservation_fails = 6313
L2_cache_bank[11]: Access = 71964, Miss = 19016, Miss_rate = 0.264, Pending_hits = 7886, Reservation_fails = 3763
L2_total_cache_accesses = 954948
L2_total_cache_misses = 221648
L2_total_cache_miss_rate = 0.2321
L2_total_cache_pending_hits = 95506
L2_total_cache_reservation_fails = 65323
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11342
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 471
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 103536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21632
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 281
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1652
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 471
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=954948
icnt_total_pkts_simt_to_mem=364215
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.9049
	minimum = 5
	maximum = 706
Network latency average = 46.6325
	minimum = 5
	maximum = 706
Slowest packet = 1080418
Flit latency average = 44.1898
	minimum = 5
	maximum = 706
Slowest flit = 1153249
Fragmentation average = 0.00732851
	minimum = 0
	maximum = 201
Injected packet rate average = 0.210998
	minimum = 0.0798483 (at node 12)
	maximum = 0.560413 (at node 22)
Accepted packet rate average = 0.210998
	minimum = 0.0545665 (at node 23)
	maximum = 0.307876 (at node 2)
Injected flit rate average = 0.225064
	minimum = 0.103445 (at node 12)
	maximum = 0.560413 (at node 22)
Accepted flit rate average= 0.225064
	minimum = 0.0740897 (at node 23)
	maximum = 0.307876 (at node 2)
Injected packet length average = 1.06667
Accepted packet length average = 1.06667
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0728 (18 samples)
	minimum = 5 (18 samples)
	maximum = 241.944 (18 samples)
Network latency average = 18.1016 (18 samples)
	minimum = 5 (18 samples)
	maximum = 238.944 (18 samples)
Flit latency average = 17.4377 (18 samples)
	minimum = 5 (18 samples)
	maximum = 238.444 (18 samples)
Fragmentation average = 0.00139229 (18 samples)
	minimum = 0 (18 samples)
	maximum = 49.2222 (18 samples)
Injected packet rate average = 0.078366 (18 samples)
	minimum = 0.0299271 (18 samples)
	maximum = 0.197883 (18 samples)
Accepted packet rate average = 0.078366 (18 samples)
	minimum = 0.0302609 (18 samples)
	maximum = 0.115173 (18 samples)
Injected flit rate average = 0.0836698 (18 samples)
	minimum = 0.0390093 (18 samples)
	maximum = 0.198047 (18 samples)
Accepted flit rate average = 0.0836698 (18 samples)
	minimum = 0.0411075 (18 samples)
	maximum = 0.115173 (18 samples)
Injected packet size average = 1.06768 (18 samples)
Accepted packet size average = 1.06768 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 58 sec (1978 sec)
gpgpu_simulation_rate = 60631 (inst/sec)
gpgpu_simulation_rate = 302 (cycle/sec)
gpgpu_silicon_slowdown = 3311258x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
kernel_stream_id = 62665
gpu_sim_cycle = 30075
gpu_sim_insn = 19880
gpu_ipc =       0.6610
gpu_tot_sim_cycle = 629096
gpu_tot_sim_insn = 119949368
gpu_tot_ipc =     190.6694
gpu_tot_issued_cta = 5069
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.0709% 
max_total_param_size = 0
gpu_stall_dramfull = 62094
gpu_stall_icnt2sh    = 132349
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4461
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8166
L2_BW  =       0.1511 GB/Sec
L2_BW_total  =      48.5822 GB/Sec
gpu_total_sim_rate=57474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1955030
	L1I_total_cache_misses = 24797
	L1I_total_cache_miss_rate = 0.0127
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19387
L1D_cache:
	L1D_cache_core[0]: Access = 21972, Miss = 13036, Miss_rate = 0.593, Pending_hits = 1362, Reservation_fails = 4512
	L1D_cache_core[1]: Access = 21905, Miss = 13119, Miss_rate = 0.599, Pending_hits = 1268, Reservation_fails = 7731
	L1D_cache_core[2]: Access = 22340, Miss = 13104, Miss_rate = 0.587, Pending_hits = 1248, Reservation_fails = 4896
	L1D_cache_core[3]: Access = 21876, Miss = 13132, Miss_rate = 0.600, Pending_hits = 1396, Reservation_fails = 7366
	L1D_cache_core[4]: Access = 21812, Miss = 12925, Miss_rate = 0.593, Pending_hits = 1469, Reservation_fails = 8037
	L1D_cache_core[5]: Access = 21684, Miss = 12765, Miss_rate = 0.589, Pending_hits = 1320, Reservation_fails = 6840
	L1D_cache_core[6]: Access = 21556, Miss = 12986, Miss_rate = 0.602, Pending_hits = 1424, Reservation_fails = 8168
	L1D_cache_core[7]: Access = 21876, Miss = 12783, Miss_rate = 0.584, Pending_hits = 1647, Reservation_fails = 5254
	L1D_cache_core[8]: Access = 21797, Miss = 12971, Miss_rate = 0.595, Pending_hits = 1252, Reservation_fails = 6560
	L1D_cache_core[9]: Access = 21508, Miss = 12763, Miss_rate = 0.593, Pending_hits = 1435, Reservation_fails = 6937
	L1D_cache_core[10]: Access = 21620, Miss = 13028, Miss_rate = 0.603, Pending_hits = 1302, Reservation_fails = 7473
	L1D_cache_core[11]: Access = 22132, Miss = 13287, Miss_rate = 0.600, Pending_hits = 1344, Reservation_fails = 5852
	L1D_cache_core[12]: Access = 21413, Miss = 12882, Miss_rate = 0.602, Pending_hits = 1696, Reservation_fails = 8627
	L1D_cache_core[13]: Access = 21605, Miss = 12936, Miss_rate = 0.599, Pending_hits = 1232, Reservation_fails = 8166
	L1D_cache_core[14]: Access = 21654, Miss = 13108, Miss_rate = 0.605, Pending_hits = 1219, Reservation_fails = 7514
	L1D_total_cache_accesses = 326750
	L1D_total_cache_misses = 194825
	L1D_total_cache_miss_rate = 0.5963
	L1D_total_cache_pending_hits = 20614
	L1D_total_cache_reservation_fails = 103933
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 118965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2835
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16230
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 253753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2095
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2758
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2008
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32464
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10831
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 255848

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15998
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4223
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2758
ctas_completed 5069, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19551, 11241, 6417, 6417, 6417, 6417, 6417, 6417, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 123704736
gpgpu_n_tot_w_icount = 3865773
gpgpu_n_stall_shd_mem = 209832
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189386
gpgpu_n_mem_write_global = 83662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889408
gpgpu_n_store_insn = 1338592
gpgpu_n_shmem_insn = 43693064
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789792
gpgpu_n_shmem_bkconflict = 41832
gpgpu_n_l1cache_bkconflict = 11488
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11488
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:749752	W0_Idle:3990275	W0_Scoreboard:4231924	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:203786	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1949841	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1515088 {8:189386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6023664 {72:83662,}
traffic_breakdown_coretomem[INST_ACC_R] = 60384 {8:7548,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30301760 {40:757544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338592 {8:167324,}
traffic_breakdown_memtocore[INST_ACC_R] = 1207680 {40:30192,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 235 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 56 
mrq_lat_table:39504 	12052 	12999 	15786 	34880 	43992 	44824 	21875 	4191 	892 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	509117 	360751 	51789 	3241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7000 	430 	108 	248550 	11578 	9971 	2546 	396 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	112292 	147314 	137461 	166854 	273875 	87102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	471 	229 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     17075     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     16819     19534     15942     20895     18458     21056     19438     21682     21743     23586     24592     25024     25111     28285     27062 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27396 
dram[3]:     13889     15299     15951     19203     18317     21611     19374     20697     21710     21674     25215     23180     25109     25028     26602     28307 
dram[4]:     16843     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     16978     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.847909 13.026738 10.029851 12.927083  8.211470 12.219298  9.497942 13.012987  8.690647 12.628572  8.546729 11.336493  9.886076 11.613636 11.325926 15.627907 
dram[1]: 12.978836 13.954545 13.167540 13.368984 11.820833 12.139131 12.232932 13.583711 11.073944 12.639344 10.947137 11.188680 11.847059 12.095238 13.698630 14.919708 
dram[2]: 12.847368  7.617647 13.208556 10.201005 12.450892  8.615094 12.820513  8.919230 12.384000  8.580071 11.317972  8.013637 11.613636 10.760274 14.933333 11.124087 
dram[3]: 13.302703 12.280000 13.628415 13.036082 11.910256 12.016877 13.265487 12.220000 12.528456 11.695168 11.834951 10.033195 11.666667 12.005953 14.496454 12.807693 
dram[4]:  7.695167 12.935829  9.712918 13.584700  8.464419 12.285088  9.479339 12.927038  8.725632 12.425703  8.750000 10.823529 10.038462 12.762500 11.705426 14.744526 
dram[5]: 12.663213 14.834355 13.596774 13.368984 11.654321 11.539095 14.157408 14.227489 11.180851 12.528456 10.808888 11.018604 12.556250 13.368421 13.165563 16.222221 
average row locality = 231028/19894 = 11.612948
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       545       752       605       840       685       944       690      1002       728      1056       572       825       466       672       452       672 
dram[1]:       723       752       822       840       932       944       999      1002      1031      1056       828       825       660       672       633       672 
dram[2]:       748       555       840       605       940       688      1002       687      1056       727       846       555       675       465       672       453 
dram[3]:       748       731       840       822       940       939      1002      1000      1056      1031       846       805       675       658       672       633 
dram[4]:       550       756       605       840       679       948       681      1002       727      1056       563       825       467       672       450       672 
dram[5]:       726       755       819       840       934       947       997      1002      1030      1056       818       820       661       672       630       672 
total dram writes = 74681
bank skew: 1056/450 = 2.35
chip skew: 13398/11493 = 1.17
average mf latency per bank:
dram[0]:       7482      2986      6340      2919      5841      2997      6123      2978      4943      1737      4523      1767      4802      1582      4896      1628
dram[1]:       4454      3121      4093      3114      4266      3000      4274      3128      2866      1766      2928      1803      2762      1626      2858      1614
dram[2]:       3054      6761      2826      6544      3073      5608      2929      5990      1727      4425      1738      4257      1620      4404      1587      4795
dram[3]:       3273      4581      3029      4295      3025      4416      3096      4765      1746      3136      1792      3262      1632      2939      1617      3057
dram[4]:       7450      2923      6482      2944      5974      2983      6223      2994      4803      1726      4272      1757      4554      1598      5137      1594
dram[5]:       4332      3136      4074      3149      4293      2973      4290      3219      2866      1746      2787      1792      2652      1648      2679      1631
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1205       675       513       820       590
dram[1]:        839       525       771       907      1189      1120      1117      1187      1126      1250      1287      1396       835       584       759       506
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1189       955       522       752       612       653
dram[3]:        558       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295       579       760       546       794
dram[4]:        786       514      1028       829      1072      1185      1081       951       938      1272       829      1220       759       500       730       613
dram[5]:        903       612       789       813      1149       958      1096      1159      1153      1323      1292      1393       718       631       842       660
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581278 n_nop=535758 n_act=3381 n_pre=3365 n_ref_event=0 n_req=36271 n_rd=27446 n_rd_L2_A=0 n_write=0 n_wr_bk=11506 bw_util=0.134
n_activity=160873 dram_eff=0.4843
bk0: 1642a 560508i bk1: 1864a 561827i bk2: 1552a 563666i bk3: 1844a 561664i bk4: 1750a 559480i bk5: 2070a 558611i bk6: 1770a 561447i bk7: 2244a 558152i bk8: 1848a 559268i bk9: 2294a 556010i bk10: 1388a 561919i bk11: 1768a 559693i bk12: 1200a 565265i bk13: 1532a 562657i bk14: 1176a 567726i bk15: 1504a 564181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907088
Row_Buffer_Locality_read = 0.955003
Row_Buffer_Locality_write = 0.758074
Bank_Level_Parallism = 2.527971
Bank_Level_Parallism_Col = 2.417994
Bank_Level_Parallism_Ready = 1.250840
write_to_read_ratio_blp_rw_average = 0.503257
GrpLevelPara = 1.746988 

BW Util details:
bwutil = 0.134022 
total_CMD = 581278 
util_bw = 77904 
Wasted_Col = 46050 
Wasted_Row = 16672 
Idle = 440652 

BW Util Bottlenecks: 
RCDc_limit = 10498 
RCDWRc_limit = 8585 
WTRc_limit = 9220 
RTWc_limit = 37782 
CCDLc_limit = 30041 
rwq = 0 
CCDLc_limit_alone = 19924 
WTRc_limit_alone = 8248 
RTWc_limit_alone = 28637 

Commands details: 
total_CMD = 581278 
n_nop = 535758 
Read = 27446 
Write = 0 
L2_Alloc = 0 
L2_WB = 11506 
n_act = 3381 
n_pre = 3365 
n_ref = 0 
n_req = 36271 
total_req = 38952 

Dual Bus Interface Util: 
issued_total_row = 6746 
issued_total_col = 38952 
Row_Bus_Util =  0.011605 
CoL_Bus_Util = 0.067011 
Either_Row_CoL_Bus_Util = 0.078310 
Issued_on_Two_Bus_Simul_Util = 0.000306 
issued_two_Eff = 0.003910 
queue_avg = 2.895429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89543
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581278 n_nop=530900 n_act=3285 n_pre=3269 n_ref_event=0 n_req=40777 n_rd=30616 n_rd_L2_A=0 n_write=0 n_wr_bk=13391 bw_util=0.1514
n_activity=163182 dram_eff=0.5394
bk0: 1900a 558627i bk1: 1884a 559386i bk2: 1890a 559538i bk3: 1862a 558996i bk4: 2132a 554321i bk5: 2076a 553986i bk6: 2292a 554812i bk7: 2240a 555443i bk8: 2368a 553455i bk9: 2284a 553685i bk10: 1862a 557277i bk11: 1748a 556158i bk12: 1512a 560103i bk13: 1520a 561375i bk14: 1514a 562404i bk15: 1532a 562687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919783
Row_Buffer_Locality_read = 0.961981
Row_Buffer_Locality_write = 0.792639
Bank_Level_Parallism = 2.846851
Bank_Level_Parallism_Col = 2.732935
Bank_Level_Parallism_Ready = 1.310797
write_to_read_ratio_blp_rw_average = 0.527506
GrpLevelPara = 1.939763 

BW Util details:
bwutil = 0.151415 
total_CMD = 581278 
util_bw = 88014 
Wasted_Col = 44833 
Wasted_Row = 14429 
Idle = 434002 

BW Util Bottlenecks: 
RCDc_limit = 9309 
RCDWRc_limit = 7463 
WTRc_limit = 10627 
RTWc_limit = 43943 
CCDLc_limit = 30711 
rwq = 0 
CCDLc_limit_alone = 20143 
WTRc_limit_alone = 9415 
RTWc_limit_alone = 34587 

Commands details: 
total_CMD = 581278 
n_nop = 530900 
Read = 30616 
Write = 0 
L2_Alloc = 0 
L2_WB = 13391 
n_act = 3285 
n_pre = 3269 
n_ref = 0 
n_req = 40777 
total_req = 44007 

Dual Bus Interface Util: 
issued_total_row = 6554 
issued_total_col = 44007 
Row_Bus_Util =  0.011275 
CoL_Bus_Util = 0.075707 
Either_Row_CoL_Bus_Util = 0.086668 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.003633 
queue_avg = 3.938076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581278 n_nop=535669 n_act=3407 n_pre=3391 n_ref_event=0 n_req=36285 n_rd=27456 n_rd_L2_A=0 n_write=0 n_wr_bk=11514 bw_util=0.1341
n_activity=161398 dram_eff=0.4829
bk0: 1872a 561116i bk1: 1642a 561238i bk2: 1832a 561992i bk3: 1566a 563561i bk4: 2076a 557752i bk5: 1740a 559469i bk6: 2238a 557867i bk7: 1784a 560790i bk8: 2296a 556705i bk9: 1844a 558688i bk10: 1816a 560148i bk11: 1336a 562307i bk12: 1530a 563002i bk13: 1210a 565967i bk14: 1504a 564561i bk15: 1170a 567432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906490
Row_Buffer_Locality_read = 0.955310
Row_Buffer_Locality_write = 0.754672
Bank_Level_Parallism = 2.515355
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.261386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.134084 
total_CMD = 581278 
util_bw = 77940 
Wasted_Col = 46153 
Wasted_Row = 17019 
Idle = 440166 

BW Util Bottlenecks: 
RCDc_limit = 10513 
RCDWRc_limit = 8635 
WTRc_limit = 8574 
RTWc_limit = 37054 
CCDLc_limit = 29061 
rwq = 0 
CCDLc_limit_alone = 19710 
WTRc_limit_alone = 7660 
RTWc_limit_alone = 28617 

Commands details: 
total_CMD = 581278 
n_nop = 535669 
Read = 27456 
Write = 0 
L2_Alloc = 0 
L2_WB = 11514 
n_act = 3407 
n_pre = 3391 
n_ref = 0 
n_req = 36285 
total_req = 38970 

Dual Bus Interface Util: 
issued_total_row = 6798 
issued_total_col = 38970 
Row_Bus_Util =  0.011695 
CoL_Bus_Util = 0.067042 
Either_Row_CoL_Bus_Util = 0.078463 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.003486 
queue_avg = 2.852826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581278 n_nop=530803 n_act=3325 n_pre=3309 n_ref_event=4567177155082382276 n_req=40801 n_rd=30634 n_rd_L2_A=0 n_write=0 n_wr_bk=13398 bw_util=0.1515
n_activity=163022 dram_eff=0.5402
bk0: 1892a 558110i bk1: 1898a 557696i bk2: 1856a 558448i bk3: 1904a 558952i bk4: 2074a 553880i bk5: 2138a 554172i bk6: 2236a 555338i bk7: 2300a 555234i bk8: 2282a 553604i bk9: 2368a 553003i bk10: 1798a 557215i bk11: 1812a 555555i bk12: 1516a 560813i bk13: 1516a 561070i bk14: 1532a 563225i bk15: 1512a 562876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918875
Row_Buffer_Locality_read = 0.961513
Row_Buffer_Locality_write = 0.790400
Bank_Level_Parallism = 2.867890
Bank_Level_Parallism_Col = 2.991269
Bank_Level_Parallism_Ready = 1.320547
write_to_read_ratio_blp_rw_average = 0.526788
GrpLevelPara = 1.938877 

BW Util details:
bwutil = 0.151501 
total_CMD = 581278 
util_bw = 88064 
Wasted_Col = 44652 
Wasted_Row = 14642 
Idle = 433920 

BW Util Bottlenecks: 
RCDc_limit = 9296 
RCDWRc_limit = 7506 
WTRc_limit = 10502 
RTWc_limit = 44035 
CCDLc_limit = 30791 
rwq = 0 
CCDLc_limit_alone = 19730 
WTRc_limit_alone = 9319 
RTWc_limit_alone = 34157 

Commands details: 
total_CMD = 581278 
n_nop = 530803 
Read = 30634 
Write = 0 
L2_Alloc = 0 
L2_WB = 13398 
n_act = 3325 
n_pre = 3309 
n_ref = 4567177155082382276 
n_req = 40801 
total_req = 44032 

Dual Bus Interface Util: 
issued_total_row = 6634 
issued_total_col = 44032 
Row_Bus_Util =  0.011413 
CoL_Bus_Util = 0.075750 
Either_Row_CoL_Bus_Util = 0.086835 
Issued_on_Two_Bus_Simul_Util = 0.000329 
issued_two_Eff = 0.003784 
queue_avg = 3.799086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581278 n_nop=535862 n_act=3366 n_pre=3350 n_ref_event=0 n_req=36198 n_rd=27386 n_rd_L2_A=0 n_write=0 n_wr_bk=11493 bw_util=0.1338
n_activity=160769 dram_eff=0.4837
bk0: 1644a 560786i bk1: 1844a 560754i bk2: 1566a 563764i bk3: 1848a 562289i bk4: 1724a 559645i bk5: 2082a 557333i bk6: 1764a 561317i bk7: 2250a 557229i bk8: 1850a 559941i bk9: 2294a 556712i bk10: 1352a 563670i bk11: 1768a 560262i bk12: 1204a 566050i bk13: 1530a 564206i bk14: 1158a 567654i bk15: 1508a 564068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907426
Row_Buffer_Locality_read = 0.955488
Row_Buffer_Locality_write = 0.758057
Bank_Level_Parallism = 2.505456
Bank_Level_Parallism_Col = 2.398553
Bank_Level_Parallism_Ready = 1.238034
write_to_read_ratio_blp_rw_average = 0.502272
GrpLevelPara = 1.748540 

BW Util details:
bwutil = 0.133771 
total_CMD = 581278 
util_bw = 77758 
Wasted_Col = 45703 
Wasted_Row = 16910 
Idle = 440907 

BW Util Bottlenecks: 
RCDc_limit = 10537 
RCDWRc_limit = 8532 
WTRc_limit = 9052 
RTWc_limit = 36368 
CCDLc_limit = 28454 
rwq = 0 
CCDLc_limit_alone = 19039 
WTRc_limit_alone = 8092 
RTWc_limit_alone = 27913 

Commands details: 
total_CMD = 581278 
n_nop = 535862 
Read = 27386 
Write = 0 
L2_Alloc = 0 
L2_WB = 11493 
n_act = 3366 
n_pre = 3350 
n_ref = 0 
n_req = 36198 
total_req = 38879 

Dual Bus Interface Util: 
issued_total_row = 6716 
issued_total_col = 38879 
Row_Bus_Util =  0.011554 
CoL_Bus_Util = 0.066885 
Either_Row_CoL_Bus_Util = 0.078131 
Issued_on_Two_Bus_Simul_Util = 0.000308 
issued_two_Eff = 0.003941 
queue_avg = 2.880630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88063
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581278 n_nop=531102 n_act=3214 n_pre=3198 n_ref_event=0 n_req=40696 n_rd=30544 n_rd_L2_A=0 n_write=0 n_wr_bk=13379 bw_util=0.1511
n_activity=160961 dram_eff=0.5458
bk0: 1890a 557340i bk1: 1844a 559249i bk2: 1906a 559093i bk3: 1862a 558258i bk4: 2126a 552727i bk5: 2086a 554052i bk6: 2306a 554585i bk7: 2240a 555293i bk8: 2376a 552673i bk9: 2282a 552828i bk10: 1814a 555670i bk11: 1750a 557527i bk12: 1506a 560956i bk13: 1520a 560183i bk14: 1504a 560450i bk15: 1532a 562681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921393
Row_Buffer_Locality_read = 0.962546
Row_Buffer_Locality_write = 0.797577
Bank_Level_Parallism = 2.952038
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.304002
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151126 
total_CMD = 581278 
util_bw = 87846 
Wasted_Col = 44601 
Wasted_Row = 12639 
Idle = 436192 

BW Util Bottlenecks: 
RCDc_limit = 9136 
RCDWRc_limit = 7080 
WTRc_limit = 10578 
RTWc_limit = 47899 
CCDLc_limit = 29054 
rwq = 0 
CCDLc_limit_alone = 19634 
WTRc_limit_alone = 9538 
RTWc_limit_alone = 39519 

Commands details: 
total_CMD = 581278 
n_nop = 531102 
Read = 30544 
Write = 0 
L2_Alloc = 0 
L2_WB = 13379 
n_act = 3214 
n_pre = 3198 
n_ref = 0 
n_req = 40696 
total_req = 43923 

Dual Bus Interface Util: 
issued_total_row = 6412 
issued_total_col = 43923 
Row_Bus_Util =  0.011031 
CoL_Bus_Util = 0.075563 
Either_Row_CoL_Bus_Util = 0.086320 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.003169 
queue_avg = 3.755520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89724, Miss = 16154, Miss_rate = 0.180, Pending_hits = 7110, Reservation_fails = 5826
L2_cache_bank[1]: Access = 71432, Miss = 19044, Miss_rate = 0.267, Pending_hits = 7792, Reservation_fails = 5162
L2_cache_bank[2]: Access = 85186, Miss = 19718, Miss_rate = 0.231, Pending_hits = 8948, Reservation_fails = 5424
L2_cache_bank[3]: Access = 72644, Miss = 19044, Miss_rate = 0.262, Pending_hits = 8138, Reservation_fails = 6118
L2_cache_bank[4]: Access = 70888, Miss = 19092, Miss_rate = 0.269, Pending_hits = 7687, Reservation_fails = 3801
L2_cache_bank[5]: Access = 89996, Miss = 16108, Miss_rate = 0.179, Pending_hits = 7199, Reservation_fails = 7106
L2_cache_bank[6]: Access = 72108, Miss = 19092, Miss_rate = 0.265, Pending_hits = 7808, Reservation_fails = 3959
L2_cache_bank[7]: Access = 85718, Miss = 19702, Miss_rate = 0.230, Pending_hits = 9061, Reservation_fails = 6978
L2_cache_bank[8]: Access = 89074, Miss = 16068, Miss_rate = 0.180, Pending_hits = 7019, Reservation_fails = 6209
L2_cache_bank[9]: Access = 71104, Miss = 19040, Miss_rate = 0.268, Pending_hits = 7858, Reservation_fails = 4664
L2_cache_bank[10]: Access = 85252, Miss = 19674, Miss_rate = 0.231, Pending_hits = 9000, Reservation_fails = 6313
L2_cache_bank[11]: Access = 71964, Miss = 19016, Miss_rate = 0.264, Pending_hits = 7886, Reservation_fails = 3763
L2_total_cache_accesses = 955090
L2_total_cache_misses = 221752
L2_total_cache_miss_rate = 0.2322
L2_total_cache_pending_hits = 95506
L2_total_cache_reservation_fails = 65323
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11342
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15273
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 228
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 471
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 103600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21662
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 348
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 281
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1652
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 471
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=955090
icnt_total_pkts_simt_to_mem=364273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1235652
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1319163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000227825
	minimum = 0 (at node 0)
	maximum = 0.00142976 (at node 1)
Accepted packet rate average = 0.000227825
	minimum = 0 (at node 0)
	maximum = 0.00472153 (at node 1)
Injected flit rate average = 0.000246298
	minimum = 0 (at node 0)
	maximum = 0.00192851 (at node 1)
Accepted flit rate average= 0.000246298
	minimum = 0 (at node 0)
	maximum = 0.00472153 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3481 (19 samples)
	minimum = 5 (19 samples)
	maximum = 229.842 (19 samples)
Network latency average = 17.4163 (19 samples)
	minimum = 5 (19 samples)
	maximum = 226.684 (19 samples)
Flit latency average = 16.7831 (19 samples)
	minimum = 5 (19 samples)
	maximum = 226.158 (19 samples)
Fragmentation average = 0.00131901 (19 samples)
	minimum = 0 (19 samples)
	maximum = 46.6316 (19 samples)
Injected packet rate average = 0.0742535 (19 samples)
	minimum = 0.028352 (19 samples)
	maximum = 0.187543 (19 samples)
Accepted packet rate average = 0.0742535 (19 samples)
	minimum = 0.0286682 (19 samples)
	maximum = 0.10936 (19 samples)
Injected flit rate average = 0.0792791 (19 samples)
	minimum = 0.0369562 (19 samples)
	maximum = 0.187725 (19 samples)
Accepted flit rate average = 0.0792791 (19 samples)
	minimum = 0.038944 (19 samples)
	maximum = 0.10936 (19 samples)
Injected packet size average = 1.06768 (19 samples)
Accepted packet size average = 1.06768 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 47 sec (2087 sec)
gpgpu_simulation_rate = 57474 (inst/sec)
gpgpu_simulation_rate = 301 (cycle/sec)
gpgpu_silicon_slowdown = 3322259x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (25,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
kernel_stream_id = 62665
gpu_sim_cycle = 35356
gpu_sim_insn = 492000
gpu_ipc =      13.9156
gpu_tot_sim_cycle = 664452
gpu_tot_sim_insn = 120441368
gpu_tot_ipc =     181.2642
gpu_tot_issued_cta = 5094
gpu_occupancy = 3.4724% 
gpu_tot_occupancy = 34.5086% 
max_total_param_size = 0
gpu_stall_dramfull = 62094
gpu_stall_icnt2sh    = 132349
partiton_level_parallism =       0.0839
partiton_level_parallism_total  =       0.4268
partiton_level_parallism_util =       1.1200
partiton_level_parallism_util_total  =       1.8049
L2_BW  =       9.3422 GB/Sec
L2_BW_total  =      46.4942 GB/Sec
gpu_total_sim_rate=54009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1970280
	L1I_total_cache_misses = 26606
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19387
L1D_cache:
	L1D_cache_core[0]: Access = 22051, Miss = 13084, Miss_rate = 0.593, Pending_hits = 1362, Reservation_fails = 4512
	L1D_cache_core[1]: Access = 21984, Miss = 13167, Miss_rate = 0.599, Pending_hits = 1268, Reservation_fails = 7731
	L1D_cache_core[2]: Access = 22498, Miss = 13168, Miss_rate = 0.585, Pending_hits = 1256, Reservation_fails = 4896
	L1D_cache_core[3]: Access = 22034, Miss = 13212, Miss_rate = 0.600, Pending_hits = 1412, Reservation_fails = 7366
	L1D_cache_core[4]: Access = 21970, Miss = 13005, Miss_rate = 0.592, Pending_hits = 1485, Reservation_fails = 8037
	L1D_cache_core[5]: Access = 21842, Miss = 12845, Miss_rate = 0.588, Pending_hits = 1336, Reservation_fails = 6840
	L1D_cache_core[6]: Access = 21714, Miss = 13066, Miss_rate = 0.602, Pending_hits = 1440, Reservation_fails = 8168
	L1D_cache_core[7]: Access = 22034, Miss = 12863, Miss_rate = 0.584, Pending_hits = 1663, Reservation_fails = 5254
	L1D_cache_core[8]: Access = 21955, Miss = 13051, Miss_rate = 0.594, Pending_hits = 1268, Reservation_fails = 6560
	L1D_cache_core[9]: Access = 21666, Miss = 12843, Miss_rate = 0.593, Pending_hits = 1451, Reservation_fails = 6937
	L1D_cache_core[10]: Access = 21778, Miss = 13108, Miss_rate = 0.602, Pending_hits = 1318, Reservation_fails = 7473
	L1D_cache_core[11]: Access = 22290, Miss = 13367, Miss_rate = 0.600, Pending_hits = 1360, Reservation_fails = 5852
	L1D_cache_core[12]: Access = 21492, Miss = 12930, Miss_rate = 0.602, Pending_hits = 1696, Reservation_fails = 8627
	L1D_cache_core[13]: Access = 21684, Miss = 12984, Miss_rate = 0.599, Pending_hits = 1232, Reservation_fails = 8166
	L1D_cache_core[14]: Access = 21733, Miss = 13156, Miss_rate = 0.605, Pending_hits = 1219, Reservation_fails = 7514
	L1D_total_cache_accesses = 328725
	L1D_total_cache_misses = 195849
	L1D_total_cache_miss_rate = 0.5958
	L1D_total_cache_pending_hits = 20766
	L1D_total_cache_reservation_fails = 103933
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 119190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2987
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16455
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 267194
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3904
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2758
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2648
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 33664
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11606
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 271098

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15998
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4223
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2758
ctas_completed 5094, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20757, 11241, 6417, 6417, 6417, 6417, 6417, 6417, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 124669536
gpgpu_n_tot_w_icount = 3895923
gpgpu_n_stall_shd_mem = 215432
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 190410
gpgpu_n_mem_write_global = 84437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3908608
gpgpu_n_store_insn = 1350992
gpgpu_n_shmem_insn = 43852264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3794592
gpgpu_n_shmem_bkconflict = 47432
gpgpu_n_l1cache_bkconflict = 11488
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11488
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:755219	W0_Idle:4622586	W0_Scoreboard:4623872	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3644196
single_issue_nums: WS0:1967931	WS1:1927992	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1523280 {8:190410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6079464 {72:84437,}
traffic_breakdown_coretomem[INST_ACC_R] = 69736 {8:8717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30465600 {40:761640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1350992 {8:168874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1394720 {40:34868,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 235 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 56 
mrq_lat_table:40773 	12430 	13359 	15809 	35155 	44050 	44909 	21875 	4191 	892 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	513907 	361607 	51789 	3241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8119 	467 	121 	250222 	11705 	9971 	2546 	396 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	117451 	147785 	137477 	166854 	273875 	87102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	503 	236 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     17075     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     16819     19534     15942     20895     18458     21056     19438     21682     21743     23586     24592     25024     25111     28285     27062 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27396 
dram[3]:     13889     15299     15951     19203     18317     21611     19374     20697     21710     21674     25215     23180     25109     25028     26602     28307 
dram[4]:     20006     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     16978     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  7.747212 12.437186 10.029851 12.927083  8.211470 12.219298  9.497942 13.012987  8.802867 12.934959  8.546729 11.336493  9.331361 10.437186 11.325926 15.627907 
dram[1]: 12.610000 13.271276 13.376964 13.368984 11.946058 12.139131 12.356000 13.583711 10.859531 12.946939 10.708860 11.188680 11.278688 10.811519 13.704698 14.919708 
dram[2]: 12.422111  7.543478 13.208556 10.201005 12.450892  8.615094 12.820513  8.919230 12.685259  8.691489 11.317972  8.013637 10.532995 10.101911 14.933333 11.124087 
dram[3]: 12.845361 12.023809 13.628415 13.242268 11.910256 12.142858 13.265487 12.338645 12.834008 11.454226 11.834951  9.836654 10.569231 11.558660 14.496454 12.830189 
dram[4]:  7.594891 12.558974  9.712918 13.584700  8.464419 12.285088  9.479339 12.927038  8.866906 12.696000  8.750000 10.823529  9.473054 11.575419 11.705426 14.744526 
dram[5]: 12.149758 14.309941 13.811828 13.368984 11.782787 11.539095 14.285714 14.227489 11.061017 12.801620 10.589744 11.018604 11.936417 12.638037 13.012820 16.222221 
average row locality = 233476/20288 = 11.508083
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       551       763       605       840       685       944       690      1002       728      1056       572       825       486       716       452       672 
dram[1]:       744       763       838       840       950       944      1013      1002      1051      1056       838       825       685       716       653       672 
dram[2]:       759       558       840       605       940       688      1002       687      1056       727       846       555       716       485       672       453 
dram[3]:       759       752       840       838       940       957      1002      1013      1056      1053       846       814       716       686       672       653 
dram[4]:       555       765       605       840       679       948       681      1002       727      1056       563       825       488       712       450       672 
dram[5]:       751       763       835       840       953       947      1009      1002      1051      1056       825       820       693       710       650       672 
total dram writes = 75508
bank skew: 1056/450 = 2.35
chip skew: 13597/11568 = 1.18
average mf latency per bank:
dram[0]:       7400      2943      6340      2919      5841      2997      6123      2978      4978      1788      4523      1767      4604      1484      4896      1628
dram[1]:       4351      3076      4035      3114      4203      3000      4231      3128      2903      1818      2918      1803      2686      1526      2796      1614
dram[2]:       3010      6725      2826      6544      3073      5608      2929      5990      1777      4460      1738      4257      1528      4222      1587      4795
dram[3]:       3226      4475      3029      4233      3025      4350      3096      4720      1799      3154      1792      3251      1539      2843      1617      2989
dram[4]:       7383      2889      6482      2944      5974      2983      6223      2994      4844      1774      4272      1757      4358      1508      5137      1594
dram[5]:       4210      3104      4016      3149      4225      2973      4256      3219      2895      1795      2787      1792      2553      1560      2622      1631
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1205       675       513       820       590
dram[1]:        839       525       771       907      1189      1120      1117      1187      1126      1250      1287      1396       835       584       759       506
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1189       955       522       752       612       653
dram[3]:        558       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295       579       760       546       794
dram[4]:        786       514      1028       829      1072      1185      1081       951       938      1272       829      1220       759       500       730       613
dram[5]:        903       612       789       813      1149       958      1096      1159      1153      1323      1292      1393       718       631       842       660
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613947 n_nop=568063 n_act=3435 n_pre=3419 n_ref_event=0 n_req=36506 n_rd=27622 n_rd_L2_A=0 n_write=0 n_wr_bk=11587 bw_util=0.1277
n_activity=163489 dram_eff=0.4797
bk0: 1658a 592960i bk1: 1896a 594086i bk2: 1552a 596311i bk3: 1844a 594319i bk4: 1750a 592138i bk5: 2070a 591276i bk6: 1770a 594118i bk7: 2244a 590825i bk8: 1888a 591859i bk9: 2382a 588552i bk10: 1388a 594613i bk11: 1768a 592406i bk12: 1200a 597569i bk13: 1532a 594612i bk14: 1176a 600345i bk15: 1504a 596808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906207
Row_Buffer_Locality_read = 0.954891
Row_Buffer_Locality_write = 0.754840
Bank_Level_Parallism = 2.514079
Bank_Level_Parallism_Col = 2.408010
Bank_Level_Parallism_Ready = 1.249286
write_to_read_ratio_blp_rw_average = 0.503620
GrpLevelPara = 1.740986 

BW Util details:
bwutil = 0.127728 
total_CMD = 613947 
util_bw = 78418 
Wasted_Col = 46681 
Wasted_Row = 17198 
Idle = 471650 

BW Util Bottlenecks: 
RCDc_limit = 10630 
RCDWRc_limit = 8855 
WTRc_limit = 9221 
RTWc_limit = 38087 
CCDLc_limit = 30257 
rwq = 0 
CCDLc_limit_alone = 20075 
WTRc_limit_alone = 8249 
RTWc_limit_alone = 28877 

Commands details: 
total_CMD = 613947 
n_nop = 568063 
Read = 27622 
Write = 0 
L2_Alloc = 0 
L2_WB = 11587 
n_act = 3435 
n_pre = 3419 
n_ref = 0 
n_req = 36506 
total_req = 39209 

Dual Bus Interface Util: 
issued_total_row = 6854 
issued_total_col = 39209 
Row_Bus_Util =  0.011164 
CoL_Bus_Util = 0.063864 
Either_Row_CoL_Bus_Util = 0.074736 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.003901 
queue_avg = 2.744084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74408
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613947 n_nop=562727 n_act=3375 n_pre=3359 n_ref_event=0 n_req=41378 n_rd=31080 n_rd_L2_A=0 n_write=0 n_wr_bk=13590 bw_util=0.1455
n_activity=168659 dram_eff=0.5297
bk0: 1956a 590756i bk1: 1916a 591625i bk2: 1922a 591994i bk3: 1862a 591652i bk4: 2164a 586686i bk5: 2076a 586655i bk6: 2324a 587159i bk7: 2240a 588126i bk8: 2452a 585381i bk9: 2372a 586203i bk10: 1906a 589557i bk11: 1748a 588857i bk12: 1544a 592361i bk13: 1520a 593110i bk14: 1546a 594773i bk15: 1532a 595308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918773
Row_Buffer_Locality_read = 0.961712
Row_Buffer_Locality_write = 0.789182
Bank_Level_Parallism = 2.809476
Bank_Level_Parallism_Col = 2.704826
Bank_Level_Parallism_Ready = 1.306681
write_to_read_ratio_blp_rw_average = 0.528322
GrpLevelPara = 1.922209 

BW Util details:
bwutil = 0.145517 
total_CMD = 613947 
util_bw = 89340 
Wasted_Col = 46427 
Wasted_Row = 15421 
Idle = 462759 

BW Util Bottlenecks: 
RCDc_limit = 9612 
RCDWRc_limit = 7842 
WTRc_limit = 10757 
RTWc_limit = 44907 
CCDLc_limit = 31372 
rwq = 0 
CCDLc_limit_alone = 20531 
WTRc_limit_alone = 9529 
RTWc_limit_alone = 35294 

Commands details: 
total_CMD = 613947 
n_nop = 562727 
Read = 31080 
Write = 0 
L2_Alloc = 0 
L2_WB = 13590 
n_act = 3375 
n_pre = 3359 
n_ref = 0 
n_req = 41378 
total_req = 44670 

Dual Bus Interface Util: 
issued_total_row = 6734 
issued_total_col = 44670 
Row_Bus_Util =  0.010968 
CoL_Bus_Util = 0.072759 
Either_Row_CoL_Bus_Util = 0.083427 
Issued_on_Two_Bus_Simul_Util = 0.000300 
issued_two_Eff = 0.003592 
queue_avg = 3.735402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7354
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613947 n_nop=568010 n_act=3454 n_pre=3438 n_ref_event=0 n_req=36500 n_rd=27616 n_rd_L2_A=0 n_write=0 n_wr_bk=11589 bw_util=0.1277
n_activity=163711 dram_eff=0.479
bk0: 1896a 593440i bk1: 1650a 593769i bk2: 1832a 594647i bk3: 1566a 596220i bk4: 2076a 590415i bk5: 1740a 592134i bk6: 2238a 590537i bk7: 1784a 593462i bk8: 2384a 589243i bk9: 1884a 591293i bk10: 1816a 592847i bk11: 1336a 595023i bk12: 1530a 595021i bk13: 1210a 598223i bk14: 1504a 597184i bk15: 1170a 600068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905753
Row_Buffer_Locality_read = 0.955280
Row_Buffer_Locality_write = 0.751801
Bank_Level_Parallism = 2.503200
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.259884
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.127715 
total_CMD = 613947 
util_bw = 78410 
Wasted_Col = 46703 
Wasted_Row = 17491 
Idle = 471343 

BW Util Bottlenecks: 
RCDc_limit = 10609 
RCDWRc_limit = 8878 
WTRc_limit = 8577 
RTWc_limit = 37338 
CCDLc_limit = 29258 
rwq = 0 
CCDLc_limit_alone = 19843 
WTRc_limit_alone = 7663 
RTWc_limit_alone = 28837 

Commands details: 
total_CMD = 613947 
n_nop = 568010 
Read = 27616 
Write = 0 
L2_Alloc = 0 
L2_WB = 11589 
n_act = 3454 
n_pre = 3438 
n_ref = 0 
n_req = 36500 
total_req = 39205 

Dual Bus Interface Util: 
issued_total_row = 6892 
issued_total_col = 39205 
Row_Bus_Util =  0.011226 
CoL_Bus_Util = 0.063857 
Either_Row_CoL_Bus_Util = 0.074822 
Issued_on_Two_Bus_Simul_Util = 0.000261 
issued_two_Eff = 0.003483 
queue_avg = 2.703111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 664516 -   mf: uid=3472005, sid4294967295:w4294967295, part=3, addr=0xc00e7980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (664416), 
Ready @ 664526 -   mf: uid=3472006, sid4294967295:w4294967295, part=3, addr=0xc00ff980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (664426), 
Ready @ 664540 -   mf: uid=3472007, sid4294967295:w4294967295, part=3, addr=0xc009f980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (664440), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613947 n_nop=562650 n_act=3407 n_pre=3391 n_ref_event=4567177155082382276 n_req=41396 n_rd=31094 n_rd_L2_A=0 n_write=0 n_wr_bk=13597 bw_util=0.1456
n_activity=168353 dram_eff=0.5309
bk0: 1916a 590426i bk1: 1954a 589842i bk2: 1856a 591091i bk3: 1936a 591400i bk4: 2074a 586543i bk5: 2170a 586536i bk6: 2236a 588012i bk7: 2332a 587584i bk8: 2370a 586153i bk9: 2456a 584928i bk10: 1798a 589905i bk11: 1856a 587867i bk12: 1516a 592616i bk13: 1548a 593304i bk14: 1532a 595842i bk15: 1544a 595232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918060
Row_Buffer_Locality_read = 0.961375
Row_Buffer_Locality_write = 0.787323
Bank_Level_Parallism = 2.830529
Bank_Level_Parallism_Col = 2.959706
Bank_Level_Parallism_Ready = 1.316350
write_to_read_ratio_blp_rw_average = 0.528398
GrpLevelPara = 1.922463 

BW Util details:
bwutil = 0.145586 
total_CMD = 613947 
util_bw = 89382 
Wasted_Col = 46148 
Wasted_Row = 15663 
Idle = 462754 

BW Util Bottlenecks: 
RCDc_limit = 9534 
RCDWRc_limit = 7859 
WTRc_limit = 10577 
RTWc_limit = 45025 
CCDLc_limit = 31438 
rwq = 0 
CCDLc_limit_alone = 20107 
WTRc_limit_alone = 9389 
RTWc_limit_alone = 34882 

Commands details: 
total_CMD = 613947 
n_nop = 562650 
Read = 31094 
Write = 0 
L2_Alloc = 0 
L2_WB = 13597 
n_act = 3407 
n_pre = 3391 
n_ref = 4567177155082382276 
n_req = 41396 
total_req = 44691 

Dual Bus Interface Util: 
issued_total_row = 6798 
issued_total_col = 44691 
Row_Bus_Util =  0.011073 
CoL_Bus_Util = 0.072793 
Either_Row_CoL_Bus_Util = 0.083553 
Issued_on_Two_Bus_Simul_Util = 0.000313 
issued_two_Eff = 0.003743 
queue_avg = 3.603049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60305
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613947 n_nop=568207 n_act=3411 n_pre=3395 n_ref_event=0 n_req=36413 n_rd=27546 n_rd_L2_A=0 n_write=0 n_wr_bk=11568 bw_util=0.1274
n_activity=163025 dram_eff=0.4799
bk0: 1652a 593265i bk1: 1868a 593114i bk2: 1566a 596413i bk3: 1848a 594944i bk4: 1724a 592304i bk5: 2082a 590002i bk6: 1764a 593987i bk7: 2250a 589901i bk8: 1898a 592520i bk9: 2374a 589252i bk10: 1352a 596361i bk11: 1768a 592969i bk12: 1204a 598359i bk13: 1530a 596242i bk14: 1158a 600278i bk15: 1508a 596704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906737
Row_Buffer_Locality_read = 0.955456
Row_Buffer_Locality_write = 0.755385
Bank_Level_Parallism = 2.494283
Bank_Level_Parallism_Col = 2.390256
Bank_Level_Parallism_Ready = 1.236895
write_to_read_ratio_blp_rw_average = 0.502652
GrpLevelPara = 1.743190 

BW Util details:
bwutil = 0.127418 
total_CMD = 613947 
util_bw = 78228 
Wasted_Col = 46235 
Wasted_Row = 17342 
Idle = 472142 

BW Util Bottlenecks: 
RCDc_limit = 10629 
RCDWRc_limit = 8758 
WTRc_limit = 9061 
RTWc_limit = 36654 
CCDLc_limit = 28673 
rwq = 0 
CCDLc_limit_alone = 19190 
WTRc_limit_alone = 8101 
RTWc_limit_alone = 28131 

Commands details: 
total_CMD = 613947 
n_nop = 568207 
Read = 27546 
Write = 0 
L2_Alloc = 0 
L2_WB = 11568 
n_act = 3411 
n_pre = 3395 
n_ref = 0 
n_req = 36413 
total_req = 39114 

Dual Bus Interface Util: 
issued_total_row = 6806 
issued_total_col = 39114 
Row_Bus_Util =  0.011086 
CoL_Bus_Util = 0.063709 
Either_Row_CoL_Bus_Util = 0.074502 
Issued_on_Two_Bus_Simul_Util = 0.000293 
issued_two_Eff = 0.003935 
queue_avg = 2.729760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613947 n_nop=562971 n_act=3290 n_pre=3274 n_ref_event=0 n_req=41283 n_rd=30996 n_rd_L2_A=0 n_write=0 n_wr_bk=13577 bw_util=0.1452
n_activity=165798 dram_eff=0.5377
bk0: 1946a 589370i bk1: 1868a 591605i bk2: 1938a 591538i bk3: 1862a 590914i bk4: 2158a 585111i bk5: 2086a 586727i bk6: 2338a 586931i bk7: 2240a 587984i bk8: 2468a 584724i bk9: 2362a 585366i bk10: 1854a 588019i bk11: 1750a 590208i bk12: 1538a 593021i bk13: 1520a 592302i bk14: 1536a 592714i bk15: 1532a 595330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920669
Row_Buffer_Locality_read = 0.962350
Row_Buffer_Locality_write = 0.795081
Bank_Level_Parallism = 2.917638
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.300200
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.145201 
total_CMD = 613947 
util_bw = 89146 
Wasted_Col = 46017 
Wasted_Row = 13387 
Idle = 465397 

BW Util Bottlenecks: 
RCDc_limit = 9388 
RCDWRc_limit = 7395 
WTRc_limit = 10670 
RTWc_limit = 48928 
CCDLc_limit = 29658 
rwq = 0 
CCDLc_limit_alone = 20003 
WTRc_limit_alone = 9626 
RTWc_limit_alone = 40317 

Commands details: 
total_CMD = 613947 
n_nop = 562971 
Read = 30996 
Write = 0 
L2_Alloc = 0 
L2_WB = 13577 
n_act = 3290 
n_pre = 3274 
n_ref = 0 
n_req = 41283 
total_req = 44573 

Dual Bus Interface Util: 
issued_total_row = 6564 
issued_total_col = 44573 
Row_Bus_Util =  0.010691 
CoL_Bus_Util = 0.072601 
Either_Row_CoL_Bus_Util = 0.083030 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.003158 
queue_avg = 3.561259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56126

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90264, Miss = 16220, Miss_rate = 0.180, Pending_hits = 7174, Reservation_fails = 6109
L2_cache_bank[1]: Access = 72168, Miss = 19184, Miss_rate = 0.266, Pending_hits = 7964, Reservation_fails = 5959
L2_cache_bank[2]: Access = 86834, Miss = 20132, Miss_rate = 0.232, Pending_hits = 9036, Reservation_fails = 6014
L2_cache_bank[3]: Access = 73380, Miss = 19184, Miss_rate = 0.261, Pending_hits = 8322, Reservation_fails = 7215
L2_cache_bank[4]: Access = 71504, Miss = 19224, Miss_rate = 0.269, Pending_hits = 7808, Reservation_fails = 4346
L2_cache_bank[5]: Access = 90476, Miss = 16166, Miss_rate = 0.179, Pending_hits = 7263, Reservation_fails = 7415
L2_cache_bank[6]: Access = 72724, Miss = 19224, Miss_rate = 0.264, Pending_hits = 7944, Reservation_fails = 4521
L2_cache_bank[7]: Access = 87312, Miss = 20130, Miss_rate = 0.231, Pending_hits = 9145, Reservation_fails = 7566
L2_cache_bank[8]: Access = 89570, Miss = 16134, Miss_rate = 0.180, Pending_hits = 7091, Reservation_fails = 6511
L2_cache_bank[9]: Access = 71704, Miss = 19164, Miss_rate = 0.267, Pending_hits = 7986, Reservation_fails = 5226
L2_cache_bank[10]: Access = 86912, Miss = 20096, Miss_rate = 0.231, Pending_hits = 9096, Reservation_fails = 6923
L2_cache_bank[11]: Access = 72564, Miss = 19140, Miss_rate = 0.264, Pending_hits = 8014, Reservation_fails = 4327
L2_total_cache_accesses = 965412
L2_total_cache_misses = 223998
L2_total_cache_miss_rate = 0.2320
L2_total_cache_pending_hits = 96843
L2_total_cache_reservation_fails = 72132
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 72013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12071
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4032
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 668
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7280
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 668
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 281
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1652
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7280
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=965412
icnt_total_pkts_simt_to_mem=368016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.61151
	minimum = 5
	maximum = 45
Network latency average = 5.59443
	minimum = 5
	maximum = 44
Slowest packet = 1248392
Flit latency average = 5.88276
	minimum = 5
	maximum = 43
Slowest flit = 1332753
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0139219
	minimum = 0.00441226 (at node 1)
	maximum = 0.046951 (at node 25)
Accepted packet rate average = 0.0139219
	minimum = 0.00367689 (at node 20)
	maximum = 0.0213825 (at node 3)
Injected flit rate average = 0.0147337
	minimum = 0.00528906 (at node 1)
	maximum = 0.046951 (at node 25)
Accepted flit rate average= 0.0147337
	minimum = 0.00424256 (at node 20)
	maximum = 0.0213825 (at node 3)
Injected packet length average = 1.05831
Accepted packet length average = 1.05831
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7113 (20 samples)
	minimum = 5 (20 samples)
	maximum = 220.6 (20 samples)
Network latency average = 16.8252 (20 samples)
	minimum = 5 (20 samples)
	maximum = 217.55 (20 samples)
Flit latency average = 16.238 (20 samples)
	minimum = 5 (20 samples)
	maximum = 217 (20 samples)
Fragmentation average = 0.00125306 (20 samples)
	minimum = 0 (20 samples)
	maximum = 44.3 (20 samples)
Injected packet rate average = 0.0712369 (20 samples)
	minimum = 0.027155 (20 samples)
	maximum = 0.180513 (20 samples)
Accepted packet rate average = 0.0712369 (20 samples)
	minimum = 0.0274186 (20 samples)
	maximum = 0.104961 (20 samples)
Injected flit rate average = 0.0760518 (20 samples)
	minimum = 0.0353728 (20 samples)
	maximum = 0.180686 (20 samples)
Accepted flit rate average = 0.0760518 (20 samples)
	minimum = 0.0372089 (20 samples)
	maximum = 0.104961 (20 samples)
Injected packet size average = 1.06759 (20 samples)
Accepted packet size average = 1.06759 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 10 sec (2230 sec)
gpgpu_simulation_rate = 54009 (inst/sec)
gpgpu_simulation_rate = 297 (cycle/sec)
gpgpu_silicon_slowdown = 3367003x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (25,25,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
kernel_stream_id = 62665
gpu_sim_cycle = 25985
gpu_sim_insn = 14880000
gpu_ipc =     572.6381
gpu_tot_sim_cycle = 690437
gpu_tot_sim_insn = 135321368
gpu_tot_ipc =     195.9938
gpu_tot_issued_cta = 5719
gpu_occupancy = 77.9418% 
gpu_tot_occupancy = 36.7938% 
max_total_param_size = 0
gpu_stall_dramfull = 72162
gpu_stall_icnt2sh    = 151344
partiton_level_parallism =       1.3008
partiton_level_parallism_total  =       0.4597
partiton_level_parallism_util =       1.9064
partiton_level_parallism_util_total  =       1.8152
L2_BW  =     141.8714 GB/Sec
L2_BW_total  =      50.0838 GB/Sec
gpu_total_sim_rate=54852

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2205280
	L1I_total_cache_misses = 28713
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22762
L1D_cache:
	L1D_cache_core[0]: Access = 24675, Miss = 14551, Miss_rate = 0.590, Pending_hits = 1605, Reservation_fails = 4886
	L1D_cache_core[1]: Access = 24608, Miss = 14727, Miss_rate = 0.598, Pending_hits = 1369, Reservation_fails = 9081
	L1D_cache_core[2]: Access = 25186, Miss = 14889, Miss_rate = 0.591, Pending_hits = 1386, Reservation_fails = 6469
	L1D_cache_core[3]: Access = 24786, Miss = 14844, Miss_rate = 0.599, Pending_hits = 1581, Reservation_fails = 8589
	L1D_cache_core[4]: Access = 24658, Miss = 14744, Miss_rate = 0.598, Pending_hits = 1630, Reservation_fails = 9103
	L1D_cache_core[5]: Access = 24530, Miss = 14562, Miss_rate = 0.594, Pending_hits = 1506, Reservation_fails = 7906
	L1D_cache_core[6]: Access = 24402, Miss = 14779, Miss_rate = 0.606, Pending_hits = 1552, Reservation_fails = 9309
	L1D_cache_core[7]: Access = 24658, Miss = 14501, Miss_rate = 0.588, Pending_hits = 1803, Reservation_fails = 6755
	L1D_cache_core[8]: Access = 24579, Miss = 14591, Miss_rate = 0.594, Pending_hits = 1382, Reservation_fails = 7776
	L1D_cache_core[9]: Access = 24354, Miss = 14467, Miss_rate = 0.594, Pending_hits = 1607, Reservation_fails = 7722
	L1D_cache_core[10]: Access = 24466, Miss = 14759, Miss_rate = 0.603, Pending_hits = 1442, Reservation_fails = 8313
	L1D_cache_core[11]: Access = 24914, Miss = 14998, Miss_rate = 0.602, Pending_hits = 1506, Reservation_fails = 7554
	L1D_cache_core[12]: Access = 24244, Miss = 14563, Miss_rate = 0.601, Pending_hits = 1803, Reservation_fails = 9974
	L1D_cache_core[13]: Access = 24308, Miss = 14571, Miss_rate = 0.599, Pending_hits = 1387, Reservation_fails = 8857
	L1D_cache_core[14]: Access = 24357, Miss = 14701, Miss_rate = 0.604, Pending_hits = 1417, Reservation_fails = 8663
	L1D_total_cache_accesses = 368725
	L1D_total_cache_misses = 220247
	L1D_total_cache_miss_rate = 0.5973
	L1D_total_cache_pending_hits = 22976
	L1D_total_cache_reservation_fails = 120957
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 134190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5197
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31455
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 500087
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6011
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6133
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4680
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63664
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21606
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 506098

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 29023
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8210
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6133
ctas_completed 5719, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
21501, 11985, 7161, 7161, 7161, 7161, 7161, 7161, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 
gpgpu_n_tot_thrd_icount = 139549536
gpgpu_n_tot_w_icount = 4360923
gpgpu_n_stall_shd_mem = 236401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214136
gpgpu_n_mem_write_global = 94437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388608
gpgpu_n_store_insn = 1510992
gpgpu_n_shmem_insn = 49292264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274592
gpgpu_n_shmem_bkconflict = 47432
gpgpu_n_l1cache_bkconflict = 12457
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12457
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:847074	W0_Idle:4635072	W0_Scoreboard:4826361	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2200431	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1713088 {8:214136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6799464 {72:94437,}
traffic_breakdown_coretomem[INST_ACC_R] = 70336 {8:8792,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34261760 {40:856544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1510992 {8:188874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1406720 {40:35168,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 245 
averagemflatency = 270 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 57 
mrq_lat_table:44787 	13672 	14538 	17444 	38645 	49463 	51142 	24655 	4960 	945 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	573484 	407990 	59602 	4372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8163 	486 	121 	280350 	13295 	11353 	3042 	538 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	127119 	164886 	152295 	187128 	314847 	99173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	529 	256 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     17075     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     16819     19534     15942     20895     18458     21056     19438     21682     21743     23586     24592     25024     25111     28285     27062 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27396 
dram[3]:     13889     15299     15951     19203     18317     21611     19374     20697     21710     21674     25215     23180     25109     25028     26602     28307 
dram[4]:     20006     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     16978     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  8.000000 12.840182 10.055046 13.242990  8.292930 12.653226  9.329545 12.642858  8.870432 12.541958  8.894737 11.381147  9.765363 10.843049 11.678082 14.949368 
dram[1]: 12.369863 13.428572 13.177033 13.645933 11.957692 12.242188 12.200000 12.666667 10.686747 12.810715 10.863281 11.253061 11.682052 11.190698 14.113924 15.358974 
dram[2]: 13.004630  7.648649 13.248826 10.308412 12.872951  8.736655 12.163043  8.793594 12.468750  8.766447 11.508064  8.223629 11.031963 10.274854 14.402439 11.643836 
dram[3]: 12.963134 11.767241 13.617225 13.066038 12.214844 12.147860 12.575188 12.098901 12.623240 11.279366 11.816667 10.082089 10.968037 11.792747 14.790123 13.105883 
dram[4]:  7.799308 12.921296  9.761062 13.843903  8.533334 12.713710  9.347328 12.313869  8.983165 12.472222  9.059361 10.805448  9.679558 12.130653 12.042857 14.240964 
dram[5]: 11.821739 14.257732 13.717822 13.739130 11.762264 12.022988 13.932773 13.393575 10.829787 12.680851 10.442307 11.347108 11.947644 12.918919 12.941860 16.356165 
average row locality = 260294/22483 = 11.577370
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       609       880       669       968       749      1072       759      1154       809      1214       633       940       545       833       516       800 
dram[1]:       811       880       913       968      1030      1072      1096      1148      1155      1214       913       940       769       833       725       800 
dram[2]:       876       619       968       669      1068       752      1154       754      1214       808       968       609       833       544       800       517 
dram[3]:       876       822       968       913      1068      1037      1150      1097      1214      1158       968       885       833       766       800       725 
dram[4]:       614       884       669       968       743      1076       750      1156       804      1218       624       940       546       830       514       800 
dram[5]:       827       875       917       960      1041      1067      1106      1136      1163      1208       904       929       783       816       730       792 
total dram writes = 85240
bank skew: 1218/514 = 2.37
chip skew: 15280/13136 = 1.16
average mf latency per bank:
dram[0]:       6821      2779      5855      2740      5446      2857      5674      2756      4933      2454      4265      1925      4329      1648      4457      1614
dram[1]:       4522      2899      4177      2916      4360      2807      4375      2895      3606      2527      3376      1943      3003      1728      2923      1590
dram[2]:       2840      6190      2646      6050      2909      5232      2699      5559      2471      4485      1890      4067      1746      3991      1584      4355
dram[3]:       3013      4486      2837      4315      2816      4451      2849      4842      2498      3903      1917      3807      1734      3265      1596      3173
dram[4]:       6801      2723      5983      2746      5563      2814      5757      2750      4943      2338      4037      1905      4143      1680      4665      1572
dram[5]:       4308      2924      4116      2966      4310      2799      4316      3004      3700      2416      3322      1962      2947      1772      2783      1616
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1214       779      1212       820       590
dram[1]:        839       525       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       759       547
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799       612       653
dram[3]:        558       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030       546       794
dram[4]:        786       514      1028       829      1072      1185      1081       951       938      1272       829      1268       785      1371       730       613
dram[5]:        903       612       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254       842       660
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637957 n_nop=586695 n_act=3784 n_pre=3768 n_ref_event=0 n_req=40816 n_rd=30754 n_rd_L2_A=0 n_write=0 n_wr_bk=13150 bw_util=0.1376
n_activity=180665 dram_eff=0.486
bk0: 1786a 614834i bk1: 2144a 615305i bk2: 1680a 618518i bk3: 2100a 615077i bk4: 1874a 614357i bk5: 2326a 612592i bk6: 1872a 616521i bk7: 2488a 611463i bk8: 2040a 613721i bk9: 2666a 609102i bk10: 1540a 617114i bk11: 2064a 612950i bk12: 1328a 619539i bk13: 1788a 615633i bk14: 1304a 622023i bk15: 1754a 617544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907561
Row_Buffer_Locality_read = 0.956006
Row_Buffer_Locality_write = 0.759491
Bank_Level_Parallism = 2.546541
Bank_Level_Parallism_Col = 2.440395
Bank_Level_Parallism_Ready = 1.252913
write_to_read_ratio_blp_rw_average = 0.510125
GrpLevelPara = 1.763546 

BW Util details:
bwutil = 0.137639 
total_CMD = 637957 
util_bw = 87808 
Wasted_Col = 51573 
Wasted_Row = 18770 
Idle = 479806 

BW Util Bottlenecks: 
RCDc_limit = 11417 
RCDWRc_limit = 9710 
WTRc_limit = 10426 
RTWc_limit = 43290 
CCDLc_limit = 33954 
rwq = 0 
CCDLc_limit_alone = 22423 
WTRc_limit_alone = 9309 
RTWc_limit_alone = 32876 

Commands details: 
total_CMD = 637957 
n_nop = 586695 
Read = 30754 
Write = 0 
L2_Alloc = 0 
L2_WB = 13150 
n_act = 3784 
n_pre = 3768 
n_ref = 0 
n_req = 40816 
total_req = 43904 

Dual Bus Interface Util: 
issued_total_row = 7552 
issued_total_col = 43904 
Row_Bus_Util =  0.011838 
CoL_Bus_Util = 0.068820 
Either_Row_CoL_Bus_Util = 0.080353 
Issued_on_Two_Bus_Simul_Util = 0.000304 
issued_two_Eff = 0.003784 
queue_avg = 3.050931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05093
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 690440 -   mf: uid=3888950, sid4294967295:w4294967295, part=1, addr=0xc009b600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690340), 
Ready @ 690451 -   mf: uid=3888952, sid4294967295:w4294967295, part=1, addr=0xc009e600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690351), 
Ready @ 690456 -   mf: uid=3888954, sid4294967295:w4294967295, part=1, addr=0xc0098600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690356), 
Ready @ 690489 -   mf: uid=3888955, sid4294967295:w4294967295, part=1, addr=0xc009ce00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690389), 
Ready @ 690527 -   mf: uid=3888961, sid4294967295:w4294967295, part=1, addr=0xc009fe00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690427), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637957 n_nop=581007 n_act=3747 n_pre=3732 n_ref_event=0 n_req=45999 n_rd=34416 n_rd_L2_A=0 n_write=0 n_wr_bk=15266 bw_util=0.1558
n_activity=186533 dram_eff=0.5327
bk0: 2090a 612124i bk1: 2152a 612462i bk2: 2062a 614107i bk3: 2118a 613288i bk4: 2330a 608262i bk5: 2322a 607325i bk6: 2466a 608735i bk7: 2472a 608768i bk8: 2668a 606366i bk9: 2666a 606907i bk10: 2088a 611111i bk11: 2044a 609529i bk12: 1696a 613912i bk13: 1776a 613724i bk14: 1678a 616396i bk15: 1788a 616201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918824
Row_Buffer_Locality_read = 0.961994
Row_Buffer_Locality_write = 0.790555
Bank_Level_Parallism = 2.831758
Bank_Level_Parallism_Col = 2.722325
Bank_Level_Parallism_Ready = 1.309753
write_to_read_ratio_blp_rw_average = 0.531376
GrpLevelPara = 1.937391 

BW Util details:
bwutil = 0.155753 
total_CMD = 637957 
util_bw = 99364 
Wasted_Col = 51369 
Wasted_Row = 16866 
Idle = 470358 

BW Util Bottlenecks: 
RCDc_limit = 10488 
RCDWRc_limit = 8642 
WTRc_limit = 12182 
RTWc_limit = 50577 
CCDLc_limit = 34868 
rwq = 0 
CCDLc_limit_alone = 22740 
WTRc_limit_alone = 10821 
RTWc_limit_alone = 39810 

Commands details: 
total_CMD = 637957 
n_nop = 581007 
Read = 34416 
Write = 0 
L2_Alloc = 0 
L2_WB = 15266 
n_act = 3747 
n_pre = 3732 
n_ref = 0 
n_req = 45999 
total_req = 49682 

Dual Bus Interface Util: 
issued_total_row = 7479 
issued_total_col = 49682 
Row_Bus_Util =  0.011723 
CoL_Bus_Util = 0.077877 
Either_Row_CoL_Bus_Util = 0.089269 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.003705 
queue_avg = 4.015169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01517
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637957 n_nop=586630 n_act=3812 n_pre=3796 n_ref_event=0 n_req=40819 n_rd=30756 n_rd_L2_A=0 n_write=0 n_wr_bk=13153 bw_util=0.1377
n_activity=181240 dram_eff=0.4845
bk0: 2144a 614588i bk1: 1786a 615620i bk2: 2088a 615674i bk3: 1694a 618322i bk4: 2332a 611597i bk5: 1864a 614702i bk6: 2482a 611368i bk7: 1884a 615821i bk8: 2670a 609605i bk9: 2036a 612792i bk10: 2120a 613726i bk11: 1480a 617207i bk12: 1786a 615991i bk13: 1338a 620227i bk14: 1754a 617736i bk15: 1298a 622335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906955
Row_Buffer_Locality_read = 0.956366
Row_Buffer_Locality_write = 0.755938
Bank_Level_Parallism = 2.530919
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.261903
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.137655 
total_CMD = 637957 
util_bw = 87818 
Wasted_Col = 51701 
Wasted_Row = 19185 
Idle = 479253 

BW Util Bottlenecks: 
RCDc_limit = 11391 
RCDWRc_limit = 9768 
WTRc_limit = 9712 
RTWc_limit = 42542 
CCDLc_limit = 32916 
rwq = 0 
CCDLc_limit_alone = 22180 
WTRc_limit_alone = 8660 
RTWc_limit_alone = 32858 

Commands details: 
total_CMD = 637957 
n_nop = 586630 
Read = 30756 
Write = 0 
L2_Alloc = 0 
L2_WB = 13153 
n_act = 3812 
n_pre = 3796 
n_ref = 0 
n_req = 40819 
total_req = 43909 

Dual Bus Interface Util: 
issued_total_row = 7608 
issued_total_col = 43909 
Row_Bus_Util =  0.011926 
CoL_Bus_Util = 0.068828 
Either_Row_CoL_Bus_Util = 0.080455 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.003702 
queue_avg = 2.993703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 690438 -   mf: uid=3888949, sid4294967295:w4294967295, part=3, addr=0xc009be00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690338), 
Ready @ 690449 -   mf: uid=3888951, sid4294967295:w4294967295, part=3, addr=0xc009ee00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690349), 
Ready @ 690454 -   mf: uid=3888953, sid4294967295:w4294967295, part=3, addr=0xc0098e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690354), 
Ready @ 690512 -   mf: uid=3888958, sid4294967295:w4294967295, part=3, addr=0xc009a600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690412), 
Ready @ 690517 -   mf: uid=3888960, sid4294967295:w4294967295, part=3, addr=0xc009d600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690417), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637957 n_nop=580886 n_act=3788 n_pre=3772 n_ref_event=4567177155082382276 n_req=46034 n_rd=34442 n_rd_L2_A=0 n_write=0 n_wr_bk=15280 bw_util=0.1559
n_activity=186244 dram_eff=0.5339
bk0: 2148a 611064i bk1: 2104a 611245i bk2: 2112a 612155i bk3: 2078a 613564i bk4: 2318a 607277i bk5: 2338a 608318i bk6: 2472a 608374i bk7: 2474a 609386i bk8: 2664a 606578i bk9: 2670a 605887i bk10: 2102a 610792i bk11: 2030a 609289i bk12: 1772a 613337i bk13: 1696a 614824i bk14: 1788a 616756i bk15: 1676a 616677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918039
Row_Buffer_Locality_read = 0.961675
Row_Buffer_Locality_write = 0.788389
Bank_Level_Parallism = 2.857064
Bank_Level_Parallism_Col = 2.958336
Bank_Level_Parallism_Ready = 1.319521
write_to_read_ratio_blp_rw_average = 0.532563
GrpLevelPara = 1.942117 

BW Util details:
bwutil = 0.155879 
total_CMD = 637957 
util_bw = 99444 
Wasted_Col = 51015 
Wasted_Row = 17060 
Idle = 470438 

BW Util Bottlenecks: 
RCDc_limit = 10396 
RCDWRc_limit = 8732 
WTRc_limit = 11910 
RTWc_limit = 50782 
CCDLc_limit = 35001 
rwq = 0 
CCDLc_limit_alone = 22356 
WTRc_limit_alone = 10579 
RTWc_limit_alone = 39468 

Commands details: 
total_CMD = 637957 
n_nop = 580886 
Read = 34442 
Write = 0 
L2_Alloc = 0 
L2_WB = 15280 
n_act = 3788 
n_pre = 3772 
n_ref = 4567177155082382276 
n_req = 46034 
total_req = 49722 

Dual Bus Interface Util: 
issued_total_row = 7560 
issued_total_col = 49722 
Row_Bus_Util =  0.011850 
CoL_Bus_Util = 0.077939 
Either_Row_CoL_Bus_Util = 0.089459 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.003697 
queue_avg = 3.876636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87664
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637957 n_nop=586823 n_act=3767 n_pre=3751 n_ref_event=0 n_req=40734 n_rd=30686 n_rd_L2_A=0 n_write=0 n_wr_bk=13136 bw_util=0.1374
n_activity=180381 dram_eff=0.4859
bk0: 1780a 615271i bk1: 2120a 614078i bk2: 1694a 618783i bk3: 2104a 616170i bk4: 1848a 614366i bk5: 2338a 611107i bk6: 1866a 616169i bk7: 2498a 610818i bk8: 2042a 614276i bk9: 2668a 609520i bk10: 1504a 618856i bk11: 2064a 613643i bk12: 1332a 620453i bk13: 1786a 617388i bk14: 1286a 622500i bk15: 1756a 617407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907890
Row_Buffer_Locality_read = 0.956495
Row_Buffer_Locality_write = 0.759455
Bank_Level_Parallism = 2.524515
Bank_Level_Parallism_Col = 2.420367
Bank_Level_Parallism_Ready = 1.242613
write_to_read_ratio_blp_rw_average = 0.509442
GrpLevelPara = 1.764768 

BW Util details:
bwutil = 0.137382 
total_CMD = 637957 
util_bw = 87644 
Wasted_Col = 51030 
Wasted_Row = 18997 
Idle = 480286 

BW Util Bottlenecks: 
RCDc_limit = 11446 
RCDWRc_limit = 9634 
WTRc_limit = 10218 
RTWc_limit = 41450 
CCDLc_limit = 32199 
rwq = 0 
CCDLc_limit_alone = 21447 
WTRc_limit_alone = 9115 
RTWc_limit_alone = 31801 

Commands details: 
total_CMD = 637957 
n_nop = 586823 
Read = 30686 
Write = 0 
L2_Alloc = 0 
L2_WB = 13136 
n_act = 3767 
n_pre = 3751 
n_ref = 0 
n_req = 40734 
total_req = 43822 

Dual Bus Interface Util: 
issued_total_row = 7518 
issued_total_col = 43822 
Row_Bus_Util =  0.011784 
CoL_Bus_Util = 0.068691 
Either_Row_CoL_Bus_Util = 0.080153 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.004029 
queue_avg = 3.021716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02172
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 690491 -   mf: uid=3888956, sid4294967295:w4294967295, part=5, addr=0xc009c600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690391), 
Ready @ 690510 -   mf: uid=3888957, sid4294967295:w4294967295, part=5, addr=0xc009ae00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690410), 
Ready @ 690515 -   mf: uid=3888959, sid4294967295:w4294967295, part=5, addr=0xc009de00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690415), 
Ready @ 690528 -   mf: uid=3888962, sid4294967295:w4294967295, part=5, addr=0xc009f600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (690428), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637957 n_nop=581252 n_act=3668 n_pre=3652 n_ref_event=0 n_req=45892 n_rd=34322 n_rd_L2_A=0 n_write=0 n_wr_bk=15254 bw_util=0.1554
n_activity=183699 dram_eff=0.5398
bk0: 2088a 610589i bk1: 2104a 612891i bk2: 2074a 613547i bk3: 2118a 612202i bk4: 2328a 606641i bk5: 2332a 607714i bk6: 2478a 608238i bk7: 2476a 608396i bk8: 2674a 605350i bk9: 2662a 605741i bk10: 2026a 609146i bk11: 2044a 611078i bk12: 1686a 614199i bk13: 1776a 613209i bk14: 1668a 614226i bk15: 1788a 615988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920400
Row_Buffer_Locality_read = 0.962560
Row_Buffer_Locality_write = 0.795333
Bank_Level_Parallism = 2.941808
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.305736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.155421 
total_CMD = 637957 
util_bw = 99152 
Wasted_Col = 50907 
Wasted_Row = 14807 
Idle = 473091 

BW Util Bottlenecks: 
RCDc_limit = 10264 
RCDWRc_limit = 8237 
WTRc_limit = 11998 
RTWc_limit = 55083 
CCDLc_limit = 32935 
rwq = 0 
CCDLc_limit_alone = 22098 
WTRc_limit_alone = 10801 
RTWc_limit_alone = 45443 

Commands details: 
total_CMD = 637957 
n_nop = 581252 
Read = 34322 
Write = 0 
L2_Alloc = 0 
L2_WB = 15254 
n_act = 3668 
n_pre = 3652 
n_ref = 0 
n_req = 45892 
total_req = 49576 

Dual Bus Interface Util: 
issued_total_row = 7320 
issued_total_col = 49576 
Row_Bus_Util =  0.011474 
CoL_Bus_Util = 0.077711 
Either_Row_CoL_Bus_Util = 0.088885 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.003368 
queue_avg = 3.833087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95116, Miss = 17540, Miss_rate = 0.184, Pending_hits = 7683, Reservation_fails = 6125
L2_cache_bank[1]: Access = 82240, Miss = 21832, Miss_rate = 0.265, Pending_hits = 9092, Reservation_fails = 6002
L2_cache_bank[2]: Access = 100296, Miss = 21924, Miss_rate = 0.219, Pending_hits = 9721, Reservation_fails = 6383
L2_cache_bank[3]: Access = 83380, Miss = 21820, Miss_rate = 0.262, Pending_hits = 9469, Reservation_fails = 7251
L2_cache_bank[4]: Access = 81616, Miss = 21882, Miss_rate = 0.268, Pending_hits = 8845, Reservation_fails = 4375
L2_cache_bank[5]: Access = 95420, Miss = 17480, Miss_rate = 0.183, Pending_hits = 7787, Reservation_fails = 7700
L2_cache_bank[6]: Access = 82736, Miss = 21874, Miss_rate = 0.264, Pending_hits = 9017, Reservation_fails = 4552
L2_cache_bank[7]: Access = 100816, Miss = 21926, Miss_rate = 0.217, Pending_hits = 9837, Reservation_fails = 8098
L2_cache_bank[8]: Access = 94722, Miss = 17444, Miss_rate = 0.184, Pending_hits = 7587, Reservation_fails = 6521
L2_cache_bank[9]: Access = 81504, Miss = 21830, Miss_rate = 0.268, Pending_hits = 9019, Reservation_fails = 5382
L2_cache_bank[10]: Access = 100526, Miss = 21864, Miss_rate = 0.217, Pending_hits = 9728, Reservation_fails = 7223
L2_cache_bank[11]: Access = 82244, Miss = 21790, Miss_rate = 0.265, Pending_hits = 9142, Reservation_fails = 4349
L2_total_cache_accesses = 1080616
L2_total_cache_misses = 249206
L2_total_cache_miss_rate = 0.2306
L2_total_cache_pending_hits = 106927
L2_total_cache_reservation_fails = 73961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 32444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 21783
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30351
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4252
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 728
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 86
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7937
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 258
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 728
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 202600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5324
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 547
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2558
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7937
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=1080616
icnt_total_pkts_simt_to_mem=411817
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.9559
	minimum = 5
	maximum = 753
Network latency average = 46.9206
	minimum = 5
	maximum = 753
Slowest packet = 1255777
Flit latency average = 44.5578
	minimum = 5
	maximum = 753
Slowest flit = 1340214
Fragmentation average = 0.0050401
	minimum = 0
	maximum = 326
Injected packet rate average = 0.21238
	minimum = 0.0804695 (at node 0)
	maximum = 0.523918 (at node 25)
Accepted packet rate average = 0.21238
	minimum = 0.0569944 (at node 15)
	maximum = 0.313566 (at node 4)
Injected flit rate average = 0.226634
	minimum = 0.105715 (at node 0)
	maximum = 0.523918 (at node 25)
Accepted flit rate average= 0.226634
	minimum = 0.0776217 (at node 15)
	maximum = 0.313566 (at node 4)
Injected packet length average = 1.06711
Accepted packet length average = 1.06711
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2467 (21 samples)
	minimum = 5 (21 samples)
	maximum = 245.952 (21 samples)
Network latency average = 18.2583 (21 samples)
	minimum = 5 (21 samples)
	maximum = 243.048 (21 samples)
Flit latency average = 17.5866 (21 samples)
	minimum = 5 (21 samples)
	maximum = 242.524 (21 samples)
Fragmentation average = 0.00143339 (21 samples)
	minimum = 0 (21 samples)
	maximum = 57.7143 (21 samples)
Injected packet rate average = 0.077958 (21 samples)
	minimum = 0.0296938 (21 samples)
	maximum = 0.196866 (21 samples)
Accepted packet rate average = 0.077958 (21 samples)
	minimum = 0.028827 (21 samples)
	maximum = 0.114895 (21 samples)
Injected flit rate average = 0.0832224 (21 samples)
	minimum = 0.0387224 (21 samples)
	maximum = 0.19703 (21 samples)
Accepted flit rate average = 0.0832224 (21 samples)
	minimum = 0.0391333 (21 samples)
	maximum = 0.114895 (21 samples)
Injected packet size average = 1.06753 (21 samples)
Accepted packet size average = 1.06753 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 7 sec (2467 sec)
gpgpu_simulation_rate = 54852 (inst/sec)
gpgpu_simulation_rate = 279 (cycle/sec)
gpgpu_silicon_slowdown = 3584229x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
kernel_stream_id = 63023
gpu_sim_cycle = 30426
gpu_sim_insn = 19880
gpu_ipc =       0.6534
gpu_tot_sim_cycle = 720863
gpu_tot_sim_insn = 135341248
gpu_tot_ipc =     187.7489
gpu_tot_issued_cta = 5720
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.6504% 
max_total_param_size = 0
gpu_stall_dramfull = 72162
gpu_stall_icnt2sh    = 151344
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4403
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8150
L2_BW  =       0.1493 GB/Sec
L2_BW_total  =      47.9762 GB/Sec
gpu_total_sim_rate=52478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2206952
	L1I_total_cache_misses = 28725
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22762
L1D_cache:
	L1D_cache_core[0]: Access = 24675, Miss = 14551, Miss_rate = 0.590, Pending_hits = 1605, Reservation_fails = 4886
	L1D_cache_core[1]: Access = 24608, Miss = 14727, Miss_rate = 0.598, Pending_hits = 1369, Reservation_fails = 9081
	L1D_cache_core[2]: Access = 25186, Miss = 14889, Miss_rate = 0.591, Pending_hits = 1386, Reservation_fails = 6469
	L1D_cache_core[3]: Access = 24786, Miss = 14844, Miss_rate = 0.599, Pending_hits = 1581, Reservation_fails = 8589
	L1D_cache_core[4]: Access = 24658, Miss = 14744, Miss_rate = 0.598, Pending_hits = 1630, Reservation_fails = 9103
	L1D_cache_core[5]: Access = 24530, Miss = 14562, Miss_rate = 0.594, Pending_hits = 1506, Reservation_fails = 7906
	L1D_cache_core[6]: Access = 24402, Miss = 14779, Miss_rate = 0.606, Pending_hits = 1552, Reservation_fails = 9309
	L1D_cache_core[7]: Access = 24658, Miss = 14501, Miss_rate = 0.588, Pending_hits = 1803, Reservation_fails = 6755
	L1D_cache_core[8]: Access = 24579, Miss = 14591, Miss_rate = 0.594, Pending_hits = 1382, Reservation_fails = 7776
	L1D_cache_core[9]: Access = 24354, Miss = 14467, Miss_rate = 0.594, Pending_hits = 1607, Reservation_fails = 7722
	L1D_cache_core[10]: Access = 24497, Miss = 14775, Miss_rate = 0.603, Pending_hits = 1442, Reservation_fails = 8313
	L1D_cache_core[11]: Access = 24914, Miss = 14998, Miss_rate = 0.602, Pending_hits = 1506, Reservation_fails = 7554
	L1D_cache_core[12]: Access = 24244, Miss = 14563, Miss_rate = 0.601, Pending_hits = 1803, Reservation_fails = 9974
	L1D_cache_core[13]: Access = 24308, Miss = 14571, Miss_rate = 0.599, Pending_hits = 1387, Reservation_fails = 8857
	L1D_cache_core[14]: Access = 24357, Miss = 14701, Miss_rate = 0.604, Pending_hits = 1417, Reservation_fails = 8663
	L1D_total_cache_accesses = 368756
	L1D_total_cache_misses = 220263
	L1D_total_cache_miss_rate = 0.5973
	L1D_total_cache_pending_hits = 22976
	L1D_total_cache_reservation_fails = 120957
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 134196
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 5720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
21501, 11985, 7161, 7161, 7161, 7161, 7161, 7161, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 
gpgpu_n_tot_thrd_icount = 139643904
gpgpu_n_tot_w_icount = 4363872
gpgpu_n_stall_shd_mem = 236905
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214152
gpgpu_n_mem_write_global = 94452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388864
gpgpu_n_store_insn = 1511232
gpgpu_n_shmem_insn = 49296960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274688
gpgpu_n_shmem_bkconflict = 47936
gpgpu_n_l1cache_bkconflict = 12457
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47936
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12457
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:847074	W0_Idle:4670954	W0_Scoreboard:4848380	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:233572	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2203380	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1713216 {8:214152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6800544 {72:94452,}
traffic_breakdown_coretomem[INST_ACC_R] = 70432 {8:8804,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34264320 {40:856608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1511232 {8:188904,}
traffic_breakdown_memtocore[INST_ACC_R] = 1408640 {40:35216,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 245 
averagemflatency = 270 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 57 
mrq_lat_table:44859 	13688 	14549 	17445 	38683 	49463 	51152 	24655 	4960 	945 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	573544 	408024 	59602 	4372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8175 	486 	121 	280381 	13295 	11353 	3042 	538 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	127201 	164898 	152295 	187128 	314847 	99173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	538 	260 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     17075     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     16819     19534     15942     20895     18458     21056     19438     21682     21743     23586     24592     25024     25111     28285     27062 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27396 
dram[3]:     13889     15299     15951     19203     18317     21611     19374     20697     21710     21674     25215     23180     25109     25028     26602     28307 
dram[4]:     20006     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     16978     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     21706     22573     23183     25025     25336     28532     26147 
average row accesses per activate:
dram[0]:  8.000000 12.840182 10.055046 13.242990  8.292930 12.653226  9.329545 12.642858  8.870432 12.541958  8.894737 11.381147  9.765363 10.843049 11.678082 14.949368 
dram[1]: 12.243243 13.428572 13.177033 13.645933 11.957692 12.242188 12.200000 12.666667 10.684685 12.810715 10.837210 11.253061 11.642858 11.190698 14.132912 15.358974 
dram[2]: 12.867579  7.648649 13.248826 10.308412 12.872951  8.736655 12.163043  8.793594 12.468750  8.766447 11.508064  8.223629 11.036530 10.274854 14.402439 11.643836 
dram[3]: 12.827272 11.767241 13.617225 13.066038 12.214844 12.147860 12.575188 12.098901 12.623240 11.255521 11.816667 10.059259 10.972603 11.752578 14.790123 13.123529 
dram[4]:  7.750000 12.921296  9.761062 13.843903  8.533334 12.713710  9.347328 12.313869  8.983165 12.472222  9.059361 10.805448  9.685082 12.130653 12.042857 14.240964 
dram[5]: 11.708155 14.257732 13.717822 13.739130 11.762264 12.022988 13.932773 13.393575 10.833333 12.684397 10.432950 11.359504 11.901042 12.865591 12.953488 16.356165 
average row locality = 260442/22511 = 11.569544
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       609       880       669       968       749      1072       759      1154       809      1214       633       940       545       833       516       800 
dram[1]:       812       880       913       968      1030      1072      1096      1148      1157      1214       916       940       773       833       728       800 
dram[2]:       878       619       968       669      1068       752      1154       754      1214       808       968       609       834       544       800       517 
dram[3]:       878       822       968       913      1068      1037      1150      1097      1214      1161       968       887       834       770       800       728 
dram[4]:       616       884       669       968       743      1076       750      1156       804      1218       624       940       547       830       514       800 
dram[5]:       829       875       917       960      1041      1067      1106      1136      1163      1209       904       932       786       819       732       792 
total dram writes = 85288
bank skew: 1218/514 = 2.37
chip skew: 15295/13139 = 1.16
average mf latency per bank:
dram[0]:       6821      2779      5855      2740      5446      2857      5674      2756      4933      2454      4265      1925      4329      1648      4457      1614
dram[1]:       4517      2899      4177      2916      4360      2807      4375      2895      3602      2527      3370      1943      2987      1728      2911      1590
dram[2]:       2834      6190      2646      6050      2909      5232      2699      5559      2471      4485      1890      4067      1744      3991      1584      4355
dram[3]:       3006      4486      2837      4315      2816      4451      2849      4842      2498      3896      1917      3803      1732      3248      1596      3160
dram[4]:       6779      2723      5983      2746      5563      2814      5757      2750      4943      2338      4037      1905      4135      1680      4665      1572
dram[5]:       4298      2924      4116      2966      4310      2799      4316      3004      3703      2415      3324      1956      2935      1766      2776      1616
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1214       779      1212       820       590
dram[1]:        839       525       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       759       547
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799       612       653
dram[3]:        558       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030       546       794
dram[4]:        786       514      1028       829      1072      1185      1081       951       938      1272       829      1268       785      1371       730       613
dram[5]:        903       612       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254       842       660
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666070 n_nop=614808 n_act=3784 n_pre=3768 n_ref_event=0 n_req=40816 n_rd=30754 n_rd_L2_A=0 n_write=0 n_wr_bk=13150 bw_util=0.1318
n_activity=180665 dram_eff=0.486
bk0: 1786a 642947i bk1: 2144a 643418i bk2: 1680a 646631i bk3: 2100a 643190i bk4: 1874a 642470i bk5: 2326a 640705i bk6: 1872a 644634i bk7: 2488a 639576i bk8: 2040a 641834i bk9: 2666a 637215i bk10: 1540a 645227i bk11: 2064a 641063i bk12: 1328a 647652i bk13: 1788a 643746i bk14: 1304a 650136i bk15: 1754a 645657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907561
Row_Buffer_Locality_read = 0.956006
Row_Buffer_Locality_write = 0.759491
Bank_Level_Parallism = 2.546541
Bank_Level_Parallism_Col = 2.440395
Bank_Level_Parallism_Ready = 1.252913
write_to_read_ratio_blp_rw_average = 0.510125
GrpLevelPara = 1.763546 

BW Util details:
bwutil = 0.131830 
total_CMD = 666070 
util_bw = 87808 
Wasted_Col = 51573 
Wasted_Row = 18770 
Idle = 507919 

BW Util Bottlenecks: 
RCDc_limit = 11417 
RCDWRc_limit = 9710 
WTRc_limit = 10426 
RTWc_limit = 43290 
CCDLc_limit = 33954 
rwq = 0 
CCDLc_limit_alone = 22423 
WTRc_limit_alone = 9309 
RTWc_limit_alone = 32876 

Commands details: 
total_CMD = 666070 
n_nop = 614808 
Read = 30754 
Write = 0 
L2_Alloc = 0 
L2_WB = 13150 
n_act = 3784 
n_pre = 3768 
n_ref = 0 
n_req = 40816 
total_req = 43904 

Dual Bus Interface Util: 
issued_total_row = 7552 
issued_total_col = 43904 
Row_Bus_Util =  0.011338 
CoL_Bus_Util = 0.065915 
Either_Row_CoL_Bus_Util = 0.076962 
Issued_on_Two_Bus_Simul_Util = 0.000291 
issued_two_Eff = 0.003784 
queue_avg = 2.922160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.92216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 720936 -   mf: uid=3890845, sid4294967295:w4294967295, part=1, addr=0xc0052a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720836), 
Ready @ 720940 -   mf: uid=3890847, sid4294967295:w4294967295, part=1, addr=0xc0054200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720840), 
Ready @ 720946 -   mf: uid=3890850, sid4294967295:w4294967295, part=1, addr=0xc0055a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720846), 
Ready @ 720952 -   mf: uid=3890853, sid4294967295:w4294967295, part=1, addr=0xc0057200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720852), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666070 n_nop=609063 n_act=3755 n_pre=3739 n_ref_event=0 n_req=46040 n_rd=34444 n_rd_L2_A=0 n_write=0 n_wr_bk=15280 bw_util=0.1493
n_activity=186973 dram_eff=0.5319
bk0: 2098a 640137i bk1: 2152a 640571i bk2: 2062a 642219i bk3: 2118a 641400i bk4: 2330a 636376i bk5: 2322a 635440i bk6: 2466a 636850i bk7: 2472a 636884i bk8: 2676a 634436i bk9: 2666a 635020i bk10: 2100a 639166i bk11: 2044a 637640i bk12: 1696a 641960i bk13: 1776a 641834i bk14: 1678a 644468i bk15: 1788a 644312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918745
Row_Buffer_Locality_read = 0.961909
Row_Buffer_Locality_write = 0.790531
Bank_Level_Parallism = 2.828960
Bank_Level_Parallism_Col = 2.720363
Bank_Level_Parallism_Ready = 1.309493
write_to_read_ratio_blp_rw_average = 0.531373
GrpLevelPara = 1.936182 

BW Util details:
bwutil = 0.149306 
total_CMD = 666070 
util_bw = 99448 
Wasted_Col = 51499 
Wasted_Row = 16951 
Idle = 498172 

BW Util Bottlenecks: 
RCDc_limit = 10536 
RCDWRc_limit = 8669 
WTRc_limit = 12182 
RTWc_limit = 50629 
CCDLc_limit = 34904 
rwq = 0 
CCDLc_limit_alone = 22760 
WTRc_limit_alone = 10821 
RTWc_limit_alone = 39846 

Commands details: 
total_CMD = 666070 
n_nop = 609063 
Read = 34444 
Write = 0 
L2_Alloc = 0 
L2_WB = 15280 
n_act = 3755 
n_pre = 3739 
n_ref = 0 
n_req = 46040 
total_req = 49724 

Dual Bus Interface Util: 
issued_total_row = 7494 
issued_total_col = 49724 
Row_Bus_Util =  0.011251 
CoL_Bus_Util = 0.074653 
Either_Row_CoL_Bus_Util = 0.085587 
Issued_on_Two_Bus_Simul_Util = 0.000317 
issued_two_Eff = 0.003701 
queue_avg = 3.846279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666070 n_nop=614726 n_act=3815 n_pre=3799 n_ref_event=0 n_req=40829 n_rd=30764 n_rd_L2_A=0 n_write=0 n_wr_bk=13156 bw_util=0.1319
n_activity=181386 dram_eff=0.4843
bk0: 2152a 642603i bk1: 1786a 643730i bk2: 2088a 643786i bk3: 1694a 646434i bk4: 2332a 639709i bk5: 1864a 642814i bk6: 2482a 639481i bk7: 1884a 643934i bk8: 2670a 637718i bk9: 2036a 640905i bk10: 2120a 641839i bk11: 1480a 645320i bk12: 1786a 644105i bk13: 1338a 648341i bk14: 1754a 645850i bk15: 1298a 650449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906904
Row_Buffer_Locality_read = 0.956313
Row_Buffer_Locality_write = 0.755887
Bank_Level_Parallism = 2.529880
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.261838
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131878 
total_CMD = 666070 
util_bw = 87840 
Wasted_Col = 51738 
Wasted_Row = 19235 
Idle = 507257 

BW Util Bottlenecks: 
RCDc_limit = 11415 
RCDWRc_limit = 9775 
WTRc_limit = 9712 
RTWc_limit = 42542 
CCDLc_limit = 32922 
rwq = 0 
CCDLc_limit_alone = 22186 
WTRc_limit_alone = 8660 
RTWc_limit_alone = 32858 

Commands details: 
total_CMD = 666070 
n_nop = 614726 
Read = 30764 
Write = 0 
L2_Alloc = 0 
L2_WB = 13156 
n_act = 3815 
n_pre = 3799 
n_ref = 0 
n_req = 40829 
total_req = 43920 

Dual Bus Interface Util: 
issued_total_row = 7614 
issued_total_col = 43920 
Row_Bus_Util =  0.011431 
CoL_Bus_Util = 0.065939 
Either_Row_CoL_Bus_Util = 0.077085 
Issued_on_Two_Bus_Simul_Util = 0.000285 
issued_two_Eff = 0.003701 
queue_avg = 2.867690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86769
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 720934 -   mf: uid=3890844, sid4294967295:w4294967295, part=3, addr=0xc0053200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720834), 
Ready @ 720942 -   mf: uid=3890848, sid4294967295:w4294967295, part=3, addr=0xc0054a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720842), 
Ready @ 720948 -   mf: uid=3890851, sid4294967295:w4294967295, part=3, addr=0xc0056200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720848), 
Ready @ 720954 -   mf: uid=3890854, sid4294967295:w4294967295, part=3, addr=0xc0057a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720854), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666070 n_nop=608937 n_act=3796 n_pre=3780 n_ref_event=4567177155082382276 n_req=46080 n_rd=34474 n_rd_L2_A=0 n_write=0 n_wr_bk=15295 bw_util=0.1494
n_activity=186716 dram_eff=0.5331
bk0: 2156a 639077i bk1: 2104a 639353i bk2: 2112a 640266i bk3: 2078a 641675i bk4: 2318a 635388i bk5: 2338a 636430i bk6: 2472a 636488i bk7: 2474a 637501i bk8: 2664a 634695i bk9: 2682a 633939i bk10: 2102a 638903i bk11: 2042a 637343i bk12: 1772a 641448i bk13: 1696a 642854i bk14: 1788a 644868i bk15: 1676a 644750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917947
Row_Buffer_Locality_read = 0.961594
Row_Buffer_Locality_write = 0.788299
Bank_Level_Parallism = 2.854100
Bank_Level_Parallism_Col = 2.955796
Bank_Level_Parallism_Ready = 1.319222
write_to_read_ratio_blp_rw_average = 0.532601
GrpLevelPara = 1.940741 

BW Util details:
bwutil = 0.149441 
total_CMD = 666070 
util_bw = 99538 
Wasted_Col = 51157 
Wasted_Row = 17144 
Idle = 498231 

BW Util Bottlenecks: 
RCDc_limit = 10444 
RCDWRc_limit = 8757 
WTRc_limit = 11910 
RTWc_limit = 50847 
CCDLc_limit = 35046 
rwq = 0 
CCDLc_limit_alone = 22381 
WTRc_limit_alone = 10579 
RTWc_limit_alone = 39513 

Commands details: 
total_CMD = 666070 
n_nop = 608937 
Read = 34474 
Write = 0 
L2_Alloc = 0 
L2_WB = 15295 
n_act = 3796 
n_pre = 3780 
n_ref = 4567177155082382276 
n_req = 46080 
total_req = 49769 

Dual Bus Interface Util: 
issued_total_row = 7576 
issued_total_col = 49769 
Row_Bus_Util =  0.011374 
CoL_Bus_Util = 0.074720 
Either_Row_CoL_Bus_Util = 0.085776 
Issued_on_Two_Bus_Simul_Util = 0.000318 
issued_two_Eff = 0.003711 
queue_avg = 3.713614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666070 n_nop=614919 n_act=3770 n_pre=3754 n_ref_event=0 n_req=40744 n_rd=30694 n_rd_L2_A=0 n_write=0 n_wr_bk=13139 bw_util=0.1316
n_activity=180527 dram_eff=0.4856
bk0: 1788a 643286i bk1: 2120a 642187i bk2: 1694a 646894i bk3: 2104a 644281i bk4: 1848a 642477i bk5: 2338a 639219i bk6: 1866a 644282i bk7: 2498a 638931i bk8: 2042a 642389i bk9: 2668a 637633i bk10: 1504a 646969i bk11: 2064a 641756i bk12: 1332a 648567i bk13: 1786a 645503i bk14: 1286a 650615i bk15: 1756a 645522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907839
Row_Buffer_Locality_read = 0.956441
Row_Buffer_Locality_write = 0.759403
Bank_Level_Parallism = 2.523473
Bank_Level_Parallism_Col = 2.419824
Bank_Level_Parallism_Ready = 1.242553
write_to_read_ratio_blp_rw_average = 0.509329
GrpLevelPara = 1.764477 

BW Util details:
bwutil = 0.131617 
total_CMD = 666070 
util_bw = 87666 
Wasted_Col = 51067 
Wasted_Row = 19047 
Idle = 508290 

BW Util Bottlenecks: 
RCDc_limit = 11470 
RCDWRc_limit = 9641 
WTRc_limit = 10219 
RTWc_limit = 41450 
CCDLc_limit = 32205 
rwq = 0 
CCDLc_limit_alone = 21453 
WTRc_limit_alone = 9116 
RTWc_limit_alone = 31801 

Commands details: 
total_CMD = 666070 
n_nop = 614919 
Read = 30694 
Write = 0 
L2_Alloc = 0 
L2_WB = 13139 
n_act = 3770 
n_pre = 3754 
n_ref = 0 
n_req = 40744 
total_req = 43833 

Dual Bus Interface Util: 
issued_total_row = 7524 
issued_total_col = 43833 
Row_Bus_Util =  0.011296 
CoL_Bus_Util = 0.065808 
Either_Row_CoL_Bus_Util = 0.076795 
Issued_on_Two_Bus_Simul_Util = 0.000309 
issued_two_Eff = 0.004027 
queue_avg = 2.894516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 720938 -   mf: uid=3890846, sid4294967295:w4294967295, part=5, addr=0xc0053a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720838), 
Ready @ 720944 -   mf: uid=3890849, sid4294967295:w4294967295, part=5, addr=0xc0055200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720844), 
Ready @ 720950 -   mf: uid=3890852, sid4294967295:w4294967295, part=5, addr=0xc0056a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (720850), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=666070 n_nop=609309 n_act=3675 n_pre=3659 n_ref_event=0 n_req=45933 n_rd=34350 n_rd_L2_A=0 n_write=0 n_wr_bk=15268 bw_util=0.149
n_activity=184090 dram_eff=0.5391
bk0: 2096a 638603i bk1: 2104a 640998i bk2: 2074a 641657i bk3: 2118a 640313i bk4: 2328a 634754i bk5: 2332a 635828i bk6: 2478a 636353i bk7: 2476a 636511i bk8: 2686a 633424i bk9: 2662a 633854i bk10: 2034a 637225i bk11: 2044a 639191i bk12: 1686a 642229i bk13: 1776a 641299i bk14: 1668a 642318i bk15: 1788a 644100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920319
Row_Buffer_Locality_read = 0.962475
Row_Buffer_Locality_write = 0.795303
Bank_Level_Parallism = 2.939249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.305479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.148987 
total_CMD = 666070 
util_bw = 99236 
Wasted_Col = 51031 
Wasted_Row = 14867 
Idle = 500936 

BW Util Bottlenecks: 
RCDc_limit = 10312 
RCDWRc_limit = 8257 
WTRc_limit = 12003 
RTWc_limit = 55135 
CCDLc_limit = 32972 
rwq = 0 
CCDLc_limit_alone = 22119 
WTRc_limit_alone = 10806 
RTWc_limit_alone = 45479 

Commands details: 
total_CMD = 666070 
n_nop = 609309 
Read = 34350 
Write = 0 
L2_Alloc = 0 
L2_WB = 15268 
n_act = 3675 
n_pre = 3659 
n_ref = 0 
n_req = 45933 
total_req = 49618 

Dual Bus Interface Util: 
issued_total_row = 7334 
issued_total_col = 49618 
Row_Bus_Util =  0.011011 
CoL_Bus_Util = 0.074494 
Either_Row_CoL_Bus_Util = 0.085218 
Issued_on_Two_Bus_Simul_Util = 0.000287 
issued_two_Eff = 0.003365 
queue_avg = 3.671892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67189

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95124, Miss = 17540, Miss_rate = 0.184, Pending_hits = 7683, Reservation_fails = 6125
L2_cache_bank[1]: Access = 82240, Miss = 21832, Miss_rate = 0.265, Pending_hits = 9092, Reservation_fails = 6002
L2_cache_bank[2]: Access = 100334, Miss = 21962, Miss_rate = 0.219, Pending_hits = 9721, Reservation_fails = 6383
L2_cache_bank[3]: Access = 83380, Miss = 21820, Miss_rate = 0.262, Pending_hits = 9469, Reservation_fails = 7251
L2_cache_bank[4]: Access = 81624, Miss = 21890, Miss_rate = 0.268, Pending_hits = 8845, Reservation_fails = 4375
L2_cache_bank[5]: Access = 95420, Miss = 17480, Miss_rate = 0.183, Pending_hits = 7787, Reservation_fails = 7700
L2_cache_bank[6]: Access = 82744, Miss = 21882, Miss_rate = 0.264, Pending_hits = 9017, Reservation_fails = 4552
L2_cache_bank[7]: Access = 100850, Miss = 21960, Miss_rate = 0.218, Pending_hits = 9837, Reservation_fails = 8098
L2_cache_bank[8]: Access = 94730, Miss = 17452, Miss_rate = 0.184, Pending_hits = 7587, Reservation_fails = 6521
L2_cache_bank[9]: Access = 81504, Miss = 21830, Miss_rate = 0.268, Pending_hits = 9019, Reservation_fails = 5382
L2_cache_bank[10]: Access = 100564, Miss = 21902, Miss_rate = 0.218, Pending_hits = 9728, Reservation_fails = 7223
L2_cache_bank[11]: Access = 82244, Miss = 21790, Miss_rate = 0.265, Pending_hits = 9142, Reservation_fails = 4349
L2_total_cache_accesses = 1080758
L2_total_cache_misses = 249340
L2_total_cache_miss_rate = 0.2307
L2_total_cache_pending_hits = 106927
L2_total_cache_reservation_fails = 73961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1080758
icnt_total_pkts_simt_to_mem=411875
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.36757
	minimum = 5
	maximum = 12
Network latency average = 5.14595
	minimum = 5
	maximum = 6
Slowest packet = 1398132
Flit latency average = 5.06
	minimum = 5
	maximum = 6
Slowest flit = 1492579
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000225197
	minimum = 0 (at node 0)
	maximum = 0.00141326 (at node 10)
Accepted packet rate average = 0.000225197
	minimum = 0 (at node 0)
	maximum = 0.00466706 (at node 10)
Injected flit rate average = 0.000243456
	minimum = 0 (at node 0)
	maximum = 0.00190626 (at node 10)
Accepted flit rate average= 0.000243456
	minimum = 0 (at node 0)
	maximum = 0.00466706 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6159 (22 samples)
	minimum = 5 (22 samples)
	maximum = 235.318 (22 samples)
Network latency average = 17.6623 (22 samples)
	minimum = 5 (22 samples)
	maximum = 232.273 (22 samples)
Flit latency average = 17.0172 (22 samples)
	minimum = 5 (22 samples)
	maximum = 231.773 (22 samples)
Fragmentation average = 0.00136824 (22 samples)
	minimum = 0 (22 samples)
	maximum = 55.0909 (22 samples)
Injected packet rate average = 0.0744247 (22 samples)
	minimum = 0.028344 (22 samples)
	maximum = 0.187982 (22 samples)
Accepted packet rate average = 0.0744247 (22 samples)
	minimum = 0.0275167 (22 samples)
	maximum = 0.109884 (22 samples)
Injected flit rate average = 0.0794506 (22 samples)
	minimum = 0.0369623 (22 samples)
	maximum = 0.188161 (22 samples)
Accepted flit rate average = 0.0794506 (22 samples)
	minimum = 0.0373545 (22 samples)
	maximum = 0.109884 (22 samples)
Injected packet size average = 1.06753 (22 samples)
Accepted packet size average = 1.06753 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 59 sec (2579 sec)
gpgpu_simulation_rate = 52478 (inst/sec)
gpgpu_simulation_rate = 279 (cycle/sec)
gpgpu_silicon_slowdown = 3584229x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (24,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
kernel_stream_id = 63023
gpu_sim_cycle = 38026
gpu_sim_insn = 472320
gpu_ipc =      12.4210
gpu_tot_sim_cycle = 758889
gpu_tot_sim_insn = 135813568
gpu_tot_ipc =     178.9637
gpu_tot_issued_cta = 5744
gpu_occupancy = 3.3336% 
gpu_tot_occupancy = 34.2572% 
max_total_param_size = 0
gpu_stall_dramfull = 72162
gpu_stall_icnt2sh    = 151344
partiton_level_parallism =       0.0768
partiton_level_parallism_total  =       0.4221
partiton_level_parallism_util =       1.1230
partiton_level_parallism_util_total  =       1.8048
L2_BW  =       8.5802 GB/Sec
L2_BW_total  =      46.0022 GB/Sec
gpu_total_sim_rate=49172

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2221592
	L1I_total_cache_misses = 30569
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22762
L1D_cache:
	L1D_cache_core[0]: Access = 24833, Miss = 14631, Miss_rate = 0.589, Pending_hits = 1621, Reservation_fails = 4886
	L1D_cache_core[1]: Access = 24766, Miss = 14807, Miss_rate = 0.598, Pending_hits = 1385, Reservation_fails = 9081
	L1D_cache_core[2]: Access = 25344, Miss = 14969, Miss_rate = 0.591, Pending_hits = 1402, Reservation_fails = 6469
	L1D_cache_core[3]: Access = 24944, Miss = 14924, Miss_rate = 0.598, Pending_hits = 1597, Reservation_fails = 8589
	L1D_cache_core[4]: Access = 24816, Miss = 14824, Miss_rate = 0.597, Pending_hits = 1646, Reservation_fails = 9103
	L1D_cache_core[5]: Access = 24609, Miss = 14610, Miss_rate = 0.594, Pending_hits = 1506, Reservation_fails = 7906
	L1D_cache_core[6]: Access = 24481, Miss = 14827, Miss_rate = 0.606, Pending_hits = 1552, Reservation_fails = 9309
	L1D_cache_core[7]: Access = 24737, Miss = 14549, Miss_rate = 0.588, Pending_hits = 1803, Reservation_fails = 6755
	L1D_cache_core[8]: Access = 24658, Miss = 14639, Miss_rate = 0.594, Pending_hits = 1382, Reservation_fails = 7776
	L1D_cache_core[9]: Access = 24433, Miss = 14515, Miss_rate = 0.594, Pending_hits = 1607, Reservation_fails = 7722
	L1D_cache_core[10]: Access = 24576, Miss = 14823, Miss_rate = 0.603, Pending_hits = 1442, Reservation_fails = 8313
	L1D_cache_core[11]: Access = 25072, Miss = 15078, Miss_rate = 0.601, Pending_hits = 1522, Reservation_fails = 7554
	L1D_cache_core[12]: Access = 24402, Miss = 14643, Miss_rate = 0.600, Pending_hits = 1819, Reservation_fails = 9974
	L1D_cache_core[13]: Access = 24466, Miss = 14651, Miss_rate = 0.599, Pending_hits = 1403, Reservation_fails = 8857
	L1D_cache_core[14]: Access = 24515, Miss = 14781, Miss_rate = 0.603, Pending_hits = 1433, Reservation_fails = 8663
	L1D_total_cache_accesses = 370652
	L1D_total_cache_misses = 221271
	L1D_total_cache_miss_rate = 0.5970
	L1D_total_cache_pending_hits = 23120
	L1D_total_cache_reservation_fails = 120957
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 134412
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 144
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 222
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14456
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 675
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1168
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 759
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16312

Total_core_cache_fail_stats:
ctas_completed 5744, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22707, 13191, 7161, 7161, 7161, 7161, 7161, 7161, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6882, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 
gpgpu_n_tot_thrd_icount = 140570112
gpgpu_n_tot_w_icount = 4392816
gpgpu_n_stall_shd_mem = 242281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 215160
gpgpu_n_mem_write_global = 95196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4407296
gpgpu_n_store_insn = 1523136
gpgpu_n_shmem_insn = 49449792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4279296
gpgpu_n_shmem_bkconflict = 53312
gpgpu_n_l1cache_bkconflict = 12457
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12457
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:852939	W0_Idle:5410840	W0_Scoreboard:5213667	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109844
single_issue_nums: WS0:2221470	WS1:2171346	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1721280 {8:215160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6854112 {72:95196,}
traffic_breakdown_coretomem[INST_ACC_R] = 79784 {8:9973,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34425600 {40:860640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1523136 {8:190392,}
traffic_breakdown_memtocore[INST_ACC_R] = 1595680 {40:39892,}
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (24,24,1) blockDim = (16,16,1) 
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 245 
averagemflatency = 270 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 56 
mrq_lat_table:45718 	13947 	14808 	17489 	38949 	49520 	51208 	24655 	4960 	945 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	578292 	408796 	59602 	4372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9289 	532 	130 	282049 	13379 	11353 	3042 	538 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	132504 	165115 	152295 	187128 	314847 	99173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	572 	266 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     18350     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20006     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     25025     25336     28532     26539 
average row accesses per activate:
dram[0]:  7.923345 12.491228 10.055046 13.242990  8.292930 12.653226  9.329545 12.642858  8.920529 12.637630  8.960699 11.497959  9.502703 10.641921 11.202615 14.406060 
dram[1]: 12.021645 13.041096 13.191387 13.645933 12.030769 12.242188 12.229630 12.666667 10.682492 12.907474 10.790874 11.369919 11.346341 10.777778 13.678788 14.437126 
dram[2]: 12.644444  7.602007 13.248826 10.308412 12.872951  8.736655 12.163043  8.793594 12.564013  8.816394 11.654618  8.256303 10.817778  9.983051 13.600000 11.298014 
dram[3]: 12.606194 11.600000 13.617225 13.075472 12.214844 12.241245 12.575188 12.106227 12.719298 11.261683 11.966805 10.029197 10.567685 11.453202 13.794286 12.868571 
dram[4]:  7.727891 12.636771  9.761062 13.843903  8.533334 12.713710  9.347328 12.313869  9.006711 12.595156  9.127273 10.918605  9.513514 11.873171 11.530612 13.751445 
dram[5]: 11.721519 13.851485 13.717822 13.748793 11.818868 12.042146 13.932773 13.401607 10.906344 12.651568 10.515267 11.311741 11.693467 12.306123 12.694915 15.705882 
average row locality = 262242/22813 = 11.495288
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       613       888       669       968       749      1072       759      1154       809      1214       633       940       558       857       528       820 
dram[1]:       825       888       916       968      1037      1072      1100      1148      1163      1214       922       940       788       857       743       820 
dram[2]:       884       621       968       669      1068       752      1154       754      1214       808       968       609       856       557       824       525 
dram[3]:       884       833       968       915      1068      1045      1150      1099      1214      1168       968       891       856       786       824       739 
dram[4]:       618       890       669       968       743      1076       750      1156       804      1218       624       940       556       856       526       820 
dram[5]:       836       886       917       962      1044      1072      1106      1138      1166      1215       904       937       798       844       746       812 
total dram writes = 85868
bank skew: 1218/525 = 2.32
chip skew: 15408/13214 = 1.17
average mf latency per bank:
dram[0]:       6776      2754      5855      2740      5446      2857      5674      2756      4951      2475      4290      1952      4229      1602      4355      1574
dram[1]:       4465      2873      4177      2916      4345      2807      4372      2895      3621      2548      3406      1970      2952      1680      2872      1552
dram[2]:       2815      6170      2646      6050      2909      5232      2699      5559      2492      4504      1922      4084      1699      3898      1538      4289
dram[3]:       2986      4445      2837      4320      2816      4431      2849      4845      2518      3919      1949      3840      1687      3203      1550      3133
dram[4]:       6757      2705      5983      2746      5563      2814      5757      2750      4956      2362      4062      1933      4068      1629      4559      1534
dram[5]:       4275      2892      4125      2964      4307      2790      4324      3003      3732      2430      3372      1978      2907      1719      2736      1582
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1214       779      1212       820       590
dram[1]:        839       525       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       759       547
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799       612       653
dram[3]:        558       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030       546       794
dram[4]:        786       514      1028       829      1072      1185      1081       951       938      1272       829      1268       785      1371       730       613
dram[5]:        903       612       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254       842       660
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701206 n_nop=649599 n_act=3828 n_pre=3812 n_ref_event=0 n_req=41051 n_rd=30930 n_rd_L2_A=0 n_write=0 n_wr_bk=13231 bw_util=0.126
n_activity=183255 dram_eff=0.482
bk0: 1802a 677884i bk1: 2176a 678206i bk2: 1680a 681737i bk3: 2100a 678310i bk4: 1874a 677597i bk5: 2326a 675836i bk6: 1872a 679768i bk7: 2488a 674719i bk8: 2064a 676922i bk9: 2706a 672283i bk10: 1564a 680313i bk11: 2104a 676143i bk12: 1328a 682551i bk13: 1788a 678544i bk14: 1304a 685010i bk15: 1754a 680437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907018
Row_Buffer_Locality_read = 0.955868
Row_Buffer_Locality_write = 0.757731
Bank_Level_Parallism = 2.531953
Bank_Level_Parallism_Col = 2.431047
Bank_Level_Parallism_Ready = 1.251454
write_to_read_ratio_blp_rw_average = 0.510704
GrpLevelPara = 1.757686 

BW Util details:
bwutil = 0.125957 
total_CMD = 701206 
util_bw = 88322 
Wasted_Col = 52223 
Wasted_Row = 19417 
Idle = 541244 

BW Util Bottlenecks: 
RCDc_limit = 11561 
RCDWRc_limit = 9893 
WTRc_limit = 10430 
RTWc_limit = 43585 
CCDLc_limit = 34211 
rwq = 0 
CCDLc_limit_alone = 22575 
WTRc_limit_alone = 9313 
RTWc_limit_alone = 33066 

Commands details: 
total_CMD = 701206 
n_nop = 649599 
Read = 30930 
Write = 0 
L2_Alloc = 0 
L2_WB = 13231 
n_act = 3828 
n_pre = 3812 
n_ref = 0 
n_req = 41051 
total_req = 44161 

Dual Bus Interface Util: 
issued_total_row = 7640 
issued_total_col = 44161 
Row_Bus_Util =  0.010896 
CoL_Bus_Util = 0.062979 
Either_Row_CoL_Bus_Util = 0.073597 
Issued_on_Two_Bus_Simul_Util = 0.000277 
issued_two_Eff = 0.003759 
queue_avg = 2.778858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701206 n_nop=643654 n_act=3821 n_pre=3805 n_ref_event=0 n_req=46431 n_rd=34736 n_rd_L2_A=0 n_write=0 n_wr_bk=15401 bw_util=0.143
n_activity=190779 dram_eff=0.5256
bk0: 2146a 674809i bk1: 2184a 675326i bk2: 2062a 677311i bk3: 2118a 676512i bk4: 2342a 671406i bk5: 2322a 670571i bk6: 2470a 671960i bk7: 2472a 672029i bk8: 2712a 669353i bk9: 2706a 670099i bk10: 2136a 674102i bk11: 2084a 672731i bk12: 1728a 676825i bk13: 1776a 676581i bk14: 1690a 679300i bk15: 1788a 679019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918007
Row_Buffer_Locality_read = 0.961769
Row_Buffer_Locality_write = 0.788029
Bank_Level_Parallism = 2.805088
Bank_Level_Parallism_Col = 2.704246
Bank_Level_Parallism_Ready = 1.307414
write_to_read_ratio_blp_rw_average = 0.531222
GrpLevelPara = 1.926146 

BW Util details:
bwutil = 0.143002 
total_CMD = 701206 
util_bw = 100274 
Wasted_Col = 52476 
Wasted_Row = 17798 
Idle = 530658 

BW Util Bottlenecks: 
RCDc_limit = 10716 
RCDWRc_limit = 8968 
WTRc_limit = 12236 
RTWc_limit = 51065 
CCDLc_limit = 35288 
rwq = 0 
CCDLc_limit_alone = 23025 
WTRc_limit_alone = 10870 
RTWc_limit_alone = 40168 

Commands details: 
total_CMD = 701206 
n_nop = 643654 
Read = 34736 
Write = 0 
L2_Alloc = 0 
L2_WB = 15401 
n_act = 3821 
n_pre = 3805 
n_ref = 0 
n_req = 46431 
total_req = 50137 

Dual Bus Interface Util: 
issued_total_row = 7626 
issued_total_col = 50137 
Row_Bus_Util =  0.010876 
CoL_Bus_Util = 0.071501 
Either_Row_CoL_Bus_Util = 0.082076 
Issued_on_Two_Bus_Simul_Util = 0.000301 
issued_two_Eff = 0.003666 
queue_avg = 3.657924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65792
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701206 n_nop=649545 n_act=3856 n_pre=3840 n_ref_event=0 n_req=41044 n_rd=30924 n_rd_L2_A=0 n_write=0 n_wr_bk=13231 bw_util=0.1259
n_activity=183795 dram_eff=0.4805
bk0: 2176a 677487i bk1: 1794a 678734i bk2: 2088a 678896i bk3: 1694a 681559i bk4: 2332a 674839i bk5: 1864a 677947i bk6: 2482a 674617i bk7: 1884a 679077i bk8: 2710a 672778i bk9: 2060a 675993i bk10: 2168a 676895i bk11: 1496a 680429i bk12: 1786a 678867i bk13: 1338a 683256i bk14: 1754a 680528i bk15: 1298a 685371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906393
Row_Buffer_Locality_read = 0.956248
Row_Buffer_Locality_write = 0.754051
Bank_Level_Parallism = 2.516779
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.260457
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.125940 
total_CMD = 701206 
util_bw = 88310 
Wasted_Col = 52336 
Wasted_Row = 19854 
Idle = 540706 

BW Util Bottlenecks: 
RCDc_limit = 11523 
RCDWRc_limit = 9961 
WTRc_limit = 9718 
RTWc_limit = 42830 
CCDLc_limit = 33166 
rwq = 0 
CCDLc_limit_alone = 22324 
WTRc_limit_alone = 8666 
RTWc_limit_alone = 33040 

Commands details: 
total_CMD = 701206 
n_nop = 649545 
Read = 30924 
Write = 0 
L2_Alloc = 0 
L2_WB = 13231 
n_act = 3856 
n_pre = 3840 
n_ref = 0 
n_req = 41044 
total_req = 44155 

Dual Bus Interface Util: 
issued_total_row = 7696 
issued_total_col = 44155 
Row_Bus_Util =  0.010975 
CoL_Bus_Util = 0.062970 
Either_Row_CoL_Bus_Util = 0.073674 
Issued_on_Two_Bus_Simul_Util = 0.000271 
issued_two_Eff = 0.003678 
queue_avg = 2.726600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7266
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 758965 -   mf: uid=3918248, sid4294967295:w4294967295, part=3, addr=0xc006fa00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (758865), 
Ready @ 758970 -   mf: uid=3918249, sid4294967295:w4294967295, part=3, addr=0xc0087a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (758870), 
Ready @ 758973 -   mf: uid=3918250, sid4294967295:w4294967295, part=3, addr=0xc00ffa00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (758873), 
Ready @ 758976 -   mf: uid=3918251, sid4294967295:w4294967295, part=3, addr=0xc003fa00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (758876), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701206 n_nop=643554 n_act=3857 n_pre=3841 n_ref_event=4567177155082382276 n_req=46457 n_rd=34758 n_rd_L2_A=0 n_write=0 n_wr_bk=15408 bw_util=0.1431
n_activity=190498 dram_eff=0.5267
bk0: 2180a 673957i bk1: 2148a 674073i bk2: 2112a 675368i bk3: 2078a 676792i bk4: 2318a 670514i bk5: 2354a 671454i bk6: 2472a 671622i bk7: 2474a 672645i bk8: 2704a 669768i bk9: 2722a 668860i bk10: 2150a 673958i bk11: 2070a 672357i bk12: 1772a 676196i bk13: 1728a 677678i bk14: 1788a 679515i bk15: 1688a 679644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917300
Row_Buffer_Locality_read = 0.961563
Row_Buffer_Locality_write = 0.785794
Bank_Level_Parallism = 2.830358
Bank_Level_Parallism_Col = 2.937738
Bank_Level_Parallism_Ready = 1.316955
write_to_read_ratio_blp_rw_average = 0.532613
GrpLevelPara = 1.931044 

BW Util details:
bwutil = 0.143085 
total_CMD = 701206 
util_bw = 100332 
Wasted_Col = 52088 
Wasted_Row = 17970 
Idle = 530816 

BW Util Bottlenecks: 
RCDc_limit = 10584 
RCDWRc_limit = 9056 
WTRc_limit = 11971 
RTWc_limit = 51267 
CCDLc_limit = 35407 
rwq = 0 
CCDLc_limit_alone = 22623 
WTRc_limit_alone = 10635 
RTWc_limit_alone = 39819 

Commands details: 
total_CMD = 701206 
n_nop = 643554 
Read = 34758 
Write = 0 
L2_Alloc = 0 
L2_WB = 15408 
n_act = 3857 
n_pre = 3841 
n_ref = 4567177155082382276 
n_req = 46457 
total_req = 50166 

Dual Bus Interface Util: 
issued_total_row = 7698 
issued_total_col = 50166 
Row_Bus_Util =  0.010978 
CoL_Bus_Util = 0.071542 
Either_Row_CoL_Bus_Util = 0.082218 
Issued_on_Two_Bus_Simul_Util = 0.000302 
issued_two_Eff = 0.003677 
queue_avg = 3.531219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53122
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701206 n_nop=649747 n_act=3807 n_pre=3791 n_ref_event=0 n_req=40959 n_rd=30854 n_rd_L2_A=0 n_write=0 n_wr_bk=13214 bw_util=0.1257
n_activity=182872 dram_eff=0.482
bk0: 1796a 678325i bk1: 2144a 677054i bk2: 1694a 682004i bk3: 2104a 679405i bk4: 1848a 677610i bk5: 2338a 674353i bk6: 1866a 679417i bk7: 2498a 674072i bk8: 2058a 677486i bk9: 2716a 672684i bk10: 1528a 682064i bk11: 2104a 676826i bk12: 1332a 683597i bk13: 1786a 680241i bk14: 1286a 685486i bk15: 1756a 680281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907420
Row_Buffer_Locality_read = 0.956375
Row_Buffer_Locality_write = 0.757942
Bank_Level_Parallism = 2.510670
Bank_Level_Parallism_Col = 2.411700
Bank_Level_Parallism_Ready = 1.241271
write_to_read_ratio_blp_rw_average = 0.510019
GrpLevelPara = 1.759198 

BW Util details:
bwutil = 0.125692 
total_CMD = 701206 
util_bw = 88136 
Wasted_Col = 51640 
Wasted_Row = 19616 
Idle = 541814 

BW Util Bottlenecks: 
RCDc_limit = 11578 
RCDWRc_limit = 9806 
WTRc_limit = 10225 
RTWc_limit = 41724 
CCDLc_limit = 32444 
rwq = 0 
CCDLc_limit_alone = 21590 
WTRc_limit_alone = 9122 
RTWc_limit_alone = 31973 

Commands details: 
total_CMD = 701206 
n_nop = 649747 
Read = 30854 
Write = 0 
L2_Alloc = 0 
L2_WB = 13214 
n_act = 3807 
n_pre = 3791 
n_ref = 0 
n_req = 40959 
total_req = 44068 

Dual Bus Interface Util: 
issued_total_row = 7598 
issued_total_col = 44068 
Row_Bus_Util =  0.010836 
CoL_Bus_Util = 0.062846 
Either_Row_CoL_Bus_Util = 0.073386 
Issued_on_Two_Bus_Simul_Util = 0.000295 
issued_two_Eff = 0.004023 
queue_avg = 2.751994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75199
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701206 n_nop=643952 n_act=3728 n_pre=3712 n_ref_event=0 n_req=46300 n_rd=34622 n_rd_L2_A=0 n_write=0 n_wr_bk=15383 bw_util=0.1426
n_activity=187417 dram_eff=0.5336
bk0: 2140a 673422i bk1: 2128a 675837i bk2: 2074a 676758i bk3: 2118a 675427i bk4: 2340a 669816i bk5: 2332a 670957i bk6: 2478a 671494i bk7: 2476a 671658i bk8: 2718a 668466i bk9: 2710a 668791i bk10: 2066a 672316i bk11: 2084a 674163i bk12: 1718a 677127i bk13: 1776a 675930i bk14: 1676a 677242i bk15: 1788a 678877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919806
Row_Buffer_Locality_read = 0.962480
Row_Buffer_Locality_write = 0.793287
Bank_Level_Parallism = 2.918213
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.303412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.142626 
total_CMD = 701206 
util_bw = 100010 
Wasted_Col = 51887 
Wasted_Row = 15468 
Idle = 533841 

BW Util Bottlenecks: 
RCDc_limit = 10432 
RCDWRc_limit = 8513 
WTRc_limit = 12034 
RTWc_limit = 55667 
CCDLc_limit = 33311 
rwq = 0 
CCDLc_limit_alone = 22349 
WTRc_limit_alone = 10835 
RTWc_limit_alone = 45904 

Commands details: 
total_CMD = 701206 
n_nop = 643952 
Read = 34622 
Write = 0 
L2_Alloc = 0 
L2_WB = 15383 
n_act = 3728 
n_pre = 3712 
n_ref = 0 
n_req = 46300 
total_req = 50005 

Dual Bus Interface Util: 
issued_total_row = 7440 
issued_total_col = 50005 
Row_Bus_Util =  0.010610 
CoL_Bus_Util = 0.071313 
Either_Row_CoL_Bus_Util = 0.081651 
Issued_on_Two_Bus_Simul_Util = 0.000272 
issued_two_Eff = 0.003336 
queue_avg = 3.490638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49064

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95680, Miss = 17614, Miss_rate = 0.184, Pending_hits = 7779, Reservation_fails = 6713
L2_cache_bank[1]: Access = 82960, Miss = 21964, Miss_rate = 0.265, Pending_hits = 9264, Reservation_fails = 7019
L2_cache_bank[2]: Access = 101898, Miss = 22204, Miss_rate = 0.218, Pending_hits = 9841, Reservation_fails = 7170
L2_cache_bank[3]: Access = 84100, Miss = 21952, Miss_rate = 0.261, Pending_hits = 9645, Reservation_fails = 8423
L2_cache_bank[4]: Access = 82240, Miss = 22022, Miss_rate = 0.268, Pending_hits = 9005, Reservation_fails = 5220
L2_cache_bank[5]: Access = 95900, Miss = 17538, Miss_rate = 0.183, Pending_hits = 7851, Reservation_fails = 8008
L2_cache_bank[6]: Access = 83360, Miss = 22014, Miss_rate = 0.264, Pending_hits = 9177, Reservation_fails = 5396
L2_cache_bank[7]: Access = 102458, Miss = 22194, Miss_rate = 0.217, Pending_hits = 9949, Reservation_fails = 8897
L2_cache_bank[8]: Access = 95210, Miss = 17510, Miss_rate = 0.184, Pending_hits = 7651, Reservation_fails = 6804
L2_cache_bank[9]: Access = 82120, Miss = 21962, Miss_rate = 0.267, Pending_hits = 9179, Reservation_fails = 6258
L2_cache_bank[10]: Access = 102168, Miss = 22124, Miss_rate = 0.217, Pending_hits = 9840, Reservation_fails = 7959
L2_cache_bank[11]: Access = 82860, Miss = 21922, Miss_rate = 0.265, Pending_hits = 9302, Reservation_fails = 5221
L2_total_cache_accesses = 1090954
L2_total_cache_misses = 251020
L2_total_cache_miss_rate = 0.2301
L2_total_cache_pending_hits = 108483
L2_total_cache_reservation_fails = 83088
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 768
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 183
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 183
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3632
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 788
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9127
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 788
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1518
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9127
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1090954
icnt_total_pkts_simt_to_mem=415540
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.42586
	minimum = 5
	maximum = 43
Network latency average = 5.40954
	minimum = 5
	maximum = 42
Slowest packet = 1410751
Flit latency average = 5.62369
	minimum = 5
	maximum = 41
Slowest flit = 1505892
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0127759
	minimum = 0.00410246 (at node 10)
	maximum = 0.0422869 (at node 22)
Accepted packet rate average = 0.0127759
	minimum = 0.00341871 (at node 20)
	maximum = 0.0198811 (at node 0)
Injected flit rate average = 0.0135005
	minimum = 0.00491769 (at node 10)
	maximum = 0.0422869 (at node 22)
Accepted flit rate average= 0.0135005
	minimum = 0.00394467 (at node 20)
	maximum = 0.0198811 (at node 0)
Injected packet length average = 1.05672
Accepted packet length average = 1.05672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0424 (23 samples)
	minimum = 5 (23 samples)
	maximum = 226.957 (23 samples)
Network latency average = 17.1295 (23 samples)
	minimum = 5 (23 samples)
	maximum = 224 (23 samples)
Flit latency average = 16.5218 (23 samples)
	minimum = 5 (23 samples)
	maximum = 223.478 (23 samples)
Fragmentation average = 0.00130875 (23 samples)
	minimum = 0 (23 samples)
	maximum = 52.6957 (23 samples)
Injected packet rate average = 0.0717443 (23 samples)
	minimum = 0.0272901 (23 samples)
	maximum = 0.181647 (23 samples)
Accepted packet rate average = 0.0717443 (23 samples)
	minimum = 0.026469 (23 samples)
	maximum = 0.105971 (23 samples)
Injected flit rate average = 0.0765832 (23 samples)
	minimum = 0.0355691 (23 samples)
	maximum = 0.181819 (23 samples)
Accepted flit rate average = 0.0765832 (23 samples)
	minimum = 0.0359019 (23 samples)
	maximum = 0.105971 (23 samples)
Injected packet size average = 1.06745 (23 samples)
Accepted packet size average = 1.06745 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 2 sec (2762 sec)
gpgpu_simulation_rate = 49172 (inst/sec)
gpgpu_simulation_rate = 274 (cycle/sec)
gpgpu_silicon_slowdown = 3649635x
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
kernel_stream_id = 63023
gpu_sim_cycle = 23617
gpu_sim_insn = 13713408
gpu_ipc =     580.6583
gpu_tot_sim_cycle = 782506
gpu_tot_sim_insn = 149526976
gpu_tot_ipc =     191.0873
gpu_tot_issued_cta = 6320
gpu_occupancy = 78.0576% 
gpu_tot_occupancy = 36.1125% 
max_total_param_size = 0
gpu_stall_dramfull = 75746
gpu_stall_icnt2sh    = 169410
partiton_level_parallism =       1.3355
partiton_level_parallism_total  =       0.4497
partiton_level_parallism_util =       1.9569
partiton_level_parallism_util_total  =       1.8175
L2_BW  =     145.9721 GB/Sec
L2_BW_total  =      49.0194 GB/Sec
gpu_total_sim_rate=51050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2438168
	L1I_total_cache_misses = 32804
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26290
L1D_cache:
	L1D_cache_core[0]: Access = 27329, Miss = 16183, Miss_rate = 0.592, Pending_hits = 1685, Reservation_fails = 6138
	L1D_cache_core[1]: Access = 27134, Miss = 16363, Miss_rate = 0.603, Pending_hits = 1537, Reservation_fails = 10519
	L1D_cache_core[2]: Access = 27840, Miss = 16572, Miss_rate = 0.595, Pending_hits = 1502, Reservation_fails = 7698
	L1D_cache_core[3]: Access = 27376, Miss = 16525, Miss_rate = 0.604, Pending_hits = 1687, Reservation_fails = 10184
	L1D_cache_core[4]: Access = 27248, Miss = 16310, Miss_rate = 0.599, Pending_hits = 1790, Reservation_fails = 9889
	L1D_cache_core[5]: Access = 27169, Miss = 16215, Miss_rate = 0.597, Pending_hits = 1661, Reservation_fails = 9119
	L1D_cache_core[6]: Access = 26977, Miss = 16309, Miss_rate = 0.605, Pending_hits = 1652, Reservation_fails = 9735
	L1D_cache_core[7]: Access = 27169, Miss = 16025, Miss_rate = 0.590, Pending_hits = 2049, Reservation_fails = 7483
	L1D_cache_core[8]: Access = 26962, Miss = 15942, Miss_rate = 0.591, Pending_hits = 1507, Reservation_fails = 9214
	L1D_cache_core[9]: Access = 26865, Miss = 16007, Miss_rate = 0.596, Pending_hits = 1711, Reservation_fails = 8413
	L1D_cache_core[10]: Access = 27072, Miss = 16448, Miss_rate = 0.608, Pending_hits = 1501, Reservation_fails = 9643
	L1D_cache_core[11]: Access = 27568, Miss = 16648, Miss_rate = 0.604, Pending_hits = 1626, Reservation_fails = 8523
	L1D_cache_core[12]: Access = 26834, Miss = 16141, Miss_rate = 0.602, Pending_hits = 1929, Reservation_fails = 11142
	L1D_cache_core[13]: Access = 26962, Miss = 16332, Miss_rate = 0.606, Pending_hits = 1483, Reservation_fails = 10062
	L1D_cache_core[14]: Access = 27011, Miss = 16345, Miss_rate = 0.605, Pending_hits = 1600, Reservation_fails = 10362
	L1D_total_cache_accesses = 407516
	L1D_total_cache_misses = 244365
	L1D_total_cache_miss_rate = 0.5996
	L1D_total_cache_pending_hits = 24920
	L1D_total_cache_reservation_fails = 138124
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148236
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1944
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14046
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 228797
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4091
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3528
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2835
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28816
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9975
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 232888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14688
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2433
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3528
ctas_completed 6320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23451, 13935, 7905, 7905, 7905, 7905, 7905, 7905, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 
gpgpu_n_tot_thrd_icount = 154283520
gpgpu_n_tot_w_icount = 4821360
gpgpu_n_stall_shd_mem = 262263
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237410
gpgpu_n_mem_write_global = 104412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849664
gpgpu_n_store_insn = 1670592
gpgpu_n_shmem_insn = 54463296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721664
gpgpu_n_shmem_bkconflict = 53312
gpgpu_n_l1cache_bkconflict = 14007
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14007
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:936295	W0_Idle:5422492	W0_Scoreboard:5392101	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2435742	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1899280 {8:237410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7517664 {72:104412,}
traffic_breakdown_coretomem[INST_ACC_R] = 80384 {8:10048,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37985600 {40:949640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670592 {8:208824,}
traffic_breakdown_memtocore[INST_ACC_R] = 1607680 {40:40192,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 245 
averagemflatency = 271 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 57 
mrq_lat_table:48665 	14685 	15525 	18716 	42284 	54401 	56173 	26382 	5375 	1042 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	636724 	450944 	66127 	4699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9346 	550 	130 	310401 	14959 	12563 	3364 	540 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	139967 	179161 	166355 	206738 	354747 	111526 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	600 	282 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     18350     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20006     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     25025     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.059406 12.768000  9.974138 13.128205  8.246875 12.841329  9.448905 12.517361  8.661632 12.100610  8.902040 11.306273  9.746193 11.076305 11.000000 14.129729 
dram[1]: 11.947369 13.683761 12.928251 13.278970 12.029091 12.062284 12.063380 12.365518 10.319673 12.339564 10.521276 11.358209 11.156951 11.028112 13.435028 13.858639 
dram[2]: 12.705179  7.704402 13.063829 10.175439 12.900000  8.770000 12.030000  8.890035 11.892216  8.546268 11.326165  8.105059 11.248980 10.206349 13.606217 11.030303 
dram[3]: 12.935223 11.544747 13.647577 12.560869 11.996552 12.227942 12.403448 12.000000 12.172308 10.930836 11.856604  9.755102 10.665370 11.356164 13.635898 12.574468 
dram[4]:  7.877419 12.718876  9.691667 13.568282  8.578947 12.670290  9.466911 12.134228  8.829721 11.816024  9.132479 10.638889  9.746193 12.367713 11.433962 13.415384 
dram[5]: 11.872000 13.853982 13.486111 13.298701 11.900000 11.753378 13.816000 12.956364 10.450549 12.222910 10.442446 11.446970 11.454128 12.447489 12.675532 15.333333 
average row locality = 283291/24856 = 11.397288
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       673      1008       713      1052       813      1200       803      1238       884      1363       680      1029       603       943       569       899 
dram[1]:       885      1008       960      1052      1101      1200      1144      1232      1238      1363       969      1029       833       943       782       898 
dram[2]:      1004       683      1056       709      1196       816      1242       794      1362       884      1062       651       943       602       906       563 
dram[3]:      1004       895      1056       956      1196      1109      1238      1140      1362      1244      1062       935       942       831       905       775 
dram[4]:       678      1012       713      1052       807      1204       794      1240       877      1367       671      1029       598       946       567       899 
dram[5]:       912       992       977      1030      1124      1184      1166      1206      1257      1345       970      1007       850       924       800       874 
total dram writes = 93302
bank skew: 1367/563 = 2.43
chip skew: 16650/14454 = 1.15
average mf latency per bank:
dram[0]:       6286      2611      5601      2699      5125      2719      5463      2725      4808      2637      4384      2427      4066      1797      4192      1751
dram[1]:       4714      2719      4468      2856      4489      2656      4594      2846      3946      2634      3968      2372      3460      1868      3464      1668
dram[2]:       2683      5720      2622      5814      2772      4918      2665      5372      2663      4388      2476      4123      1859      3771      1699      4147
dram[3]:       2827      4570      2778      4567      2669      4527      2794      4987      2607      4092      2370      4182      1847      3666      1671      3685
dram[4]:       6276      2576      5713      2726      5220      2690      5531      2722      4747      2621      4143      2452      3943      1830      4379      1707
dram[5]:       4366      2777      4251      2943      4341      2677      4390      2985      3836      2637      3787      2407      3376      1897      3193      1732
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1071
dram[1]:        839       535       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799       916       653
dram[3]:        558       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786       522      1028       829      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1071
dram[5]:        903       612       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254       997      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723028 n_nop=667051 n_act=4156 n_pre=4140 n_ref_event=0 n_req=44543 n_rd=33422 n_rd_L2_A=0 n_write=0 n_wr_bk=14470 bw_util=0.1325
n_activity=198237 dram_eff=0.4832
bk0: 1924a 697836i bk1: 2428a 697031i bk2: 1764a 701973i bk3: 2264a 698293i bk4: 2002a 697009i bk5: 2572a 694623i bk6: 1960a 700479i bk7: 2656a 694953i bk8: 2180a 696703i bk9: 2934a 690586i bk10: 1652a 700399i bk11: 2272a 695147i bk12: 1456a 702930i bk13: 2044a 698053i bk14: 1392a 705706i bk15: 1922a 700555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906944
Row_Buffer_Locality_read = 0.955508
Row_Buffer_Locality_write = 0.760993
Bank_Level_Parallism = 2.546107
Bank_Level_Parallism_Col = 2.447607
Bank_Level_Parallism_Ready = 1.255719
write_to_read_ratio_blp_rw_average = 0.513859
GrpLevelPara = 1.764187 

BW Util details:
bwutil = 0.132476 
total_CMD = 723028 
util_bw = 95784 
Wasted_Col = 56562 
Wasted_Row = 21146 
Idle = 549536 

BW Util Bottlenecks: 
RCDc_limit = 12554 
RCDWRc_limit = 10664 
WTRc_limit = 11269 
RTWc_limit = 47354 
CCDLc_limit = 37295 
rwq = 0 
CCDLc_limit_alone = 24607 
WTRc_limit_alone = 10083 
RTWc_limit_alone = 35852 

Commands details: 
total_CMD = 723028 
n_nop = 667051 
Read = 33422 
Write = 0 
L2_Alloc = 0 
L2_WB = 14470 
n_act = 4156 
n_pre = 4140 
n_ref = 0 
n_req = 44543 
total_req = 47892 

Dual Bus Interface Util: 
issued_total_row = 8296 
issued_total_col = 47892 
Row_Bus_Util =  0.011474 
CoL_Bus_Util = 0.066238 
Either_Row_CoL_Bus_Util = 0.077420 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.003769 
queue_avg = 2.964429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 782524 -   mf: uid=4304323, sid4294967295:w4294967295, part=1, addr=0xc00b4e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782424), 
Ready @ 782533 -   mf: uid=4304329, sid4294967295:w4294967295, part=1, addr=0xc00b6600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782433), 
Ready @ 782541 -   mf: uid=4304330, sid4294967295:w4294967295, part=1, addr=0xc00b5f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782441), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723028 n_nop=661054 n_act=4165 n_pre=4150 n_ref_event=0 n_req=49944 n_rd=37252 n_rd_L2_A=0 n_write=0 n_wr_bk=16636 bw_util=0.1491
n_activity=205826 dram_eff=0.5236
bk0: 2274a 694621i bk1: 2438a 694585i bk2: 2150a 697522i bk3: 2286a 696479i bk4: 2474a 691000i bk5: 2578a 688624i bk6: 2556a 692776i bk7: 2640a 691919i bk8: 2832a 688780i bk9: 2926a 688779i bk10: 2224a 693980i bk11: 2252a 692122i bk12: 1856a 696704i bk13: 2032a 695648i bk14: 1778a 699734i bk15: 1956a 698658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916867
Row_Buffer_Locality_read = 0.960915
Row_Buffer_Locality_write = 0.787583
Bank_Level_Parallism = 2.807160
Bank_Level_Parallism_Col = 2.709562
Bank_Level_Parallism_Ready = 1.311208
write_to_read_ratio_blp_rw_average = 0.531728
GrpLevelPara = 1.926751 

BW Util details:
bwutil = 0.149062 
total_CMD = 723028 
util_bw = 107776 
Wasted_Col = 56829 
Wasted_Row = 19623 
Idle = 538800 

BW Util Bottlenecks: 
RCDc_limit = 11740 
RCDWRc_limit = 9800 
WTRc_limit = 13192 
RTWc_limit = 54750 
CCDLc_limit = 37969 
rwq = 0 
CCDLc_limit_alone = 24893 
WTRc_limit_alone = 11742 
RTWc_limit_alone = 43124 

Commands details: 
total_CMD = 723028 
n_nop = 661054 
Read = 37252 
Write = 0 
L2_Alloc = 0 
L2_WB = 16636 
n_act = 4165 
n_pre = 4150 
n_ref = 0 
n_req = 49944 
total_req = 53888 

Dual Bus Interface Util: 
issued_total_row = 8315 
issued_total_col = 53888 
Row_Bus_Util =  0.011500 
CoL_Bus_Util = 0.074531 
Either_Row_CoL_Bus_Util = 0.085715 
Issued_on_Two_Bus_Simul_Util = 0.000317 
issued_two_Eff = 0.003695 
queue_avg = 3.821729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82173
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723028 n_nop=666954 n_act=4204 n_pre=4188 n_ref_event=0 n_req=44548 n_rd=33426 n_rd_L2_A=0 n_write=0 n_wr_bk=14473 bw_util=0.1325
n_activity=199094 dram_eff=0.4812
bk0: 2428a 696010i bk1: 1924a 698496i bk2: 2260a 698701i bk3: 1772a 702304i bk4: 2578a 693544i bk5: 1992a 697852i bk6: 2658a 694720i bk7: 1964a 700163i bk8: 2938a 691187i bk9: 2176a 695670i bk10: 2344a 695780i bk11: 1576a 700556i bk12: 2042a 698164i bk13: 1466a 703848i bk14: 1930a 700647i bk15: 1378a 706259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905944
Row_Buffer_Locality_read = 0.955633
Row_Buffer_Locality_write = 0.756609
Bank_Level_Parallism = 2.523751
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.264300
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132496 
total_CMD = 723028 
util_bw = 95798 
Wasted_Col = 56787 
Wasted_Row = 21756 
Idle = 548687 

BW Util Bottlenecks: 
RCDc_limit = 12608 
RCDWRc_limit = 10814 
WTRc_limit = 10447 
RTWc_limit = 46328 
CCDLc_limit = 36057 
rwq = 0 
CCDLc_limit_alone = 24291 
WTRc_limit_alone = 9315 
RTWc_limit_alone = 35694 

Commands details: 
total_CMD = 723028 
n_nop = 666954 
Read = 33426 
Write = 0 
L2_Alloc = 0 
L2_WB = 14473 
n_act = 4204 
n_pre = 4188 
n_ref = 0 
n_req = 44548 
total_req = 47899 

Dual Bus Interface Util: 
issued_total_row = 8392 
issued_total_col = 47899 
Row_Bus_Util =  0.011607 
CoL_Bus_Util = 0.066248 
Either_Row_CoL_Bus_Util = 0.077554 
Issued_on_Two_Bus_Simul_Util = 0.000300 
issued_two_Eff = 0.003870 
queue_avg = 2.905029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.90503
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 782522 -   mf: uid=4304322, sid4294967295:w4294967295, part=3, addr=0xc00b5600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782422), 
Ready @ 782524 -   mf: uid=4304324, sid4294967295:w4294967295, part=3, addr=0xc00b0700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782424), 
Ready @ 782530 -   mf: uid=4304327, sid4294967295:w4294967295, part=3, addr=0xc00b6700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782430), 
Ready @ 782531 -   mf: uid=4304328, sid4294967295:w4294967295, part=3, addr=0xc00b6e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782431), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723028 n_nop=660934 n_act=4203 n_pre=4187 n_ref_event=4567177155082382276 n_req=49981 n_rd=37280 n_rd_L2_A=0 n_write=0 n_wr_bk=16650 bw_util=0.1492
n_activity=205750 dram_eff=0.5242
bk0: 2434a 692690i bk1: 2284a 693849i bk2: 2288a 695108i bk3: 2158a 697412i bk4: 2574a 688634i bk5: 2486a 690975i bk6: 2648a 691604i bk7: 2552a 693670i bk8: 2922a 688489i bk9: 2842a 688693i bk10: 2326a 693484i bk11: 2150a 692345i bk12: 2028a 695033i bk13: 1856a 697631i bk14: 1964a 699000i bk15: 1768a 700049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916208
Row_Buffer_Locality_read = 0.960703
Row_Buffer_Locality_write = 0.785607
Bank_Level_Parallism = 2.827459
Bank_Level_Parallism_Col = 2.925780
Bank_Level_Parallism_Ready = 1.322087
write_to_read_ratio_blp_rw_average = 0.531592
GrpLevelPara = 1.927912 

BW Util details:
bwutil = 0.149178 
total_CMD = 723028 
util_bw = 107860 
Wasted_Col = 56366 
Wasted_Row = 19927 
Idle = 538875 

BW Util Bottlenecks: 
RCDc_limit = 11670 
RCDWRc_limit = 9915 
WTRc_limit = 12859 
RTWc_limit = 54545 
CCDLc_limit = 37963 
rwq = 0 
CCDLc_limit_alone = 24444 
WTRc_limit_alone = 11439 
RTWc_limit_alone = 42446 

Commands details: 
total_CMD = 723028 
n_nop = 660934 
Read = 37280 
Write = 0 
L2_Alloc = 0 
L2_WB = 16650 
n_act = 4203 
n_pre = 4187 
n_ref = 4567177155082382276 
n_req = 49981 
total_req = 53930 

Dual Bus Interface Util: 
issued_total_row = 8390 
issued_total_col = 53930 
Row_Bus_Util =  0.011604 
CoL_Bus_Util = 0.074589 
Either_Row_CoL_Bus_Util = 0.085880 
Issued_on_Two_Bus_Simul_Util = 0.000313 
issued_two_Eff = 0.003640 
queue_avg = 3.694475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69448
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723028 n_nop=667175 n_act=4147 n_pre=4131 n_ref_event=0 n_req=44458 n_rd=33352 n_rd_L2_A=0 n_write=0 n_wr_bk=14454 bw_util=0.1322
n_activity=197882 dram_eff=0.4832
bk0: 1920a 698161i bk1: 2400a 695840i bk2: 1776a 702534i bk3: 2272a 699373i bk4: 1976a 697442i bk5: 2586a 693195i bk6: 1954a 700135i bk7: 2666a 694134i bk8: 2170a 697481i bk9: 2944a 690814i bk10: 1616a 702182i bk11: 2272a 695602i bk12: 1460a 703879i bk13: 2042a 699614i bk14: 1374a 706212i bk15: 1924a 699995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907058
Row_Buffer_Locality_read = 0.955895
Row_Buffer_Locality_write = 0.760400
Bank_Level_Parallism = 2.528788
Bank_Level_Parallism_Col = 2.430002
Bank_Level_Parallism_Ready = 1.246282
write_to_read_ratio_blp_rw_average = 0.512118
GrpLevelPara = 1.766899 

BW Util details:
bwutil = 0.132238 
total_CMD = 723028 
util_bw = 95612 
Wasted_Col = 56022 
Wasted_Row = 21280 
Idle = 550114 

BW Util Bottlenecks: 
RCDc_limit = 12644 
RCDWRc_limit = 10644 
WTRc_limit = 11207 
RTWc_limit = 45455 
CCDLc_limit = 35473 
rwq = 0 
CCDLc_limit_alone = 23578 
WTRc_limit_alone = 10009 
RTWc_limit_alone = 34758 

Commands details: 
total_CMD = 723028 
n_nop = 667175 
Read = 33352 
Write = 0 
L2_Alloc = 0 
L2_WB = 14454 
n_act = 4147 
n_pre = 4131 
n_ref = 0 
n_req = 44458 
total_req = 47806 

Dual Bus Interface Util: 
issued_total_row = 8278 
issued_total_col = 47806 
Row_Bus_Util =  0.011449 
CoL_Bus_Util = 0.066119 
Either_Row_CoL_Bus_Util = 0.077249 
Issued_on_Two_Bus_Simul_Util = 0.000319 
issued_two_Eff = 0.004136 
queue_avg = 2.935260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 782520 -   mf: uid=4304321, sid4294967295:w4294967295, part=5, addr=0xc00b1b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782420), 
Ready @ 782521 -   mf: uid=4304320, sid4294967295:w4294967295, part=5, addr=0xc00b5e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782421), 
Ready @ 782525 -   mf: uid=4304325, sid4294967295:w4294967295, part=5, addr=0xc00b7b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782425), 
Ready @ 782526 -   mf: uid=4304326, sid4294967295:w4294967295, part=5, addr=0xc00b4600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782426), 
Ready @ 782543 -   mf: uid=4304331, sid4294967295:w4294967295, part=5, addr=0xc00b6300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (782443), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723028 n_nop=661371 n_act=4064 n_pre=4048 n_ref_event=0 n_req=49818 n_rd=37144 n_rd_L2_A=0 n_write=0 n_wr_bk=16617 bw_util=0.1487
n_activity=201952 dram_eff=0.5324
bk0: 2268a 693127i bk1: 2384a 694723i bk2: 2162a 697190i bk3: 2286a 695312i bk4: 2476a 689335i bk5: 2588a 689132i bk6: 2562a 692149i bk7: 2644a 691485i bk8: 2838a 687039i bk9: 2932a 687501i bk10: 2154a 691890i bk11: 2252a 693498i bk12: 1846a 696824i bk13: 2032a 695253i bk14: 1764a 696934i bk15: 1956a 698746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918723
Row_Buffer_Locality_read = 0.961824
Row_Buffer_Locality_write = 0.792393
Bank_Level_Parallism = 2.931220
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.309278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.148711 
total_CMD = 723028 
util_bw = 107522 
Wasted_Col = 56105 
Wasted_Row = 16929 
Idle = 542472 

BW Util Bottlenecks: 
RCDc_limit = 11421 
RCDWRc_limit = 9268 
WTRc_limit = 13179 
RTWc_limit = 60054 
CCDLc_limit = 35835 
rwq = 0 
CCDLc_limit_alone = 24039 
WTRc_limit_alone = 11885 
RTWc_limit_alone = 49552 

Commands details: 
total_CMD = 723028 
n_nop = 661371 
Read = 37144 
Write = 0 
L2_Alloc = 0 
L2_WB = 16617 
n_act = 4064 
n_pre = 4048 
n_ref = 0 
n_req = 49818 
total_req = 53761 

Dual Bus Interface Util: 
issued_total_row = 8112 
issued_total_col = 53761 
Row_Bus_Util =  0.011219 
CoL_Bus_Util = 0.074355 
Either_Row_CoL_Bus_Util = 0.085276 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.003503 
queue_avg = 3.648866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100552, Miss = 18722, Miss_rate = 0.186, Pending_hits = 8235, Reservation_fails = 6729
L2_cache_bank[1]: Access = 92396, Miss = 24144, Miss_rate = 0.261, Pending_hits = 10214, Reservation_fails = 7036
L2_cache_bank[2]: Access = 114114, Miss = 23320, Miss_rate = 0.204, Pending_hits = 10405, Reservation_fails = 7183
L2_cache_bank[3]: Access = 93316, Miss = 24132, Miss_rate = 0.259, Pending_hits = 10369, Reservation_fails = 8447
L2_cache_bank[4]: Access = 91996, Miss = 24234, Miss_rate = 0.263, Pending_hits = 9969, Reservation_fails = 5233
L2_cache_bank[5]: Access = 100576, Miss = 18622, Miss_rate = 0.185, Pending_hits = 8328, Reservation_fails = 8296
L2_cache_bank[6]: Access = 92916, Miss = 24226, Miss_rate = 0.261, Pending_hits = 9955, Reservation_fails = 5418
L2_cache_bank[7]: Access = 114538, Miss = 23286, Miss_rate = 0.203, Pending_hits = 10534, Reservation_fails = 9145
L2_cache_bank[8]: Access = 99770, Miss = 18614, Miss_rate = 0.187, Pending_hits = 8079, Reservation_fails = 6818
L2_cache_bank[9]: Access = 91920, Miss = 24146, Miss_rate = 0.263, Pending_hits = 10162, Reservation_fails = 6388
L2_cache_bank[10]: Access = 114180, Miss = 23244, Miss_rate = 0.204, Pending_hits = 10407, Reservation_fails = 7969
L2_cache_bank[11]: Access = 92412, Miss = 24102, Miss_rate = 0.261, Pending_hits = 10056, Reservation_fails = 5235
L2_total_cache_accesses = 1198686
L2_total_cache_misses = 270792
L2_total_cache_miss_rate = 0.2259
L2_total_cache_pending_hits = 116713
L2_total_cache_reservation_fails = 83897
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8615
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14541
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2543
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2543
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3852
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 848
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9754
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 848
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19950
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 182
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9754
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1198686
icnt_total_pkts_simt_to_mem=456297
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.1742
	minimum = 5
	maximum = 214
Network latency average = 48.0947
	minimum = 5
	maximum = 197
Slowest packet = 1414191
Flit latency average = 45.396
	minimum = 5
	maximum = 197
Slowest flit = 1610748
Fragmentation average = 0.0018453
	minimum = 0
	maximum = 128
Injected packet rate average = 0.218413
	minimum = 0.0783757 (at node 8)
	maximum = 0.517255 (at node 17)
Accepted packet rate average = 0.218413
	minimum = 0.05911 (at node 23)
	maximum = 0.325867 (at node 13)
Injected flit rate average = 0.232866
	minimum = 0.102765 (at node 8)
	maximum = 0.517255 (at node 17)
Accepted flit rate average= 0.232866
	minimum = 0.0807893 (at node 23)
	maximum = 0.325867 (at node 13)
Injected packet length average = 1.06617
Accepted packet length average = 1.06617
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4229 (24 samples)
	minimum = 5 (24 samples)
	maximum = 226.417 (24 samples)
Network latency average = 18.4198 (24 samples)
	minimum = 5 (24 samples)
	maximum = 222.875 (24 samples)
Flit latency average = 17.7249 (24 samples)
	minimum = 5 (24 samples)
	maximum = 222.375 (24 samples)
Fragmentation average = 0.00133111 (24 samples)
	minimum = 0 (24 samples)
	maximum = 55.8333 (24 samples)
Injected packet rate average = 0.0778555 (24 samples)
	minimum = 0.0294186 (24 samples)
	maximum = 0.195631 (24 samples)
Accepted packet rate average = 0.0778555 (24 samples)
	minimum = 0.027829 (24 samples)
	maximum = 0.115134 (24 samples)
Injected flit rate average = 0.083095 (24 samples)
	minimum = 0.0383689 (24 samples)
	maximum = 0.195795 (24 samples)
Accepted flit rate average = 0.083095 (24 samples)
	minimum = 0.0377722 (24 samples)
	maximum = 0.115134 (24 samples)
Injected packet size average = 1.0673 (24 samples)
Accepted packet size average = 1.0673 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 49 sec (2929 sec)
gpgpu_simulation_rate = 51050 (inst/sec)
gpgpu_simulation_rate = 267 (cycle/sec)
gpgpu_silicon_slowdown = 3745318x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
kernel_stream_id = 63023
gpu_sim_cycle = 30387
gpu_sim_insn = 19880
gpu_ipc =       0.6542
gpu_tot_sim_cycle = 812893
gpu_tot_sim_insn = 149546856
gpu_tot_ipc =     183.9687
gpu_tot_issued_cta = 6321
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.9882% 
max_total_param_size = 0
gpu_stall_dramfull = 75746
gpu_stall_icnt2sh    = 169410
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4329
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8173
L2_BW  =       0.1495 GB/Sec
L2_BW_total  =      47.1926 GB/Sec
gpu_total_sim_rate=49650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2439840
	L1I_total_cache_misses = 32816
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26290
L1D_cache:
	L1D_cache_core[0]: Access = 27329, Miss = 16183, Miss_rate = 0.592, Pending_hits = 1685, Reservation_fails = 6138
	L1D_cache_core[1]: Access = 27165, Miss = 16379, Miss_rate = 0.603, Pending_hits = 1537, Reservation_fails = 10519
	L1D_cache_core[2]: Access = 27840, Miss = 16572, Miss_rate = 0.595, Pending_hits = 1502, Reservation_fails = 7698
	L1D_cache_core[3]: Access = 27376, Miss = 16525, Miss_rate = 0.604, Pending_hits = 1687, Reservation_fails = 10184
	L1D_cache_core[4]: Access = 27248, Miss = 16310, Miss_rate = 0.599, Pending_hits = 1790, Reservation_fails = 9889
	L1D_cache_core[5]: Access = 27169, Miss = 16215, Miss_rate = 0.597, Pending_hits = 1661, Reservation_fails = 9119
	L1D_cache_core[6]: Access = 26977, Miss = 16309, Miss_rate = 0.605, Pending_hits = 1652, Reservation_fails = 9735
	L1D_cache_core[7]: Access = 27169, Miss = 16025, Miss_rate = 0.590, Pending_hits = 2049, Reservation_fails = 7483
	L1D_cache_core[8]: Access = 26962, Miss = 15942, Miss_rate = 0.591, Pending_hits = 1507, Reservation_fails = 9214
	L1D_cache_core[9]: Access = 26865, Miss = 16007, Miss_rate = 0.596, Pending_hits = 1711, Reservation_fails = 8413
	L1D_cache_core[10]: Access = 27072, Miss = 16448, Miss_rate = 0.608, Pending_hits = 1501, Reservation_fails = 9643
	L1D_cache_core[11]: Access = 27568, Miss = 16648, Miss_rate = 0.604, Pending_hits = 1626, Reservation_fails = 8523
	L1D_cache_core[12]: Access = 26834, Miss = 16141, Miss_rate = 0.602, Pending_hits = 1929, Reservation_fails = 11142
	L1D_cache_core[13]: Access = 26962, Miss = 16332, Miss_rate = 0.606, Pending_hits = 1483, Reservation_fails = 10062
	L1D_cache_core[14]: Access = 27011, Miss = 16345, Miss_rate = 0.605, Pending_hits = 1600, Reservation_fails = 10362
	L1D_total_cache_accesses = 407547
	L1D_total_cache_misses = 244381
	L1D_total_cache_miss_rate = 0.5996
	L1D_total_cache_pending_hits = 24920
	L1D_total_cache_reservation_fails = 138124
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148242
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1944
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 230457
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4103
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3528
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2835
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9990
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 234560

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14688
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2433
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3528
ctas_completed 6321, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23451, 13935, 7905, 7905, 7905, 7905, 7905, 7905, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 
gpgpu_n_tot_thrd_icount = 154377888
gpgpu_n_tot_w_icount = 4824309
gpgpu_n_stall_shd_mem = 262767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237426
gpgpu_n_mem_write_global = 104427
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849920
gpgpu_n_store_insn = 1670832
gpgpu_n_shmem_insn = 54467992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721760
gpgpu_n_shmem_bkconflict = 53816
gpgpu_n_l1cache_bkconflict = 14007
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14007
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:936295	W0_Idle:5457994	W0_Scoreboard:5414422	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:262179	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2438691	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1899408 {8:237426,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7518744 {72:104427,}
traffic_breakdown_coretomem[INST_ACC_R] = 80480 {8:10060,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37988160 {40:949704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670832 {8:208854,}
traffic_breakdown_memtocore[INST_ACC_R] = 1609600 {40:40240,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 245 
averagemflatency = 271 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 57 
mrq_lat_table:48717 	14690 	15530 	18717 	42347 	54417 	56173 	26382 	5375 	1042 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	636754 	451008 	66127 	4699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9358 	550 	130 	310432 	14959 	12563 	3364 	540 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140061 	179161 	166355 	206738 	354747 	111526 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	601 	294 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     18350     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20006     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     25025     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.059406 12.768000  9.974138 13.128205  8.246875 12.841329  9.448905 12.517361  8.661632 12.100610  8.902040 10.932862  9.746193 11.076305 11.000000 14.129729 
dram[1]: 11.931452 13.683761 12.928251 13.278970 12.029091 12.062284 12.063380 12.365518 10.294278 12.339564 10.521276 11.358209 11.156951 11.028112 13.446327 13.863874 
dram[2]: 12.686508  7.704402 13.063829 10.175439 12.900000  8.770000 12.030000  8.890035 11.892216  8.546268 11.020761  8.105059 11.211382 10.206349 13.606217 11.030303 
dram[3]: 12.915322 11.544747 13.647577 12.560869 11.996552 12.227942 12.403448 12.000000 12.172308 10.930836 11.856604  9.755102 10.635659 11.356164 13.641026 12.518518 
dram[4]:  7.877813 12.718876  9.691667 13.568282  8.578947 12.670290  9.466911 12.134228  8.829721 11.816024  9.132479 10.365772  9.707070 12.367713 11.433962 13.415384 
dram[5]: 11.856574 13.853982 13.486111 13.298701 11.900000 11.753378 13.816000 12.956364 10.450549 12.222910 10.442446 11.446970 11.359091 12.452055 12.675532 15.362573 
average row locality = 283433/24900 = 11.382852
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       673      1008       713      1052       813      1200       803      1238       884      1363       680      1035       603       943       569       899 
dram[1]:       885      1008       960      1052      1101      1200      1144      1232      1239      1363       969      1029       833       943       784       899 
dram[2]:      1004       683      1056       709      1196       816      1242       794      1362       884      1067       651       946       602       906       563 
dram[3]:      1004       895      1056       956      1196      1109      1238      1140      1362      1244      1062       935       946       831       906       777 
dram[4]:       678      1012       713      1052       807      1204       794      1240       877      1367       671      1034       601       946       567       899 
dram[5]:       912       992       977      1030      1124      1184      1166      1206      1257      1345       970      1007       853       925       800       878 
total dram writes = 93343
bank skew: 1367/563 = 2.43
chip skew: 16657/14462 = 1.15
average mf latency per bank:
dram[0]:       6286      2611      5601      2699      5125      2719      5463      2725      4808      2637      4384      2420      4066      1797      4192      1751
dram[1]:       4714      2719      4468      2856      4489      2656      4594      2846      3943      2634      3968      2372      3460      1868      3456      1666
dram[2]:       2683      5720      2622      5814      2772      4918      2665      5372      2663      4388      2471      4123      1853      3771      1699      4147
dram[3]:       2827      4570      2778      4567      2669      4527      2794      4987      2607      4092      2370      4182      1839      3666      1670      3676
dram[4]:       6276      2576      5713      2726      5220      2690      5531      2722      4747      2621      4143      2447      3924      1830      4379      1707
dram[5]:       4366      2777      4251      2943      4341      2677      4390      2985      3836      2637      3787      2407      3364      1895      3193      1725
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1071
dram[1]:        839       535       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799       916       653
dram[3]:        558       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786       522      1028       829      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1071
dram[5]:        903       612       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254       997      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751105 n_nop=695074 n_act=4168 n_pre=4152 n_ref_event=0 n_req=44573 n_rd=33446 n_rd_L2_A=0 n_write=0 n_wr_bk=14476 bw_util=0.1276
n_activity=198789 dram_eff=0.4821
bk0: 1924a 725912i bk1: 2428a 725107i bk2: 1764a 730050i bk3: 2264a 726370i bk4: 2002a 725086i bk5: 2572a 722700i bk6: 1960a 728557i bk7: 2656a 723031i bk8: 2180a 724787i bk9: 2934a 718670i bk10: 1652a 728483i bk11: 2296a 722894i bk12: 1456a 730995i bk13: 2044a 726123i bk14: 1392a 733776i bk15: 1922a 728625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906737
Row_Buffer_Locality_read = 0.955361
Row_Buffer_Locality_write = 0.760582
Bank_Level_Parallism = 2.542863
Bank_Level_Parallism_Col = 2.445952
Bank_Level_Parallism_Ready = 1.255560
write_to_read_ratio_blp_rw_average = 0.513557
GrpLevelPara = 1.763314 

BW Util details:
bwutil = 0.127604 
total_CMD = 751105 
util_bw = 95844 
Wasted_Col = 56694 
Wasted_Row = 21320 
Idle = 577247 

BW Util Bottlenecks: 
RCDc_limit = 12626 
RCDWRc_limit = 10706 
WTRc_limit = 11269 
RTWc_limit = 47354 
CCDLc_limit = 37313 
rwq = 0 
CCDLc_limit_alone = 24625 
WTRc_limit_alone = 10083 
RTWc_limit_alone = 35852 

Commands details: 
total_CMD = 751105 
n_nop = 695074 
Read = 33446 
Write = 0 
L2_Alloc = 0 
L2_WB = 14476 
n_act = 4168 
n_pre = 4152 
n_ref = 0 
n_req = 44573 
total_req = 47922 

Dual Bus Interface Util: 
issued_total_row = 8320 
issued_total_col = 47922 
Row_Bus_Util =  0.011077 
CoL_Bus_Util = 0.063802 
Either_Row_CoL_Bus_Util = 0.074598 
Issued_on_Two_Bus_Simul_Util = 0.000281 
issued_two_Eff = 0.003766 
queue_avg = 2.854469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85447
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751105 n_nop=689113 n_act=4168 n_pre=4152 n_ref_event=0 n_req=49956 n_rd=37260 n_rd_L2_A=0 n_write=0 n_wr_bk=16641 bw_util=0.1435
n_activity=205956 dram_eff=0.5234
bk0: 2282a 722662i bk1: 2438a 722661i bk2: 2150a 725599i bk3: 2286a 724557i bk4: 2474a 719078i bk5: 2578a 716702i bk6: 2556a 720854i bk7: 2640a 719997i bk8: 2832a 716813i bk9: 2926a 716855i bk10: 2224a 722056i bk11: 2252a 720198i bk12: 1856a 724780i bk13: 2032a 723724i bk14: 1778a 727790i bk15: 1956a 726735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916847
Row_Buffer_Locality_read = 0.960896
Row_Buffer_Locality_write = 0.787571
Bank_Level_Parallism = 2.806548
Bank_Level_Parallism_Col = 2.709067
Bank_Level_Parallism_Ready = 1.311134
write_to_read_ratio_blp_rw_average = 0.531743
GrpLevelPara = 1.926432 

BW Util details:
bwutil = 0.143525 
total_CMD = 751105 
util_bw = 107802 
Wasted_Col = 56865 
Wasted_Row = 19646 
Idle = 566792 

BW Util Bottlenecks: 
RCDc_limit = 11752 
RCDWRc_limit = 9813 
WTRc_limit = 13192 
RTWc_limit = 54763 
CCDLc_limit = 37980 
rwq = 0 
CCDLc_limit_alone = 24900 
WTRc_limit_alone = 11742 
RTWc_limit_alone = 43133 

Commands details: 
total_CMD = 751105 
n_nop = 689113 
Read = 37260 
Write = 0 
L2_Alloc = 0 
L2_WB = 16641 
n_act = 4168 
n_pre = 4152 
n_ref = 0 
n_req = 49956 
total_req = 53901 

Dual Bus Interface Util: 
issued_total_row = 8320 
issued_total_col = 53901 
Row_Bus_Util =  0.011077 
CoL_Bus_Util = 0.071762 
Either_Row_CoL_Bus_Util = 0.082534 
Issued_on_Two_Bus_Simul_Util = 0.000305 
issued_two_Eff = 0.003694 
queue_avg = 3.678980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67898
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751105 n_nop=694971 n_act=4216 n_pre=4200 n_ref_event=0 n_req=44583 n_rd=33454 n_rd_L2_A=0 n_write=0 n_wr_bk=14481 bw_util=0.1276
n_activity=199660 dram_eff=0.4802
bk0: 2436a 724050i bk1: 1924a 726571i bk2: 2260a 726777i bk3: 1772a 730380i bk4: 2578a 721620i bk5: 1992a 725930i bk6: 2658a 722799i bk7: 1964a 728247i bk8: 2938a 719271i bk9: 2176a 723754i bk10: 2364a 723582i bk11: 1576a 728624i bk12: 2042a 726212i bk13: 1466a 731917i bk14: 1930a 728717i bk15: 1378a 734335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905749
Row_Buffer_Locality_read = 0.955491
Row_Buffer_Locality_write = 0.756222
Bank_Level_Parallism = 2.520631
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.264104
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.127639 
total_CMD = 751105 
util_bw = 95870 
Wasted_Col = 56923 
Wasted_Row = 21914 
Idle = 576398 

BW Util Bottlenecks: 
RCDc_limit = 12680 
RCDWRc_limit = 10856 
WTRc_limit = 10448 
RTWc_limit = 46335 
CCDLc_limit = 36079 
rwq = 0 
CCDLc_limit_alone = 24313 
WTRc_limit_alone = 9316 
RTWc_limit_alone = 35701 

Commands details: 
total_CMD = 751105 
n_nop = 694971 
Read = 33454 
Write = 0 
L2_Alloc = 0 
L2_WB = 14481 
n_act = 4216 
n_pre = 4200 
n_ref = 0 
n_req = 44583 
total_req = 47935 

Dual Bus Interface Util: 
issued_total_row = 8416 
issued_total_col = 47935 
Row_Bus_Util =  0.011205 
CoL_Bus_Util = 0.063819 
Either_Row_CoL_Bus_Util = 0.074735 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.003866 
queue_avg = 2.797255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751105 n_nop=688990 n_act=4206 n_pre=4190 n_ref_event=4567177155082382276 n_req=49995 n_rd=37288 n_rd_L2_A=0 n_write=0 n_wr_bk=16657 bw_util=0.1436
n_activity=205911 dram_eff=0.524
bk0: 2442a 720730i bk1: 2284a 721922i bk2: 2288a 723184i bk3: 2158a 725488i bk4: 2574a 716711i bk5: 2486a 719052i bk6: 2648a 719682i bk7: 2552a 721748i bk8: 2922a 716567i bk9: 2842a 716771i bk10: 2326a 721563i bk11: 2150a 720424i bk12: 2028a 723087i bk13: 1856a 725706i bk14: 1964a 727076i bk15: 1768a 728103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916172
Row_Buffer_Locality_read = 0.960684
Row_Buffer_Locality_write = 0.785551
Bank_Level_Parallism = 2.826691
Bank_Level_Parallism_Col = 2.925152
Bank_Level_Parallism_Ready = 1.321998
write_to_read_ratio_blp_rw_average = 0.531563
GrpLevelPara = 1.927610 

BW Util details:
bwutil = 0.143642 
total_CMD = 751105 
util_bw = 107890 
Wasted_Col = 56399 
Wasted_Row = 19949 
Idle = 566867 

BW Util Bottlenecks: 
RCDc_limit = 11682 
RCDWRc_limit = 9929 
WTRc_limit = 12859 
RTWc_limit = 54552 
CCDLc_limit = 37970 
rwq = 0 
CCDLc_limit_alone = 24451 
WTRc_limit_alone = 11439 
RTWc_limit_alone = 42453 

Commands details: 
total_CMD = 751105 
n_nop = 688990 
Read = 37288 
Write = 0 
L2_Alloc = 0 
L2_WB = 16657 
n_act = 4206 
n_pre = 4190 
n_ref = 4567177155082382276 
n_req = 49995 
total_req = 53945 

Dual Bus Interface Util: 
issued_total_row = 8396 
issued_total_col = 53945 
Row_Bus_Util =  0.011178 
CoL_Bus_Util = 0.071821 
Either_Row_CoL_Bus_Util = 0.082698 
Issued_on_Two_Bus_Simul_Util = 0.000301 
issued_two_Eff = 0.003638 
queue_avg = 3.556489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55649
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751105 n_nop=695192 n_act=4159 n_pre=4143 n_ref_event=0 n_req=44493 n_rd=33380 n_rd_L2_A=0 n_write=0 n_wr_bk=14462 bw_util=0.1274
n_activity=198448 dram_eff=0.4822
bk0: 1928a 726202i bk1: 2400a 723913i bk2: 1776a 730609i bk3: 2272a 727448i bk4: 1976a 725518i bk5: 2586a 721272i bk6: 1954a 728214i bk7: 2666a 722213i bk8: 2170a 725565i bk9: 2944a 718898i bk10: 1616a 730267i bk11: 2292a 723406i bk12: 1460a 731923i bk13: 2042a 727684i bk14: 1374a 734282i bk15: 1924a 728065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906862
Row_Buffer_Locality_read = 0.955752
Row_Buffer_Locality_write = 0.760011
Bank_Level_Parallism = 2.525625
Bank_Level_Parallism_Col = 2.428241
Bank_Level_Parallism_Ready = 1.246098
write_to_read_ratio_blp_rw_average = 0.511803
GrpLevelPara = 1.765954 

BW Util details:
bwutil = 0.127391 
total_CMD = 751105 
util_bw = 95684 
Wasted_Col = 56157 
Wasted_Row = 21439 
Idle = 577825 

BW Util Bottlenecks: 
RCDc_limit = 12716 
RCDWRc_limit = 10686 
WTRc_limit = 11207 
RTWc_limit = 45462 
CCDLc_limit = 35494 
rwq = 0 
CCDLc_limit_alone = 23599 
WTRc_limit_alone = 10009 
RTWc_limit_alone = 34765 

Commands details: 
total_CMD = 751105 
n_nop = 695192 
Read = 33380 
Write = 0 
L2_Alloc = 0 
L2_WB = 14462 
n_act = 4159 
n_pre = 4143 
n_ref = 0 
n_req = 44493 
total_req = 47842 

Dual Bus Interface Util: 
issued_total_row = 8302 
issued_total_col = 47842 
Row_Bus_Util =  0.011053 
CoL_Bus_Util = 0.063695 
Either_Row_CoL_Bus_Util = 0.074441 
Issued_on_Two_Bus_Simul_Util = 0.000308 
issued_two_Eff = 0.004131 
queue_avg = 2.826356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82636
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=751105 n_nop=689425 n_act=4067 n_pre=4051 n_ref_event=0 n_req=49833 n_rd=37152 n_rd_L2_A=0 n_write=0 n_wr_bk=16626 bw_util=0.1432
n_activity=202108 dram_eff=0.5322
bk0: 2276a 721169i bk1: 2384a 722796i bk2: 2162a 725264i bk3: 2286a 723387i bk4: 2476a 717410i bk5: 2588a 717208i bk6: 2562a 720225i bk7: 2644a 719563i bk8: 2838a 715118i bk9: 2932a 715581i bk10: 2154a 719970i bk11: 2252a 721580i bk12: 1846a 724835i bk13: 2032a 723328i bk14: 1764a 725009i bk15: 1956a 726817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918688
Row_Buffer_Locality_read = 0.961806
Row_Buffer_Locality_write = 0.792367
Bank_Level_Parallism = 2.930563
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.309181
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143197 
total_CMD = 751105 
util_bw = 107556 
Wasted_Col = 56144 
Wasted_Row = 16944 
Idle = 570461 

BW Util Bottlenecks: 
RCDc_limit = 11433 
RCDWRc_limit = 9281 
WTRc_limit = 13179 
RTWc_limit = 60074 
CCDLc_limit = 35849 
rwq = 0 
CCDLc_limit_alone = 24049 
WTRc_limit_alone = 11885 
RTWc_limit_alone = 49568 

Commands details: 
total_CMD = 751105 
n_nop = 689425 
Read = 37152 
Write = 0 
L2_Alloc = 0 
L2_WB = 16626 
n_act = 4067 
n_pre = 4051 
n_ref = 0 
n_req = 49833 
total_req = 53778 

Dual Bus Interface Util: 
issued_total_row = 8118 
issued_total_col = 53778 
Row_Bus_Util =  0.010808 
CoL_Bus_Util = 0.071599 
Either_Row_CoL_Bus_Util = 0.082119 
Issued_on_Two_Bus_Simul_Util = 0.000288 
issued_two_Eff = 0.003502 
queue_avg = 3.512572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100560, Miss = 18722, Miss_rate = 0.186, Pending_hits = 8235, Reservation_fails = 6729
L2_cache_bank[1]: Access = 92430, Miss = 24168, Miss_rate = 0.261, Pending_hits = 10214, Reservation_fails = 7036
L2_cache_bank[2]: Access = 114122, Miss = 23328, Miss_rate = 0.204, Pending_hits = 10405, Reservation_fails = 7183
L2_cache_bank[3]: Access = 93316, Miss = 24132, Miss_rate = 0.259, Pending_hits = 10369, Reservation_fails = 8447
L2_cache_bank[4]: Access = 92034, Miss = 24262, Miss_rate = 0.264, Pending_hits = 9969, Reservation_fails = 5233
L2_cache_bank[5]: Access = 100576, Miss = 18622, Miss_rate = 0.185, Pending_hits = 8328, Reservation_fails = 8296
L2_cache_bank[6]: Access = 92924, Miss = 24234, Miss_rate = 0.261, Pending_hits = 9955, Reservation_fails = 5418
L2_cache_bank[7]: Access = 114538, Miss = 23286, Miss_rate = 0.203, Pending_hits = 10534, Reservation_fails = 9145
L2_cache_bank[8]: Access = 99778, Miss = 18622, Miss_rate = 0.187, Pending_hits = 8079, Reservation_fails = 6818
L2_cache_bank[9]: Access = 91950, Miss = 24166, Miss_rate = 0.263, Pending_hits = 10162, Reservation_fails = 6388
L2_cache_bank[10]: Access = 114188, Miss = 23252, Miss_rate = 0.204, Pending_hits = 10407, Reservation_fails = 7969
L2_cache_bank[11]: Access = 92412, Miss = 24102, Miss_rate = 0.261, Pending_hits = 10056, Reservation_fails = 5235
L2_total_cache_accesses = 1198828
L2_total_cache_misses = 270896
L2_total_cache_miss_rate = 0.2260
L2_total_cache_pending_hits = 116713
L2_total_cache_reservation_fails = 83897
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8615
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14571
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2543
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2543
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3860
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 848
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 91
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9754
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 273
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 848
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19980
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 182
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9754
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1198828
icnt_total_pkts_simt_to_mem=456355
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1550707
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1654983
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000225486
	minimum = 0 (at node 0)
	maximum = 0.00141508 (at node 1)
Accepted packet rate average = 0.000225486
	minimum = 0 (at node 0)
	maximum = 0.00467305 (at node 1)
Injected flit rate average = 0.000243769
	minimum = 0 (at node 0)
	maximum = 0.00190871 (at node 1)
Accepted flit rate average= 0.000243769
	minimum = 0 (at node 0)
	maximum = 0.00467305 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8581 (25 samples)
	minimum = 5 (25 samples)
	maximum = 217.84 (25 samples)
Network latency average = 17.8862 (25 samples)
	minimum = 5 (25 samples)
	maximum = 214.2 (25 samples)
Flit latency average = 17.2159 (25 samples)
	minimum = 5 (25 samples)
	maximum = 213.68 (25 samples)
Fragmentation average = 0.00127786 (25 samples)
	minimum = 0 (25 samples)
	maximum = 53.6 (25 samples)
Injected packet rate average = 0.0747503 (25 samples)
	minimum = 0.0282419 (25 samples)
	maximum = 0.187862 (25 samples)
Accepted packet rate average = 0.0747503 (25 samples)
	minimum = 0.0267158 (25 samples)
	maximum = 0.110715 (25 samples)
Injected flit rate average = 0.0797809 (25 samples)
	minimum = 0.0368342 (25 samples)
	maximum = 0.18804 (25 samples)
Accepted flit rate average = 0.0797809 (25 samples)
	minimum = 0.0362613 (25 samples)
	maximum = 0.110715 (25 samples)
Injected packet size average = 1.0673 (25 samples)
Accepted packet size average = 1.0673 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 12 sec (3012 sec)
gpgpu_simulation_rate = 49650 (inst/sec)
gpgpu_simulation_rate = 269 (cycle/sec)
gpgpu_silicon_slowdown = 3717472x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (23,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
kernel_stream_id = 63034
gpu_sim_cycle = 33422
gpu_sim_insn = 452640
gpu_ipc =      13.5432
gpu_tot_sim_cycle = 846315
gpu_tot_sim_insn = 149999496
gpu_tot_ipc =     177.2384
gpu_tot_issued_cta = 6344
gpu_occupancy = 3.1945% 
gpu_tot_occupancy = 34.1252% 
max_total_param_size = 0
gpu_stall_dramfull = 75746
gpu_stall_icnt2sh    = 169410
partiton_level_parallism =       0.0850
partiton_level_parallism_total  =       0.4192
partiton_level_parallism_util =       1.1041
partiton_level_parallism_util_total  =       1.8080
L2_BW  =       9.5190 GB/Sec
L2_BW_total  =      45.7048 GB/Sec
gpu_total_sim_rate=48061

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2453870
	L1I_total_cache_misses = 34497
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26290
L1D_cache:
	L1D_cache_core[0]: Access = 27408, Miss = 16231, Miss_rate = 0.592, Pending_hits = 1685, Reservation_fails = 6138
	L1D_cache_core[1]: Access = 27244, Miss = 16427, Miss_rate = 0.603, Pending_hits = 1537, Reservation_fails = 10519
	L1D_cache_core[2]: Access = 27998, Miss = 16636, Miss_rate = 0.594, Pending_hits = 1510, Reservation_fails = 7698
	L1D_cache_core[3]: Access = 27534, Miss = 16613, Miss_rate = 0.603, Pending_hits = 1695, Reservation_fails = 10184
	L1D_cache_core[4]: Access = 27406, Miss = 16398, Miss_rate = 0.598, Pending_hits = 1806, Reservation_fails = 9889
	L1D_cache_core[5]: Access = 27327, Miss = 16295, Miss_rate = 0.596, Pending_hits = 1669, Reservation_fails = 9119
	L1D_cache_core[6]: Access = 27135, Miss = 16389, Miss_rate = 0.604, Pending_hits = 1666, Reservation_fails = 9735
	L1D_cache_core[7]: Access = 27327, Miss = 16105, Miss_rate = 0.589, Pending_hits = 2057, Reservation_fails = 7483
	L1D_cache_core[8]: Access = 27120, Miss = 16022, Miss_rate = 0.591, Pending_hits = 1523, Reservation_fails = 9214
	L1D_cache_core[9]: Access = 27023, Miss = 16087, Miss_rate = 0.595, Pending_hits = 1719, Reservation_fails = 8413
	L1D_cache_core[10]: Access = 27151, Miss = 16496, Miss_rate = 0.608, Pending_hits = 1501, Reservation_fails = 9643
	L1D_cache_core[11]: Access = 27647, Miss = 16696, Miss_rate = 0.604, Pending_hits = 1626, Reservation_fails = 8523
	L1D_cache_core[12]: Access = 26913, Miss = 16189, Miss_rate = 0.602, Pending_hits = 1929, Reservation_fails = 11142
	L1D_cache_core[13]: Access = 27041, Miss = 16380, Miss_rate = 0.606, Pending_hits = 1483, Reservation_fails = 10062
	L1D_cache_core[14]: Access = 27090, Miss = 16393, Miss_rate = 0.605, Pending_hits = 1600, Reservation_fails = 10362
	L1D_total_cache_accesses = 409364
	L1D_total_cache_misses = 245357
	L1D_total_cache_miss_rate = 0.5994
	L1D_total_cache_pending_hits = 25006
	L1D_total_cache_reservation_fails = 138124
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 148449
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 86
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 207
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12349
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1681
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 713
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14030

Total_core_cache_fail_stats:
ctas_completed 6344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24657, 13935, 7905, 7905, 7905, 7905, 7905, 7905, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 
gpgpu_n_tot_thrd_icount = 155265504
gpgpu_n_tot_w_icount = 4852047
gpgpu_n_stall_shd_mem = 267919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 238386
gpgpu_n_mem_write_global = 105140
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4867584
gpgpu_n_store_insn = 1682240
gpgpu_n_shmem_insn = 54614456
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4726176
gpgpu_n_shmem_bkconflict = 58968
gpgpu_n_l1cache_bkconflict = 14007
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14007
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:941082	W0_Idle:6077131	W0_Scoreboard:5764604	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4539009
single_issue_nums: WS0:2456781	WS1:2395266	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1907088 {8:238386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7570080 {72:105140,}
traffic_breakdown_coretomem[INST_ACC_R] = 89832 {8:11229,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38141760 {40:953544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1682240 {8:210280,}
traffic_breakdown_memtocore[INST_ACC_R] = 1796640 {40:44916,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 245 
averagemflatency = 270 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 57 
mrq_lat_table:49541 	14879 	15680 	18756 	43015 	54638 	56225 	26382 	5375 	1042 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	640620 	452408 	66127 	4699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10477 	592 	138 	312057 	15007 	12563 	3364 	540 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	144644 	179830 	166369 	206738 	354747 	111526 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	631 	302 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     18350     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20006     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     25025     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.085526 12.328359  9.974138 12.742857  8.246875 12.317073  9.448905 12.062706  8.661632 11.800000  8.670588 10.295455  9.620000 10.522223 11.000000 13.556123 
dram[1]: 12.028226 13.761703 12.928251 13.278970 12.029091 12.062284 12.063380 12.365518 10.297003 12.339564 10.263699 10.720690 11.026548 10.757812 13.446327 13.863874 
dram[2]: 12.180812  7.705329 12.755102 10.175439 12.396491  8.770000 11.631746  8.890035 11.601156  8.546268 10.261006  7.873606 10.676692 10.163157 12.975728 11.030303 
dram[3]: 13.012096 11.593023 13.647577 12.560869 11.996552 12.227942 12.403448 12.000000 12.172308 10.905172 11.235087  9.486928 10.416667 11.313637 13.641026 12.518518 
dram[4]:  7.903537 12.250937  9.691667 13.206751  8.578947 12.206185  9.466911 11.728435  8.829721 11.530086  8.881147  9.641337  9.620000 11.731405 11.433962 12.778846 
dram[5]: 11.952191 13.898679 13.486111 13.298701 11.900000 11.753378 13.816000 12.956364 10.450549 12.229102 10.201389 11.163043 11.274775 12.251122 12.675532 15.362573 
average row locality = 285576/25448 = 11.221943
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       673      1024       713      1062       813      1211       803      1248       884      1374       690      1060       609       966       569       906 
dram[1]:       885      1008       960      1052      1101      1200      1144      1232      1240      1363       979      1050       839       955       784       899 
dram[2]:      1020       683      1067       709      1206       816      1253       794      1372       884      1093       662       967       605       913       563 
dram[3]:      1004       895      1056       956      1196      1109      1238      1140      1362      1246      1082       946       955       834       906       777 
dram[4]:       678      1028       713      1062       807      1215       794      1251       877      1377       681      1061       604       966       567       905 
dram[5]:       912       992       977      1030      1124      1184      1166      1206      1257      1347       985      1022       858       933       800       878 
total dram writes = 93862
bank skew: 1377/563 = 2.45
chip skew: 16702/14586 = 1.15
average mf latency per bank:
dram[0]:       6286      2592      5601      2691      5125      2710      5463      2718      4808      2628      4351      2450      4026      1777      4192      1758
dram[1]:       4714      2719      4468      2856      4489      2656      4594      2846      3940      2634      3949      2368      3435      1844      3456      1666
dram[2]:       2663      5720      2612      5814      2765      4918      2657      5372      2656      4388      2488      4090      1836      3752      1706      4147
dram[3]:       2827      4570      2778      4567      2669      4527      2794      4987      2607      4085      2366      4160      1822      3653      1670      3676
dram[4]:       6276      2557      5713      2718      5220      2682      5531      2713      4747      2614      4114      2466      3904      1815      4379      1715
dram[5]:       4366      2777      4251      2943      4341      2677      4390      2985      3836      2634      3753      2414      3344      1879      3193      1725
maximum mf latency per bank:
dram[0]:        752       556       987       815      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1071
dram[1]:        839       535       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:        566       785       703      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799       916       653
dram[3]:        558       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786       522      1028       829      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1071
dram[5]:        903       612       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254       997      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=781987 n_nop=725106 n_act=4311 n_pre=4295 n_ref_event=0 n_req=45136 n_rd=33886 n_rd_L2_A=0 n_write=0 n_wr_bk=14605 bw_util=0.124
n_activity=204508 dram_eff=0.4742
bk0: 1940a 756747i bk1: 2524a 755182i bk2: 1764a 760913i bk3: 2304a 756768i bk4: 2002a 755956i bk5: 2616a 753075i bk6: 1960a 759414i bk7: 2696a 753426i bk8: 2180a 755651i bk9: 2966a 749116i bk10: 1672a 759081i bk11: 2348a 753003i bk12: 1456a 761776i bk13: 2108a 756294i bk14: 1392a 764631i bk15: 1958a 759079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904732
Row_Buffer_Locality_read = 0.953963
Row_Buffer_Locality_write = 0.756444
Bank_Level_Parallism = 2.516363
Bank_Level_Parallism_Col = 2.423830
Bank_Level_Parallism_Ready = 1.252934
write_to_read_ratio_blp_rw_average = 0.511034
GrpLevelPara = 1.750964 

BW Util details:
bwutil = 0.124020 
total_CMD = 781987 
util_bw = 96982 
Wasted_Col = 58512 
Wasted_Row = 22462 
Idle = 604031 

BW Util Bottlenecks: 
RCDc_limit = 13351 
RCDWRc_limit = 11180 
WTRc_limit = 11484 
RTWc_limit = 48028 
CCDLc_limit = 37782 
rwq = 0 
CCDLc_limit_alone = 24968 
WTRc_limit_alone = 10279 
RTWc_limit_alone = 36419 

Commands details: 
total_CMD = 781987 
n_nop = 725106 
Read = 33886 
Write = 0 
L2_Alloc = 0 
L2_WB = 14605 
n_act = 4311 
n_pre = 4295 
n_ref = 0 
n_req = 45136 
total_req = 48491 

Dual Bus Interface Util: 
issued_total_row = 8606 
issued_total_col = 48491 
Row_Bus_Util =  0.011005 
CoL_Bus_Util = 0.062010 
Either_Row_CoL_Bus_Util = 0.072739 
Issued_on_Two_Bus_Simul_Util = 0.000276 
issued_two_Eff = 0.003797 
queue_avg = 2.751704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=781987 n_nop=719739 n_act=4211 n_pre=4195 n_ref_event=0 n_req=50120 n_rd=37380 n_rd_L2_A=0 n_write=0 n_wr_bk=16691 bw_util=0.1383
n_activity=208259 dram_eff=0.5193
bk0: 2306a 753508i bk1: 2470a 753478i bk2: 2150a 756477i bk3: 2286a 755437i bk4: 2474a 749960i bk5: 2578a 747584i bk6: 2556a 751737i bk7: 2640a 750885i bk8: 2832a 747693i bk9: 2926a 747761i bk10: 2244a 752681i bk11: 2296a 750477i bk12: 1856a 755563i bk13: 2032a 754432i bk14: 1778a 758636i bk15: 1956a 757589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916261
Row_Buffer_Locality_read = 0.960567
Row_Buffer_Locality_write = 0.786264
Bank_Level_Parallism = 2.794287
Bank_Level_Parallism_Col = 2.701547
Bank_Level_Parallism_Ready = 1.310164
write_to_read_ratio_blp_rw_average = 0.530931
GrpLevelPara = 1.922302 

BW Util details:
bwutil = 0.138291 
total_CMD = 781987 
util_bw = 108142 
Wasted_Col = 57365 
Wasted_Row = 20152 
Idle = 596328 

BW Util Bottlenecks: 
RCDc_limit = 11956 
RCDWRc_limit = 9995 
WTRc_limit = 13192 
RTWc_limit = 54859 
CCDLc_limit = 38082 
rwq = 0 
CCDLc_limit_alone = 24994 
WTRc_limit_alone = 11742 
RTWc_limit_alone = 43221 

Commands details: 
total_CMD = 781987 
n_nop = 719739 
Read = 37380 
Write = 0 
L2_Alloc = 0 
L2_WB = 16691 
n_act = 4211 
n_pre = 4195 
n_ref = 0 
n_req = 50120 
total_req = 54071 

Dual Bus Interface Util: 
issued_total_row = 8406 
issued_total_col = 54071 
Row_Bus_Util =  0.010750 
CoL_Bus_Util = 0.069146 
Either_Row_CoL_Bus_Util = 0.079602 
Issued_on_Two_Bus_Simul_Util = 0.000293 
issued_two_Eff = 0.003679 
queue_avg = 3.536036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53604
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=781987 n_nop=725001 n_act=4363 n_pre=4347 n_ref_event=0 n_req=45141 n_rd=33890 n_rd_L2_A=0 n_write=0 n_wr_bk=14607 bw_util=0.124
n_activity=205465 dram_eff=0.4721
bk0: 2524a 754100i bk1: 1932a 757392i bk2: 2304a 757271i bk3: 1772a 761249i bk4: 2618a 752016i bk5: 1992a 756796i bk6: 2702a 753141i bk7: 1964a 759116i bk8: 2970a 749648i bk9: 2176a 754645i bk10: 2416a 753542i bk11: 1600a 759155i bk12: 2106a 756341i bk13: 1466a 762748i bk14: 1970a 759104i bk15: 1378a 765209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903657
Row_Buffer_Locality_read = 0.953939
Row_Buffer_Locality_write = 0.752200
Bank_Level_Parallism = 2.495784
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.261610
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.124035 
total_CMD = 781987 
util_bw = 96994 
Wasted_Col = 58732 
Wasted_Row = 23105 
Idle = 603156 

BW Util Bottlenecks: 
RCDc_limit = 13442 
RCDWRc_limit = 11322 
WTRc_limit = 10618 
RTWc_limit = 47014 
CCDLc_limit = 36570 
rwq = 0 
CCDLc_limit_alone = 24673 
WTRc_limit_alone = 9474 
RTWc_limit_alone = 36261 

Commands details: 
total_CMD = 781987 
n_nop = 725001 
Read = 33890 
Write = 0 
L2_Alloc = 0 
L2_WB = 14607 
n_act = 4363 
n_pre = 4347 
n_ref = 0 
n_req = 45141 
total_req = 48497 

Dual Bus Interface Util: 
issued_total_row = 8710 
issued_total_col = 48497 
Row_Bus_Util =  0.011138 
CoL_Bus_Util = 0.062018 
Either_Row_CoL_Bus_Util = 0.072873 
Issued_on_Two_Bus_Simul_Util = 0.000283 
issued_two_Eff = 0.003878 
queue_avg = 2.697533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=781987 n_nop=719633 n_act=4247 n_pre=4231 n_ref_event=4567177155082382276 n_req=50148 n_rd=37400 n_rd_L2_A=0 n_write=0 n_wr_bk=16702 bw_util=0.1384
n_activity=208020 dram_eff=0.5202
bk0: 2466a 751582i bk1: 2308a 752739i bk2: 2288a 754064i bk3: 2158a 756369i bk4: 2574a 747592i bk5: 2486a 749934i bk6: 2648a 750564i bk7: 2552a 752641i bk8: 2922a 747468i bk9: 2842a 747614i bk10: 2366a 751908i bk11: 2174a 750969i bk12: 2028a 753817i bk13: 1856a 756514i bk14: 1964a 757927i bk15: 1768a 758971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915610
Row_Buffer_Locality_read = 0.960348
Row_Buffer_Locality_write = 0.784358
Bank_Level_Parallism = 2.814943
Bank_Level_Parallism_Col = 2.917059
Bank_Level_Parallism_Ready = 1.321071
write_to_read_ratio_blp_rw_average = 0.530778
GrpLevelPara = 1.923620 

BW Util details:
bwutil = 0.138371 
total_CMD = 781987 
util_bw = 108204 
Wasted_Col = 56887 
Wasted_Row = 20435 
Idle = 596461 

BW Util Bottlenecks: 
RCDc_limit = 11884 
RCDWRc_limit = 10096 
WTRc_limit = 12877 
RTWc_limit = 54640 
CCDLc_limit = 38069 
rwq = 0 
CCDLc_limit_alone = 24538 
WTRc_limit_alone = 11457 
RTWc_limit_alone = 42529 

Commands details: 
total_CMD = 781987 
n_nop = 719633 
Read = 37400 
Write = 0 
L2_Alloc = 0 
L2_WB = 16702 
n_act = 4247 
n_pre = 4231 
n_ref = 4567177155082382276 
n_req = 50148 
total_req = 54102 

Dual Bus Interface Util: 
issued_total_row = 8478 
issued_total_col = 54102 
Row_Bus_Util =  0.010842 
CoL_Bus_Util = 0.069185 
Either_Row_CoL_Bus_Util = 0.079738 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.003624 
queue_avg = 3.418421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=781987 n_nop=725230 n_act=4304 n_pre=4288 n_ref_event=0 n_req=45045 n_rd=33812 n_rd_L2_A=0 n_write=0 n_wr_bk=14586 bw_util=0.1238
n_activity=204391 dram_eff=0.4736
bk0: 1936a 757076i bk1: 2488a 754017i bk2: 1776a 761472i bk3: 2312a 757975i bk4: 1976a 756396i bk5: 2630a 751667i bk6: 1954a 759086i bk7: 2710a 752548i bk8: 2170a 756443i bk9: 2976a 749263i bk10: 1636a 760852i bk11: 2348a 753281i bk12: 1460a 762726i bk13: 2106a 757912i bk14: 1374a 765129i bk15: 1960a 758529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904784
Row_Buffer_Locality_read = 0.954247
Row_Buffer_Locality_write = 0.755898
Bank_Level_Parallism = 2.498712
Bank_Level_Parallism_Col = 2.406780
Bank_Level_Parallism_Ready = 1.243516
write_to_read_ratio_blp_rw_average = 0.509782
GrpLevelPara = 1.753139 

BW Util details:
bwutil = 0.123782 
total_CMD = 781987 
util_bw = 96796 
Wasted_Col = 57996 
Wasted_Row = 22659 
Idle = 604536 

BW Util Bottlenecks: 
RCDc_limit = 13481 
RCDWRc_limit = 11153 
WTRc_limit = 11343 
RTWc_limit = 46121 
CCDLc_limit = 35992 
rwq = 0 
CCDLc_limit_alone = 23949 
WTRc_limit_alone = 10131 
RTWc_limit_alone = 35290 

Commands details: 
total_CMD = 781987 
n_nop = 725230 
Read = 33812 
Write = 0 
L2_Alloc = 0 
L2_WB = 14586 
n_act = 4304 
n_pre = 4288 
n_ref = 0 
n_req = 45045 
total_req = 48398 

Dual Bus Interface Util: 
issued_total_row = 8592 
issued_total_col = 48398 
Row_Bus_Util =  0.010987 
CoL_Bus_Util = 0.061891 
Either_Row_CoL_Bus_Util = 0.072580 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.004105 
queue_avg = 2.724448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72445
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=781987 n_nop=720094 n_act=4096 n_pre=4080 n_ref_event=0 n_req=49986 n_rd=37264 n_rd_L2_A=0 n_write=0 n_wr_bk=16671 bw_util=0.1379
n_activity=203846 dram_eff=0.5292
bk0: 2300a 752014i bk1: 2408a 753609i bk2: 2162a 756141i bk3: 2286a 754266i bk4: 2476a 748292i bk5: 2588a 748091i bk6: 2562a 751110i bk7: 2644a 750454i bk8: 2838a 746012i bk9: 2932a 746441i bk10: 2174a 750474i bk11: 2296a 752050i bk12: 1846a 755586i bk13: 2032a 754089i bk14: 1764a 755872i bk15: 1956a 757687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918357
Row_Buffer_Locality_read = 0.961598
Row_Buffer_Locality_write = 0.791699
Bank_Level_Parallism = 2.920380
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.308307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.137943 
total_CMD = 781987 
util_bw = 107870 
Wasted_Col = 56580 
Wasted_Row = 17305 
Idle = 600232 

BW Util Bottlenecks: 
RCDc_limit = 11569 
RCDWRc_limit = 9395 
WTRc_limit = 13179 
RTWc_limit = 60272 
CCDLc_limit = 35939 
rwq = 0 
CCDLc_limit_alone = 24131 
WTRc_limit_alone = 11885 
RTWc_limit_alone = 49758 

Commands details: 
total_CMD = 781987 
n_nop = 720094 
Read = 37264 
Write = 0 
L2_Alloc = 0 
L2_WB = 16671 
n_act = 4096 
n_pre = 4080 
n_ref = 0 
n_req = 49986 
total_req = 53935 

Dual Bus Interface Util: 
issued_total_row = 8176 
issued_total_col = 53935 
Row_Bus_Util =  0.010455 
CoL_Bus_Util = 0.068972 
Either_Row_CoL_Bus_Util = 0.079148 
Issued_on_Two_Bus_Simul_Util = 0.000279 
issued_two_Eff = 0.003522 
queue_avg = 3.375727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101100, Miss = 18768, Miss_rate = 0.186, Pending_hits = 8303, Reservation_fails = 7127
L2_cache_bank[1]: Access = 94200, Miss = 24600, Miss_rate = 0.261, Pending_hits = 10326, Reservation_fails = 7812
L2_cache_bank[2]: Access = 114602, Miss = 23382, Miss_rate = 0.204, Pending_hits = 10497, Reservation_fails = 7827
L2_cache_bank[3]: Access = 94052, Miss = 24228, Miss_rate = 0.258, Pending_hits = 10509, Reservation_fails = 9326
L2_cache_bank[4]: Access = 93622, Miss = 24690, Miss_rate = 0.264, Pending_hits = 10061, Reservation_fails = 5939
L2_cache_bank[5]: Access = 101072, Miss = 18664, Miss_rate = 0.185, Pending_hits = 8376, Reservation_fails = 8535
L2_cache_bank[6]: Access = 93524, Miss = 24318, Miss_rate = 0.260, Pending_hits = 10067, Reservation_fails = 6059
L2_cache_bank[7]: Access = 115034, Miss = 23344, Miss_rate = 0.203, Pending_hits = 10606, Reservation_fails = 9568
L2_cache_bank[8]: Access = 100258, Miss = 18660, Miss_rate = 0.186, Pending_hits = 8123, Reservation_fails = 7034
L2_cache_bank[9]: Access = 93554, Miss = 24596, Miss_rate = 0.263, Pending_hits = 10234, Reservation_fails = 6840
L2_cache_bank[10]: Access = 114724, Miss = 23306, Miss_rate = 0.203, Pending_hits = 10499, Reservation_fails = 8600
L2_cache_bank[11]: Access = 93028, Miss = 24190, Miss_rate = 0.260, Pending_hits = 10136, Reservation_fails = 5663
L2_total_cache_accesses = 1208770
L2_total_cache_misses = 272746
L2_total_cache_miss_rate = 0.2256
L2_total_cache_pending_hits = 117737
L2_total_cache_reservation_fails = 90330
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 308
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3696
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 716
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 66
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6431
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 198
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 716
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1426
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6431
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1208770
icnt_total_pkts_simt_to_mem=459910
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.48553
	minimum = 5
	maximum = 41
Network latency average = 5.47121
	minimum = 5
	maximum = 40
Slowest packet = 1562986
Flit latency average = 5.64229
	minimum = 5
	maximum = 39
Slowest flit = 1668048
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0141668
	minimum = 0.00466758 (at node 1)
	maximum = 0.0529591 (at node 16)
Accepted packet rate average = 0.0141668
	minimum = 0.00388965 (at node 17)
	maximum = 0.0226198 (at node 3)
Injected flit rate average = 0.0149569
	minimum = 0.00559512 (at node 1)
	maximum = 0.0529591 (at node 16)
Accepted flit rate average= 0.0149569
	minimum = 0.00448806 (at node 17)
	maximum = 0.0226198 (at node 3)
Injected packet length average = 1.05577
Accepted packet length average = 1.05577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3437 (26 samples)
	minimum = 5 (26 samples)
	maximum = 211.038 (26 samples)
Network latency average = 17.4087 (26 samples)
	minimum = 5 (26 samples)
	maximum = 207.5 (26 samples)
Flit latency average = 16.7708 (26 samples)
	minimum = 5 (26 samples)
	maximum = 206.962 (26 samples)
Fragmentation average = 0.00122871 (26 samples)
	minimum = 0 (26 samples)
	maximum = 51.5385 (26 samples)
Injected packet rate average = 0.0724202 (26 samples)
	minimum = 0.0273352 (26 samples)
	maximum = 0.182674 (26 samples)
Accepted packet rate average = 0.0724202 (26 samples)
	minimum = 0.0258379 (26 samples)
	maximum = 0.107327 (26 samples)
Injected flit rate average = 0.0772877 (26 samples)
	minimum = 0.0356327 (26 samples)
	maximum = 0.182844 (26 samples)
Accepted flit rate average = 0.0772877 (26 samples)
	minimum = 0.0350393 (26 samples)
	maximum = 0.107327 (26 samples)
Injected packet size average = 1.06721 (26 samples)
Accepted packet size average = 1.06721 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 1 sec (3121 sec)
gpgpu_simulation_rate = 48061 (inst/sec)
gpgpu_simulation_rate = 271 (cycle/sec)
gpgpu_silicon_slowdown = 3690036x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (23,23,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
kernel_stream_id = 63034
gpu_sim_cycle = 23625
gpu_sim_insn = 12594432
gpu_ipc =     533.0977
gpu_tot_sim_cycle = 869940
gpu_tot_sim_insn = 162593928
gpu_tot_ipc =     186.9025
gpu_tot_issued_cta = 6873
gpu_occupancy = 77.8884% 
gpu_tot_occupancy = 35.7812% 
max_total_param_size = 0
gpu_stall_dramfull = 95351
gpu_stall_icnt2sh    = 189561
partiton_level_parallism =       1.1975
partiton_level_parallism_total  =       0.4403
partiton_level_parallism_util =       1.8259
partiton_level_parallism_util_total  =       1.8093
L2_BW  =     130.3460 GB/Sec
L2_BW_total  =      48.0034 GB/Sec
gpu_total_sim_rate=49844

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2652774
	L1I_total_cache_misses = 36138
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28534
L1D_cache:
	L1D_cache_core[0]: Access = 29520, Miss = 17572, Miss_rate = 0.595, Pending_hits = 1861, Reservation_fails = 7047
	L1D_cache_core[1]: Access = 29356, Miss = 17613, Miss_rate = 0.600, Pending_hits = 1791, Reservation_fails = 10789
	L1D_cache_core[2]: Access = 30238, Miss = 17974, Miss_rate = 0.594, Pending_hits = 1697, Reservation_fails = 8684
	L1D_cache_core[3]: Access = 29902, Miss = 17998, Miss_rate = 0.602, Pending_hits = 1877, Reservation_fails = 11083
	L1D_cache_core[4]: Access = 29710, Miss = 17846, Miss_rate = 0.601, Pending_hits = 1990, Reservation_fails = 10929
	L1D_cache_core[5]: Access = 29759, Miss = 17765, Miss_rate = 0.597, Pending_hits = 1805, Reservation_fails = 9886
	L1D_cache_core[6]: Access = 29503, Miss = 17810, Miss_rate = 0.604, Pending_hits = 1883, Reservation_fails = 10388
	L1D_cache_core[7]: Access = 29631, Miss = 17611, Miss_rate = 0.594, Pending_hits = 2282, Reservation_fails = 10062
	L1D_cache_core[8]: Access = 29360, Miss = 17484, Miss_rate = 0.596, Pending_hits = 1672, Reservation_fails = 11495
	L1D_cache_core[9]: Access = 29135, Miss = 17485, Miss_rate = 0.600, Pending_hits = 1883, Reservation_fails = 10410
	L1D_cache_core[10]: Access = 29327, Miss = 17790, Miss_rate = 0.607, Pending_hits = 1753, Reservation_fails = 10836
	L1D_cache_core[11]: Access = 30015, Miss = 17977, Miss_rate = 0.599, Pending_hits = 1880, Reservation_fails = 8941
	L1D_cache_core[12]: Access = 29153, Miss = 17483, Miss_rate = 0.600, Pending_hits = 2115, Reservation_fails = 12752
	L1D_cache_core[13]: Access = 29409, Miss = 17849, Miss_rate = 0.607, Pending_hits = 1676, Reservation_fails = 11743
	L1D_cache_core[14]: Access = 29202, Miss = 17712, Miss_rate = 0.607, Pending_hits = 1852, Reservation_fails = 11650
	L1D_total_cache_accesses = 443220
	L1D_total_cache_misses = 265969
	L1D_total_cache_miss_rate = 0.6001
	L1D_total_cache_pending_hits = 28017
	L1D_total_cache_reservation_fails = 156695
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 161145
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3097
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12903
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 209612
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3322
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2244
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2078
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26496
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9177
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 212934

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17719
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 14
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 820
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2244
ctas_completed 6873, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25308, 14586, 8556, 8556, 8556, 8556, 8556, 8556, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 
gpgpu_n_tot_thrd_icount = 167859936
gpgpu_n_tot_w_icount = 5245623
gpgpu_n_stall_shd_mem = 287860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258137
gpgpu_n_mem_write_global = 113604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5273856
gpgpu_n_store_insn = 1817664
gpgpu_n_shmem_insn = 59218872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132448
gpgpu_n_shmem_bkconflict = 58968
gpgpu_n_l1cache_bkconflict = 17020
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17020
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1027133	W0_Idle:6086589	W0_Scoreboard:5969081	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2653569	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2065096 {8:258137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8179488 {72:113604,}
traffic_breakdown_coretomem[INST_ACC_R] = 90432 {8:11304,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41301920 {40:1032548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817664 {8:227208,}
traffic_breakdown_memtocore[INST_ACC_R] = 1808640 {40:45216,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 256 
averagemflatency = 274 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 58 
mrq_lat_table:52304 	15499 	16221 	19713 	45833 	58842 	60027 	27376 	5784 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	685731 	487157 	82192 	4706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10536 	608 	138 	333915 	17092 	15059 	4834 	846 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	152293 	194179 	178787 	221162 	392094 	121270 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	640 	339 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     18350     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20006     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     25025     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.112149 11.919192 10.000000 12.388060  8.167155 11.958860  9.362069 11.891975  8.504250 11.586957  8.606742 10.193252  9.903846 10.748252 10.994382 13.576191 
dram[1]: 11.631970 13.419847 12.589958 12.980545 11.748300 11.775000 11.761589 12.037736 10.219321 11.907043 10.280000 10.541936 10.950000 11.014599 13.297873 14.117647 
dram[2]: 11.875839  7.773809 12.861004 10.066115 12.125000  8.760252 11.586826  8.804561 11.283069  8.403361 10.241791  7.800712 10.886525 10.345000 12.839286 10.915255 
dram[3]: 12.487544 11.272402 13.188976 12.520833 11.753125 11.690236 12.336538 11.708610 12.022792 10.802197 11.055737  9.480892 10.687943 11.131356 13.744076 12.390000 
dram[4]:  7.908536 12.023973  9.768925 12.941634  8.443077 11.862500  9.378472 11.577845  8.693877 11.392000  8.736434  9.615607  9.961165 11.906977 11.333333 12.851352 
dram[5]: 11.674074 13.575397 13.399123 13.087301 11.422951 11.382978 13.621212 12.714766 10.362205 11.886685 10.163879 10.935594 11.199153 12.586498 12.727273 15.037037 
average row locality = 302687/27259 = 11.104113
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       725      1116       757      1138       865      1303       847      1324       936      1468       727      1122       646      1036       604       969 
dram[1]:       937      1108      1004      1136      1153      1300      1188      1316      1292      1467      1016      1116       876      1028       819       968 
dram[2]:      1112       735      1147       749      1298       868      1333       834      1464       939      1161       692      1036       645       978       597 
dram[3]:      1104       947      1144       996      1296      1161      1326      1180      1463      1301      1154       976      1028       874       976       811 
dram[4]:       726      1120       757      1138       855      1307       838      1327       927      1470       718      1122       640      1036       602       969 
dram[5]:       976      1076      1037      1098      1188      1268      1226      1274      1321      1434      1036      1075       906       993       852       930 
total dram writes = 99874
bank skew: 1470/597 = 2.46
chip skew: 17737/15552 = 1.14
average mf latency per bank:
dram[0]:       5937      2954      5375      3045      4901      2990      5263      3035      4623      2845      4539      3792      3926      2304      4104      2372
dram[1]:       4534      2633      4344      2795      4352      2575      4484      2803      3837      2558      4109      2952      3397      1913      3438      1762
dram[2]:       3118      5421      3049      5596      3055      4710      2926      5202      2818      4214      3648      4443      2361      3648      2364      4051
dram[3]:       2748      4405      2704      4451      2583      4388      2732      4883      2533      3968      2874      4415      1938      3590      1787      3664
dram[4]:       5967      3012      5479      3167      5013      3022      5325      3063      4572      2855      4321      3926      3806      2346      4278      2320
dram[5]:       4163      2736      4080      2901      4176      2618      4238      2942      3708      2581      3868      3075      3271      2011      3156      1859
maximum mf latency per bank:
dram[0]:        752       889       987       862      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1071
dram[1]:        839       620       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:        943       785       794      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799       960       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786       913      1028       955      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1071
dram[5]:        903       847       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803816 n_nop=743470 n_act=4608 n_pre=4592 n_ref_event=0 n_req=47865 n_rd=35790 n_rd_L2_A=0 n_write=0 n_wr_bk=15583 bw_util=0.1278
n_activity=217571 dram_eff=0.4722
bk0: 2044a 777345i bk1: 2686a 774505i bk2: 1852a 781385i bk3: 2436a 776464i bk4: 2106a 776741i bk5: 2786a 772824i bk6: 2048a 780200i bk7: 2828a 773900i bk8: 2272a 776211i bk9: 3142a 768984i bk10: 1728a 780007i bk11: 2448a 773453i bk12: 1560a 782628i bk13: 2280a 776669i bk14: 1480a 785444i bk15: 2094a 779396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903959
Row_Buffer_Locality_read = 0.953087
Row_Buffer_Locality_write = 0.758344
Bank_Level_Parallism = 2.505076
Bank_Level_Parallism_Col = 2.414751
Bank_Level_Parallism_Ready = 1.258443
write_to_read_ratio_blp_rw_average = 0.509181
GrpLevelPara = 1.750454 

BW Util details:
bwutil = 0.127823 
total_CMD = 803816 
util_bw = 102746 
Wasted_Col = 62179 
Wasted_Row = 24243 
Idle = 614648 

BW Util Bottlenecks: 
RCDc_limit = 14323 
RCDWRc_limit = 11956 
WTRc_limit = 12232 
RTWc_limit = 50285 
CCDLc_limit = 39449 
rwq = 0 
CCDLc_limit_alone = 26319 
WTRc_limit_alone = 10974 
RTWc_limit_alone = 38413 

Commands details: 
total_CMD = 803816 
n_nop = 743470 
Read = 35790 
Write = 0 
L2_Alloc = 0 
L2_WB = 15583 
n_act = 4608 
n_pre = 4592 
n_ref = 0 
n_req = 47865 
total_req = 51373 

Dual Bus Interface Util: 
issued_total_row = 9200 
issued_total_col = 51373 
Row_Bus_Util =  0.011445 
CoL_Bus_Util = 0.063911 
Either_Row_CoL_Bus_Util = 0.075074 
Issued_on_Two_Bus_Simul_Util = 0.000282 
issued_two_Eff = 0.003762 
queue_avg = 2.835262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83526
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 869961 -   mf: uid=4684751, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (869861), 
Ready @ 869965 -   mf: uid=4684752, sid4294967295:w4294967295, part=1, addr=0xc009b000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (869865), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803816 n_nop=737800 n_act=4529 n_pre=4513 n_ref_event=0 n_req=53112 n_rd=39492 n_rd_L2_A=0 n_write=0 n_wr_bk=17723 bw_util=0.1424
n_activity=222026 dram_eff=0.5154
bk0: 2410a 773726i bk1: 2670a 772898i bk2: 2238a 776649i bk3: 2454a 774910i bk4: 2578a 770527i bk5: 2778a 767241i bk6: 2644a 772495i bk7: 2808a 770960i bk8: 2924a 768364i bk9: 3106a 767474i bk10: 2300a 773724i bk11: 2400a 770924i bk12: 1960a 775861i bk13: 2232a 774771i bk14: 1866a 779198i bk15: 2124a 777967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914989
Row_Buffer_Locality_read = 0.959207
Row_Buffer_Locality_write = 0.786768
Bank_Level_Parallism = 2.769359
Bank_Level_Parallism_Col = 2.679969
Bank_Level_Parallism_Ready = 1.307083
write_to_read_ratio_blp_rw_average = 0.528935
GrpLevelPara = 1.916962 

BW Util details:
bwutil = 0.142358 
total_CMD = 803816 
util_bw = 114430 
Wasted_Col = 61234 
Wasted_Row = 21997 
Idle = 606155 

BW Util Bottlenecks: 
RCDc_limit = 13138 
RCDWRc_limit = 10714 
WTRc_limit = 13946 
RTWc_limit = 57386 
CCDLc_limit = 40004 
rwq = 0 
CCDLc_limit_alone = 26516 
WTRc_limit_alone = 12421 
RTWc_limit_alone = 45423 

Commands details: 
total_CMD = 803816 
n_nop = 737800 
Read = 39492 
Write = 0 
L2_Alloc = 0 
L2_WB = 17723 
n_act = 4529 
n_pre = 4513 
n_ref = 0 
n_req = 53112 
total_req = 57215 

Dual Bus Interface Util: 
issued_total_row = 9042 
issued_total_col = 57215 
Row_Bus_Util =  0.011249 
CoL_Bus_Util = 0.071179 
Either_Row_CoL_Bus_Util = 0.082128 
Issued_on_Two_Bus_Simul_Util = 0.000300 
issued_two_Eff = 0.003651 
queue_avg = 3.630928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63093
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803816 n_nop=743359 n_act=4653 n_pre=4637 n_ref_event=0 n_req=47886 n_rd=35808 n_rd_L2_A=0 n_write=0 n_wr_bk=15588 bw_util=0.1279
n_activity=218337 dram_eff=0.4708
bk0: 2688a 773212i bk1: 2044a 777705i bk2: 2442a 777054i bk3: 1852a 781745i bk4: 2794a 772069i bk5: 2096a 777430i bk6: 2840a 773549i bk7: 2044a 779672i bk8: 3146a 769142i bk9: 2268a 775243i bk10: 2528a 773981i bk11: 1648a 780257i bk12: 2276a 776482i bk13: 1570a 783581i bk14: 2114a 779353i bk15: 1458a 785954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903124
Row_Buffer_Locality_read = 0.953195
Row_Buffer_Locality_write = 0.754678
Bank_Level_Parallism = 2.494138
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.269925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.127880 
total_CMD = 803816 
util_bw = 102792 
Wasted_Col = 62288 
Wasted_Row = 24767 
Idle = 613969 

BW Util Bottlenecks: 
RCDc_limit = 14367 
RCDWRc_limit = 12032 
WTRc_limit = 11556 
RTWc_limit = 49415 
CCDLc_limit = 38238 
rwq = 0 
CCDLc_limit_alone = 25939 
WTRc_limit_alone = 10334 
RTWc_limit_alone = 38338 

Commands details: 
total_CMD = 803816 
n_nop = 743359 
Read = 35808 
Write = 0 
L2_Alloc = 0 
L2_WB = 15588 
n_act = 4653 
n_pre = 4637 
n_ref = 0 
n_req = 47886 
total_req = 51396 

Dual Bus Interface Util: 
issued_total_row = 9290 
issued_total_col = 51396 
Row_Bus_Util =  0.011557 
CoL_Bus_Util = 0.063940 
Either_Row_CoL_Bus_Util = 0.075212 
Issued_on_Two_Bus_Simul_Util = 0.000285 
issued_two_Eff = 0.003788 
queue_avg = 2.785823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78582
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 869943 -   mf: uid=4684747, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (869843), 
Ready @ 869952 -   mf: uid=4684749, sid4294967295:w4294967295, part=3, addr=0xc0098800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (869852), 
Ready @ 869960 -   mf: uid=4684750, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (869860), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803816 n_nop=737691 n_act=4563 n_pre=4547 n_ref_event=4567177155082382276 n_req=53147 n_rd=39518 n_rd_L2_A=0 n_write=0 n_wr_bk=17737 bw_util=0.1425
n_activity=221995 dram_eff=0.5158
bk0: 2666a 770899i bk1: 2420a 773350i bk2: 2464a 773462i bk3: 2238a 776836i bk4: 2774a 767291i bk5: 2590a 770382i bk6: 2824a 770626i bk7: 2632a 773344i bk8: 3102a 767462i bk9: 2934a 768076i bk10: 2476a 772359i bk11: 2222a 772018i bk12: 2228a 773792i bk13: 1960a 777068i bk14: 2140a 778192i bk15: 1848a 779615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914426
Row_Buffer_Locality_read = 0.959031
Row_Buffer_Locality_write = 0.785091
Bank_Level_Parallism = 2.784535
Bank_Level_Parallism_Col = 2.878706
Bank_Level_Parallism_Ready = 1.316990
write_to_read_ratio_blp_rw_average = 0.528819
GrpLevelPara = 1.916401 

BW Util details:
bwutil = 0.142458 
total_CMD = 803816 
util_bw = 114510 
Wasted_Col = 60839 
Wasted_Row = 22356 
Idle = 606111 

BW Util Bottlenecks: 
RCDc_limit = 13087 
RCDWRc_limit = 10816 
WTRc_limit = 13580 
RTWc_limit = 57603 
CCDLc_limit = 40078 
rwq = 0 
CCDLc_limit_alone = 26071 
WTRc_limit_alone = 12106 
RTWc_limit_alone = 45070 

Commands details: 
total_CMD = 803816 
n_nop = 737691 
Read = 39518 
Write = 0 
L2_Alloc = 0 
L2_WB = 17737 
n_act = 4563 
n_pre = 4547 
n_ref = 4567177155082382276 
n_req = 53147 
total_req = 57255 

Dual Bus Interface Util: 
issued_total_row = 9110 
issued_total_col = 57255 
Row_Bus_Util =  0.011333 
CoL_Bus_Util = 0.071229 
Either_Row_CoL_Bus_Util = 0.082264 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.003629 
queue_avg = 3.516570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803816 n_nop=743662 n_act=4589 n_pre=4573 n_ref_event=0 n_req=47741 n_rd=35688 n_rd_L2_A=0 n_write=0 n_wr_bk=15552 bw_util=0.1275
n_activity=216905 dram_eff=0.4725
bk0: 2032a 777436i bk1: 2654a 773464i bk2: 1864a 781895i bk3: 2442a 777698i bk4: 2072a 776991i bk5: 2800a 771718i bk6: 2042a 779601i bk7: 2840a 772716i bk8: 2258a 777189i bk9: 3148a 769089i bk10: 1692a 781913i bk11: 2452a 773694i bk12: 1556a 783751i bk13: 2278a 778242i bk14: 1462a 786063i bk15: 2096a 778979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904191
Row_Buffer_Locality_read = 0.953374
Row_Buffer_Locality_write = 0.758566
Bank_Level_Parallism = 2.494693
Bank_Level_Parallism_Col = 2.402896
Bank_Level_Parallism_Ready = 1.248989
write_to_read_ratio_blp_rw_average = 0.508314
GrpLevelPara = 1.755115 

BW Util details:
bwutil = 0.127492 
total_CMD = 803816 
util_bw = 102480 
Wasted_Col = 61527 
Wasted_Row = 24172 
Idle = 615637 

BW Util Bottlenecks: 
RCDc_limit = 14410 
RCDWRc_limit = 11863 
WTRc_limit = 12067 
RTWc_limit = 48607 
CCDLc_limit = 37755 
rwq = 0 
CCDLc_limit_alone = 25318 
WTRc_limit_alone = 10804 
RTWc_limit_alone = 37433 

Commands details: 
total_CMD = 803816 
n_nop = 743662 
Read = 35688 
Write = 0 
L2_Alloc = 0 
L2_WB = 15552 
n_act = 4589 
n_pre = 4573 
n_ref = 0 
n_req = 47741 
total_req = 51240 

Dual Bus Interface Util: 
issued_total_row = 9162 
issued_total_col = 51240 
Row_Bus_Util =  0.011398 
CoL_Bus_Util = 0.063746 
Either_Row_CoL_Bus_Util = 0.074836 
Issued_on_Two_Bus_Simul_Util = 0.000309 
issued_two_Eff = 0.004123 
queue_avg = 2.800619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80062
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 869941 -   mf: uid=4684746, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (869841), 
Ready @ 869950 -   mf: uid=4684748, sid4294967295:w4294967295, part=5, addr=0xc0099000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (869850), 
Ready @ 869967 -   mf: uid=4684753, sid4294967295:w4294967295, part=5, addr=0xc009a800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (869867), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803816 n_nop=738223 n_act=4401 n_pre=4385 n_ref_event=0 n_req=52937 n_rd=39342 n_rd_L2_A=0 n_write=0 n_wr_bk=17690 bw_util=0.1419
n_activity=217346 dram_eff=0.5248
bk0: 2396a 772021i bk1: 2608a 773289i bk2: 2250a 776540i bk3: 2454a 773966i bk4: 2572a 768466i bk5: 2788a 767679i bk6: 2650a 771806i bk7: 2812a 770605i bk8: 2926a 766403i bk9: 3108a 766100i bk10: 2230a 771138i bk11: 2398a 772355i bk12: 1942a 775906i bk13: 2232a 774207i bk14: 1852a 776356i bk15: 2124a 778036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917147
Row_Buffer_Locality_read = 0.960373
Row_Buffer_Locality_write = 0.792056
Bank_Level_Parallism = 2.897579
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.303723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.141903 
total_CMD = 803816 
util_bw = 114064 
Wasted_Col = 60548 
Wasted_Row = 18829 
Idle = 610375 

BW Util Bottlenecks: 
RCDc_limit = 12697 
RCDWRc_limit = 10084 
WTRc_limit = 13835 
RTWc_limit = 64174 
CCDLc_limit = 38068 
rwq = 0 
CCDLc_limit_alone = 25698 
WTRc_limit_alone = 12515 
RTWc_limit_alone = 53124 

Commands details: 
total_CMD = 803816 
n_nop = 738223 
Read = 39342 
Write = 0 
L2_Alloc = 0 
L2_WB = 17690 
n_act = 4401 
n_pre = 4385 
n_ref = 0 
n_req = 52937 
total_req = 57032 

Dual Bus Interface Util: 
issued_total_row = 8786 
issued_total_col = 57032 
Row_Bus_Util =  0.010930 
CoL_Bus_Util = 0.070952 
Either_Row_CoL_Bus_Util = 0.081602 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.003430 
queue_avg = 3.465137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.46514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105516, Miss = 19738, Miss_rate = 0.187, Pending_hits = 8698, Reservation_fails = 7131
L2_cache_bank[1]: Access = 108244, Miss = 26294, Miss_rate = 0.243, Pending_hits = 11060, Reservation_fails = 8149
L2_cache_bank[2]: Access = 119038, Miss = 24352, Miss_rate = 0.205, Pending_hits = 10846, Reservation_fails = 7832
L2_cache_bank[3]: Access = 103056, Miss = 26106, Miss_rate = 0.253, Pending_hits = 11107, Reservation_fails = 9343
L2_cache_bank[4]: Access = 107548, Miss = 26424, Miss_rate = 0.246, Pending_hits = 10837, Reservation_fails = 6217
L2_cache_bank[5]: Access = 105872, Miss = 19608, Miss_rate = 0.185, Pending_hits = 8758, Reservation_fails = 8756
L2_cache_bank[6]: Access = 102260, Miss = 26230, Miss_rate = 0.257, Pending_hits = 10704, Reservation_fails = 6081
L2_cache_bank[7]: Access = 119866, Miss = 24288, Miss_rate = 0.203, Pending_hits = 10947, Reservation_fails = 9664
L2_cache_bank[8]: Access = 104674, Miss = 19602, Miss_rate = 0.187, Pending_hits = 8476, Reservation_fails = 7037
L2_cache_bank[9]: Access = 107732, Miss = 26294, Miss_rate = 0.244, Pending_hits = 10966, Reservation_fails = 7350
L2_cache_bank[10]: Access = 119156, Miss = 24248, Miss_rate = 0.203, Pending_hits = 10824, Reservation_fails = 8604
L2_cache_bank[11]: Access = 102040, Miss = 26064, Miss_rate = 0.255, Pending_hits = 10751, Reservation_fails = 5679
L2_total_cache_accesses = 1305002
L2_total_cache_misses = 289248
L2_total_cache_miss_rate = 0.2216
L2_total_cache_pending_hits = 123974
L2_total_cache_reservation_fails = 91843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6334
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13507
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3918
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 774
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 71
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6845
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 213
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 774
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 82844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18354
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 982
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6845
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1305002
icnt_total_pkts_simt_to_mem=496664
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.8207
	minimum = 5
	maximum = 962
Network latency average = 50.8557
	minimum = 5
	maximum = 962
Slowest packet = 1569162
Flit latency average = 48.4057
	minimum = 5
	maximum = 962
Slowest flit = 1674302
Fragmentation average = 0.0138369
	minimum = 0
	maximum = 377
Injected packet rate average = 0.195214
	minimum = 0.0714921 (at node 1)
	maximum = 0.600127 (at node 24)
Accepted packet rate average = 0.195214
	minimum = 0.0571429 (at node 15)
	maximum = 0.296804 (at node 5)
Injected flit rate average = 0.208483
	minimum = 0.0938413 (at node 1)
	maximum = 0.600127 (at node 24)
Accepted flit rate average= 0.208483
	minimum = 0.0779683 (at node 15)
	maximum = 0.296804 (at node 5)
Injected packet length average = 1.06797
Accepted packet length average = 1.06797
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6947 (27 samples)
	minimum = 5 (27 samples)
	maximum = 238.852 (27 samples)
Network latency average = 18.6475 (27 samples)
	minimum = 5 (27 samples)
	maximum = 235.444 (27 samples)
Flit latency average = 17.9425 (27 samples)
	minimum = 5 (27 samples)
	maximum = 234.926 (27 samples)
Fragmentation average = 0.00169568 (27 samples)
	minimum = 0 (27 samples)
	maximum = 63.5926 (27 samples)
Injected packet rate average = 0.0769681 (27 samples)
	minimum = 0.0289706 (27 samples)
	maximum = 0.198135 (27 samples)
Accepted packet rate average = 0.0769681 (27 samples)
	minimum = 0.0269974 (27 samples)
	maximum = 0.114345 (27 samples)
Injected flit rate average = 0.0821468 (27 samples)
	minimum = 0.0377885 (27 samples)
	maximum = 0.198299 (27 samples)
Accepted flit rate average = 0.0821468 (27 samples)
	minimum = 0.0366293 (27 samples)
	maximum = 0.114345 (27 samples)
Injected packet size average = 1.06728 (27 samples)
Accepted packet size average = 1.06728 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 22 sec (3262 sec)
gpgpu_simulation_rate = 49844 (inst/sec)
gpgpu_simulation_rate = 266 (cycle/sec)
gpgpu_silicon_slowdown = 3759398x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
kernel_stream_id = 63034
gpu_sim_cycle = 29843
gpu_sim_insn = 19880
gpu_ipc =       0.6662
gpu_tot_sim_cycle = 899783
gpu_tot_sim_insn = 162613808
gpu_tot_ipc =     180.7256
gpu_tot_issued_cta = 6874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.6718% 
max_total_param_size = 0
gpu_stall_dramfull = 95351
gpu_stall_icnt2sh    = 189561
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4258
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8091
L2_BW  =       0.1523 GB/Sec
L2_BW_total  =      46.4163 GB/Sec
gpu_total_sim_rate=48167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2654446
	L1I_total_cache_misses = 36150
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28534
L1D_cache:
	L1D_cache_core[0]: Access = 29520, Miss = 17572, Miss_rate = 0.595, Pending_hits = 1861, Reservation_fails = 7047
	L1D_cache_core[1]: Access = 29356, Miss = 17613, Miss_rate = 0.600, Pending_hits = 1791, Reservation_fails = 10789
	L1D_cache_core[2]: Access = 30238, Miss = 17974, Miss_rate = 0.594, Pending_hits = 1697, Reservation_fails = 8684
	L1D_cache_core[3]: Access = 29902, Miss = 17998, Miss_rate = 0.602, Pending_hits = 1877, Reservation_fails = 11083
	L1D_cache_core[4]: Access = 29710, Miss = 17846, Miss_rate = 0.601, Pending_hits = 1990, Reservation_fails = 10929
	L1D_cache_core[5]: Access = 29759, Miss = 17765, Miss_rate = 0.597, Pending_hits = 1805, Reservation_fails = 9886
	L1D_cache_core[6]: Access = 29503, Miss = 17810, Miss_rate = 0.604, Pending_hits = 1883, Reservation_fails = 10388
	L1D_cache_core[7]: Access = 29631, Miss = 17611, Miss_rate = 0.594, Pending_hits = 2282, Reservation_fails = 10062
	L1D_cache_core[8]: Access = 29391, Miss = 17500, Miss_rate = 0.595, Pending_hits = 1672, Reservation_fails = 11495
	L1D_cache_core[9]: Access = 29135, Miss = 17485, Miss_rate = 0.600, Pending_hits = 1883, Reservation_fails = 10410
	L1D_cache_core[10]: Access = 29327, Miss = 17790, Miss_rate = 0.607, Pending_hits = 1753, Reservation_fails = 10836
	L1D_cache_core[11]: Access = 30015, Miss = 17977, Miss_rate = 0.599, Pending_hits = 1880, Reservation_fails = 8941
	L1D_cache_core[12]: Access = 29153, Miss = 17483, Miss_rate = 0.600, Pending_hits = 2115, Reservation_fails = 12752
	L1D_cache_core[13]: Access = 29409, Miss = 17849, Miss_rate = 0.607, Pending_hits = 1676, Reservation_fails = 11743
	L1D_cache_core[14]: Access = 29202, Miss = 17712, Miss_rate = 0.607, Pending_hits = 1852, Reservation_fails = 11650
	L1D_total_cache_accesses = 443251
	L1D_total_cache_misses = 265985
	L1D_total_cache_miss_rate = 0.6001
	L1D_total_cache_pending_hits = 28017
	L1D_total_cache_reservation_fails = 156695
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 161151
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3097
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12909
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 211272
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3334
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2244
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2078
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26512
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214606

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17719
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 14
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 820
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2244
ctas_completed 6874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25308, 14586, 8556, 8556, 8556, 8556, 8556, 8556, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 
gpgpu_n_tot_thrd_icount = 167954304
gpgpu_n_tot_w_icount = 5248572
gpgpu_n_stall_shd_mem = 288364
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258153
gpgpu_n_mem_write_global = 113619
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5274112
gpgpu_n_store_insn = 1817904
gpgpu_n_shmem_insn = 59223568
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132544
gpgpu_n_shmem_bkconflict = 59472
gpgpu_n_l1cache_bkconflict = 17020
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17020
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1027133	W0_Idle:6121270	W0_Scoreboard:5991135	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:289607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2656518	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2065224 {8:258153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8180568 {72:113619,}
traffic_breakdown_coretomem[INST_ACC_R] = 90528 {8:11316,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41304480 {40:1032612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817904 {8:227238,}
traffic_breakdown_memtocore[INST_ACC_R] = 1810560 {40:45264,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 256 
averagemflatency = 274 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 58 
mrq_lat_table:52363 	15516 	16243 	19713 	45847 	58843 	60027 	27376 	5784 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	685806 	487176 	82192 	4706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10548 	608 	138 	333946 	17092 	15059 	4834 	846 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	152387 	194179 	178787 	221162 	392094 	121270 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	652 	340 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     18350     25002     15916     24265     18305     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     12670     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     13229     16998     15909     21934     18304     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20006     13815     22006     15919     34397     18307     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     25025     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.112149 11.919192 10.000000 12.388060  8.167155 11.958860  9.362069 11.891975  8.504250 11.586957  8.606742 10.193252  9.903846 10.818182 10.994382 13.576191 
dram[1]: 11.631970 13.419847 12.589958 12.980545 11.748300 11.775000 11.761589 12.037736 10.219321 11.909859 10.280000 10.548388 10.950000 11.014599 13.297873 14.117647 
dram[2]: 11.862876  7.773809 12.861004 10.066115 12.125000  8.760252 11.586826  8.804561 11.283069  8.403361 10.241791  7.800712 10.901408 10.345000 12.839286 10.915255 
dram[3]: 12.471631 11.272402 13.188976 12.520833 11.753125 11.690236 12.336538 11.708610 12.025641 10.802197 11.062295  9.480892 10.619719 11.131356 13.744076 12.390000 
dram[4]:  7.908814 12.023973  9.768925 12.941634  8.443077 11.862500  9.378472 11.577845  8.693877 11.392000  8.736434  9.615607  9.875000 11.984496 11.333333 12.851352 
dram[5]: 11.660517 13.575397 13.399123 13.087301 11.422951 11.382978 13.621212 12.714766 10.367455 11.886685 10.167224 10.935594 11.203390 12.590717 12.727273 15.037037 
average row locality = 302800/27269 = 11.104184
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       725      1116       757      1138       865      1303       847      1324       936      1468       727      1122       646      1036       604       969 
dram[1]:       937      1108      1004      1136      1153      1300      1188      1316      1292      1468      1016      1117       876      1028       819       968 
dram[2]:      1112       735      1147       749      1298       868      1333       834      1464       939      1161       692      1039       645       978       597 
dram[3]:      1104       947      1144       996      1296      1161      1326      1180      1464      1301      1156       976      1031       874       976       811 
dram[4]:       726      1120       757      1138       855      1307       838      1327       927      1470       718      1122       643      1036       602       969 
dram[5]:       976      1076      1037      1098      1188      1268      1226      1274      1323      1434      1037      1075       908       994       852       930 
total dram writes = 99894
bank skew: 1470/597 = 2.46
chip skew: 17743/15555 = 1.14
average mf latency per bank:
dram[0]:       5937      2954      5375      3045      4901      2990      5263      3035      4623      2845      4539      3792      3926      2311      4104      2372
dram[1]:       4534      2633      4344      2795      4352      2575      4484      2803      3837      2557      4109      2949      3397      1913      3438      1762
dram[2]:       3118      5421      3049      5596      3055      4710      2926      5202      2818      4214      3648      4443      2361      3648      2364      4051
dram[3]:       2748      4405      2704      4451      2583      4388      2732      4883      2531      3968      2869      4415      1933      3590      1787      3664
dram[4]:       5967      3012      5479      3167      5013      3022      5325      3063      4572      2855      4321      3926      3789      2352      4278      2320
dram[5]:       4163      2736      4080      2901      4176      2618      4238      2942      3702      2581      3864      3075      3264      2009      3156      1859
maximum mf latency per bank:
dram[0]:        752       889       987       862      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1071
dram[1]:        839       620       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:        943       785       794      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799       960       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786       913      1028       955      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1071
dram[5]:        903       847       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=831391 n_nop=771025 n_act=4608 n_pre=4592 n_ref_event=0 n_req=47885 n_rd=35810 n_rd_L2_A=0 n_write=0 n_wr_bk=15583 bw_util=0.1236
n_activity=217676 dram_eff=0.4722
bk0: 2044a 804920i bk1: 2686a 802080i bk2: 1852a 808960i bk3: 2436a 804039i bk4: 2106a 804316i bk5: 2786a 800399i bk6: 2048a 807775i bk7: 2828a 801475i bk8: 2272a 803786i bk9: 3142a 796559i bk10: 1728a 807582i bk11: 2448a 801028i bk12: 1560a 810203i bk13: 2300a 804215i bk14: 1480a 813019i bk15: 2094a 806971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903999
Row_Buffer_Locality_read = 0.953114
Row_Buffer_Locality_write = 0.758344
Bank_Level_Parallism = 2.504681
Bank_Level_Parallism_Col = 2.414314
Bank_Level_Parallism_Ready = 1.258343
write_to_read_ratio_blp_rw_average = 0.509024
GrpLevelPara = 1.750222 

BW Util details:
bwutil = 0.123631 
total_CMD = 831391 
util_bw = 102786 
Wasted_Col = 62194 
Wasted_Row = 24243 
Idle = 642168 

BW Util Bottlenecks: 
RCDc_limit = 14323 
RCDWRc_limit = 11956 
WTRc_limit = 12232 
RTWc_limit = 50285 
CCDLc_limit = 39464 
rwq = 0 
CCDLc_limit_alone = 26334 
WTRc_limit_alone = 10974 
RTWc_limit_alone = 38413 

Commands details: 
total_CMD = 831391 
n_nop = 771025 
Read = 35810 
Write = 0 
L2_Alloc = 0 
L2_WB = 15583 
n_act = 4608 
n_pre = 4592 
n_ref = 0 
n_req = 47885 
total_req = 51393 

Dual Bus Interface Util: 
issued_total_row = 9200 
issued_total_col = 51393 
Row_Bus_Util =  0.011066 
CoL_Bus_Util = 0.061816 
Either_Row_CoL_Bus_Util = 0.072608 
Issued_on_Two_Bus_Simul_Util = 0.000273 
issued_two_Eff = 0.003760 
queue_avg = 2.741256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74126
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=831391 n_nop=765372 n_act=4529 n_pre=4513 n_ref_event=0 n_req=53114 n_rd=39492 n_rd_L2_A=0 n_write=0 n_wr_bk=17726 bw_util=0.1376
n_activity=222052 dram_eff=0.5154
bk0: 2410a 801301i bk1: 2670a 800473i bk2: 2238a 804224i bk3: 2454a 802485i bk4: 2578a 798102i bk5: 2778a 794816i bk6: 2644a 800070i bk7: 2808a 798535i bk8: 2924a 795939i bk9: 3106a 795049i bk10: 2300a 801299i bk11: 2400a 798499i bk12: 1960a 803436i bk13: 2232a 802346i bk14: 1866a 806773i bk15: 2124a 805542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914994
Row_Buffer_Locality_read = 0.959207
Row_Buffer_Locality_write = 0.786815
Bank_Level_Parallism = 2.769332
Bank_Level_Parallism_Col = 2.679940
Bank_Level_Parallism_Ready = 1.307067
write_to_read_ratio_blp_rw_average = 0.528944
GrpLevelPara = 1.916945 

BW Util details:
bwutil = 0.137644 
total_CMD = 831391 
util_bw = 114436 
Wasted_Col = 61234 
Wasted_Row = 21997 
Idle = 633724 

BW Util Bottlenecks: 
RCDc_limit = 13138 
RCDWRc_limit = 10714 
WTRc_limit = 13946 
RTWc_limit = 57386 
CCDLc_limit = 40004 
rwq = 0 
CCDLc_limit_alone = 26516 
WTRc_limit_alone = 12421 
RTWc_limit_alone = 45423 

Commands details: 
total_CMD = 831391 
n_nop = 765372 
Read = 39492 
Write = 0 
L2_Alloc = 0 
L2_WB = 17726 
n_act = 4529 
n_pre = 4513 
n_ref = 0 
n_req = 53114 
total_req = 57218 

Dual Bus Interface Util: 
issued_total_row = 9042 
issued_total_col = 57218 
Row_Bus_Util =  0.010876 
CoL_Bus_Util = 0.068822 
Either_Row_CoL_Bus_Util = 0.079408 
Issued_on_Two_Bus_Simul_Util = 0.000290 
issued_two_Eff = 0.003650 
queue_avg = 3.510500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5105
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=831391 n_nop=770893 n_act=4656 n_pre=4640 n_ref_event=0 n_req=47920 n_rd=35840 n_rd_L2_A=0 n_write=0 n_wr_bk=15591 bw_util=0.1237
n_activity=218587 dram_eff=0.4706
bk0: 2696a 800751i bk1: 2044a 805277i bk2: 2442a 804627i bk3: 1852a 809319i bk4: 2794a 799643i bk5: 2096a 805005i bk6: 2840a 801124i bk7: 2044a 807247i bk8: 3146a 796718i bk9: 2268a 802821i bk10: 2528a 801559i bk11: 1648a 807835i bk12: 2300a 803930i bk13: 1570a 811154i bk14: 2114a 806926i bk15: 1458a 813528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903130
Row_Buffer_Locality_read = 0.953181
Row_Buffer_Locality_write = 0.754636
Bank_Level_Parallism = 2.493121
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.269743
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.123723 
total_CMD = 831391 
util_bw = 102862 
Wasted_Col = 62357 
Wasted_Row = 24791 
Idle = 641381 

BW Util Bottlenecks: 
RCDc_limit = 14391 
RCDWRc_limit = 12038 
WTRc_limit = 11556 
RTWc_limit = 49441 
CCDLc_limit = 38271 
rwq = 0 
CCDLc_limit_alone = 25964 
WTRc_limit_alone = 10334 
RTWc_limit_alone = 38356 

Commands details: 
total_CMD = 831391 
n_nop = 770893 
Read = 35840 
Write = 0 
L2_Alloc = 0 
L2_WB = 15591 
n_act = 4656 
n_pre = 4640 
n_ref = 0 
n_req = 47920 
total_req = 51431 

Dual Bus Interface Util: 
issued_total_row = 9296 
issued_total_col = 51431 
Row_Bus_Util =  0.011181 
CoL_Bus_Util = 0.061861 
Either_Row_CoL_Bus_Util = 0.072767 
Issued_on_Two_Bus_Simul_Util = 0.000275 
issued_two_Eff = 0.003785 
queue_avg = 2.693644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69364
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=831391 n_nop=765246 n_act=4566 n_pre=4550 n_ref_event=4567177155082382276 n_req=53160 n_rd=39526 n_rd_L2_A=0 n_write=0 n_wr_bk=17743 bw_util=0.1378
n_activity=222137 dram_eff=0.5156
bk0: 2674a 798439i bk1: 2420a 800921i bk2: 2464a 801034i bk3: 2238a 804410i bk4: 2774a 794865i bk5: 2590a 797957i bk6: 2824a 798201i bk7: 2632a 800920i bk8: 3102a 795039i bk9: 2934a 795654i bk10: 2476a 799937i bk11: 2222a 799597i bk12: 2228a 801300i bk13: 1960a 804640i bk14: 2140a 805764i bk15: 1848a 807189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914391
Row_Buffer_Locality_read = 0.959014
Row_Buffer_Locality_write = 0.785023
Bank_Level_Parallism = 2.784069
Bank_Level_Parallism_Col = 2.878187
Bank_Level_Parallism_Ready = 1.316913
write_to_read_ratio_blp_rw_average = 0.528839
GrpLevelPara = 1.916104 

BW Util details:
bwutil = 0.137767 
total_CMD = 831391 
util_bw = 114538 
Wasted_Col = 60875 
Wasted_Row = 22371 
Idle = 633607 

BW Util Bottlenecks: 
RCDc_limit = 13099 
RCDWRc_limit = 10829 
WTRc_limit = 13580 
RTWc_limit = 57623 
CCDLc_limit = 40089 
rwq = 0 
CCDLc_limit_alone = 26078 
WTRc_limit_alone = 12106 
RTWc_limit_alone = 45086 

Commands details: 
total_CMD = 831391 
n_nop = 765246 
Read = 39526 
Write = 0 
L2_Alloc = 0 
L2_WB = 17743 
n_act = 4566 
n_pre = 4550 
n_ref = 4567177155082382276 
n_req = 53160 
total_req = 57269 

Dual Bus Interface Util: 
issued_total_row = 9116 
issued_total_col = 57269 
Row_Bus_Util =  0.010965 
CoL_Bus_Util = 0.068883 
Either_Row_CoL_Bus_Util = 0.079559 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.003628 
queue_avg = 3.400026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40003
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=831391 n_nop=771200 n_act=4592 n_pre=4576 n_ref_event=0 n_req=47771 n_rd=35716 n_rd_L2_A=0 n_write=0 n_wr_bk=15555 bw_util=0.1233
n_activity=217122 dram_eff=0.4723
bk0: 2040a 804976i bk1: 2654a 801035i bk2: 1864a 809467i bk3: 2442a 805271i bk4: 2072a 804564i bk5: 2800a 799293i bk6: 2042a 807176i bk7: 2840a 800292i bk8: 2258a 804766i bk9: 3148a 796667i bk10: 1692a 809491i bk11: 2452a 801273i bk12: 1556a 811259i bk13: 2298a 805785i bk14: 1462a 813636i bk15: 2096a 806553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904189
Row_Buffer_Locality_read = 0.953382
Row_Buffer_Locality_write = 0.758440
Bank_Level_Parallism = 2.493940
Bank_Level_Parallism_Col = 2.402084
Bank_Level_Parallism_Ready = 1.248840
write_to_read_ratio_blp_rw_average = 0.508173
GrpLevelPara = 1.754627 

BW Util details:
bwutil = 0.123338 
total_CMD = 831391 
util_bw = 102542 
Wasted_Col = 61578 
Wasted_Row = 24187 
Idle = 643084 

BW Util Bottlenecks: 
RCDc_limit = 14422 
RCDWRc_limit = 11876 
WTRc_limit = 12067 
RTWc_limit = 48627 
CCDLc_limit = 37781 
rwq = 0 
CCDLc_limit_alone = 25340 
WTRc_limit_alone = 10804 
RTWc_limit_alone = 37449 

Commands details: 
total_CMD = 831391 
n_nop = 771200 
Read = 35716 
Write = 0 
L2_Alloc = 0 
L2_WB = 15555 
n_act = 4592 
n_pre = 4576 
n_ref = 0 
n_req = 47771 
total_req = 51271 

Dual Bus Interface Util: 
issued_total_row = 9168 
issued_total_col = 51271 
Row_Bus_Util =  0.011027 
CoL_Bus_Util = 0.061669 
Either_Row_CoL_Bus_Util = 0.072398 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.004120 
queue_avg = 2.707860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70786
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=831391 n_nop=765782 n_act=4402 n_pre=4386 n_ref_event=0 n_req=52950 n_rd=39350 n_rd_L2_A=0 n_write=0 n_wr_bk=17696 bw_util=0.1372
n_activity=217463 dram_eff=0.5247
bk0: 2404a 799561i bk1: 2608a 800862i bk2: 2250a 804114i bk3: 2454a 801541i bk4: 2572a 796041i bk5: 2788a 795254i bk6: 2650a 799381i bk7: 2812a 798180i bk8: 2926a 793978i bk9: 3108a 793675i bk10: 2230a 798713i bk11: 2398a 799930i bk12: 1942a 803458i bk13: 2232a 801782i bk14: 1852a 803931i bk15: 2124a 805612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917148
Row_Buffer_Locality_read = 0.960356
Row_Buffer_Locality_write = 0.792132
Bank_Level_Parallism = 2.897011
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.303649
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.137230 
total_CMD = 831391 
util_bw = 114092 
Wasted_Col = 60577 
Wasted_Row = 18839 
Idle = 637883 

BW Util Bottlenecks: 
RCDc_limit = 12709 
RCDWRc_limit = 10084 
WTRc_limit = 13835 
RTWc_limit = 64187 
CCDLc_limit = 38079 
rwq = 0 
CCDLc_limit_alone = 25705 
WTRc_limit_alone = 12515 
RTWc_limit_alone = 53133 

Commands details: 
total_CMD = 831391 
n_nop = 765782 
Read = 39350 
Write = 0 
L2_Alloc = 0 
L2_WB = 17696 
n_act = 4402 
n_pre = 4386 
n_ref = 0 
n_req = 52950 
total_req = 57046 

Dual Bus Interface Util: 
issued_total_row = 8788 
issued_total_col = 57046 
Row_Bus_Util =  0.010570 
CoL_Bus_Util = 0.068615 
Either_Row_CoL_Bus_Util = 0.078915 
Issued_on_Two_Bus_Simul_Util = 0.000271 
issued_two_Eff = 0.003429 
queue_avg = 3.350300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.3503

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105524, Miss = 19738, Miss_rate = 0.187, Pending_hits = 8698, Reservation_fails = 7131
L2_cache_bank[1]: Access = 108274, Miss = 26314, Miss_rate = 0.243, Pending_hits = 11060, Reservation_fails = 8149
L2_cache_bank[2]: Access = 119046, Miss = 24352, Miss_rate = 0.205, Pending_hits = 10846, Reservation_fails = 7832
L2_cache_bank[3]: Access = 103056, Miss = 26106, Miss_rate = 0.253, Pending_hits = 11107, Reservation_fails = 9343
L2_cache_bank[4]: Access = 107590, Miss = 26456, Miss_rate = 0.246, Pending_hits = 10837, Reservation_fails = 6217
L2_cache_bank[5]: Access = 105872, Miss = 19608, Miss_rate = 0.185, Pending_hits = 8758, Reservation_fails = 8756
L2_cache_bank[6]: Access = 102268, Miss = 26238, Miss_rate = 0.257, Pending_hits = 10704, Reservation_fails = 6081
L2_cache_bank[7]: Access = 119866, Miss = 24288, Miss_rate = 0.203, Pending_hits = 10947, Reservation_fails = 9664
L2_cache_bank[8]: Access = 104682, Miss = 19610, Miss_rate = 0.187, Pending_hits = 8476, Reservation_fails = 7037
L2_cache_bank[9]: Access = 107762, Miss = 26314, Miss_rate = 0.244, Pending_hits = 10966, Reservation_fails = 7350
L2_cache_bank[10]: Access = 119164, Miss = 24256, Miss_rate = 0.204, Pending_hits = 10824, Reservation_fails = 8604
L2_cache_bank[11]: Access = 102040, Miss = 26064, Miss_rate = 0.255, Pending_hits = 10751, Reservation_fails = 5679
L2_total_cache_accesses = 1305144
L2_total_cache_misses = 289344
L2_total_cache_miss_rate = 0.2217
L2_total_cache_pending_hits = 123974
L2_total_cache_reservation_fails = 91843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6334
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3934
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 774
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 79
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6845
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 237
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 774
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 82908
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 982
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6845
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1305144
icnt_total_pkts_simt_to_mem=496722
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1688198
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1801666
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000229597
	minimum = 0 (at node 0)
	maximum = 0.00144087 (at node 8)
Accepted packet rate average = 0.000229597
	minimum = 0 (at node 0)
	maximum = 0.00475823 (at node 8)
Injected flit rate average = 0.000248213
	minimum = 0 (at node 0)
	maximum = 0.0019435 (at node 8)
Accepted flit rate average= 0.000248213
	minimum = 0 (at node 0)
	maximum = 0.00475823 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1807 (28 samples)
	minimum = 5 (28 samples)
	maximum = 230.75 (28 samples)
Network latency average = 18.163 (28 samples)
	minimum = 5 (28 samples)
	maximum = 227.25 (28 samples)
Flit latency average = 17.4802 (28 samples)
	minimum = 5 (28 samples)
	maximum = 226.714 (28 samples)
Fragmentation average = 0.00163512 (28 samples)
	minimum = 0 (28 samples)
	maximum = 61.3214 (28 samples)
Injected packet rate average = 0.0742274 (28 samples)
	minimum = 0.027936 (28 samples)
	maximum = 0.19111 (28 samples)
Accepted packet rate average = 0.0742274 (28 samples)
	minimum = 0.0260332 (28 samples)
	maximum = 0.110431 (28 samples)
Injected flit rate average = 0.0792218 (28 samples)
	minimum = 0.0364389 (28 samples)
	maximum = 0.191287 (28 samples)
Accepted flit rate average = 0.0792218 (28 samples)
	minimum = 0.0353211 (28 samples)
	maximum = 0.110431 (28 samples)
Injected packet size average = 1.06728 (28 samples)
Accepted packet size average = 1.06728 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 16 sec (3376 sec)
gpgpu_simulation_rate = 48167 (inst/sec)
gpgpu_simulation_rate = 266 (cycle/sec)
gpgpu_silicon_slowdown = 3759398x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (22,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
kernel_stream_id = 63034
gpu_sim_cycle = 34862
gpu_sim_insn = 432960
gpu_ipc =      12.4193
gpu_tot_sim_cycle = 934645
gpu_tot_sim_insn = 163046768
gpu_tot_ipc =     174.4478
gpu_tot_issued_cta = 6896
gpu_occupancy = 3.0559% 
gpu_tot_occupancy = 33.9178% 
max_total_param_size = 0
gpu_stall_dramfull = 95351
gpu_stall_icnt2sh    = 189561
partiton_level_parallism =       0.0802
partiton_level_parallism_total  =       0.4129
partiton_level_parallism_util =       1.0987
partiton_level_parallism_util_total  =       1.8007
L2_BW  =       9.0102 GB/Sec
L2_BW_total  =      45.0211 GB/Sec
gpu_total_sim_rate=46651

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2667866
	L1I_total_cache_misses = 37791
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28534
L1D_cache:
	L1D_cache_core[0]: Access = 29678, Miss = 17652, Miss_rate = 0.595, Pending_hits = 1869, Reservation_fails = 7047
	L1D_cache_core[1]: Access = 29435, Miss = 17661, Miss_rate = 0.600, Pending_hits = 1791, Reservation_fails = 10789
	L1D_cache_core[2]: Access = 30317, Miss = 18022, Miss_rate = 0.594, Pending_hits = 1697, Reservation_fails = 8684
	L1D_cache_core[3]: Access = 29981, Miss = 18046, Miss_rate = 0.602, Pending_hits = 1877, Reservation_fails = 11083
	L1D_cache_core[4]: Access = 29789, Miss = 17894, Miss_rate = 0.601, Pending_hits = 1990, Reservation_fails = 10929
	L1D_cache_core[5]: Access = 29838, Miss = 17813, Miss_rate = 0.597, Pending_hits = 1805, Reservation_fails = 9886
	L1D_cache_core[6]: Access = 29582, Miss = 17858, Miss_rate = 0.604, Pending_hits = 1883, Reservation_fails = 10388
	L1D_cache_core[7]: Access = 29710, Miss = 17659, Miss_rate = 0.594, Pending_hits = 2282, Reservation_fails = 10062
	L1D_cache_core[8]: Access = 29470, Miss = 17548, Miss_rate = 0.595, Pending_hits = 1672, Reservation_fails = 11495
	L1D_cache_core[9]: Access = 29293, Miss = 17573, Miss_rate = 0.600, Pending_hits = 1891, Reservation_fails = 10410
	L1D_cache_core[10]: Access = 29485, Miss = 17878, Miss_rate = 0.606, Pending_hits = 1769, Reservation_fails = 10836
	L1D_cache_core[11]: Access = 30173, Miss = 18064, Miss_rate = 0.599, Pending_hits = 1888, Reservation_fails = 8941
	L1D_cache_core[12]: Access = 29311, Miss = 17563, Miss_rate = 0.599, Pending_hits = 2131, Reservation_fails = 12752
	L1D_cache_core[13]: Access = 29567, Miss = 17929, Miss_rate = 0.606, Pending_hits = 1684, Reservation_fails = 11743
	L1D_cache_core[14]: Access = 29360, Miss = 17792, Miss_rate = 0.606, Pending_hits = 1868, Reservation_fails = 11650
	L1D_total_cache_accesses = 444989
	L1D_total_cache_misses = 266952
	L1D_total_cache_miss_rate = 0.5999
	L1D_total_cache_pending_hits = 28097
	L1D_total_cache_reservation_fails = 156695
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 161349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3177
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13107
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 223051
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4975
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2244
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2550
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27568
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9874
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 228026

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17719
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 14
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 820
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2244
ctas_completed 6896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
26514, 15792, 8556, 8556, 8556, 8556, 8556, 8556, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 8091, 
gpgpu_n_tot_thrd_icount = 168803328
gpgpu_n_tot_w_icount = 5275104
gpgpu_n_stall_shd_mem = 293292
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 259097
gpgpu_n_mem_write_global = 114301
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5291008
gpgpu_n_store_insn = 1828816
gpgpu_n_shmem_insn = 59363664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5136768
gpgpu_n_shmem_bkconflict = 64400
gpgpu_n_l1cache_bkconflict = 17020
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17020
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1031619	W0_Idle:6788669	W0_Scoreboard:6337758	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4933179
single_issue_nums: WS0:2674608	WS1:2600496	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2072776 {8:259097,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8229672 {72:114301,}
traffic_breakdown_coretomem[INST_ACC_R] = 99880 {8:12485,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41455520 {40:1036388,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1828816 {8:228602,}
traffic_breakdown_memtocore[INST_ACC_R] = 1997600 {40:49940,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 256 
averagemflatency = 273 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 58 
mrq_lat_table:53150 	15679 	16385 	19770 	46353 	59006 	60259 	27376 	5784 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	689669 	488453 	82192 	4706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11672 	647 	144 	335538 	17126 	15059 	4834 	846 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156903 	194803 	178787 	221162 	392094 	121270 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	683 	348 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     18350     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     13229     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     25025     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.024465 11.227693 10.000000 12.071685  8.167155 11.830247  9.362069 11.875000  8.504250 11.477333  8.606742 10.190909  9.543379 10.350649 10.994382 13.226244 
dram[1]: 11.450909 12.974453 12.589958 12.980545 11.748300 11.775000 11.761589 12.037736 10.219321 11.909859 10.280000 10.548388 10.589642 10.331103 13.297873 14.117647 
dram[2]: 11.193252  7.711765 12.576208 10.066115 11.978125  8.760252 11.554572  8.804561 11.124031  8.403361 10.178885  7.800712 10.625418  9.947867 12.598290 10.915255 
dram[3]: 12.192440 11.148410 13.188976 12.520833 11.753125 11.690236 12.336538 11.708610 12.025641 10.802197 11.062295  9.480892 10.048860 10.757085 13.744076 12.390000 
dram[4]:  7.823353 11.355346  9.768925 12.651686  8.443077 11.666667  9.378472 11.545723  8.693877 11.229167  8.736434  9.565341  9.557077 11.541819 11.333333 12.553648 
dram[5]: 11.492754 13.265385 13.399123 13.087301 11.422951 11.382978 13.621212 12.714766 10.367455 11.886685 10.167224 10.935594 10.799197 11.917647 12.727273 15.037037 
average row locality = 304850/27741 = 10.989150
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       731      1133       757      1146       865      1315       847      1326       936      1476       727      1130       656      1060       604       977 
dram[1]:       943      1119      1004      1136      1153      1300      1188      1316      1292      1468      1016      1117       886      1052       819       968 
dram[2]:      1130       738      1155       749      1310       868      1336       834      1472       939      1169       692      1056       655       986       597 
dram[3]:      1115       950      1144       996      1296      1161      1326      1180      1464      1301      1156       976      1052       884       976       811 
dram[4]:       731      1135       757      1146       855      1319       838      1330       927      1478       718      1130       654      1054       602       977 
dram[5]:       982      1083      1037      1098      1188      1268      1226      1274      1323      1434      1037      1075       925      1009       852       930 
total dram writes = 100329
bank skew: 1478/597 = 2.48
chip skew: 17788/15651 = 1.14
average mf latency per bank:
dram[0]:       5889      2929      5375      3039      4901      2977      5263      3044      4623      2841      4539      3776      3900      2342      4104      2375
dram[1]:       4505      2607      4344      2795      4352      2575      4484      2803      3837      2557      4109      2949      3384      1915      3438      1762
dram[2]:       3088      5399      3044      5596      3041      4710      2934      5202      2815      4214      3635      4443      2412      3626      2367      4051
dram[3]:       2721      4391      2704      4451      2583      4388      2732      4883      2531      3968      2869      4415      1941      3575      1787      3664
dram[4]:       5927      2991      5479      3161      5013      3009      5325      3070      4572      2851      4321      3910      3764      2392      4278      2323
dram[5]:       4138      2718      4080      2901      4176      2618      4238      2942      3702      2581      3864      3075      3234      2020      3156      1859
maximum mf latency per bank:
dram[0]:        752       889       987       862      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1071
dram[1]:        839       620       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:        943       785       794      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799       960       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786       913      1028       955      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1071
dram[5]:        903       847       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=863603 n_nop=802457 n_act=4720 n_pre=4704 n_ref_event=0 n_req=48434 n_rd=36266 n_rd_L2_A=0 n_write=0 n_wr_bk=15686 bw_util=0.1203
n_activity=222917 dram_eff=0.4661
bk0: 2060a 836940i bk1: 2782a 833275i bk2: 1852a 841126i bk3: 2476a 835775i bk4: 2106a 836490i bk5: 2830a 832217i bk6: 2048a 839958i bk7: 2868a 833471i bk8: 2272a 835987i bk9: 3174a 828494i bk10: 1728a 839803i bk11: 2480a 833061i bk12: 1580a 842035i bk13: 2372a 835586i bk14: 1480a 845238i bk15: 2158a 838644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902775
Row_Buffer_Locality_read = 0.952021
Row_Buffer_Locality_write = 0.755999
Bank_Level_Parallism = 2.481071
Bank_Level_Parallism_Col = 2.396467
Bank_Level_Parallism_Ready = 1.256145
write_to_read_ratio_blp_rw_average = 0.506158
GrpLevelPara = 1.740312 

BW Util details:
bwutil = 0.120315 
total_CMD = 863603 
util_bw = 103904 
Wasted_Col = 63813 
Wasted_Row = 25410 
Idle = 670476 

BW Util Bottlenecks: 
RCDc_limit = 14963 
RCDWRc_limit = 12258 
WTRc_limit = 12504 
RTWc_limit = 50786 
CCDLc_limit = 39888 
rwq = 0 
CCDLc_limit_alone = 26647 
WTRc_limit_alone = 11226 
RTWc_limit_alone = 38823 

Commands details: 
total_CMD = 863603 
n_nop = 802457 
Read = 36266 
Write = 0 
L2_Alloc = 0 
L2_WB = 15686 
n_act = 4720 
n_pre = 4704 
n_ref = 0 
n_req = 48434 
total_req = 51952 

Dual Bus Interface Util: 
issued_total_row = 9424 
issued_total_col = 51952 
Row_Bus_Util =  0.010912 
CoL_Bus_Util = 0.060157 
Either_Row_CoL_Bus_Util = 0.070803 
Issued_on_Two_Bus_Simul_Util = 0.000266 
issued_two_Eff = 0.003761 
queue_avg = 2.648695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=863603 n_nop=797309 n_act=4583 n_pre=4567 n_ref_event=0 n_req=53274 n_rd=39608 n_rd_L2_A=0 n_write=0 n_wr_bk=17777 bw_util=0.1329
n_activity=224522 dram_eff=0.5112
bk0: 2426a 833313i bk1: 2702a 832308i bk2: 2238a 836414i bk3: 2454a 834683i bk4: 2578a 830306i bk5: 2778a 827022i bk6: 2644a 832281i bk7: 2808a 830747i bk8: 2924a 828156i bk9: 3106a 827271i bk10: 2300a 833530i bk11: 2400a 830735i bk12: 1980a 835264i bk13: 2280a 833661i bk14: 1866a 838957i bk15: 2124a 837738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914236
Row_Buffer_Locality_read = 0.958695
Row_Buffer_Locality_write = 0.785380
Bank_Level_Parallism = 2.754412
Bank_Level_Parallism_Col = 2.672479
Bank_Level_Parallism_Ready = 1.306181
write_to_read_ratio_blp_rw_average = 0.528314
GrpLevelPara = 1.912706 

BW Util details:
bwutil = 0.132897 
total_CMD = 863603 
util_bw = 114770 
Wasted_Col = 61836 
Wasted_Row = 22891 
Idle = 664106 

BW Util Bottlenecks: 
RCDc_limit = 13430 
RCDWRc_limit = 10912 
WTRc_limit = 13946 
RTWc_limit = 57475 
CCDLc_limit = 40098 
rwq = 0 
CCDLc_limit_alone = 26590 
WTRc_limit_alone = 12421 
RTWc_limit_alone = 45492 

Commands details: 
total_CMD = 863603 
n_nop = 797309 
Read = 39608 
Write = 0 
L2_Alloc = 0 
L2_WB = 17777 
n_act = 4583 
n_pre = 4567 
n_ref = 0 
n_req = 53274 
total_req = 57385 

Dual Bus Interface Util: 
issued_total_row = 9150 
issued_total_col = 57385 
Row_Bus_Util =  0.010595 
CoL_Bus_Util = 0.066448 
Either_Row_CoL_Bus_Util = 0.076764 
Issued_on_Two_Bus_Simul_Util = 0.000279 
issued_two_Eff = 0.003635 
queue_avg = 3.383835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38383
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=863603 n_nop=802366 n_act=4761 n_pre=4745 n_ref_event=0 n_req=48444 n_rd=36276 n_rd_L2_A=0 n_write=0 n_wr_bk=15686 bw_util=0.1203
n_activity=223541 dram_eff=0.4649
bk0: 2784a 831982i bk1: 2052a 837339i bk2: 2486a 836413i bk3: 1852a 841504i bk4: 2834a 831480i bk5: 2096a 837189i bk6: 2884a 833065i bk7: 2044a 839440i bk8: 3178a 828564i bk9: 2268a 835027i bk10: 2560a 833459i bk11: 1648a 840066i bk12: 2364a 835531i bk13: 1590a 842996i bk14: 2178a 838588i bk15: 1458a 845757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902011
Row_Buffer_Locality_read = 0.952145
Row_Buffer_Locality_write = 0.752548
Bank_Level_Parallism = 2.470374
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.267605
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.120338 
total_CMD = 863603 
util_bw = 103924 
Wasted_Col = 63934 
Wasted_Row = 25932 
Idle = 669813 

BW Util Bottlenecks: 
RCDc_limit = 15028 
RCDWRc_limit = 12325 
WTRc_limit = 11802 
RTWc_limit = 50005 
CCDLc_limit = 38727 
rwq = 0 
CCDLc_limit_alone = 26290 
WTRc_limit_alone = 10561 
RTWc_limit_alone = 38809 

Commands details: 
total_CMD = 863603 
n_nop = 802366 
Read = 36276 
Write = 0 
L2_Alloc = 0 
L2_WB = 15686 
n_act = 4761 
n_pre = 4745 
n_ref = 0 
n_req = 48444 
total_req = 51962 

Dual Bus Interface Util: 
issued_total_row = 9506 
issued_total_col = 51962 
Row_Bus_Util =  0.011007 
CoL_Bus_Util = 0.060169 
Either_Row_CoL_Bus_Util = 0.070909 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.003772 
queue_avg = 2.602630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60263
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=863603 n_nop=797219 n_act=4613 n_pre=4597 n_ref_event=4567177155082382276 n_req=53300 n_rd=39626 n_rd_L2_A=0 n_write=0 n_wr_bk=17788 bw_util=0.133
n_activity=224271 dram_eff=0.512
bk0: 2698a 830351i bk1: 2428a 832999i bk2: 2464a 833232i bk3: 2238a 836613i bk4: 2774a 827071i bk5: 2590a 830167i bk6: 2824a 830412i bk7: 2632a 833132i bk8: 3102a 827257i bk9: 2934a 827880i bk10: 2476a 832166i bk11: 2222a 831834i bk12: 2276a 832680i bk13: 1980a 836448i bk14: 2140a 837953i bk15: 1848a 839389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913734
Row_Buffer_Locality_read = 0.958563
Row_Buffer_Locality_write = 0.783823
Bank_Level_Parallism = 2.770774
Bank_Level_Parallism_Col = 2.871013
Bank_Level_Parallism_Ready = 1.316119
write_to_read_ratio_blp_rw_average = 0.528261
GrpLevelPara = 1.912498 

BW Util details:
bwutil = 0.132964 
total_CMD = 863603 
util_bw = 114828 
Wasted_Col = 61387 
Wasted_Row = 23182 
Idle = 664206 

BW Util Bottlenecks: 
RCDc_limit = 13355 
RCDWRc_limit = 11000 
WTRc_limit = 13580 
RTWc_limit = 57690 
CCDLc_limit = 40167 
rwq = 0 
CCDLc_limit_alone = 26140 
WTRc_limit_alone = 12106 
RTWc_limit_alone = 45137 

Commands details: 
total_CMD = 863603 
n_nop = 797219 
Read = 39626 
Write = 0 
L2_Alloc = 0 
L2_WB = 17788 
n_act = 4613 
n_pre = 4597 
n_ref = 4567177155082382276 
n_req = 53300 
total_req = 57414 

Dual Bus Interface Util: 
issued_total_row = 9210 
issued_total_col = 57414 
Row_Bus_Util =  0.010665 
CoL_Bus_Util = 0.066482 
Either_Row_CoL_Bus_Util = 0.076869 
Issued_on_Two_Bus_Simul_Util = 0.000278 
issued_two_Eff = 0.003615 
queue_avg = 3.277183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27718
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=863603 n_nop=802650 n_act=4702 n_pre=4686 n_ref_event=0 n_req=48308 n_rd=36164 n_rd_L2_A=0 n_write=0 n_wr_bk=15651 bw_util=0.12
n_activity=222215 dram_eff=0.4664
bk0: 2048a 837052i bk1: 2742a 832331i bk2: 1864a 841641i bk3: 2486a 837015i bk4: 2072a 836746i bk5: 2844a 831022i bk6: 2042a 839361i bk7: 2884a 832216i bk8: 2258a 836970i bk9: 3180a 828530i bk10: 1692a 841707i bk11: 2484a 833249i bk12: 1584a 843131i bk13: 2362a 837333i bk14: 1462a 845851i bk15: 2160a 838195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902977
Row_Buffer_Locality_read = 0.952273
Row_Buffer_Locality_write = 0.756176
Bank_Level_Parallism = 2.470483
Bank_Level_Parallism_Col = 2.383426
Bank_Level_Parallism_Ready = 1.246551
write_to_read_ratio_blp_rw_average = 0.505492
GrpLevelPara = 1.743583 

BW Util details:
bwutil = 0.119997 
total_CMD = 863603 
util_bw = 103630 
Wasted_Col = 63276 
Wasted_Row = 25259 
Idle = 671438 

BW Util Bottlenecks: 
RCDc_limit = 15095 
RCDWRc_limit = 12185 
WTRc_limit = 12318 
RTWc_limit = 49173 
CCDLc_limit = 38239 
rwq = 0 
CCDLc_limit_alone = 25661 
WTRc_limit_alone = 11033 
RTWc_limit_alone = 37880 

Commands details: 
total_CMD = 863603 
n_nop = 802650 
Read = 36164 
Write = 0 
L2_Alloc = 0 
L2_WB = 15651 
n_act = 4702 
n_pre = 4686 
n_ref = 0 
n_req = 48308 
total_req = 51815 

Dual Bus Interface Util: 
issued_total_row = 9388 
issued_total_col = 51815 
Row_Bus_Util =  0.010871 
CoL_Bus_Util = 0.059999 
Either_Row_CoL_Bus_Util = 0.070580 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.004102 
queue_avg = 2.616759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61676
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=863603 n_nop=797761 n_act=4446 n_pre=4430 n_ref_event=0 n_req=53090 n_rd=39450 n_rd_L2_A=0 n_write=0 n_wr_bk=17741 bw_util=0.1324
n_activity=219292 dram_eff=0.5216
bk0: 2412a 831622i bk1: 2632a 832792i bk2: 2250a 836310i bk3: 2454a 833743i bk4: 2572a 828246i bk5: 2788a 827463i bk6: 2650a 831592i bk7: 2812a 830391i bk8: 2926a 826193i bk9: 3108a 825896i bk10: 2230a 830944i bk11: 2398a 832169i bk12: 1970a 835153i bk13: 2272a 833367i bk14: 1852a 836111i bk15: 2124a 837812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916538
Row_Buffer_Locality_read = 0.959924
Row_Buffer_Locality_write = 0.791056
Bank_Level_Parallism = 2.886524
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.302881
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132447 
total_CMD = 863603 
util_bw = 114382 
Wasted_Col = 61118 
Wasted_Row = 19327 
Idle = 668776 

BW Util Bottlenecks: 
RCDc_limit = 12957 
RCDWRc_limit = 10233 
WTRc_limit = 13835 
RTWc_limit = 64364 
CCDLc_limit = 38167 
rwq = 0 
CCDLc_limit_alone = 25781 
WTRc_limit_alone = 12515 
RTWc_limit_alone = 53298 

Commands details: 
total_CMD = 863603 
n_nop = 797761 
Read = 39450 
Write = 0 
L2_Alloc = 0 
L2_WB = 17741 
n_act = 4446 
n_pre = 4430 
n_ref = 0 
n_req = 53090 
total_req = 57191 

Dual Bus Interface Util: 
issued_total_row = 8876 
issued_total_col = 57191 
Row_Bus_Util =  0.010278 
CoL_Bus_Util = 0.066224 
Either_Row_CoL_Bus_Util = 0.076241 
Issued_on_Two_Bus_Simul_Util = 0.000261 
issued_two_Eff = 0.003417 
queue_avg = 3.228187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106064, Miss = 19784, Miss_rate = 0.187, Pending_hits = 8766, Reservation_fails = 7442
L2_cache_bank[1]: Access = 109952, Miss = 26762, Miss_rate = 0.243, Pending_hits = 11177, Reservation_fails = 9119
L2_cache_bank[2]: Access = 119526, Miss = 24398, Miss_rate = 0.204, Pending_hits = 10914, Reservation_fails = 8425
L2_cache_bank[3]: Access = 103792, Miss = 26206, Miss_rate = 0.252, Pending_hits = 11247, Reservation_fails = 10440
L2_cache_bank[4]: Access = 109200, Miss = 26892, Miss_rate = 0.246, Pending_hits = 10933, Reservation_fails = 7113
L2_cache_bank[5]: Access = 106352, Miss = 19646, Miss_rate = 0.185, Pending_hits = 8801, Reservation_fails = 9062
L2_cache_bank[6]: Access = 102884, Miss = 26330, Miss_rate = 0.256, Pending_hits = 10824, Reservation_fails = 6956
L2_cache_bank[7]: Access = 120346, Miss = 24326, Miss_rate = 0.202, Pending_hits = 10991, Reservation_fails = 9970
L2_cache_bank[8]: Access = 105178, Miss = 19656, Miss_rate = 0.187, Pending_hits = 8524, Reservation_fails = 7347
L2_cache_bank[9]: Access = 109310, Miss = 26754, Miss_rate = 0.245, Pending_hits = 11057, Reservation_fails = 8150
L2_cache_bank[10]: Access = 119716, Miss = 24302, Miss_rate = 0.203, Pending_hits = 10876, Reservation_fails = 8910
L2_cache_bank[11]: Access = 102640, Miss = 26148, Miss_rate = 0.255, Pending_hits = 10863, Reservation_fails = 6380
L2_total_cache_accesses = 1314960
L2_total_cache_misses = 291204
L2_total_cache_miss_rate = 0.2215
L2_total_cache_pending_hits = 124973
L2_total_cache_reservation_fails = 99314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3695
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1103
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6665
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7718
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1442
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 135
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14314
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1442
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19748
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9700
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 121
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 982
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14314
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1314960
icnt_total_pkts_simt_to_mem=500199
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.43962
	minimum = 5
	maximum = 38
Network latency average = 5.42733
	minimum = 5
	maximum = 37
Slowest packet = 1700327
Flit latency average = 5.59422
	minimum = 5
	maximum = 36
Slowest flit = 1814554
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0133978
	minimum = 0.00447479 (at node 8)
	maximum = 0.0481326 (at node 16)
Accepted packet rate average = 0.0133978
	minimum = 0.00372899 (at node 17)
	maximum = 0.0216855 (at node 0)
Injected flit rate average = 0.0141223
	minimum = 0.00536401 (at node 8)
	maximum = 0.0481326 (at node 16)
Accepted flit rate average= 0.0141223
	minimum = 0.00430268 (at node 17)
	maximum = 0.0216855 (at node 0)
Injected packet length average = 1.05408
Accepted packet length average = 1.05408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7069 (29 samples)
	minimum = 5 (29 samples)
	maximum = 224.103 (29 samples)
Network latency average = 17.7238 (29 samples)
	minimum = 5 (29 samples)
	maximum = 220.69 (29 samples)
Flit latency average = 17.0704 (29 samples)
	minimum = 5 (29 samples)
	maximum = 220.138 (29 samples)
Fragmentation average = 0.00157874 (29 samples)
	minimum = 0 (29 samples)
	maximum = 59.2069 (29 samples)
Injected packet rate average = 0.0721299 (29 samples)
	minimum = 0.027127 (29 samples)
	maximum = 0.18618 (29 samples)
Accepted packet rate average = 0.0721299 (29 samples)
	minimum = 0.0252641 (29 samples)
	maximum = 0.107371 (29 samples)
Injected flit rate average = 0.076977 (29 samples)
	minimum = 0.0353674 (29 samples)
	maximum = 0.18635 (29 samples)
Accepted flit rate average = 0.076977 (29 samples)
	minimum = 0.0342515 (29 samples)
	maximum = 0.107371 (29 samples)
Injected packet size average = 1.0672 (29 samples)
Accepted packet size average = 1.0672 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 15 sec (3495 sec)
gpgpu_simulation_rate = 46651 (inst/sec)
gpgpu_simulation_rate = 267 (cycle/sec)
gpgpu_silicon_slowdown = 3745318x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (22,22,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
kernel_stream_id = 63435
gpu_sim_cycle = 21186
gpu_sim_insn = 11523072
gpu_ipc =     543.9003
gpu_tot_sim_cycle = 955831
gpu_tot_sim_insn = 174569840
gpu_tot_ipc =     182.6367
gpu_tot_issued_cta = 7380
gpu_occupancy = 77.4363% 
gpu_tot_occupancy = 35.2748% 
max_total_param_size = 0
gpu_stall_dramfull = 105717
gpu_stall_icnt2sh    = 208211
partiton_level_parallism =       1.2388
partiton_level_parallism_total  =       0.4312
partiton_level_parallism_util =       1.8889
partiton_level_parallism_util_total  =       1.8060
L2_BW  =     135.1776 GB/Sec
L2_BW_total  =      47.0194 GB/Sec
gpu_total_sim_rate=48586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2849850
	L1I_total_cache_misses = 39515
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31176
L1D_cache:
	L1D_cache_core[0]: Access = 31662, Miss = 18914, Miss_rate = 0.597, Pending_hits = 2034, Reservation_fails = 8209
	L1D_cache_core[1]: Access = 31483, Miss = 18863, Miss_rate = 0.599, Pending_hits = 1922, Reservation_fails = 11671
	L1D_cache_core[2]: Access = 32365, Miss = 19400, Miss_rate = 0.599, Pending_hits = 1813, Reservation_fails = 10281
	L1D_cache_core[3]: Access = 32029, Miss = 19274, Miss_rate = 0.602, Pending_hits = 2022, Reservation_fails = 11404
	L1D_cache_core[4]: Access = 31837, Miss = 19015, Miss_rate = 0.597, Pending_hits = 2219, Reservation_fails = 11256
	L1D_cache_core[5]: Access = 31950, Miss = 19116, Miss_rate = 0.598, Pending_hits = 1948, Reservation_fails = 10697
	L1D_cache_core[6]: Access = 31566, Miss = 19082, Miss_rate = 0.605, Pending_hits = 2057, Reservation_fails = 11835
	L1D_cache_core[7]: Access = 31822, Miss = 18955, Miss_rate = 0.596, Pending_hits = 2473, Reservation_fails = 10748
	L1D_cache_core[8]: Access = 31518, Miss = 18882, Miss_rate = 0.599, Pending_hits = 1801, Reservation_fails = 13001
	L1D_cache_core[9]: Access = 31341, Miss = 18902, Miss_rate = 0.603, Pending_hits = 2038, Reservation_fails = 12625
	L1D_cache_core[10]: Access = 31469, Miss = 19087, Miss_rate = 0.607, Pending_hits = 1910, Reservation_fails = 12110
	L1D_cache_core[11]: Access = 32221, Miss = 19357, Miss_rate = 0.601, Pending_hits = 2047, Reservation_fails = 9805
	L1D_cache_core[12]: Access = 31487, Miss = 18844, Miss_rate = 0.598, Pending_hits = 2369, Reservation_fails = 13624
	L1D_cache_core[13]: Access = 31743, Miss = 19271, Miss_rate = 0.607, Pending_hits = 1831, Reservation_fails = 13014
	L1D_cache_core[14]: Access = 31472, Miss = 19104, Miss_rate = 0.607, Pending_hits = 1998, Reservation_fails = 12506
	L1D_total_cache_accesses = 475965
	L1D_total_cache_misses = 286066
	L1D_total_cache_miss_rate = 0.6010
	L1D_total_cache_pending_hits = 30482
	L1D_total_cache_reservation_fails = 172786
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 172965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18427
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2385
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 180260
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1724
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2642
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1649
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23232
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7744
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 181984

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15988
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 30
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 49
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2642
ctas_completed 7380, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27165, 16443, 9207, 9207, 9207, 9207, 9207, 9207, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 
gpgpu_n_tot_thrd_icount = 180326400
gpgpu_n_tot_w_icount = 5635200
gpgpu_n_stall_shd_mem = 311868
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277524
gpgpu_n_mem_write_global = 122045
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662720
gpgpu_n_store_insn = 1952720
gpgpu_n_shmem_insn = 63576400
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508480
gpgpu_n_shmem_bkconflict = 64400
gpgpu_n_l1cache_bkconflict = 20108
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20108
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1109449	W0_Idle:6798857	W0_Scoreboard:6515100	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2854656	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2220192 {8:277524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8787240 {72:122045,}
traffic_breakdown_coretomem[INST_ACC_R] = 100480 {8:12560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44403840 {40:1110096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952720 {8:244090,}
traffic_breakdown_memtocore[INST_ACC_R] = 2009600 {40:50240,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 256 
averagemflatency = 275 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 58 
mrq_lat_table:55578 	16165 	16851 	20553 	48770 	61806 	62792 	27864 	5823 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	734763 	522582 	91522 	5349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11727 	661 	145 	357191 	18615 	17008 	5808 	957 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162431 	205991 	189043 	233789 	432091 	130870 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	699 	372 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     18350     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     13229     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     25025     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.088758 11.000000  9.906250 12.082759  8.126050 11.675439  9.432886 11.667630  8.404313 11.370559  8.565217 10.132353  9.541850 10.182663 11.157609 13.416667 
dram[1]: 11.244827 12.434211 12.469879 12.645162 11.369427 11.299435 11.692307 11.893491 10.151134 11.524548 10.161290 10.510836 10.555984 10.260318 12.980000 13.837838 
dram[2]: 11.028986  7.702247 12.347368  9.813953 11.813609  8.740181 11.463277  8.829653 11.014778  8.265252 10.090652  7.735395 10.588997  9.841629 12.639344 11.142858 
dram[3]: 11.864779 10.815182 12.974359 12.256917 11.474138 11.318612 12.098803 11.678456 11.811671 10.708995 11.094936  9.341538 10.182965 10.634241 13.213675 12.257143 
dram[4]:  7.855908 11.232836  9.507463 12.329824  8.338192 11.428572  9.449325 11.454803  8.581717 11.154613  8.656716  9.533149  9.524229 11.311419 11.426967 12.648761 
dram[5]: 11.186440 12.901060 13.086777 12.725275 11.195046 11.192635 13.632353 12.352025 10.282116 11.614776 10.169934 10.863636 10.797666 11.943397 12.533334 14.794118 
average row locality = 317290/29201 = 10.865724
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       765      1176       789      1186       905      1363       879      1372       976      1524       749      1152       682      1091       636      1017 
dram[1]:       977      1188      1036      1200      1193      1380      1220      1380      1332      1548      1038      1158       912      1101       851      1032 
dram[2]:      1172       775      1195       781      1358       908      1381       866      1519       979      1192       711      1089       681      1026       629 
dram[3]:      1184       987      1208      1028      1376      1201      1390      1212      1544      1341      1200       995      1101       910      1040       843 
dram[4]:       766      1176       789      1186       895      1363       870      1375       967      1521       740      1150       677      1086       634      1017 
dram[5]:      1032      1136      1085      1146      1244      1328      1274      1322      1379      1494      1065      1111       965      1040       900       978 
total dram writes = 104341
bank skew: 1548/629 = 2.46
chip skew: 18560/16212 = 1.14
average mf latency per bank:
dram[0]:       5731      3537      5242      3571      4767      3348      5150      3381      4506      3121      4468      4005      4181      3635      4026      3020
dram[1]:       4424      2631      4272      2784      4269      2575      4428      2804      3775      2523      4070      2943      3640      2642      3410      1849
dram[2]:       3609      5238      3474      5451      3350      4588      3208      5087      3059      4114      3844      4381      3466      3903      2924      3966
dram[3]:       2711      4298      2702      4374      2583      4303      2737      4818      2505      3902      2867      4375      2631      3816      1838      3610
dram[4]:       5755      3462      5345      3555      4876      3283      5206      3297      4458      3041      4255      4062      4140      3226      4179      2819
dram[5]:       4022      2761      3966      2915      4053      2634      4146      2964      3610      2572      3813      3067      3504      2691      3084      1967
maximum mf latency per bank:
dram[0]:        752      1232       987      1226      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       628       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1193       785      1192      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799      1043       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1257      1028      1256      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 955878 -   mf: uid=5035826, sid4294967295:w4294967295, part=0, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (955778), 
Ready @ 955882 -   mf: uid=5035827, sid4294967295:w4294967295, part=0, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (955782), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883178 n_nop=819736 n_act=4927 n_pre=4911 n_ref_event=0 n_req=50296 n_rd=37576 n_rd_L2_A=0 n_write=0 n_wr_bk=16262 bw_util=0.1219
n_activity=233041 dram_eff=0.462
bk0: 2138a 855588i bk1: 2898a 851734i bk2: 1916a 860008i bk3: 2572a 854520i bk4: 2186a 855136i bk5: 2946a 850567i bk6: 2112a 858984i bk7: 2964a 851953i bk8: 2352a 854584i bk9: 3306a 846970i bk10: 1772a 858924i bk11: 2540a 851922i bk12: 1632a 860962i bk13: 2444a 854441i bk14: 1544a 864241i bk15: 2254a 857441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902259
Row_Buffer_Locality_read = 0.951325
Row_Buffer_Locality_write = 0.757311
Bank_Level_Parallism = 2.456504
Bank_Level_Parallism_Col = 2.375456
Bank_Level_Parallism_Ready = 1.254051
write_to_read_ratio_blp_rw_average = 0.503287
GrpLevelPara = 1.733805 

BW Util details:
bwutil = 0.121919 
total_CMD = 883178 
util_bw = 107676 
Wasted_Col = 66646 
Wasted_Row = 26964 
Idle = 681892 

BW Util Bottlenecks: 
RCDc_limit = 15812 
RCDWRc_limit = 12839 
WTRc_limit = 12939 
RTWc_limit = 52173 
CCDLc_limit = 41095 
rwq = 0 
CCDLc_limit_alone = 27671 
WTRc_limit_alone = 11642 
RTWc_limit_alone = 40046 

Commands details: 
total_CMD = 883178 
n_nop = 819736 
Read = 37576 
Write = 0 
L2_Alloc = 0 
L2_WB = 16262 
n_act = 4927 
n_pre = 4911 
n_ref = 0 
n_req = 50296 
total_req = 53838 

Dual Bus Interface Util: 
issued_total_row = 9838 
issued_total_col = 53838 
Row_Bus_Util =  0.011139 
CoL_Bus_Util = 0.060959 
Either_Row_CoL_Bus_Util = 0.071834 
Issued_on_Two_Bus_Simul_Util = 0.000265 
issued_two_Eff = 0.003688 
queue_avg = 2.664411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66441
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883178 n_nop=813982 n_act=4867 n_pre=4851 n_ref_event=0 n_req=55581 n_rd=41182 n_rd_L2_A=0 n_write=0 n_wr_bk=18546 bw_util=0.1353
n_activity=236839 dram_eff=0.5044
bk0: 2506a 851932i bk1: 2862a 850221i bk2: 2302a 855260i bk3: 2582a 853068i bk4: 2658a 848955i bk5: 2938a 844784i bk6: 2708a 851190i bk7: 2936a 849204i bk8: 3004a 846967i bk9: 3266a 845107i bk10: 2344a 852455i bk11: 2484a 849322i bk12: 2032a 854083i bk13: 2378a 852117i bk14: 1930a 857683i bk15: 2252a 855900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912686
Row_Buffer_Locality_read = 0.957287
Row_Buffer_Locality_write = 0.785124
Bank_Level_Parallism = 2.709366
Bank_Level_Parallism_Col = 2.631457
Bank_Level_Parallism_Ready = 1.299832
write_to_read_ratio_blp_rw_average = 0.525692
GrpLevelPara = 1.895070 

BW Util details:
bwutil = 0.135257 
total_CMD = 883178 
util_bw = 119456 
Wasted_Col = 65698 
Wasted_Row = 24914 
Idle = 673110 

BW Util Bottlenecks: 
RCDc_limit = 14632 
RCDWRc_limit = 11704 
WTRc_limit = 14459 
RTWc_limit = 59399 
CCDLc_limit = 41813 
rwq = 0 
CCDLc_limit_alone = 27974 
WTRc_limit_alone = 12911 
RTWc_limit_alone = 47108 

Commands details: 
total_CMD = 883178 
n_nop = 813982 
Read = 41182 
Write = 0 
L2_Alloc = 0 
L2_WB = 18546 
n_act = 4867 
n_pre = 4851 
n_ref = 0 
n_req = 55581 
total_req = 59728 

Dual Bus Interface Util: 
issued_total_row = 9718 
issued_total_col = 59728 
Row_Bus_Util =  0.011003 
CoL_Bus_Util = 0.067628 
Either_Row_CoL_Bus_Util = 0.078349 
Issued_on_Two_Bus_Simul_Util = 0.000283 
issued_two_Eff = 0.003613 
queue_avg = 3.423800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4238
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 955835 -   mf: uid=5035824, sid4294967295:w4294967295, part=2, addr=0xc009b700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (955735), 
Ready @ 955876 -   mf: uid=5035825, sid4294967295:w4294967295, part=2, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (955776), 
Ready @ 955922 -   mf: uid=5035830, sid4294967295:w4294967295, part=2, addr=0xc009e600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (955822), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883178 n_nop=819626 n_act=4981 n_pre=4965 n_ref_event=0 n_req=50301 n_rd=37582 n_rd_L2_A=0 n_write=0 n_wr_bk=16262 bw_util=0.1219
n_activity=234116 dram_eff=0.46
bk0: 2900a 850378i bk1: 2138a 855813i bk2: 2582a 855146i bk3: 1916a 860156i bk4: 2950a 849900i bk5: 2176a 855963i bk6: 2980a 851545i bk7: 2108a 858362i bk8: 3302a 847160i bk9: 2348a 853698i bk10: 2628a 852357i bk11: 1688a 859084i bk12: 2428a 854426i bk13: 1642a 861889i bk14: 2274a 857369i bk15: 1522a 864834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901254
Row_Buffer_Locality_read = 0.951280
Row_Buffer_Locality_write = 0.753440
Bank_Level_Parallism = 2.441029
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.263399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.121932 
total_CMD = 883178 
util_bw = 107688 
Wasted_Col = 66940 
Wasted_Row = 27819 
Idle = 680731 

BW Util Bottlenecks: 
RCDc_limit = 15970 
RCDWRc_limit = 12964 
WTRc_limit = 12264 
RTWc_limit = 51461 
CCDLc_limit = 39957 
rwq = 0 
CCDLc_limit_alone = 27310 
WTRc_limit_alone = 10993 
RTWc_limit_alone = 40085 

Commands details: 
total_CMD = 883178 
n_nop = 819626 
Read = 37582 
Write = 0 
L2_Alloc = 0 
L2_WB = 16262 
n_act = 4981 
n_pre = 4965 
n_ref = 0 
n_req = 50301 
total_req = 53844 

Dual Bus Interface Util: 
issued_total_row = 9946 
issued_total_col = 53844 
Row_Bus_Util =  0.011262 
CoL_Bus_Util = 0.060966 
Either_Row_CoL_Bus_Util = 0.071958 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.003745 
queue_avg = 2.620036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883178 n_nop=813900 n_act=4886 n_pre=4870 n_ref_event=4567177155082382276 n_req=55617 n_rd=41208 n_rd_L2_A=0 n_write=0 n_wr_bk=18560 bw_util=0.1353
n_activity=236601 dram_eff=0.5052
bk0: 2858a 848423i bk1: 2516a 851482i bk2: 2592a 851560i bk3: 2302a 855386i bk4: 2934a 844885i bk5: 2670a 848828i bk6: 2952a 848617i bk7: 2696a 852103i bk8: 3262a 845127i bk9: 3014a 846637i bk10: 2564a 850814i bk11: 2262a 850781i bk12: 2374a 851069i bk13: 2032a 855326i bk14: 2268a 856184i bk15: 1912a 858262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912419
Row_Buffer_Locality_read = 0.957241
Row_Buffer_Locality_write = 0.784232
Bank_Level_Parallism = 2.725886
Bank_Level_Parallism_Col = 2.821922
Bank_Level_Parallism_Ready = 1.309507
write_to_read_ratio_blp_rw_average = 0.525723
GrpLevelPara = 1.895639 

BW Util details:
bwutil = 0.135348 
total_CMD = 883178 
util_bw = 119536 
Wasted_Col = 65219 
Wasted_Row = 25127 
Idle = 673296 

BW Util Bottlenecks: 
RCDc_limit = 14482 
RCDWRc_limit = 11729 
WTRc_limit = 14136 
RTWc_limit = 59749 
CCDLc_limit = 41916 
rwq = 0 
CCDLc_limit_alone = 27561 
WTRc_limit_alone = 12633 
RTWc_limit_alone = 46897 

Commands details: 
total_CMD = 883178 
n_nop = 813900 
Read = 41208 
Write = 0 
L2_Alloc = 0 
L2_WB = 18560 
n_act = 4886 
n_pre = 4870 
n_ref = 4567177155082382276 
n_req = 55617 
total_req = 59768 

Dual Bus Interface Util: 
issued_total_row = 9756 
issued_total_col = 59768 
Row_Bus_Util =  0.011046 
CoL_Bus_Util = 0.067674 
Either_Row_CoL_Bus_Util = 0.078442 
Issued_on_Two_Bus_Simul_Util = 0.000279 
issued_two_Eff = 0.003551 
queue_avg = 3.306905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30691
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 955833 -   mf: uid=5035823, sid4294967295:w4294967295, part=4, addr=0xc009bf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (955733), 
Ready @ 955885 -   mf: uid=5035828, sid4294967295:w4294967295, part=4, addr=0xc009d700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (955785), 
Ready @ 955920 -   mf: uid=5035829, sid4294967295:w4294967295, part=4, addr=0xc009ee00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (955820), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883178 n_nop=819952 n_act=4921 n_pre=4905 n_ref_event=0 n_req=50131 n_rd=37444 n_rd_L2_A=0 n_write=0 n_wr_bk=16212 bw_util=0.1215
n_activity=232545 dram_eff=0.4615
bk0: 2128a 855885i bk1: 2854a 850971i bk2: 1928a 860168i bk3: 2582a 855414i bk4: 2152a 855413i bk5: 2952a 849416i bk6: 2106a 858409i bk7: 2980a 850607i bk8: 2338a 855777i bk9: 3300a 847198i bk10: 1736a 860601i bk11: 2548a 852168i bk12: 1632a 862004i bk13: 2426a 856327i bk14: 1526a 864827i bk15: 2256a 856877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902136
Row_Buffer_Locality_read = 0.951314
Row_Buffer_Locality_write = 0.756995
Bank_Level_Parallism = 2.444483
Bank_Level_Parallism_Col = 2.362756
Bank_Level_Parallism_Ready = 1.243038
write_to_read_ratio_blp_rw_average = 0.503567
GrpLevelPara = 1.735222 

BW Util details:
bwutil = 0.121507 
total_CMD = 883178 
util_bw = 107312 
Wasted_Col = 66191 
Wasted_Row = 27008 
Idle = 682667 

BW Util Bottlenecks: 
RCDc_limit = 16003 
RCDWRc_limit = 12807 
WTRc_limit = 12787 
RTWc_limit = 50616 
CCDLc_limit = 39434 
rwq = 0 
CCDLc_limit_alone = 26579 
WTRc_limit_alone = 11475 
RTWc_limit_alone = 39073 

Commands details: 
total_CMD = 883178 
n_nop = 819952 
Read = 37444 
Write = 0 
L2_Alloc = 0 
L2_WB = 16212 
n_act = 4921 
n_pre = 4905 
n_ref = 0 
n_req = 50131 
total_req = 53656 

Dual Bus Interface Util: 
issued_total_row = 9826 
issued_total_col = 53656 
Row_Bus_Util =  0.011126 
CoL_Bus_Util = 0.060753 
Either_Row_CoL_Bus_Util = 0.071589 
Issued_on_Two_Bus_Simul_Util = 0.000290 
issued_two_Eff = 0.004049 
queue_avg = 2.623957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=883178 n_nop=814526 n_act=4703 n_pre=4687 n_ref_event=0 n_req=55364 n_rd=40996 n_rd_L2_A=0 n_write=0 n_wr_bk=18499 bw_util=0.1347
n_activity=231037 dram_eff=0.515
bk0: 2492a 849668i bk1: 2784a 850995i bk2: 2314a 855111i bk3: 2582a 852196i bk4: 2652a 846850i bk5: 2940a 845548i bk6: 2714a 850452i bk7: 2940a 848733i bk8: 3006a 844661i bk9: 3260a 843902i bk10: 2274a 849996i bk11: 2482a 850775i bk12: 2018a 853738i bk13: 2370a 852176i bk14: 1916a 854673i bk15: 2252a 856285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915324
Row_Buffer_Locality_read = 0.958703
Row_Buffer_Locality_write = 0.791551
Bank_Level_Parallism = 2.843898
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.296811
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.134729 
total_CMD = 883178 
util_bw = 118990 
Wasted_Col = 64762 
Wasted_Row = 20885 
Idle = 678541 

BW Util Bottlenecks: 
RCDc_limit = 13967 
RCDWRc_limit = 10895 
WTRc_limit = 14377 
RTWc_limit = 66724 
CCDLc_limit = 39724 
rwq = 0 
CCDLc_limit_alone = 27111 
WTRc_limit_alone = 13038 
RTWc_limit_alone = 55450 

Commands details: 
total_CMD = 883178 
n_nop = 814526 
Read = 40996 
Write = 0 
L2_Alloc = 0 
L2_WB = 18499 
n_act = 4703 
n_pre = 4687 
n_ref = 0 
n_req = 55364 
total_req = 59495 

Dual Bus Interface Util: 
issued_total_row = 9390 
issued_total_col = 59495 
Row_Bus_Util =  0.010632 
CoL_Bus_Util = 0.067365 
Either_Row_CoL_Bus_Util = 0.077733 
Issued_on_Two_Bus_Simul_Util = 0.000264 
issued_two_Eff = 0.003394 
queue_avg = 3.248637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24864

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110192, Miss = 20548, Miss_rate = 0.186, Pending_hits = 8989, Reservation_fails = 7449
L2_cache_bank[1]: Access = 122792, Miss = 28014, Miss_rate = 0.228, Pending_hits = 11714, Reservation_fails = 9171
L2_cache_bank[2]: Access = 123822, Miss = 25162, Miss_rate = 0.203, Pending_hits = 11160, Reservation_fails = 8428
L2_cache_bank[3]: Access = 112288, Miss = 27722, Miss_rate = 0.247, Pending_hits = 11618, Reservation_fails = 10445
L2_cache_bank[4]: Access = 121948, Miss = 28138, Miss_rate = 0.231, Pending_hits = 11486, Reservation_fails = 7123
L2_cache_bank[5]: Access = 110564, Miss = 20412, Miss_rate = 0.185, Pending_hits = 9042, Reservation_fails = 9326
L2_cache_bank[6]: Access = 111384, Miss = 27852, Miss_rate = 0.250, Pending_hits = 11182, Reservation_fails = 6968
L2_cache_bank[7]: Access = 124734, Miss = 25092, Miss_rate = 0.201, Pending_hits = 11228, Reservation_fails = 10086
L2_cache_bank[8]: Access = 109534, Miss = 20414, Miss_rate = 0.186, Pending_hits = 8728, Reservation_fails = 7352
L2_cache_bank[9]: Access = 122038, Miss = 27980, Miss_rate = 0.229, Pending_hits = 11558, Reservation_fails = 8286
L2_cache_bank[10]: Access = 124284, Miss = 25060, Miss_rate = 0.202, Pending_hits = 11108, Reservation_fails = 8910
L2_cache_bank[11]: Access = 110876, Miss = 27642, Miss_rate = 0.249, Pending_hits = 11221, Reservation_fails = 6389
L2_total_cache_accesses = 1404456
L2_total_cache_misses = 304036
L2_total_cache_miss_rate = 0.2165
L2_total_cache_pending_hits = 129034
L2_total_cache_reservation_fails = 99933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3968
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 224
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 506
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 73708
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 58
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 506
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1404456
icnt_total_pkts_simt_to_mem=534189
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.8657
	minimum = 5
	maximum = 487
Network latency average = 52.6972
	minimum = 5
	maximum = 487
Slowest packet = 1722999
Flit latency average = 49.8835
	minimum = 5
	maximum = 487
Slowest flit = 1838456
Fragmentation average = 0.00239325
	minimum = 0
	maximum = 137
Injected packet rate average = 0.202338
	minimum = 0.0746248 (at node 4)
	maximum = 0.606061 (at node 16)
Accepted packet rate average = 0.202338
	minimum = 0.0598508 (at node 15)
	maximum = 0.300387 (at node 13)
Injected flit rate average = 0.215876
	minimum = 0.0987917 (at node 4)
	maximum = 0.606061 (at node 16)
Accepted flit rate average= 0.215876
	minimum = 0.0821297 (at node 15)
	maximum = 0.300387 (at node 13)
Injected packet length average = 1.06691
Accepted packet length average = 1.06691
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9789 (30 samples)
	minimum = 5 (30 samples)
	maximum = 232.867 (30 samples)
Network latency average = 18.8896 (30 samples)
	minimum = 5 (30 samples)
	maximum = 229.567 (30 samples)
Flit latency average = 18.1641 (30 samples)
	minimum = 5 (30 samples)
	maximum = 229.033 (30 samples)
Fragmentation average = 0.00160589 (30 samples)
	minimum = 0 (30 samples)
	maximum = 61.8 (30 samples)
Injected packet rate average = 0.0764701 (30 samples)
	minimum = 0.0287102 (30 samples)
	maximum = 0.200176 (30 samples)
Accepted packet rate average = 0.0764701 (30 samples)
	minimum = 0.0264169 (30 samples)
	maximum = 0.113804 (30 samples)
Injected flit rate average = 0.081607 (30 samples)
	minimum = 0.0374815 (30 samples)
	maximum = 0.200341 (30 samples)
Accepted flit rate average = 0.081607 (30 samples)
	minimum = 0.0358474 (30 samples)
	maximum = 0.113804 (30 samples)
Injected packet size average = 1.06717 (30 samples)
Accepted packet size average = 1.06717 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 53 sec (3593 sec)
gpgpu_simulation_rate = 48586 (inst/sec)
gpgpu_simulation_rate = 266 (cycle/sec)
gpgpu_silicon_slowdown = 3759398x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
kernel_stream_id = 63435
gpu_sim_cycle = 28091
gpu_sim_insn = 19880
gpu_ipc =       0.7077
gpu_tot_sim_cycle = 983922
gpu_tot_sim_insn = 174589720
gpu_tot_ipc =     177.4427
gpu_tot_issued_cta = 7381
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.1821% 
max_total_param_size = 0
gpu_stall_dramfull = 105717
gpu_stall_icnt2sh    = 208211
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4189
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8059
L2_BW  =       0.1618 GB/Sec
L2_BW_total  =      45.6816 GB/Sec
gpu_total_sim_rate=47793

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2851522
	L1I_total_cache_misses = 39527
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31176
L1D_cache:
	L1D_cache_core[0]: Access = 31693, Miss = 18930, Miss_rate = 0.597, Pending_hits = 2034, Reservation_fails = 8209
	L1D_cache_core[1]: Access = 31483, Miss = 18863, Miss_rate = 0.599, Pending_hits = 1922, Reservation_fails = 11671
	L1D_cache_core[2]: Access = 32365, Miss = 19400, Miss_rate = 0.599, Pending_hits = 1813, Reservation_fails = 10281
	L1D_cache_core[3]: Access = 32029, Miss = 19274, Miss_rate = 0.602, Pending_hits = 2022, Reservation_fails = 11404
	L1D_cache_core[4]: Access = 31837, Miss = 19015, Miss_rate = 0.597, Pending_hits = 2219, Reservation_fails = 11256
	L1D_cache_core[5]: Access = 31950, Miss = 19116, Miss_rate = 0.598, Pending_hits = 1948, Reservation_fails = 10697
	L1D_cache_core[6]: Access = 31566, Miss = 19082, Miss_rate = 0.605, Pending_hits = 2057, Reservation_fails = 11835
	L1D_cache_core[7]: Access = 31822, Miss = 18955, Miss_rate = 0.596, Pending_hits = 2473, Reservation_fails = 10748
	L1D_cache_core[8]: Access = 31518, Miss = 18882, Miss_rate = 0.599, Pending_hits = 1801, Reservation_fails = 13001
	L1D_cache_core[9]: Access = 31341, Miss = 18902, Miss_rate = 0.603, Pending_hits = 2038, Reservation_fails = 12625
	L1D_cache_core[10]: Access = 31469, Miss = 19087, Miss_rate = 0.607, Pending_hits = 1910, Reservation_fails = 12110
	L1D_cache_core[11]: Access = 32221, Miss = 19357, Miss_rate = 0.601, Pending_hits = 2047, Reservation_fails = 9805
	L1D_cache_core[12]: Access = 31487, Miss = 18844, Miss_rate = 0.598, Pending_hits = 2369, Reservation_fails = 13624
	L1D_cache_core[13]: Access = 31743, Miss = 19271, Miss_rate = 0.607, Pending_hits = 1831, Reservation_fails = 13014
	L1D_cache_core[14]: Access = 31472, Miss = 19104, Miss_rate = 0.607, Pending_hits = 1998, Reservation_fails = 12506
	L1D_total_cache_accesses = 475996
	L1D_total_cache_misses = 286082
	L1D_total_cache_miss_rate = 0.6010
	L1D_total_cache_pending_hits = 30482
	L1D_total_cache_reservation_fails = 172786
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 172971
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2385
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11622
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 181920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1736
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2642
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1649
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23248
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7759
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183656

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15988
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 30
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 49
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2642
ctas_completed 7381, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30114, 16443, 9207, 9207, 9207, 9207, 9207, 9207, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 
gpgpu_n_tot_thrd_icount = 180420768
gpgpu_n_tot_w_icount = 5638149
gpgpu_n_stall_shd_mem = 312372
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277540
gpgpu_n_mem_write_global = 122060
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662976
gpgpu_n_store_insn = 1952960
gpgpu_n_shmem_insn = 63581096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508576
gpgpu_n_shmem_bkconflict = 64904
gpgpu_n_l1cache_bkconflict = 20108
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20108
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1109449	W0_Idle:6832059	W0_Scoreboard:6535129	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:315856	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2857605	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2220320 {8:277540,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8788320 {72:122060,}
traffic_breakdown_coretomem[INST_ACC_R] = 100576 {8:12572,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44406400 {40:1110160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952960 {8:244120,}
traffic_breakdown_memtocore[INST_ACC_R] = 2011520 {40:50288,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 256 
averagemflatency = 275 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 58 
mrq_lat_table:55601 	16165 	16851 	20553 	48786 	61806 	62800 	27864 	5823 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	734857 	522582 	91522 	5349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11739 	661 	145 	357222 	18615 	17008 	5808 	957 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162525 	205991 	189043 	233789 	432091 	130870 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	710 	372 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     18350     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     13229     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     25025     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.088758 11.000000  9.906250 12.082759  8.126050 11.675439  9.432886 11.667630  8.404313 11.370559  8.565217 10.138235  9.541850 10.182663 11.157609 13.416667 
dram[1]: 11.244827 12.434211 12.469879 12.645162 11.369427 11.299435 11.692307 11.893491 10.151134 11.524548 10.161290 10.510836 10.555984 10.260318 12.980000 13.837838 
dram[2]: 10.959770  7.702247 12.347368  9.813953 11.813609  8.740181 11.463277  8.829653 11.017241  8.265252 10.096317  7.735395 10.588997  9.841629 12.639344 11.142858 
dram[3]: 11.781932 10.815182 12.974359 12.256917 11.474138 11.318612 12.098803 11.678456 11.811671 10.708995 11.094936  9.341538 10.186120 10.634241 13.213675 12.257143 
dram[4]:  7.814286 11.232836  9.507463 12.329824  8.338192 11.428572  9.449325 11.454803  8.581717 11.157107  8.656716  9.538674  9.528634 11.311419 11.426967 12.648761 
dram[5]: 11.104027 12.901060 13.086777 12.725275 11.195046 11.192635 13.632353 12.352025 10.282116 11.614776 10.169934 10.863636 10.797666 11.947170 12.533334 14.794118 
average row locality = 317337/29213 = 10.862869
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       765      1176       789      1186       905      1363       879      1372       976      1524       749      1154       682      1091       636      1017 
dram[1]:       977      1188      1036      1200      1193      1380      1220      1380      1332      1548      1038      1158       912      1101       851      1032 
dram[2]:      1174       775      1195       781      1358       908      1381       866      1520       979      1194       711      1089       681      1026       629 
dram[3]:      1186       987      1208      1028      1376      1201      1390      1212      1544      1341      1200       995      1102       910      1040       843 
dram[4]:       768      1176       789      1186       895      1363       870      1375       967      1522       740      1152       678      1086       634      1017 
dram[5]:      1034      1136      1085      1146      1244      1328      1274      1322      1379      1494      1065      1111       965      1041       900       978 
total dram writes = 104360
bank skew: 1548/629 = 2.46
chip skew: 18563/16218 = 1.14
average mf latency per bank:
dram[0]:       5731      3537      5242      3571      4767      3348      5150      3381      4506      3121      4468      3998      4181      3637      4026      3021
dram[1]:       4424      2631      4272      2784      4269      2575      4428      2804      3775      2523      4070      2943      3640      2642      3410      1849
dram[2]:       3603      5238      3474      5451      3350      4588      3208      5087      3057      4114      3837      4381      3468      3903      2926      3966
dram[3]:       2706      4298      2702      4374      2583      4303      2737      4818      2505      3902      2867      4375      2628      3816      1838      3610
dram[4]:       5740      3462      5345      3555      4876      3283      5206      3297      4458      3039      4255      4054      4134      3228      4179      2821
dram[5]:       4014      2761      3966      2915      4053      2634      4146      2964      3610      2572      3813      3067      3504      2689      3084      1967
maximum mf latency per bank:
dram[0]:        752      1232       987      1226      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       628       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1193       785      1192      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799      1043       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1257      1028      1256      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909134 n_nop=845690 n_act=4927 n_pre=4911 n_ref_event=0 n_req=50298 n_rd=37576 n_rd_L2_A=0 n_write=0 n_wr_bk=16264 bw_util=0.1184
n_activity=233056 dram_eff=0.462
bk0: 2138a 881544i bk1: 2898a 877690i bk2: 1916a 885964i bk3: 2572a 880476i bk4: 2186a 881092i bk5: 2946a 876523i bk6: 2112a 884940i bk7: 2964a 877909i bk8: 2352a 880540i bk9: 3306a 872926i bk10: 1772a 884880i bk11: 2540a 877878i bk12: 1632a 886918i bk13: 2444a 880397i bk14: 1544a 890197i bk15: 2254a 883397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902263
Row_Buffer_Locality_read = 0.951325
Row_Buffer_Locality_write = 0.757349
Bank_Level_Parallism = 2.456489
Bank_Level_Parallism_Col = 2.375440
Bank_Level_Parallism_Ready = 1.254042
write_to_read_ratio_blp_rw_average = 0.503293
GrpLevelPara = 1.733796 

BW Util details:
bwutil = 0.118442 
total_CMD = 909134 
util_bw = 107680 
Wasted_Col = 66646 
Wasted_Row = 26964 
Idle = 707844 

BW Util Bottlenecks: 
RCDc_limit = 15812 
RCDWRc_limit = 12839 
WTRc_limit = 12939 
RTWc_limit = 52173 
CCDLc_limit = 41095 
rwq = 0 
CCDLc_limit_alone = 27671 
WTRc_limit_alone = 11642 
RTWc_limit_alone = 40046 

Commands details: 
total_CMD = 909134 
n_nop = 845690 
Read = 37576 
Write = 0 
L2_Alloc = 0 
L2_WB = 16264 
n_act = 4927 
n_pre = 4911 
n_ref = 0 
n_req = 50298 
total_req = 53840 

Dual Bus Interface Util: 
issued_total_row = 9838 
issued_total_col = 53840 
Row_Bus_Util =  0.010821 
CoL_Bus_Util = 0.059221 
Either_Row_CoL_Bus_Util = 0.069785 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.003688 
queue_avg = 2.588341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909134 n_nop=839938 n_act=4867 n_pre=4851 n_ref_event=0 n_req=55581 n_rd=41182 n_rd_L2_A=0 n_write=0 n_wr_bk=18546 bw_util=0.1314
n_activity=236839 dram_eff=0.5044
bk0: 2506a 877888i bk1: 2862a 876177i bk2: 2302a 881216i bk3: 2582a 879024i bk4: 2658a 874911i bk5: 2938a 870740i bk6: 2708a 877146i bk7: 2936a 875160i bk8: 3004a 872923i bk9: 3266a 871063i bk10: 2344a 878411i bk11: 2484a 875278i bk12: 2032a 880039i bk13: 2378a 878073i bk14: 1930a 883639i bk15: 2252a 881856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912686
Row_Buffer_Locality_read = 0.957287
Row_Buffer_Locality_write = 0.785124
Bank_Level_Parallism = 2.709366
Bank_Level_Parallism_Col = 2.631457
Bank_Level_Parallism_Ready = 1.299832
write_to_read_ratio_blp_rw_average = 0.525692
GrpLevelPara = 1.895070 

BW Util details:
bwutil = 0.131395 
total_CMD = 909134 
util_bw = 119456 
Wasted_Col = 65698 
Wasted_Row = 24914 
Idle = 699066 

BW Util Bottlenecks: 
RCDc_limit = 14632 
RCDWRc_limit = 11704 
WTRc_limit = 14459 
RTWc_limit = 59399 
CCDLc_limit = 41813 
rwq = 0 
CCDLc_limit_alone = 27974 
WTRc_limit_alone = 12911 
RTWc_limit_alone = 47108 

Commands details: 
total_CMD = 909134 
n_nop = 839938 
Read = 41182 
Write = 0 
L2_Alloc = 0 
L2_WB = 18546 
n_act = 4867 
n_pre = 4851 
n_ref = 0 
n_req = 55581 
total_req = 59728 

Dual Bus Interface Util: 
issued_total_row = 9718 
issued_total_col = 59728 
Row_Bus_Util =  0.010689 
CoL_Bus_Util = 0.065698 
Either_Row_CoL_Bus_Util = 0.076112 
Issued_on_Two_Bus_Simul_Util = 0.000275 
issued_two_Eff = 0.003613 
queue_avg = 3.326050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32605
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909134 n_nop=845563 n_act=4984 n_pre=4968 n_ref_event=0 n_req=50313 n_rd=37590 n_rd_L2_A=0 n_write=0 n_wr_bk=16267 bw_util=0.1185
n_activity=234295 dram_eff=0.4597
bk0: 2908a 876236i bk1: 2138a 881766i bk2: 2582a 881100i bk3: 1916a 886110i bk4: 2950a 875854i bk5: 2176a 881918i bk6: 2980a 877501i bk7: 2108a 884318i bk8: 3302a 873116i bk9: 2348a 879654i bk10: 2628a 878313i bk11: 1688a 885040i bk12: 2428a 880383i bk13: 1642a 887847i bk14: 2274a 883327i bk15: 1522a 890792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901218
Row_Buffer_Locality_read = 0.951237
Row_Buffer_Locality_write = 0.753439
Bank_Level_Parallism = 2.440235
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.263336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118480 
total_CMD = 909134 
util_bw = 107714 
Wasted_Col = 66977 
Wasted_Row = 27871 
Idle = 706572 

BW Util Bottlenecks: 
RCDc_limit = 15994 
RCDWRc_limit = 12971 
WTRc_limit = 12264 
RTWc_limit = 51461 
CCDLc_limit = 39963 
rwq = 0 
CCDLc_limit_alone = 27316 
WTRc_limit_alone = 10993 
RTWc_limit_alone = 40085 

Commands details: 
total_CMD = 909134 
n_nop = 845563 
Read = 37590 
Write = 0 
L2_Alloc = 0 
L2_WB = 16267 
n_act = 4984 
n_pre = 4968 
n_ref = 0 
n_req = 50313 
total_req = 53857 

Dual Bus Interface Util: 
issued_total_row = 9952 
issued_total_col = 53857 
Row_Bus_Util =  0.010947 
CoL_Bus_Util = 0.059240 
Either_Row_CoL_Bus_Util = 0.069925 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.003744 
queue_avg = 2.545487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909134 n_nop=839839 n_act=4889 n_pre=4873 n_ref_event=4567177155082382276 n_req=55627 n_rd=41216 n_rd_L2_A=0 n_write=0 n_wr_bk=18563 bw_util=0.1315
n_activity=236747 dram_eff=0.505
bk0: 2866a 874281i bk1: 2516a 877434i bk2: 2592a 877514i bk3: 2302a 881340i bk4: 2934a 870839i bk5: 2670a 874782i bk6: 2952a 874572i bk7: 2696a 878059i bk8: 3262a 871083i bk9: 3014a 872593i bk10: 2564a 876770i bk11: 2262a 876738i bk12: 2374a 877027i bk13: 2032a 881284i bk14: 2268a 882142i bk15: 1912a 884220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912381
Row_Buffer_Locality_read = 0.957201
Row_Buffer_Locality_write = 0.784193
Bank_Level_Parallism = 2.725001
Bank_Level_Parallism_Col = 2.821403
Bank_Level_Parallism_Ready = 1.309451
write_to_read_ratio_blp_rw_average = 0.525635
GrpLevelPara = 1.895384 

BW Util details:
bwutil = 0.131508 
total_CMD = 909134 
util_bw = 119558 
Wasted_Col = 65256 
Wasted_Row = 25177 
Idle = 699143 

BW Util Bottlenecks: 
RCDc_limit = 14506 
RCDWRc_limit = 11736 
WTRc_limit = 14136 
RTWc_limit = 59749 
CCDLc_limit = 41922 
rwq = 0 
CCDLc_limit_alone = 27567 
WTRc_limit_alone = 12633 
RTWc_limit_alone = 46897 

Commands details: 
total_CMD = 909134 
n_nop = 839839 
Read = 41216 
Write = 0 
L2_Alloc = 0 
L2_WB = 18563 
n_act = 4889 
n_pre = 4873 
n_ref = 4567177155082382276 
n_req = 55627 
total_req = 59779 

Dual Bus Interface Util: 
issued_total_row = 9762 
issued_total_col = 59779 
Row_Bus_Util =  0.010738 
CoL_Bus_Util = 0.065754 
Either_Row_CoL_Bus_Util = 0.076221 
Issued_on_Two_Bus_Simul_Util = 0.000271 
issued_two_Eff = 0.003550 
queue_avg = 3.212740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21274
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909134 n_nop=845888 n_act=4924 n_pre=4908 n_ref_event=0 n_req=50144 n_rd=37452 n_rd_L2_A=0 n_write=0 n_wr_bk=16218 bw_util=0.1181
n_activity=232724 dram_eff=0.4612
bk0: 2136a 881743i bk1: 2854a 876923i bk2: 1928a 886122i bk3: 2582a 881368i bk4: 2152a 881367i bk5: 2952a 875370i bk6: 2106a 884365i bk7: 2980a 876563i bk8: 2338a 881733i bk9: 3300a 873154i bk10: 1736a 886557i bk11: 2548a 878124i bk12: 1632a 887962i bk13: 2426a 882285i bk14: 1526a 890785i bk15: 2256a 882835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902102
Row_Buffer_Locality_read = 0.951271
Row_Buffer_Locality_write = 0.757012
Bank_Level_Parallism = 2.443685
Bank_Level_Parallism_Col = 2.362314
Bank_Level_Parallism_Ready = 1.242975
write_to_read_ratio_blp_rw_average = 0.503488
GrpLevelPara = 1.734983 

BW Util details:
bwutil = 0.118068 
total_CMD = 909134 
util_bw = 107340 
Wasted_Col = 66228 
Wasted_Row = 27058 
Idle = 708508 

BW Util Bottlenecks: 
RCDc_limit = 16027 
RCDWRc_limit = 12814 
WTRc_limit = 12787 
RTWc_limit = 50616 
CCDLc_limit = 39440 
rwq = 0 
CCDLc_limit_alone = 26585 
WTRc_limit_alone = 11475 
RTWc_limit_alone = 39073 

Commands details: 
total_CMD = 909134 
n_nop = 845888 
Read = 37452 
Write = 0 
L2_Alloc = 0 
L2_WB = 16218 
n_act = 4924 
n_pre = 4908 
n_ref = 0 
n_req = 50144 
total_req = 53670 

Dual Bus Interface Util: 
issued_total_row = 9832 
issued_total_col = 53670 
Row_Bus_Util =  0.010815 
CoL_Bus_Util = 0.059034 
Either_Row_CoL_Bus_Util = 0.069567 
Issued_on_Two_Bus_Simul_Util = 0.000282 
issued_two_Eff = 0.004048 
queue_avg = 2.549293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=909134 n_nop=840465 n_act=4706 n_pre=4690 n_ref_event=0 n_req=55374 n_rd=41004 n_rd_L2_A=0 n_write=0 n_wr_bk=18502 bw_util=0.1309
n_activity=231183 dram_eff=0.5148
bk0: 2500a 875526i bk1: 2784a 876947i bk2: 2314a 881065i bk3: 2582a 878150i bk4: 2652a 872804i bk5: 2940a 871502i bk6: 2714a 876407i bk7: 2940a 874688i bk8: 3006a 870617i bk9: 3260a 869858i bk10: 2274a 875953i bk11: 2482a 876732i bk12: 2018a 879696i bk13: 2370a 878134i bk14: 1916a 880631i bk15: 2252a 882243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915285
Row_Buffer_Locality_read = 0.958663
Row_Buffer_Locality_write = 0.791510
Bank_Level_Parallism = 2.842928
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.296757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.130907 
total_CMD = 909134 
util_bw = 119012 
Wasted_Col = 64799 
Wasted_Row = 20935 
Idle = 704388 

BW Util Bottlenecks: 
RCDc_limit = 13991 
RCDWRc_limit = 10902 
WTRc_limit = 14377 
RTWc_limit = 66724 
CCDLc_limit = 39730 
rwq = 0 
CCDLc_limit_alone = 27117 
WTRc_limit_alone = 13038 
RTWc_limit_alone = 55450 

Commands details: 
total_CMD = 909134 
n_nop = 840465 
Read = 41004 
Write = 0 
L2_Alloc = 0 
L2_WB = 18502 
n_act = 4706 
n_pre = 4690 
n_ref = 0 
n_req = 55374 
total_req = 59506 

Dual Bus Interface Util: 
issued_total_row = 9396 
issued_total_col = 59506 
Row_Bus_Util =  0.010335 
CoL_Bus_Util = 0.065453 
Either_Row_CoL_Bus_Util = 0.075532 
Issued_on_Two_Bus_Simul_Util = 0.000256 
issued_two_Eff = 0.003393 
queue_avg = 3.156139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110200, Miss = 20548, Miss_rate = 0.186, Pending_hits = 8989, Reservation_fails = 7449
L2_cache_bank[1]: Access = 122822, Miss = 28014, Miss_rate = 0.228, Pending_hits = 11714, Reservation_fails = 9171
L2_cache_bank[2]: Access = 123830, Miss = 25162, Miss_rate = 0.203, Pending_hits = 11160, Reservation_fails = 8428
L2_cache_bank[3]: Access = 112288, Miss = 27722, Miss_rate = 0.247, Pending_hits = 11618, Reservation_fails = 10445
L2_cache_bank[4]: Access = 121986, Miss = 28146, Miss_rate = 0.231, Pending_hits = 11486, Reservation_fails = 7123
L2_cache_bank[5]: Access = 110564, Miss = 20412, Miss_rate = 0.185, Pending_hits = 9042, Reservation_fails = 9326
L2_cache_bank[6]: Access = 111392, Miss = 27860, Miss_rate = 0.250, Pending_hits = 11182, Reservation_fails = 6968
L2_cache_bank[7]: Access = 124734, Miss = 25092, Miss_rate = 0.201, Pending_hits = 11228, Reservation_fails = 10086
L2_cache_bank[8]: Access = 109542, Miss = 20422, Miss_rate = 0.186, Pending_hits = 8728, Reservation_fails = 7352
L2_cache_bank[9]: Access = 122072, Miss = 27980, Miss_rate = 0.229, Pending_hits = 11558, Reservation_fails = 8286
L2_cache_bank[10]: Access = 124292, Miss = 25068, Miss_rate = 0.202, Pending_hits = 11108, Reservation_fails = 8910
L2_cache_bank[11]: Access = 110876, Miss = 27642, Miss_rate = 0.249, Pending_hits = 11221, Reservation_fails = 6389
L2_total_cache_accesses = 1404598
L2_total_cache_misses = 304068
L2_total_cache_miss_rate = 0.2165
L2_total_cache_pending_hits = 129034
L2_total_cache_reservation_fails = 99933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3968
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11247
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 240
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 506
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 73772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15518
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 348
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 58
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 506
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1404598
icnt_total_pkts_simt_to_mem=534247
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1816736
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1938645
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000243916
	minimum = 0 (at node 1)
	maximum = 0.00153074 (at node 0)
Accepted packet rate average = 0.000243916
	minimum = 0 (at node 1)
	maximum = 0.005055 (at node 0)
Injected flit rate average = 0.000263693
	minimum = 0 (at node 1)
	maximum = 0.00206472 (at node 0)
Accepted flit rate average= 0.000263693
	minimum = 0 (at node 1)
	maximum = 0.005055 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5054 (31 samples)
	minimum = 5 (31 samples)
	maximum = 225.742 (31 samples)
Network latency average = 18.4442 (31 samples)
	minimum = 5 (31 samples)
	maximum = 222.355 (31 samples)
Flit latency average = 17.7395 (31 samples)
	minimum = 5 (31 samples)
	maximum = 221.806 (31 samples)
Fragmentation average = 0.00155409 (31 samples)
	minimum = 0 (31 samples)
	maximum = 59.8065 (31 samples)
Injected packet rate average = 0.0740112 (31 samples)
	minimum = 0.0277841 (31 samples)
	maximum = 0.193768 (31 samples)
Accepted packet rate average = 0.0740112 (31 samples)
	minimum = 0.0255648 (31 samples)
	maximum = 0.110296 (31 samples)
Injected flit rate average = 0.078983 (31 samples)
	minimum = 0.0362724 (31 samples)
	maximum = 0.193945 (31 samples)
Accepted flit rate average = 0.078983 (31 samples)
	minimum = 0.034691 (31 samples)
	maximum = 0.110296 (31 samples)
Injected packet size average = 1.06718 (31 samples)
Accepted packet size average = 1.06718 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 53 sec (3653 sec)
gpgpu_simulation_rate = 47793 (inst/sec)
gpgpu_simulation_rate = 269 (cycle/sec)
gpgpu_silicon_slowdown = 3717472x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (21,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
kernel_stream_id = 63435
gpu_sim_cycle = 32422
gpu_sim_insn = 413280
gpu_ipc =      12.7469
gpu_tot_sim_cycle = 1016344
gpu_tot_sim_insn = 175003000
gpu_tot_ipc =     172.1888
gpu_tot_issued_cta = 7402
gpu_occupancy = 2.9170% 
gpu_tot_occupancy = 33.6951% 
max_total_param_size = 0
gpu_stall_dramfull = 105717
gpu_stall_icnt2sh    = 208211
partiton_level_parallism =       0.0838
partiton_level_parallism_total  =       0.4082
partiton_level_parallism_util =       1.1005
partiton_level_parallism_util_total  =       1.7984
L2_BW  =       9.4375 GB/Sec
L2_BW_total  =      44.5254 GB/Sec
gpu_total_sim_rate=46980

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864332
	L1I_total_cache_misses = 41114
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31176
L1D_cache:
	L1D_cache_core[0]: Access = 31772, Miss = 18978, Miss_rate = 0.597, Pending_hits = 2034, Reservation_fails = 8209
	L1D_cache_core[1]: Access = 31641, Miss = 18927, Miss_rate = 0.598, Pending_hits = 1930, Reservation_fails = 11671
	L1D_cache_core[2]: Access = 32523, Miss = 19480, Miss_rate = 0.599, Pending_hits = 1821, Reservation_fails = 10281
	L1D_cache_core[3]: Access = 32187, Miss = 19354, Miss_rate = 0.601, Pending_hits = 2038, Reservation_fails = 11404
	L1D_cache_core[4]: Access = 31995, Miss = 19095, Miss_rate = 0.597, Pending_hits = 2227, Reservation_fails = 11256
	L1D_cache_core[5]: Access = 32108, Miss = 19196, Miss_rate = 0.598, Pending_hits = 1964, Reservation_fails = 10697
	L1D_cache_core[6]: Access = 31724, Miss = 19162, Miss_rate = 0.604, Pending_hits = 2065, Reservation_fails = 11835
	L1D_cache_core[7]: Access = 31901, Miss = 19003, Miss_rate = 0.596, Pending_hits = 2473, Reservation_fails = 10748
	L1D_cache_core[8]: Access = 31597, Miss = 18930, Miss_rate = 0.599, Pending_hits = 1801, Reservation_fails = 13001
	L1D_cache_core[9]: Access = 31420, Miss = 18950, Miss_rate = 0.603, Pending_hits = 2038, Reservation_fails = 12625
	L1D_cache_core[10]: Access = 31548, Miss = 19135, Miss_rate = 0.607, Pending_hits = 1910, Reservation_fails = 12110
	L1D_cache_core[11]: Access = 32300, Miss = 19405, Miss_rate = 0.601, Pending_hits = 2047, Reservation_fails = 9805
	L1D_cache_core[12]: Access = 31566, Miss = 18892, Miss_rate = 0.598, Pending_hits = 2369, Reservation_fails = 13624
	L1D_cache_core[13]: Access = 31822, Miss = 19319, Miss_rate = 0.607, Pending_hits = 1831, Reservation_fails = 13014
	L1D_cache_core[14]: Access = 31551, Miss = 19152, Miss_rate = 0.607, Pending_hits = 1998, Reservation_fails = 12506
	L1D_total_cache_accesses = 477655
	L1D_total_cache_misses = 286978
	L1D_total_cache_miss_rate = 0.6008
	L1D_total_cache_pending_hits = 30546
	L1D_total_cache_reservation_fails = 172786
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 173160
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2449
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11811
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 193143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3323
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2642
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2067
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24256
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8410
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 196466

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15988
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 30
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 49
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2642
ctas_completed 7402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31320, 16443, 9207, 9207, 9207, 9207, 9207, 9207, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 8649, 
gpgpu_n_tot_thrd_icount = 181231200
gpgpu_n_tot_w_icount = 5663475
gpgpu_n_stall_shd_mem = 317076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 278436
gpgpu_n_mem_write_global = 122711
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5679104
gpgpu_n_store_insn = 1963376
gpgpu_n_shmem_insn = 63714824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5512608
gpgpu_n_shmem_bkconflict = 69608
gpgpu_n_l1cache_bkconflict = 20108
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20108
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1113547	W0_Idle:7486233	W0_Scoreboard:6823367	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293842
single_issue_nums: WS0:2875695	WS1:2787780	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2227488 {8:278436,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8835192 {72:122711,}
traffic_breakdown_coretomem[INST_ACC_R] = 109928 {8:13741,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44549760 {40:1113744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1963376 {8:245422,}
traffic_breakdown_memtocore[INST_ACC_R] = 2198560 {40:54964,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 256 
averagemflatency = 274 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 58 
mrq_lat_table:55917 	16217 	16878 	20554 	49010 	61847 	62917 	27864 	5823 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	739215 	523110 	91522 	5349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12865 	696 	153 	358751 	18633 	17008 	5808 	957 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	167063 	206275 	189107 	233789 	432091 	130870 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	744 	372 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.023324 10.940171  9.906250 12.082759  8.126050 11.675439  9.432886 11.667630  8.404313 11.370559  8.565217 10.138235  9.377683 10.042553 10.842932 13.093617 
dram[1]: 11.115254 12.191693 12.469879 12.645162 11.369427 11.299435 11.692307 11.893491 10.151134 11.524548 10.161290 10.510836 10.388680 10.049231 12.628019 13.313305 
dram[2]: 10.842254  7.662952 12.347368  9.813953 11.813609  8.740181 11.463277  8.829653 11.017241  8.265252 10.096317  7.735395 10.400631  9.665198 12.358565 10.909091 
dram[3]: 11.648318 10.738562 12.974359 12.256917 11.474138 11.318612 12.098803 11.678456 11.811671 10.708995 11.094936  9.341538  9.972477 10.463879 12.663968 12.027907 
dram[4]:  7.795455 11.072886  9.507463 12.329824  8.338192 11.428572  9.449325 11.454803  8.581717 11.157107  8.656716  9.538674  9.419913 11.020067 11.091892 12.441296 
dram[5]: 11.060000 12.682758 13.086777 12.725275 11.195046 11.192635 13.632353 12.352025 10.282116 11.614776 10.169934 10.866883 10.772201 11.555957 12.334884 14.167442 
average row locality = 318115/29451 = 10.801501
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       769      1180       789      1186       905      1363       879      1372       976      1524       749      1154       689      1099       642      1023 
dram[1]:       981      1196      1036      1200      1193      1380      1220      1380      1332      1548      1038      1158       919      1115       857      1042 
dram[2]:      1180       777      1195       781      1358       908      1381       866      1520       979      1194       711      1100       688      1032       633 
dram[3]:      1192       989      1208      1028      1376      1201      1390      1212      1544      1341      1200       995      1114       917      1052       847 
dram[4]:       770      1182       789      1186       895      1363       870      1375       967      1522       740      1152       683      1099       640      1021 
dram[5]:      1036      1142      1085      1146      1244      1328      1274      1322      1379      1494      1065      1112       972      1052       908       986 
total dram writes = 104602
bank skew: 1548/633 = 2.45
chip skew: 18606/16254 = 1.14
average mf latency per bank:
dram[0]:       5701      3535      5242      3582      4767      3357      5150      3390      4506      3129      4468      4004      4156      3647      4007      3043
dram[1]:       4406      2614      4272      2784      4269      2575      4428      2804      3775      2523      4070      2943      3625      2628      3402      1853
dram[2]:       3596      5225      3484      5451      3359      4588      3217      5087      3065      4114      3844      4381      3464      3882      2956      3955
dram[3]:       2692      4289      2702      4374      2583      4303      2737      4818      2505      3902      2867      4375      2618      3800      1841      3604
dram[4]:       5725      3456      5345      3565      4876      3292      5206      3306      4458      3047      4255      4062      4116      3230      4161      2853
dram[5]:       4007      2747      3966      2915      4053      2634      4146      2964      3610      2572      3813      3064      3488      2684      3071      1971
maximum mf latency per bank:
dram[0]:        752      1232       987      1226      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       628       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1193       785      1192      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799      1043       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1257      1028      1256      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939092 n_nop=875449 n_act=4963 n_pre=4947 n_ref_event=0 n_req=50420 n_rd=37668 n_rd_L2_A=0 n_write=0 n_wr_bk=16299 bw_util=0.1149
n_activity=234831 dram_eff=0.4596
bk0: 2154a 911315i bk1: 2930a 907440i bk2: 1916a 915907i bk3: 2572a 910424i bk4: 2186a 911045i bk5: 2946a 906478i bk6: 2112a 914897i bk7: 2964a 907868i bk8: 2352a 910500i bk9: 3306a 902889i bk10: 1772a 914848i bk11: 2540a 907850i bk12: 1644a 916703i bk13: 2452a 910206i bk14: 1556a 919927i bk15: 2266a 913121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901785
Row_Buffer_Locality_read = 0.950993
Row_Buffer_Locality_write = 0.756430
Bank_Level_Parallism = 2.448347
Bank_Level_Parallism_Col = 2.370960
Bank_Level_Parallism_Ready = 1.253449
write_to_read_ratio_blp_rw_average = 0.502672
GrpLevelPara = 1.731406 

BW Util details:
bwutil = 0.114934 
total_CMD = 939092 
util_bw = 107934 
Wasted_Col = 67048 
Wasted_Row = 27519 
Idle = 736591 

BW Util Bottlenecks: 
RCDc_limit = 16010 
RCDWRc_limit = 12972 
WTRc_limit = 12939 
RTWc_limit = 52208 
CCDLc_limit = 41162 
rwq = 0 
CCDLc_limit_alone = 27734 
WTRc_limit_alone = 11642 
RTWc_limit_alone = 40077 

Commands details: 
total_CMD = 939092 
n_nop = 875449 
Read = 37668 
Write = 0 
L2_Alloc = 0 
L2_WB = 16299 
n_act = 4963 
n_pre = 4947 
n_ref = 0 
n_req = 50420 
total_req = 53967 

Dual Bus Interface Util: 
issued_total_row = 9910 
issued_total_col = 53967 
Row_Bus_Util =  0.010553 
CoL_Bus_Util = 0.057467 
Either_Row_CoL_Bus_Util = 0.067771 
Issued_on_Two_Bus_Simul_Util = 0.000249 
issued_two_Eff = 0.003677 
queue_avg = 2.508117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50812
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939092 n_nop=869639 n_act=4915 n_pre=4899 n_ref_event=0 n_req=55736 n_rd=41294 n_rd_L2_A=0 n_write=0 n_wr_bk=18595 bw_util=0.1275
n_activity=239257 dram_eff=0.5006
bk0: 2522a 907655i bk1: 2894a 905800i bk2: 2302a 911154i bk3: 2582a 908969i bk4: 2658a 904861i bk5: 2938a 900692i bk6: 2708a 907100i bk7: 2936a 905117i bk8: 3004a 902880i bk9: 3266a 901024i bk10: 2344a 908383i bk11: 2484a 905255i bk12: 2044a 909827i bk13: 2398a 907704i bk14: 1942a 913362i bk15: 2272a 911446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912068
Row_Buffer_Locality_read = 0.956822
Row_Buffer_Locality_write = 0.784102
Bank_Level_Parallism = 2.696287
Bank_Level_Parallism_Col = 2.624711
Bank_Level_Parallism_Ready = 1.299033
write_to_read_ratio_blp_rw_average = 0.525001
GrpLevelPara = 1.891295 

BW Util details:
bwutil = 0.127547 
total_CMD = 939092 
util_bw = 119778 
Wasted_Col = 66269 
Wasted_Row = 25720 
Idle = 727325 

BW Util Bottlenecks: 
RCDc_limit = 14914 
RCDWRc_limit = 11870 
WTRc_limit = 14460 
RTWc_limit = 59461 
CCDLc_limit = 41904 
rwq = 0 
CCDLc_limit_alone = 28049 
WTRc_limit_alone = 12912 
RTWc_limit_alone = 47154 

Commands details: 
total_CMD = 939092 
n_nop = 869639 
Read = 41294 
Write = 0 
L2_Alloc = 0 
L2_WB = 18595 
n_act = 4915 
n_pre = 4899 
n_ref = 0 
n_req = 55736 
total_req = 59889 

Dual Bus Interface Util: 
issued_total_row = 9814 
issued_total_col = 59889 
Row_Bus_Util =  0.010451 
CoL_Bus_Util = 0.063773 
Either_Row_CoL_Bus_Util = 0.073958 
Issued_on_Two_Bus_Simul_Util = 0.000266 
issued_two_Eff = 0.003600 
queue_avg = 3.223303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2233
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939092 n_nop=875325 n_act=5020 n_pre=5004 n_ref_event=0 n_req=50431 n_rd=37678 n_rd_L2_A=0 n_write=0 n_wr_bk=16303 bw_util=0.115
n_activity=236040 dram_eff=0.4574
bk0: 2940a 905937i bk1: 2146a 911608i bk2: 2582a 911044i bk3: 1916a 916059i bk4: 2950a 905806i bk5: 2176a 911870i bk6: 2980a 907457i bk7: 2108a 914277i bk8: 3302a 903076i bk9: 2348a 909618i bk10: 2628a 908282i bk11: 1688a 915015i bk12: 2444a 910133i bk13: 1654a 917640i bk14: 2286a 913051i bk15: 1530a 920587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900736
Row_Buffer_Locality_read = 0.950900
Row_Buffer_Locality_write = 0.752529
Bank_Level_Parallism = 2.432606
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.262736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114964 
total_CMD = 939092 
util_bw = 107962 
Wasted_Col = 67373 
Wasted_Row = 28385 
Idle = 735372 

BW Util Bottlenecks: 
RCDc_limit = 16192 
RCDWRc_limit = 13102 
WTRc_limit = 12267 
RTWc_limit = 51492 
CCDLc_limit = 40027 
rwq = 0 
CCDLc_limit_alone = 27380 
WTRc_limit_alone = 10996 
RTWc_limit_alone = 40116 

Commands details: 
total_CMD = 939092 
n_nop = 875325 
Read = 37678 
Write = 0 
L2_Alloc = 0 
L2_WB = 16303 
n_act = 5020 
n_pre = 5004 
n_ref = 0 
n_req = 50431 
total_req = 53981 

Dual Bus Interface Util: 
issued_total_row = 10024 
issued_total_col = 53981 
Row_Bus_Util =  0.010674 
CoL_Bus_Util = 0.057482 
Either_Row_CoL_Bus_Util = 0.067903 
Issued_on_Two_Bus_Simul_Util = 0.000253 
issued_two_Eff = 0.003732 
queue_avg = 2.466527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939092 n_nop=869572 n_act=4932 n_pre=4916 n_ref_event=4567177155082382276 n_req=55762 n_rd=41312 n_rd_L2_A=0 n_write=0 n_wr_bk=18606 bw_util=0.1276
n_activity=238868 dram_eff=0.5017
bk0: 2890a 904001i bk1: 2524a 907276i bk2: 2592a 907457i bk3: 2302a 911290i bk4: 2934a 900792i bk5: 2670a 904736i bk6: 2952a 904527i bk7: 2696a 908016i bk8: 3262a 901042i bk9: 3014a 902558i bk10: 2564a 906741i bk11: 2262a 906715i bk12: 2394a 906663i bk13: 2044a 911080i bk14: 2292a 911668i bk15: 1920a 914007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911822
Row_Buffer_Locality_read = 0.956792
Row_Buffer_Locality_write = 0.783253
Bank_Level_Parallism = 2.713632
Bank_Level_Parallism_Col = 2.814932
Bank_Level_Parallism_Ready = 1.308739
write_to_read_ratio_blp_rw_average = 0.525007
GrpLevelPara = 1.892162 

BW Util details:
bwutil = 0.127608 
total_CMD = 939092 
util_bw = 119836 
Wasted_Col = 65747 
Wasted_Row = 25880 
Idle = 727629 

BW Util Bottlenecks: 
RCDc_limit = 14752 
RCDWRc_limit = 11890 
WTRc_limit = 14136 
RTWc_limit = 59796 
CCDLc_limit = 41997 
rwq = 0 
CCDLc_limit_alone = 27630 
WTRc_limit_alone = 12633 
RTWc_limit_alone = 46932 

Commands details: 
total_CMD = 939092 
n_nop = 869572 
Read = 41312 
Write = 0 
L2_Alloc = 0 
L2_WB = 18606 
n_act = 4932 
n_pre = 4916 
n_ref = 4567177155082382276 
n_req = 55762 
total_req = 59918 

Dual Bus Interface Util: 
issued_total_row = 9848 
issued_total_col = 59918 
Row_Bus_Util =  0.010487 
CoL_Bus_Util = 0.063804 
Either_Row_CoL_Bus_Util = 0.074029 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.003539 
queue_avg = 3.113176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11318
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939092 n_nop=875654 n_act=4960 n_pre=4944 n_ref_event=0 n_req=50257 n_rd=37536 n_rd_L2_A=0 n_write=0 n_wr_bk=16254 bw_util=0.1146
n_activity=234451 dram_eff=0.4589
bk0: 2144a 911613i bk1: 2886a 906604i bk2: 1928a 916061i bk3: 2582a 911314i bk4: 2152a 911317i bk5: 2952a 905322i bk6: 2106a 914322i bk7: 2980a 906522i bk8: 2338a 911694i bk9: 3300a 903118i bk10: 1736a 916528i bk11: 2548a 908098i bk12: 1640a 917807i bk13: 2442a 911964i bk14: 1538a 920509i bk15: 2264a 912627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901606
Row_Buffer_Locality_read = 0.950954
Row_Buffer_Locality_write = 0.755994
Bank_Level_Parallism = 2.436325
Bank_Level_Parallism_Col = 2.358049
Bank_Level_Parallism_Ready = 1.242438
write_to_read_ratio_blp_rw_average = 0.503037
GrpLevelPara = 1.732630 

BW Util details:
bwutil = 0.114557 
total_CMD = 939092 
util_bw = 107580 
Wasted_Col = 66626 
Wasted_Row = 27557 
Idle = 737329 

BW Util Bottlenecks: 
RCDc_limit = 16213 
RCDWRc_limit = 12953 
WTRc_limit = 12790 
RTWc_limit = 50671 
CCDLc_limit = 39510 
rwq = 0 
CCDLc_limit_alone = 26647 
WTRc_limit_alone = 11478 
RTWc_limit_alone = 39120 

Commands details: 
total_CMD = 939092 
n_nop = 875654 
Read = 37536 
Write = 0 
L2_Alloc = 0 
L2_WB = 16254 
n_act = 4960 
n_pre = 4944 
n_ref = 0 
n_req = 50257 
total_req = 53790 

Dual Bus Interface Util: 
issued_total_row = 9904 
issued_total_col = 53790 
Row_Bus_Util =  0.010546 
CoL_Bus_Util = 0.057279 
Either_Row_CoL_Bus_Util = 0.067552 
Issued_on_Two_Bus_Simul_Util = 0.000273 
issued_two_Eff = 0.004035 
queue_avg = 2.470082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939092 n_nop=870206 n_act=4745 n_pre=4729 n_ref_event=0 n_req=55509 n_rd=41100 n_rd_L2_A=0 n_write=0 n_wr_bk=18545 bw_util=0.127
n_activity=233065 dram_eff=0.5118
bk0: 2508a 905386i bk1: 2808a 906641i bk2: 2314a 911001i bk3: 2582a 908096i bk4: 2652a 902756i bk5: 2940a 901458i bk6: 2714a 906363i bk7: 2940a 904645i bk8: 3006a 900576i bk9: 3260a 899819i bk10: 2274a 905923i bk11: 2482a 906708i bk12: 2026a 909619i bk13: 2394a 907664i bk14: 1928a 910412i bk15: 2272a 911845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914789
Row_Buffer_Locality_read = 0.958297
Row_Buffer_Locality_write = 0.790686
Bank_Level_Parallism = 2.832656
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.296071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.127027 
total_CMD = 939092 
util_bw = 119290 
Wasted_Col = 65296 
Wasted_Row = 21447 
Idle = 733059 

BW Util Bottlenecks: 
RCDc_limit = 14219 
RCDWRc_limit = 11037 
WTRc_limit = 14378 
RTWc_limit = 66850 
CCDLc_limit = 39810 
rwq = 0 
CCDLc_limit_alone = 27189 
WTRc_limit_alone = 13039 
RTWc_limit_alone = 55568 

Commands details: 
total_CMD = 939092 
n_nop = 870206 
Read = 41100 
Write = 0 
L2_Alloc = 0 
L2_WB = 18545 
n_act = 4745 
n_pre = 4729 
n_ref = 0 
n_req = 55509 
total_req = 59645 

Dual Bus Interface Util: 
issued_total_row = 9474 
issued_total_col = 59645 
Row_Bus_Util =  0.010088 
CoL_Bus_Util = 0.063513 
Either_Row_CoL_Bus_Util = 0.073354 
Issued_on_Two_Bus_Simul_Util = 0.000248 
issued_two_Eff = 0.003382 
queue_avg = 3.057862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05786

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110756, Miss = 20598, Miss_rate = 0.186, Pending_hits = 9034, Reservation_fails = 7733
L2_cache_bank[1]: Access = 124404, Miss = 28086, Miss_rate = 0.226, Pending_hits = 11826, Reservation_fails = 10011
L2_cache_bank[2]: Access = 124326, Miss = 25212, Miss_rate = 0.203, Pending_hits = 11208, Reservation_fails = 8709
L2_cache_bank[3]: Access = 113008, Miss = 27814, Miss_rate = 0.246, Pending_hits = 11754, Reservation_fails = 11598
L2_cache_bank[4]: Access = 123464, Miss = 28226, Miss_rate = 0.229, Pending_hits = 11558, Reservation_fails = 7592
L2_cache_bank[5]: Access = 111044, Miss = 20450, Miss_rate = 0.184, Pending_hits = 9086, Reservation_fails = 9636
L2_cache_bank[6]: Access = 112008, Miss = 27948, Miss_rate = 0.250, Pending_hits = 11274, Reservation_fails = 7536
L2_cache_bank[7]: Access = 125214, Miss = 25130, Miss_rate = 0.201, Pending_hits = 11272, Reservation_fails = 10395
L2_cache_bank[8]: Access = 110022, Miss = 20460, Miss_rate = 0.186, Pending_hits = 8772, Reservation_fails = 7636
L2_cache_bank[9]: Access = 123594, Miss = 28056, Miss_rate = 0.227, Pending_hits = 11626, Reservation_fails = 8808
L2_cache_bank[10]: Access = 124828, Miss = 25106, Miss_rate = 0.201, Pending_hits = 11152, Reservation_fails = 9193
L2_cache_bank[11]: Access = 111492, Miss = 27730, Miss_rate = 0.249, Pending_hits = 11313, Reservation_fails = 6952
L2_total_cache_accesses = 1414160
L2_total_cache_misses = 304816
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 129875
L2_total_cache_reservation_fails = 105799
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4285
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4168
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 580
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6372
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 580
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 77356
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16820
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 58
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6372
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1414160
icnt_total_pkts_simt_to_mem=537614
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.39583
	minimum = 5
	maximum = 29
Network latency average = 5.38378
	minimum = 5
	maximum = 29
Slowest packet = 1827988
Flit latency average = 5.49733
	minimum = 5
	maximum = 28
Slowest flit = 1950454
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0140257
	minimum = 0.00481155 (at node 0)
	maximum = 0.048794 (at node 16)
Accepted packet rate average = 0.0140257
	minimum = 0.00400962 (at node 20)
	maximum = 0.0233175 (at node 2)
Injected flit rate average = 0.0147693
	minimum = 0.00576769 (at node 0)
	maximum = 0.048794 (at node 16)
Accepted flit rate average= 0.0147693
	minimum = 0.00462649 (at node 20)
	maximum = 0.0233175 (at node 2)
Injected packet length average = 1.05302
Accepted packet length average = 1.05302
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0645 (32 samples)
	minimum = 5 (32 samples)
	maximum = 219.594 (32 samples)
Network latency average = 18.036 (32 samples)
	minimum = 5 (32 samples)
	maximum = 216.312 (32 samples)
Flit latency average = 17.3569 (32 samples)
	minimum = 5 (32 samples)
	maximum = 215.75 (32 samples)
Fragmentation average = 0.00150552 (32 samples)
	minimum = 0 (32 samples)
	maximum = 57.9375 (32 samples)
Injected packet rate average = 0.0721367 (32 samples)
	minimum = 0.0270662 (32 samples)
	maximum = 0.189237 (32 samples)
Accepted packet rate average = 0.0721367 (32 samples)
	minimum = 0.0248912 (32 samples)
	maximum = 0.107578 (32 samples)
Injected flit rate average = 0.0769763 (32 samples)
	minimum = 0.0353192 (32 samples)
	maximum = 0.189409 (32 samples)
Accepted flit rate average = 0.0769763 (32 samples)
	minimum = 0.0337515 (32 samples)
	maximum = 0.107578 (32 samples)
Injected packet size average = 1.06709 (32 samples)
Accepted packet size average = 1.06709 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 5 sec (3725 sec)
gpgpu_simulation_rate = 46980 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 3676470x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (21,21,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
kernel_stream_id = 63435
gpu_sim_cycle = 19358
gpu_sim_insn = 10499328
gpu_ipc =     542.3767
gpu_tot_sim_cycle = 1035702
gpu_tot_sim_insn = 185502328
gpu_tot_ipc =     179.1078
gpu_tot_issued_cta = 7843
gpu_occupancy = 77.0730% 
gpu_tot_occupancy = 34.8311% 
max_total_param_size = 0
gpu_stall_dramfull = 117127
gpu_stall_icnt2sh    = 226228
partiton_level_parallism =       1.2373
partiton_level_parallism_total  =       0.4237
partiton_level_parallism_util =       1.8595
partiton_level_parallism_util_total  =       1.8016
L2_BW  =     135.0487 GB/Sec
L2_BW_total  =      46.2173 GB/Sec
gpu_total_sim_rate=48893

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3030148
	L1I_total_cache_misses = 42829
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33075
L1D_cache:
	L1D_cache_core[0]: Access = 33692, Miss = 20245, Miss_rate = 0.601, Pending_hits = 2092, Reservation_fails = 10001
	L1D_cache_core[1]: Access = 33625, Miss = 20122, Miss_rate = 0.598, Pending_hits = 2067, Reservation_fails = 11920
	L1D_cache_core[2]: Access = 34443, Miss = 20718, Miss_rate = 0.602, Pending_hits = 1913, Reservation_fails = 11132
	L1D_cache_core[3]: Access = 33979, Miss = 20322, Miss_rate = 0.598, Pending_hits = 2188, Reservation_fails = 11495
	L1D_cache_core[4]: Access = 33979, Miss = 20285, Miss_rate = 0.597, Pending_hits = 2343, Reservation_fails = 11763
	L1D_cache_core[5]: Access = 34092, Miss = 20434, Miss_rate = 0.599, Pending_hits = 2065, Reservation_fails = 11502
	L1D_cache_core[6]: Access = 33644, Miss = 20334, Miss_rate = 0.604, Pending_hits = 2183, Reservation_fails = 12140
	L1D_cache_core[7]: Access = 33821, Miss = 20131, Miss_rate = 0.595, Pending_hits = 2608, Reservation_fails = 11606
	L1D_cache_core[8]: Access = 33389, Miss = 20059, Miss_rate = 0.601, Pending_hits = 1911, Reservation_fails = 15020
	L1D_cache_core[9]: Access = 33276, Miss = 20084, Miss_rate = 0.604, Pending_hits = 2206, Reservation_fails = 13025
	L1D_cache_core[10]: Access = 33404, Miss = 20309, Miss_rate = 0.608, Pending_hits = 2068, Reservation_fails = 13005
	L1D_cache_core[11]: Access = 34092, Miss = 20515, Miss_rate = 0.602, Pending_hits = 2157, Reservation_fails = 10976
	L1D_cache_core[12]: Access = 33294, Miss = 19989, Miss_rate = 0.600, Pending_hits = 2493, Reservation_fails = 14756
	L1D_cache_core[13]: Access = 33678, Miss = 20428, Miss_rate = 0.607, Pending_hits = 1928, Reservation_fails = 13967
	L1D_cache_core[14]: Access = 33471, Miss = 20359, Miss_rate = 0.608, Pending_hits = 2105, Reservation_fails = 12936
	L1D_total_cache_accesses = 505879
	L1D_total_cache_misses = 304334
	L1D_total_cache_miss_rate = 0.6016
	L1D_total_cache_pending_hits = 32327
	L1D_total_cache_reservation_fails = 185244
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 183744
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4230
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22395
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 357244
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5038
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4541
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3707
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 45424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 22395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15466
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 362282

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 26594
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 37
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1887
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4541
ctas_completed 7843, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31878, 17001, 9765, 9765, 9765, 9765, 9765, 9765, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 
gpgpu_n_tot_thrd_icount = 191730528
gpgpu_n_tot_w_icount = 5991579
gpgpu_n_stall_shd_mem = 331637
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295257
gpgpu_n_mem_write_global = 129767
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6017792
gpgpu_n_store_insn = 2076272
gpgpu_n_shmem_insn = 67553288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851296
gpgpu_n_shmem_bkconflict = 69608
gpgpu_n_l1cache_bkconflict = 20557
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20557
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1180338	W0_Idle:7495657	W0_Scoreboard:6986154	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3039747	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2362056 {8:295257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9343224 {72:129767,}
traffic_breakdown_coretomem[INST_ACC_R] = 110528 {8:13816,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47241120 {40:1181028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076272 {8:259534,}
traffic_breakdown_memtocore[INST_ACC_R] = 2210560 {40:55264,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 59 
mrq_lat_table:58414 	16750 	17344 	21218 	50775 	64261 	64978 	28382 	5912 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	782466 	552253 	99437 	6436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12916 	717 	156 	379577 	19916 	18239 	6291 	1011 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	173332 	216932 	199398 	246295 	464269 	140323 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	763 	388 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.028011 10.884615  9.820895 11.848684  8.132075 11.491620  9.317307 11.550280  8.461943 11.379653  8.586573 10.141211  9.307054  9.994065 10.586206 13.016461 
dram[1]: 11.124590 12.180723 12.264368 12.525252 11.294478 11.020833 11.555555 11.700000 10.137255 11.367396 10.145110 10.573573 10.296703 10.089552 12.292237 13.322449 
dram[2]: 10.732432  7.664000 12.100334  9.805970 11.618644  8.721739 11.420330  8.746223 11.033735  8.304124 10.097222  7.755033 10.347692  9.506330 12.308880 10.781726 
dram[3]: 11.600574 10.753943 12.572391 12.109848 11.231383 11.246201 11.824022 11.541796 11.750629 10.651282 11.228395  9.353475 10.014837 10.372694 12.486692 11.762115 
dram[4]:  7.830137 10.875000  9.375887 12.083612  8.243768 11.353591  9.332258 11.412087  8.589812 11.213235  8.676364  9.559783  9.338912 10.931596 10.923077 12.411765 
dram[5]: 11.122581 12.641694 12.909449 12.457338 11.243243 11.050532 13.450705 12.072886 10.278728 11.569269 10.091772 10.990477 10.674157 11.526133 12.309417 14.191112 
average row locality = 329122/30659 = 10.734922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       805      1224       821      1220       945      1408       911      1406      1012      1560       771      1182       711      1126       668      1057 
dram[1]:      1017      1268      1068      1264      1233      1460      1252      1444      1368      1620      1060      1200       941      1156       883      1096 
dram[2]:      1224       815      1230       813      1402       948      1416       898      1556      1015      1221       731      1130       711      1066       661 
dram[3]:      1264      1027      1272      1060      1456      1241      1454      1244      1616      1377      1244      1015      1155       940      1104       875 
dram[4]:       806      1224       821      1221       935      1403       902      1410      1003      1556       762      1177       702      1126       666      1057 
dram[5]:      1088      1196      1133      1194      1300      1388      1322      1370      1431      1548      1098      1143       995      1089       949      1025 
total dram writes = 108378
bank skew: 1620/661 = 2.45
chip skew: 19344/16771 = 1.15
average mf latency per bank:
dram[0]:       5539      3861      5125      4008      4633      3488      5044      3553      4414      3211      4399      4040      4310      3834      4219      3519
dram[1]:       4329      2665      4222      2832      4189      2542      4368      2789      3725      2498      4028      2917      3760      2951      3589      2299
dram[2]:       4028      5074      3994      5323      3611      4464      3580      4982      3330      4036      4089      4319      3978      4023      3717      4050
dram[3]:       2747      4208      2766      4311      2560      4221      2721      4747      2485      3849      2848      4331      2954      3920      2406      3703
dram[4]:       5560      3838      5221      4027      4737      3542      5098      3631      4367      3271      4193      4279      4205      3727      4332      3449
dram[5]:       3896      2826      3877      2975      3941      2646      4050      2975      3531      2575      3743      3058      3560      3094      3201      2472
maximum mf latency per bank:
dram[0]:        752      1232       987      1226      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       822       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1297      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1279      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956978 n_nop=891465 n_act=5141 n_pre=5125 n_ref_event=0 n_req=51917 n_rd=38660 n_rd_L2_A=0 n_write=0 n_wr_bk=16827 bw_util=0.116
n_activity=243579 dram_eff=0.4556
bk0: 2234a 928332i bk1: 3010a 924297i bk2: 1980a 933167i bk3: 2636a 927464i bk4: 2266a 928016i bk5: 3026a 923435i bk6: 2176a 932015i bk7: 3028a 925166i bk8: 2424a 927789i bk9: 3378a 920242i bk10: 1816a 932228i bk11: 2584a 925209i bk12: 1684a 933961i bk13: 2492a 927635i bk14: 1608a 937124i bk15: 2318a 930558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901188
Row_Buffer_Locality_read = 0.950310
Row_Buffer_Locality_write = 0.757939
Bank_Level_Parallism = 2.427850
Bank_Level_Parallism_Col = 2.352077
Bank_Level_Parallism_Ready = 1.249299
write_to_read_ratio_blp_rw_average = 0.501845
GrpLevelPara = 1.722731 

BW Util details:
bwutil = 0.115963 
total_CMD = 956978 
util_bw = 110974 
Wasted_Col = 69621 
Wasted_Row = 28810 
Idle = 747573 

BW Util Bottlenecks: 
RCDc_limit = 16707 
RCDWRc_limit = 13497 
WTRc_limit = 13356 
RTWc_limit = 53678 
CCDLc_limit = 42354 
rwq = 0 
CCDLc_limit_alone = 28591 
WTRc_limit_alone = 12032 
RTWc_limit_alone = 41239 

Commands details: 
total_CMD = 956978 
n_nop = 891465 
Read = 38660 
Write = 0 
L2_Alloc = 0 
L2_WB = 16827 
n_act = 5141 
n_pre = 5125 
n_ref = 0 
n_req = 51917 
total_req = 55487 

Dual Bus Interface Util: 
issued_total_row = 10266 
issued_total_col = 55487 
Row_Bus_Util =  0.010728 
CoL_Bus_Util = 0.057981 
Either_Row_CoL_Bus_Util = 0.068458 
Issued_on_Two_Bus_Simul_Util = 0.000251 
issued_two_Eff = 0.003663 
queue_avg = 2.508474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50847
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956978 n_nop=884856 n_act=5144 n_pre=5128 n_ref_event=0 n_req=57920 n_rd=42778 n_rd_L2_A=0 n_write=0 n_wr_bk=19330 bw_util=0.1298
n_activity=249864 dram_eff=0.4971
bk0: 2602a 924424i bk1: 3054a 922240i bk2: 2366a 928204i bk3: 2710a 925412i bk4: 2734a 921506i bk5: 3098a 916556i bk6: 2772a 924350i bk7: 3064a 921532i bk8: 3076a 919888i bk9: 3410a 917394i bk10: 2388a 925568i bk11: 2568a 922033i bk12: 2084a 926799i bk13: 2478a 924211i bk14: 1994a 930573i bk15: 2380a 928289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911430
Row_Buffer_Locality_read = 0.955959
Row_Buffer_Locality_write = 0.785629
Bank_Level_Parallism = 2.679864
Bank_Level_Parallism_Col = 2.608885
Bank_Level_Parallism_Ready = 1.296711
write_to_read_ratio_blp_rw_average = 0.523458
GrpLevelPara = 1.884018 

BW Util details:
bwutil = 0.129800 
total_CMD = 956978 
util_bw = 124216 
Wasted_Col = 69542 
Wasted_Row = 27046 
Idle = 736174 

BW Util Bottlenecks: 
RCDc_limit = 15783 
RCDWRc_limit = 12447 
WTRc_limit = 15220 
RTWc_limit = 61872 
CCDLc_limit = 43474 
rwq = 0 
CCDLc_limit_alone = 29145 
WTRc_limit_alone = 13608 
RTWc_limit_alone = 49155 

Commands details: 
total_CMD = 956978 
n_nop = 884856 
Read = 42778 
Write = 0 
L2_Alloc = 0 
L2_WB = 19330 
n_act = 5144 
n_pre = 5128 
n_ref = 0 
n_req = 57920 
total_req = 62108 

Dual Bus Interface Util: 
issued_total_row = 10272 
issued_total_col = 62108 
Row_Bus_Util =  0.010734 
CoL_Bus_Util = 0.064900 
Either_Row_CoL_Bus_Util = 0.075364 
Issued_on_Two_Bus_Simul_Util = 0.000270 
issued_two_Eff = 0.003577 
queue_avg = 3.262798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956978 n_nop=891324 n_act=5199 n_pre=5183 n_ref_event=0 n_req=51940 n_rd=38678 n_rd_L2_A=0 n_write=0 n_wr_bk=16837 bw_util=0.116
n_activity=244679 dram_eff=0.4538
bk0: 3020a 922868i bk1: 2234a 928360i bk2: 2646a 928038i bk3: 1980a 933277i bk4: 3030a 922666i bk5: 2256a 928841i bk6: 3044a 924698i bk7: 2172a 931419i bk8: 3374a 920227i bk9: 2420a 926756i bk10: 2672a 925540i bk11: 1728a 932282i bk12: 2484a 927511i bk13: 1694a 934940i bk14: 2338a 930385i bk15: 1586a 937784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900173
Row_Buffer_Locality_read = 0.950204
Row_Buffer_Locality_write = 0.754260
Bank_Level_Parallism = 2.418817
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.259727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116021 
total_CMD = 956978 
util_bw = 111030 
Wasted_Col = 69788 
Wasted_Row = 29748 
Idle = 746412 

BW Util Bottlenecks: 
RCDc_limit = 16894 
RCDWRc_limit = 13595 
WTRc_limit = 12546 
RTWc_limit = 53182 
CCDLc_limit = 41257 
rwq = 0 
CCDLc_limit_alone = 28242 
WTRc_limit_alone = 11253 
RTWc_limit_alone = 41460 

Commands details: 
total_CMD = 956978 
n_nop = 891324 
Read = 38678 
Write = 0 
L2_Alloc = 0 
L2_WB = 16837 
n_act = 5199 
n_pre = 5183 
n_ref = 0 
n_req = 51940 
total_req = 55515 

Dual Bus Interface Util: 
issued_total_row = 10382 
issued_total_col = 55515 
Row_Bus_Util =  0.010849 
CoL_Bus_Util = 0.058011 
Either_Row_CoL_Bus_Util = 0.068606 
Issued_on_Two_Bus_Simul_Util = 0.000254 
issued_two_Eff = 0.003701 
queue_avg = 2.471876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956978 n_nop=884774 n_act=5167 n_pre=5151 n_ref_event=4567177155082382276 n_req=57954 n_rd=42802 n_rd_L2_A=0 n_write=0 n_wr_bk=19344 bw_util=0.1299
n_activity=249780 dram_eff=0.4976
bk0: 3050a 920252i bk1: 2612a 923966i bk2: 2720a 923738i bk3: 2366a 928423i bk4: 3092a 916525i bk5: 2746a 921356i bk6: 3080a 921004i bk7: 2760a 925266i bk8: 3406a 917417i bk9: 3086a 919623i bk10: 2652a 923599i bk11: 2302a 923974i bk12: 2474a 923412i bk13: 2084a 927935i bk14: 2396a 928494i bk15: 1976a 931210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911102
Row_Buffer_Locality_read = 0.955890
Row_Buffer_Locality_write = 0.784583
Bank_Level_Parallism = 2.694644
Bank_Level_Parallism_Col = 2.792105
Bank_Level_Parallism_Ready = 1.308212
write_to_read_ratio_blp_rw_average = 0.523644
GrpLevelPara = 1.882785 

BW Util details:
bwutil = 0.129880 
total_CMD = 956978 
util_bw = 124292 
Wasted_Col = 68978 
Wasted_Row = 27445 
Idle = 736263 

BW Util Bottlenecks: 
RCDc_limit = 15686 
RCDWRc_limit = 12502 
WTRc_limit = 14838 
RTWc_limit = 61765 
CCDLc_limit = 43406 
rwq = 0 
CCDLc_limit_alone = 28671 
WTRc_limit_alone = 13294 
RTWc_limit_alone = 48574 

Commands details: 
total_CMD = 956978 
n_nop = 884774 
Read = 42802 
Write = 0 
L2_Alloc = 0 
L2_WB = 19344 
n_act = 5167 
n_pre = 5151 
n_ref = 4567177155082382276 
n_req = 57954 
total_req = 62146 

Dual Bus Interface Util: 
issued_total_row = 10318 
issued_total_col = 62146 
Row_Bus_Util =  0.010782 
CoL_Bus_Util = 0.064940 
Either_Row_CoL_Bus_Util = 0.075450 
Issued_on_Two_Bus_Simul_Util = 0.000272 
issued_two_Eff = 0.003601 
queue_avg = 3.151051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956978 n_nop=891699 n_act=5138 n_pre=5122 n_ref_event=0 n_req=51729 n_rd=38508 n_rd_L2_A=0 n_write=0 n_wr_bk=16771 bw_util=0.1155
n_activity=242971 dram_eff=0.455
bk0: 2224a 928632i bk1: 2962a 923619i bk2: 1992a 933104i bk3: 2646a 928504i bk4: 2232a 928195i bk5: 3024a 922554i bk6: 2170a 931421i bk7: 3044a 923823i bk8: 2410a 928921i bk9: 3368a 920437i bk10: 1780a 933849i bk11: 2588a 925402i bk12: 1680a 935126i bk13: 2478a 929446i bk14: 1590a 937884i bk15: 2320a 930041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900965
Row_Buffer_Locality_read = 0.950244
Row_Buffer_Locality_write = 0.757431
Bank_Level_Parallism = 2.417030
Bank_Level_Parallism_Col = 2.340925
Bank_Level_Parallism_Ready = 1.238721
write_to_read_ratio_blp_rw_average = 0.502286
GrpLevelPara = 1.723986 

BW Util details:
bwutil = 0.115528 
total_CMD = 956978 
util_bw = 110558 
Wasted_Col = 69026 
Wasted_Row = 28877 
Idle = 748517 

BW Util Bottlenecks: 
RCDc_limit = 16911 
RCDWRc_limit = 13477 
WTRc_limit = 13181 
RTWc_limit = 51922 
CCDLc_limit = 40618 
rwq = 0 
CCDLc_limit_alone = 27445 
WTRc_limit_alone = 11844 
RTWc_limit_alone = 40086 

Commands details: 
total_CMD = 956978 
n_nop = 891699 
Read = 38508 
Write = 0 
L2_Alloc = 0 
L2_WB = 16771 
n_act = 5138 
n_pre = 5122 
n_ref = 0 
n_req = 51729 
total_req = 55279 

Dual Bus Interface Util: 
issued_total_row = 10260 
issued_total_col = 55279 
Row_Bus_Util =  0.010721 
CoL_Bus_Util = 0.057764 
Either_Row_CoL_Bus_Util = 0.068214 
Issued_on_Two_Bus_Simul_Util = 0.000272 
issued_two_Eff = 0.003983 
queue_avg = 2.473886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=956978 n_nop=885500 n_act=4954 n_pre=4938 n_ref_event=0 n_req=57662 n_rd=42558 n_rd_L2_A=0 n_write=0 n_wr_bk=19269 bw_util=0.1292
n_activity=243380 dram_eff=0.5081
bk0: 2588a 922059i bk1: 2960a 923045i bk2: 2378a 927711i bk3: 2710a 924469i bk4: 2728a 919307i bk5: 3090a 917549i bk6: 2778a 923322i bk7: 3068a 921223i bk8: 3078a 917442i bk9: 3400a 916303i bk10: 2318a 922861i bk11: 2566a 923596i bk12: 2066a 926345i bk13: 2470a 924292i bk14: 1980a 927323i bk15: 2380a 928566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914346
Row_Buffer_Locality_read = 0.957634
Row_Buffer_Locality_write = 0.792373
Bank_Level_Parallism = 2.822105
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.295480
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.129213 
total_CMD = 956978 
util_bw = 123654 
Wasted_Col = 68485 
Wasted_Row = 22488 
Idle = 742351 

BW Util Bottlenecks: 
RCDc_limit = 15009 
RCDWRc_limit = 11535 
WTRc_limit = 15175 
RTWc_limit = 69753 
CCDLc_limit = 41192 
rwq = 0 
CCDLc_limit_alone = 28200 
WTRc_limit_alone = 13802 
RTWc_limit_alone = 58134 

Commands details: 
total_CMD = 956978 
n_nop = 885500 
Read = 42558 
Write = 0 
L2_Alloc = 0 
L2_WB = 19269 
n_act = 4954 
n_pre = 4938 
n_ref = 0 
n_req = 57662 
total_req = 61827 

Dual Bus Interface Util: 
issued_total_row = 9892 
issued_total_col = 61827 
Row_Bus_Util =  0.010337 
CoL_Bus_Util = 0.064607 
Either_Row_CoL_Bus_Util = 0.074691 
Issued_on_Two_Bus_Simul_Util = 0.000252 
issued_two_Eff = 0.003372 
queue_avg = 3.090925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09092

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115012, Miss = 21318, Miss_rate = 0.185, Pending_hits = 9225, Reservation_fails = 7734
L2_cache_bank[1]: Access = 135064, Miss = 28980, Miss_rate = 0.215, Pending_hits = 12026, Reservation_fails = 10013
L2_cache_bank[2]: Access = 128726, Miss = 25932, Miss_rate = 0.201, Pending_hits = 11376, Reservation_fails = 8713
L2_cache_bank[3]: Access = 120952, Miss = 29254, Miss_rate = 0.242, Pending_hits = 12072, Reservation_fails = 11608
L2_cache_bank[4]: Access = 134272, Miss = 29120, Miss_rate = 0.217, Pending_hits = 11757, Reservation_fails = 7596
L2_cache_bank[5]: Access = 115156, Miss = 21178, Miss_rate = 0.184, Pending_hits = 9321, Reservation_fails = 9918
L2_cache_bank[6]: Access = 120248, Miss = 29388, Miss_rate = 0.244, Pending_hits = 11602, Reservation_fails = 7543
L2_cache_bank[7]: Access = 129442, Miss = 25858, Miss_rate = 0.200, Pending_hits = 11440, Reservation_fails = 10547
L2_cache_bank[8]: Access = 114014, Miss = 21180, Miss_rate = 0.186, Pending_hits = 8970, Reservation_fails = 7642
L2_cache_bank[9]: Access = 134326, Miss = 28930, Miss_rate = 0.215, Pending_hits = 11827, Reservation_fails = 8919
L2_cache_bank[10]: Access = 128936, Miss = 25826, Miss_rate = 0.200, Pending_hits = 11303, Reservation_fails = 9196
L2_cache_bank[11]: Access = 119708, Miss = 29146, Miss_rate = 0.243, Pending_hits = 11617, Reservation_fails = 6959
L2_total_cache_accesses = 1495856
L2_total_cache_misses = 316110
L2_total_cache_miss_rate = 0.2113
L2_total_cache_pending_hits = 132536
L2_total_cache_reservation_fails = 106388
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6881
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6881
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4393
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 635
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 74
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6901
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 222
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 635
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30932
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5324
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 118
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6901
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1495856
icnt_total_pkts_simt_to_mem=568622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.9528
	minimum = 5
	maximum = 307
Network latency average = 49.9224
	minimum = 5
	maximum = 307
Slowest packet = 1854347
Flit latency average = 47.2821
	minimum = 5
	maximum = 307
Slowest flit = 1978274
Fragmentation average = 0.00917197
	minimum = 0
	maximum = 278
Injected packet rate average = 0.202133
	minimum = 0.0708234 (at node 3)
	maximum = 0.558322 (at node 19)
Accepted packet rate average = 0.202133
	minimum = 0.0631264 (at node 23)
	maximum = 0.307263 (at node 0)
Injected flit rate average = 0.215633
	minimum = 0.0939663 (at node 3)
	maximum = 0.558322 (at node 19)
Accepted flit rate average= 0.215633
	minimum = 0.0862692 (at node 23)
	maximum = 0.307263 (at node 0)
Injected packet length average = 1.06679
Accepted packet length average = 1.06679
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1217 (33 samples)
	minimum = 5 (33 samples)
	maximum = 222.242 (33 samples)
Network latency average = 19.0023 (33 samples)
	minimum = 5 (33 samples)
	maximum = 219.061 (33 samples)
Flit latency average = 18.2637 (33 samples)
	minimum = 5 (33 samples)
	maximum = 218.515 (33 samples)
Fragmentation average = 0.00173784 (33 samples)
	minimum = 0 (33 samples)
	maximum = 64.6061 (33 samples)
Injected packet rate average = 0.076076 (33 samples)
	minimum = 0.0283922 (33 samples)
	maximum = 0.200422 (33 samples)
Accepted packet rate average = 0.076076 (33 samples)
	minimum = 0.0260498 (33 samples)
	maximum = 0.113629 (33 samples)
Injected flit rate average = 0.0811781 (33 samples)
	minimum = 0.0370964 (33 samples)
	maximum = 0.200588 (33 samples)
Accepted flit rate average = 0.0811781 (33 samples)
	minimum = 0.035343 (33 samples)
	maximum = 0.113629 (33 samples)
Injected packet size average = 1.06707 (33 samples)
Accepted packet size average = 1.06707 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 14 sec (3794 sec)
gpgpu_simulation_rate = 48893 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 3676470x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
kernel_stream_id = 63050
gpu_sim_cycle = 27169
gpu_sim_insn = 19880
gpu_ipc =       0.7317
gpu_tot_sim_cycle = 1062871
gpu_tot_sim_insn = 185522208
gpu_tot_ipc =     174.5482
gpu_tot_issued_cta = 7844
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.7491% 
max_total_param_size = 0
gpu_stall_dramfull = 117127
gpu_stall_icnt2sh    = 226228
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4129
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8014
L2_BW  =       0.1672 GB/Sec
L2_BW_total  =      45.0402 GB/Sec
gpu_total_sim_rate=48162

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3031820
	L1I_total_cache_misses = 42841
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33075
L1D_cache:
	L1D_cache_core[0]: Access = 33692, Miss = 20245, Miss_rate = 0.601, Pending_hits = 2092, Reservation_fails = 10001
	L1D_cache_core[1]: Access = 33625, Miss = 20122, Miss_rate = 0.598, Pending_hits = 2067, Reservation_fails = 11920
	L1D_cache_core[2]: Access = 34443, Miss = 20718, Miss_rate = 0.602, Pending_hits = 1913, Reservation_fails = 11132
	L1D_cache_core[3]: Access = 33979, Miss = 20322, Miss_rate = 0.598, Pending_hits = 2188, Reservation_fails = 11495
	L1D_cache_core[4]: Access = 33979, Miss = 20285, Miss_rate = 0.597, Pending_hits = 2343, Reservation_fails = 11763
	L1D_cache_core[5]: Access = 34092, Miss = 20434, Miss_rate = 0.599, Pending_hits = 2065, Reservation_fails = 11502
	L1D_cache_core[6]: Access = 33644, Miss = 20334, Miss_rate = 0.604, Pending_hits = 2183, Reservation_fails = 12140
	L1D_cache_core[7]: Access = 33821, Miss = 20131, Miss_rate = 0.595, Pending_hits = 2608, Reservation_fails = 11606
	L1D_cache_core[8]: Access = 33420, Miss = 20075, Miss_rate = 0.601, Pending_hits = 1911, Reservation_fails = 15020
	L1D_cache_core[9]: Access = 33276, Miss = 20084, Miss_rate = 0.604, Pending_hits = 2206, Reservation_fails = 13025
	L1D_cache_core[10]: Access = 33404, Miss = 20309, Miss_rate = 0.608, Pending_hits = 2068, Reservation_fails = 13005
	L1D_cache_core[11]: Access = 34092, Miss = 20515, Miss_rate = 0.602, Pending_hits = 2157, Reservation_fails = 10976
	L1D_cache_core[12]: Access = 33294, Miss = 19989, Miss_rate = 0.600, Pending_hits = 2493, Reservation_fails = 14756
	L1D_cache_core[13]: Access = 33678, Miss = 20428, Miss_rate = 0.607, Pending_hits = 1928, Reservation_fails = 13967
	L1D_cache_core[14]: Access = 33471, Miss = 20359, Miss_rate = 0.608, Pending_hits = 2105, Reservation_fails = 12936
	L1D_total_cache_accesses = 505910
	L1D_total_cache_misses = 304350
	L1D_total_cache_miss_rate = 0.6016
	L1D_total_cache_pending_hits = 32327
	L1D_total_cache_reservation_fails = 185244
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 183750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 7844, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31878, 17001, 9765, 9765, 9765, 9765, 9765, 9765, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 
gpgpu_n_tot_thrd_icount = 191824896
gpgpu_n_tot_w_icount = 5994528
gpgpu_n_stall_shd_mem = 332141
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295273
gpgpu_n_mem_write_global = 129782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6018048
gpgpu_n_store_insn = 2076512
gpgpu_n_shmem_insn = 67557984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851392
gpgpu_n_shmem_bkconflict = 70112
gpgpu_n_l1cache_bkconflict = 20557
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 70112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20557
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1180338	W0_Idle:7527015	W0_Scoreboard:7006183	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:340926	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3042696	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2362184 {8:295273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9344304 {72:129782,}
traffic_breakdown_coretomem[INST_ACC_R] = 110624 {8:13828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47243680 {40:1181092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076512 {8:259564,}
traffic_breakdown_memtocore[INST_ACC_R] = 2212480 {40:55312,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 59 
mrq_lat_table:58420 	16750 	17344 	21218 	50784 	64261 	64978 	28382 	5912 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	782560 	552253 	99437 	6436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12928 	717 	156 	379608 	19916 	18239 	6291 	1011 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	173426 	216932 	199398 	246295 	464269 	140323 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	774 	388 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.028011 10.884615  9.820895 11.848684  8.132075 11.491620  9.317307 11.550280  8.461943 11.379653  8.586573 10.141211  9.307054  9.994065 10.586206 13.016461 
dram[1]: 11.124590 12.180723 12.264368 12.525252 11.294478 11.020833 11.555555 11.700000 10.137255 11.367396 10.145110 10.573573 10.296703 10.089552 12.292237 13.322449 
dram[2]: 10.732432  7.664000 12.100334  9.805970 11.618644  8.721739 11.420330  8.746223 11.033735  8.304124 10.097222  7.755033 10.347692  9.506330 12.308880 10.781726 
dram[3]: 11.578796 10.753943 12.572391 12.109848 11.231383 11.246201 11.824022 11.541796 11.750629 10.651282 11.228395  9.353475 10.017804 10.372694 12.486692 11.762115 
dram[4]:  7.819672 10.875000  9.375887 12.083612  8.243768 11.353591  9.332258 11.412087  8.589812 11.213235  8.676364  9.559783  9.343096 10.931596 10.923077 12.411765 
dram[5]: 11.099678 12.641694 12.909449 12.457338 11.243243 11.050532 13.450705 12.072886 10.278728 11.569269 10.091772 10.990477 10.677902 11.526133 12.309417 14.191112 
average row locality = 329137/30662 = 10.734362
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       805      1224       821      1220       945      1408       911      1406      1012      1560       771      1182       711      1126       668      1057 
dram[1]:      1017      1268      1068      1264      1233      1460      1252      1444      1368      1620      1060      1200       941      1156       883      1096 
dram[2]:      1224       815      1230       813      1402       948      1416       898      1556      1015      1221       731      1130       711      1066       661 
dram[3]:      1264      1027      1272      1060      1456      1241      1454      1244      1616      1377      1244      1015      1156       940      1104       875 
dram[4]:       806      1224       821      1221       935      1403       902      1410      1003      1556       762      1177       703      1126       666      1057 
dram[5]:      1088      1196      1133      1194      1300      1388      1322      1370      1431      1548      1098      1143       996      1089       949      1025 
total dram writes = 108381
bank skew: 1620/661 = 2.45
chip skew: 19345/16772 = 1.15
average mf latency per bank:
dram[0]:       5539      3861      5125      4008      4633      3488      5044      3553      4414      3211      4399      4040      4310      3834      4219      3523
dram[1]:       4329      2665      4222      2832      4189      2542      4368      2789      3725      2498      4028      2917      3760      2951      3589      2299
dram[2]:       4028      5074      3994      5323      3611      4464      3580      4982      3330      4036      4089      4319      3978      4023      3721      4050
dram[3]:       2747      4208      2766      4311      2560      4221      2721      4747      2485      3849      2848      4331      2952      3920      2406      3703
dram[4]:       5560      3838      5221      4027      4737      3542      5098      3631      4367      3271      4193      4279      4199      3727      4332      3452
dram[5]:       3896      2826      3877      2975      3941      2646      4050      2975      3531      2575      3743      3058      3556      3094      3201      2472
maximum mf latency per bank:
dram[0]:        752      1232       987      1226      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       822       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1297      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1279      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982082 n_nop=916569 n_act=5141 n_pre=5125 n_ref_event=0 n_req=51917 n_rd=38660 n_rd_L2_A=0 n_write=0 n_wr_bk=16827 bw_util=0.113
n_activity=243579 dram_eff=0.4556
bk0: 2234a 953436i bk1: 3010a 949401i bk2: 1980a 958271i bk3: 2636a 952568i bk4: 2266a 953120i bk5: 3026a 948539i bk6: 2176a 957119i bk7: 3028a 950270i bk8: 2424a 952893i bk9: 3378a 945346i bk10: 1816a 957332i bk11: 2584a 950313i bk12: 1684a 959065i bk13: 2492a 952739i bk14: 1608a 962228i bk15: 2318a 955662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901188
Row_Buffer_Locality_read = 0.950310
Row_Buffer_Locality_write = 0.757939
Bank_Level_Parallism = 2.427850
Bank_Level_Parallism_Col = 2.352077
Bank_Level_Parallism_Ready = 1.249299
write_to_read_ratio_blp_rw_average = 0.501845
GrpLevelPara = 1.722731 

BW Util details:
bwutil = 0.112999 
total_CMD = 982082 
util_bw = 110974 
Wasted_Col = 69621 
Wasted_Row = 28810 
Idle = 772677 

BW Util Bottlenecks: 
RCDc_limit = 16707 
RCDWRc_limit = 13497 
WTRc_limit = 13356 
RTWc_limit = 53678 
CCDLc_limit = 42354 
rwq = 0 
CCDLc_limit_alone = 28591 
WTRc_limit_alone = 12032 
RTWc_limit_alone = 41239 

Commands details: 
total_CMD = 982082 
n_nop = 916569 
Read = 38660 
Write = 0 
L2_Alloc = 0 
L2_WB = 16827 
n_act = 5141 
n_pre = 5125 
n_ref = 0 
n_req = 51917 
total_req = 55487 

Dual Bus Interface Util: 
issued_total_row = 10266 
issued_total_col = 55487 
Row_Bus_Util =  0.010453 
CoL_Bus_Util = 0.056499 
Either_Row_CoL_Bus_Util = 0.066708 
Issued_on_Two_Bus_Simul_Util = 0.000244 
issued_two_Eff = 0.003663 
queue_avg = 2.444352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44435
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982082 n_nop=909960 n_act=5144 n_pre=5128 n_ref_event=0 n_req=57920 n_rd=42778 n_rd_L2_A=0 n_write=0 n_wr_bk=19330 bw_util=0.1265
n_activity=249864 dram_eff=0.4971
bk0: 2602a 949528i bk1: 3054a 947344i bk2: 2366a 953308i bk3: 2710a 950516i bk4: 2734a 946610i bk5: 3098a 941660i bk6: 2772a 949454i bk7: 3064a 946636i bk8: 3076a 944992i bk9: 3410a 942498i bk10: 2388a 950672i bk11: 2568a 947137i bk12: 2084a 951903i bk13: 2478a 949315i bk14: 1994a 955677i bk15: 2380a 953393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911430
Row_Buffer_Locality_read = 0.955959
Row_Buffer_Locality_write = 0.785629
Bank_Level_Parallism = 2.679864
Bank_Level_Parallism_Col = 2.608885
Bank_Level_Parallism_Ready = 1.296711
write_to_read_ratio_blp_rw_average = 0.523458
GrpLevelPara = 1.884018 

BW Util details:
bwutil = 0.126482 
total_CMD = 982082 
util_bw = 124216 
Wasted_Col = 69542 
Wasted_Row = 27046 
Idle = 761278 

BW Util Bottlenecks: 
RCDc_limit = 15783 
RCDWRc_limit = 12447 
WTRc_limit = 15220 
RTWc_limit = 61872 
CCDLc_limit = 43474 
rwq = 0 
CCDLc_limit_alone = 29145 
WTRc_limit_alone = 13608 
RTWc_limit_alone = 49155 

Commands details: 
total_CMD = 982082 
n_nop = 909960 
Read = 42778 
Write = 0 
L2_Alloc = 0 
L2_WB = 19330 
n_act = 5144 
n_pre = 5128 
n_ref = 0 
n_req = 57920 
total_req = 62108 

Dual Bus Interface Util: 
issued_total_row = 10272 
issued_total_col = 62108 
Row_Bus_Util =  0.010459 
CoL_Bus_Util = 0.063241 
Either_Row_CoL_Bus_Util = 0.073438 
Issued_on_Two_Bus_Simul_Util = 0.000263 
issued_two_Eff = 0.003577 
queue_avg = 3.179394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17939
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982082 n_nop=916428 n_act=5199 n_pre=5183 n_ref_event=0 n_req=51940 n_rd=38678 n_rd_L2_A=0 n_write=0 n_wr_bk=16837 bw_util=0.1131
n_activity=244679 dram_eff=0.4538
bk0: 3020a 947972i bk1: 2234a 953464i bk2: 2646a 953142i bk3: 1980a 958381i bk4: 3030a 947770i bk5: 2256a 953945i bk6: 3044a 949802i bk7: 2172a 956523i bk8: 3374a 945331i bk9: 2420a 951860i bk10: 2672a 950644i bk11: 1728a 957386i bk12: 2484a 952615i bk13: 1694a 960044i bk14: 2338a 955489i bk15: 1586a 962888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900173
Row_Buffer_Locality_read = 0.950204
Row_Buffer_Locality_write = 0.754260
Bank_Level_Parallism = 2.418817
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.259727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113056 
total_CMD = 982082 
util_bw = 111030 
Wasted_Col = 69788 
Wasted_Row = 29748 
Idle = 771516 

BW Util Bottlenecks: 
RCDc_limit = 16894 
RCDWRc_limit = 13595 
WTRc_limit = 12546 
RTWc_limit = 53182 
CCDLc_limit = 41257 
rwq = 0 
CCDLc_limit_alone = 28242 
WTRc_limit_alone = 11253 
RTWc_limit_alone = 41460 

Commands details: 
total_CMD = 982082 
n_nop = 916428 
Read = 38678 
Write = 0 
L2_Alloc = 0 
L2_WB = 16837 
n_act = 5199 
n_pre = 5183 
n_ref = 0 
n_req = 51940 
total_req = 55515 

Dual Bus Interface Util: 
issued_total_row = 10382 
issued_total_col = 55515 
Row_Bus_Util =  0.010571 
CoL_Bus_Util = 0.056528 
Either_Row_CoL_Bus_Util = 0.066852 
Issued_on_Two_Bus_Simul_Util = 0.000247 
issued_two_Eff = 0.003701 
queue_avg = 2.408690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40869
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982082 n_nop=909871 n_act=5168 n_pre=5152 n_ref_event=4567177155082382276 n_req=57959 n_rd=42806 n_rd_L2_A=0 n_write=0 n_wr_bk=19345 bw_util=0.1266
n_activity=249832 dram_eff=0.4975
bk0: 3054a 945326i bk1: 2612a 949068i bk2: 2720a 948841i bk3: 2366a 953526i bk4: 3092a 941628i bk5: 2746a 946459i bk6: 3080a 946107i bk7: 2760a 950369i bk8: 3406a 942521i bk9: 3086a 944727i bk10: 2652a 948704i bk11: 2302a 949079i bk12: 2474a 948517i bk13: 2084a 953040i bk14: 2396a 953599i bk15: 1976a 956315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911092
Row_Buffer_Locality_read = 0.955871
Row_Buffer_Locality_write = 0.784597
Bank_Level_Parallism = 2.694385
Bank_Level_Parallism_Col = 2.791894
Bank_Level_Parallism_Ready = 1.308187
write_to_read_ratio_blp_rw_average = 0.523588
GrpLevelPara = 1.882681 

BW Util details:
bwutil = 0.126570 
total_CMD = 982082 
util_bw = 124302 
Wasted_Col = 68993 
Wasted_Row = 27455 
Idle = 761332 

BW Util Bottlenecks: 
RCDc_limit = 15698 
RCDWRc_limit = 12502 
WTRc_limit = 14839 
RTWc_limit = 61765 
CCDLc_limit = 43409 
rwq = 0 
CCDLc_limit_alone = 28674 
WTRc_limit_alone = 13295 
RTWc_limit_alone = 48574 

Commands details: 
total_CMD = 982082 
n_nop = 909871 
Read = 42806 
Write = 0 
L2_Alloc = 0 
L2_WB = 19345 
n_act = 5168 
n_pre = 5152 
n_ref = 4567177155082382276 
n_req = 57959 
total_req = 62151 

Dual Bus Interface Util: 
issued_total_row = 10320 
issued_total_col = 62151 
Row_Bus_Util =  0.010508 
CoL_Bus_Util = 0.063285 
Either_Row_CoL_Bus_Util = 0.073528 
Issued_on_Two_Bus_Simul_Util = 0.000265 
issued_two_Eff = 0.003601 
queue_avg = 3.070577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.07058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982082 n_nop=916796 n_act=5139 n_pre=5123 n_ref_event=0 n_req=51734 n_rd=38512 n_rd_L2_A=0 n_write=0 n_wr_bk=16772 bw_util=0.1126
n_activity=243023 dram_eff=0.455
bk0: 2228a 953706i bk1: 2962a 948721i bk2: 1992a 958208i bk3: 2646a 953608i bk4: 2232a 953299i bk5: 3024a 947658i bk6: 2170a 956525i bk7: 3044a 948927i bk8: 2410a 954025i bk9: 3368a 945541i bk10: 1780a 958953i bk11: 2588a 950506i bk12: 1680a 960230i bk13: 2478a 954550i bk14: 1590a 962988i bk15: 2320a 955145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900955
Row_Buffer_Locality_read = 0.950223
Row_Buffer_Locality_write = 0.757450
Bank_Level_Parallism = 2.416800
Bank_Level_Parallism_Col = 2.340754
Bank_Level_Parallism_Ready = 1.238700
write_to_read_ratio_blp_rw_average = 0.502227
GrpLevelPara = 1.723894 

BW Util details:
bwutil = 0.112585 
total_CMD = 982082 
util_bw = 110568 
Wasted_Col = 69041 
Wasted_Row = 28887 
Idle = 773586 

BW Util Bottlenecks: 
RCDc_limit = 16923 
RCDWRc_limit = 13477 
WTRc_limit = 13181 
RTWc_limit = 51922 
CCDLc_limit = 40621 
rwq = 0 
CCDLc_limit_alone = 27448 
WTRc_limit_alone = 11844 
RTWc_limit_alone = 40086 

Commands details: 
total_CMD = 982082 
n_nop = 916796 
Read = 38512 
Write = 0 
L2_Alloc = 0 
L2_WB = 16772 
n_act = 5139 
n_pre = 5123 
n_ref = 0 
n_req = 51734 
total_req = 55284 

Dual Bus Interface Util: 
issued_total_row = 10262 
issued_total_col = 55284 
Row_Bus_Util =  0.010449 
CoL_Bus_Util = 0.056293 
Either_Row_CoL_Bus_Util = 0.066477 
Issued_on_Two_Bus_Simul_Util = 0.000265 
issued_two_Eff = 0.003982 
queue_avg = 2.410722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41072
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982082 n_nop=910597 n_act=4955 n_pre=4939 n_ref_event=0 n_req=57667 n_rd=42562 n_rd_L2_A=0 n_write=0 n_wr_bk=19270 bw_util=0.1259
n_activity=243432 dram_eff=0.508
bk0: 2592a 947133i bk1: 2960a 948147i bk2: 2378a 952814i bk3: 2710a 949572i bk4: 2728a 944411i bk5: 3090a 942653i bk6: 2778a 948426i bk7: 3068a 946327i bk8: 3078a 942546i bk9: 3400a 941407i bk10: 2318a 947965i bk11: 2566a 948700i bk12: 2066a 951449i bk13: 2470a 949396i bk14: 1980a 952428i bk15: 2380a 953671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914336
Row_Buffer_Locality_read = 0.957615
Row_Buffer_Locality_write = 0.792387
Bank_Level_Parallism = 2.821817
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.295457
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.125920 
total_CMD = 982082 
util_bw = 123664 
Wasted_Col = 68500 
Wasted_Row = 22498 
Idle = 767420 

BW Util Bottlenecks: 
RCDc_limit = 15021 
RCDWRc_limit = 11535 
WTRc_limit = 15175 
RTWc_limit = 69753 
CCDLc_limit = 41195 
rwq = 0 
CCDLc_limit_alone = 28203 
WTRc_limit_alone = 13802 
RTWc_limit_alone = 58134 

Commands details: 
total_CMD = 982082 
n_nop = 910597 
Read = 42562 
Write = 0 
L2_Alloc = 0 
L2_WB = 19270 
n_act = 4955 
n_pre = 4939 
n_ref = 0 
n_req = 57667 
total_req = 61832 

Dual Bus Interface Util: 
issued_total_row = 9894 
issued_total_col = 61832 
Row_Bus_Util =  0.010075 
CoL_Bus_Util = 0.062960 
Either_Row_CoL_Bus_Util = 0.072789 
Issued_on_Two_Bus_Simul_Util = 0.000245 
issued_two_Eff = 0.003371 
queue_avg = 3.011991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115020, Miss = 21318, Miss_rate = 0.185, Pending_hits = 9225, Reservation_fails = 7734
L2_cache_bank[1]: Access = 135098, Miss = 28980, Miss_rate = 0.215, Pending_hits = 12026, Reservation_fails = 10013
L2_cache_bank[2]: Access = 128734, Miss = 25932, Miss_rate = 0.201, Pending_hits = 11376, Reservation_fails = 8713
L2_cache_bank[3]: Access = 120952, Miss = 29254, Miss_rate = 0.242, Pending_hits = 12072, Reservation_fails = 11608
L2_cache_bank[4]: Access = 134310, Miss = 29120, Miss_rate = 0.217, Pending_hits = 11757, Reservation_fails = 7596
L2_cache_bank[5]: Access = 115156, Miss = 21178, Miss_rate = 0.184, Pending_hits = 9321, Reservation_fails = 9918
L2_cache_bank[6]: Access = 120256, Miss = 29392, Miss_rate = 0.244, Pending_hits = 11602, Reservation_fails = 7543
L2_cache_bank[7]: Access = 129442, Miss = 25858, Miss_rate = 0.200, Pending_hits = 11440, Reservation_fails = 10547
L2_cache_bank[8]: Access = 114022, Miss = 21184, Miss_rate = 0.186, Pending_hits = 8970, Reservation_fails = 7642
L2_cache_bank[9]: Access = 134356, Miss = 28930, Miss_rate = 0.215, Pending_hits = 11827, Reservation_fails = 8919
L2_cache_bank[10]: Access = 128944, Miss = 25830, Miss_rate = 0.200, Pending_hits = 11303, Reservation_fails = 9196
L2_cache_bank[11]: Access = 119708, Miss = 29146, Miss_rate = 0.243, Pending_hits = 11617, Reservation_fails = 6959
L2_total_cache_accesses = 1495998
L2_total_cache_misses = 316122
L2_total_cache_miss_rate = 0.2113
L2_total_cache_pending_hits = 132536
L2_total_cache_reservation_fails = 106388
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1495998
icnt_total_pkts_simt_to_mem=568680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1934847
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2064478
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000252194
	minimum = 0 (at node 0)
	maximum = 0.00158269 (at node 8)
Accepted packet rate average = 0.000252194
	minimum = 0 (at node 0)
	maximum = 0.00522654 (at node 8)
Injected flit rate average = 0.000272642
	minimum = 0 (at node 0)
	maximum = 0.00213479 (at node 8)
Accepted flit rate average= 0.000272642
	minimum = 0 (at node 0)
	maximum = 0.00522654 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6859 (34 samples)
	minimum = 5 (34 samples)
	maximum = 216.059 (34 samples)
Network latency average = 18.5928 (34 samples)
	minimum = 5 (34 samples)
	maximum = 212.794 (34 samples)
Flit latency average = 17.8736 (34 samples)
	minimum = 5 (34 samples)
	maximum = 212.235 (34 samples)
Fragmentation average = 0.00168673 (34 samples)
	minimum = 0 (34 samples)
	maximum = 62.7059 (34 samples)
Injected packet rate average = 0.0738459 (34 samples)
	minimum = 0.0275571 (34 samples)
	maximum = 0.194574 (34 samples)
Accepted packet rate average = 0.0738459 (34 samples)
	minimum = 0.0252837 (34 samples)
	maximum = 0.110441 (34 samples)
Injected flit rate average = 0.0787985 (34 samples)
	minimum = 0.0360053 (34 samples)
	maximum = 0.194751 (34 samples)
Accepted flit rate average = 0.0787985 (34 samples)
	minimum = 0.0343035 (34 samples)
	maximum = 0.110441 (34 samples)
Injected packet size average = 1.06707 (34 samples)
Accepted packet size average = 1.06707 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 12 sec (3852 sec)
gpgpu_simulation_rate = 48162 (inst/sec)
gpgpu_simulation_rate = 275 (cycle/sec)
gpgpu_silicon_slowdown = 3636363x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (20,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
kernel_stream_id = 63050
gpu_sim_cycle = 28611
gpu_sim_insn = 393600
gpu_ipc =      13.7569
gpu_tot_sim_cycle = 1091482
gpu_tot_sim_insn = 185915808
gpu_tot_ipc =     170.3334
gpu_tot_issued_cta = 7864
gpu_occupancy = 2.7780% 
gpu_tot_occupancy = 33.5345% 
max_total_param_size = 0
gpu_stall_dramfull = 117127
gpu_stall_icnt2sh    = 226228
partiton_level_parallism =       0.0933
partiton_level_parallism_total  =       0.4046
partiton_level_parallism_util =       1.0925
partiton_level_parallism_util_total  =       1.7944
L2_BW  =      10.5537 GB/Sec
L2_BW_total  =      44.1362 GB/Sec
gpu_total_sim_rate=47403

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3044020
	L1I_total_cache_misses = 44378
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33075
L1D_cache:
	L1D_cache_core[0]: Access = 33771, Miss = 20293, Miss_rate = 0.601, Pending_hits = 2092, Reservation_fails = 10001
	L1D_cache_core[1]: Access = 33704, Miss = 20170, Miss_rate = 0.598, Pending_hits = 2067, Reservation_fails = 11920
	L1D_cache_core[2]: Access = 34522, Miss = 20766, Miss_rate = 0.602, Pending_hits = 1913, Reservation_fails = 11132
	L1D_cache_core[3]: Access = 34058, Miss = 20370, Miss_rate = 0.598, Pending_hits = 2188, Reservation_fails = 11495
	L1D_cache_core[4]: Access = 34058, Miss = 20333, Miss_rate = 0.597, Pending_hits = 2343, Reservation_fails = 11763
	L1D_cache_core[5]: Access = 34171, Miss = 20482, Miss_rate = 0.599, Pending_hits = 2065, Reservation_fails = 11502
	L1D_cache_core[6]: Access = 33723, Miss = 20382, Miss_rate = 0.604, Pending_hits = 2183, Reservation_fails = 12140
	L1D_cache_core[7]: Access = 33900, Miss = 20179, Miss_rate = 0.595, Pending_hits = 2608, Reservation_fails = 11606
	L1D_cache_core[8]: Access = 33499, Miss = 20123, Miss_rate = 0.601, Pending_hits = 1911, Reservation_fails = 15020
	L1D_cache_core[9]: Access = 33434, Miss = 20171, Miss_rate = 0.603, Pending_hits = 2214, Reservation_fails = 13025
	L1D_cache_core[10]: Access = 33562, Miss = 20389, Miss_rate = 0.608, Pending_hits = 2084, Reservation_fails = 13005
	L1D_cache_core[11]: Access = 34250, Miss = 20595, Miss_rate = 0.601, Pending_hits = 2165, Reservation_fails = 10976
	L1D_cache_core[12]: Access = 33452, Miss = 20069, Miss_rate = 0.600, Pending_hits = 2509, Reservation_fails = 14756
	L1D_cache_core[13]: Access = 33836, Miss = 20508, Miss_rate = 0.606, Pending_hits = 1936, Reservation_fails = 13967
	L1D_cache_core[14]: Access = 33550, Miss = 20407, Miss_rate = 0.608, Pending_hits = 2105, Reservation_fails = 12936
	L1D_total_cache_accesses = 507490
	L1D_total_cache_misses = 305237
	L1D_total_cache_miss_rate = 0.6015
	L1D_total_cache_pending_hits = 32383
	L1D_total_cache_reservation_fails = 185244
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 183930
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 186
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12323
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1549
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 368
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 635
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13872

Total_core_cache_fail_stats:
ctas_completed 7864, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33084, 17001, 9765, 9765, 9765, 9765, 9765, 9765, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 
gpgpu_n_tot_thrd_icount = 192596736
gpgpu_n_tot_w_icount = 6018648
gpgpu_n_stall_shd_mem = 336621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 296153
gpgpu_n_mem_write_global = 130402
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6033408
gpgpu_n_store_insn = 2086432
gpgpu_n_shmem_insn = 67685344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5855232
gpgpu_n_shmem_bkconflict = 74592
gpgpu_n_l1cache_bkconflict = 20557
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20557
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1184015	W0_Idle:8085880	W0_Scoreboard:7276781	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5622486
single_issue_nums: WS0:3060786	WS1:2957862	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2369224 {8:296153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9388944 {72:130402,}
traffic_breakdown_coretomem[INST_ACC_R] = 119976 {8:14997,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47384480 {40:1184612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2086432 {8:260804,}
traffic_breakdown_memtocore[INST_ACC_R] = 2399520 {40:59988,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 275 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 54 
avg_icnt2sh_latency = 59 
mrq_lat_table:58784 	16833 	17421 	21220 	50848 	64261 	64978 	28382 	5912 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	787110 	552463 	99437 	6436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14064 	745 	161 	381106 	19918 	18239 	6291 	1011 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	177732 	217386 	199398 	246295 	464269 	140323 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	806 	388 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.027933 10.876713  9.820895 11.848684  8.132075 11.491620  9.317307 11.550280  8.461943 11.379653  8.591549 10.140804  9.315352 10.000000 10.632353 13.045082 
dram[1]: 11.114379 12.192192 12.264368 12.525252 11.294478 11.020833 11.555555 11.700000 10.137255 11.367396 10.144654 10.636637 10.304029 10.101493 12.327272 13.447154 
dram[2]: 10.725067  7.654255 12.100334  9.805970 11.618644  8.721739 11.420330  8.746223 11.033735  8.304124 10.096952  7.765886 10.353847  9.510549 12.338462 10.848485 
dram[3]: 11.613180 10.732704 12.572391 12.109848 11.231383 11.246201 11.824022 11.541796 11.750629 10.651282 11.290123  9.386707 10.026707 10.376384 12.590909 11.815789 
dram[4]:  7.830601 10.855956  9.375887 12.083612  8.243768 11.353591  9.332258 11.412087  8.589812 11.213235  8.681159  9.589674  9.347281 10.934854 10.969388 12.457031 
dram[5]: 11.112540 12.639610 12.909449 12.457338 11.243243 11.050532 13.450705 12.072886 10.278728 11.569269 10.136076 11.006330 10.689138 11.533101 12.343750 14.323009 
average row locality = 329727/30690 = 10.743793
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       805      1224       821      1220       945      1408       911      1406      1012      1560       781      1192       713      1128       668      1057 
dram[1]:      1017      1268      1068      1264      1233      1460      1252      1444      1368      1620      1070      1221       943      1160       883      1096 
dram[2]:      1224       815      1230       813      1402       948      1416       898      1556      1015      1231       742      1132       712      1066       661 
dram[3]:      1264      1027      1272      1060      1456      1241      1454      1244      1616      1377      1264      1026      1159       941      1104       875 
dram[4]:       806      1224       821      1221       935      1403       902      1410      1003      1556       772      1188       704      1127       666      1057 
dram[5]:      1088      1196      1133      1194      1300      1388      1322      1370      1431      1548      1112      1159       999      1091       949      1025 
total dram writes = 108559
bank skew: 1620/661 = 2.45
chip skew: 19380/16795 = 1.15
average mf latency per bank:
dram[0]:       5539      3871      5125      4019      4633      3497      5044      3562      4414      3219      4342      4013      4298      3833      4249      3594
dram[1]:       4329      2665      4222      2832      4189      2542      4368      2789      3725      2498      3991      2867      3752      2940      3612      2338
dram[2]:       4038      5074      4004      5323      3620      4464      3589      4982      3339      4036      4063      4255      3977      4017      3783      4084
dram[3]:       2747      4208      2766      4311      2560      4221      2721      4747      2485      3849      2802      4285      2944      3916      2443      3730
dram[4]:       5560      3848      5221      4037      4737      3551      5098      3640      4367      3279      4139      4247      4194      3729      4363      3518
dram[5]:       3896      2826      3877      2975      3941      2646      4050      2975      3531      2575      3696      3015      3546      3089      3224      2512
maximum mf latency per bank:
dram[0]:        752      1232       987      1226      1040      1204      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       822       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1297      1041      1289      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1279      1072      1185      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       789       813      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008518 n_nop=942913 n_act=5147 n_pre=5131 n_ref_event=0 n_req=51997 n_rd=38716 n_rd_L2_A=0 n_write=0 n_wr_bk=16851 bw_util=0.1102
n_activity=244197 dram_eff=0.4551
bk0: 2242a 979833i bk1: 3018a 975798i bk2: 1980a 984701i bk3: 2636a 979001i bk4: 2266a 979554i bk5: 3026a 974973i bk6: 2176a 983555i bk7: 3028a 976709i bk8: 2424a 979333i bk9: 3378a 971786i bk10: 1816a 983647i bk11: 2584a 976626i bk12: 1684a 985481i bk13: 2492a 979155i bk14: 1628a 988616i bk15: 2338a 982046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901225
Row_Buffer_Locality_read = 0.950279
Row_Buffer_Locality_write = 0.758226
Bank_Level_Parallism = 2.425862
Bank_Level_Parallism_Col = 2.350050
Bank_Level_Parallism_Ready = 1.248943
write_to_read_ratio_blp_rw_average = 0.502141
GrpLevelPara = 1.721315 

BW Util details:
bwutil = 0.110195 
total_CMD = 1008518 
util_bw = 111134 
Wasted_Col = 69831 
Wasted_Row = 28854 
Idle = 798699 

BW Util Bottlenecks: 
RCDc_limit = 16755 
RCDWRc_limit = 13509 
WTRc_limit = 13356 
RTWc_limit = 53834 
CCDLc_limit = 42442 
rwq = 0 
CCDLc_limit_alone = 28631 
WTRc_limit_alone = 12032 
RTWc_limit_alone = 41347 

Commands details: 
total_CMD = 1008518 
n_nop = 942913 
Read = 38716 
Write = 0 
L2_Alloc = 0 
L2_WB = 16851 
n_act = 5147 
n_pre = 5131 
n_ref = 0 
n_req = 51997 
total_req = 55567 

Dual Bus Interface Util: 
issued_total_row = 10278 
issued_total_col = 55567 
Row_Bus_Util =  0.010191 
CoL_Bus_Util = 0.055098 
Either_Row_CoL_Bus_Util = 0.065051 
Issued_on_Two_Bus_Simul_Util = 0.000238 
issued_two_Eff = 0.003658 
queue_avg = 2.380610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38061
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008518 n_nop=936261 n_act=5149 n_pre=5133 n_ref_event=0 n_req=58045 n_rd=42866 n_rd_L2_A=0 n_write=0 n_wr_bk=19367 bw_util=0.1234
n_activity=250787 dram_eff=0.4963
bk0: 2610a 975927i bk1: 3070a 973732i bk2: 2366a 979739i bk3: 2710a 976949i bk4: 2734a 973043i bk5: 3098a 968094i bk6: 2772a 975890i bk7: 3064a 973074i bk8: 3076a 971430i bk9: 3410a 968937i bk10: 2388a 976972i bk11: 2568a 973373i bk12: 2084a 978321i bk13: 2478a 975695i bk14: 2014a 982065i bk15: 2424a 979748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911534
Row_Buffer_Locality_read = 0.955956
Row_Buffer_Locality_write = 0.786086
Bank_Level_Parallism = 2.676553
Bank_Level_Parallism_Col = 2.605540
Bank_Level_Parallism_Ready = 1.296136
write_to_read_ratio_blp_rw_average = 0.523862
GrpLevelPara = 1.881779 

BW Util details:
bwutil = 0.123415 
total_CMD = 1008518 
util_bw = 124466 
Wasted_Col = 69839 
Wasted_Row = 27088 
Idle = 787125 

BW Util Bottlenecks: 
RCDc_limit = 15831 
RCDWRc_limit = 12453 
WTRc_limit = 15220 
RTWc_limit = 62125 
CCDLc_limit = 43612 
rwq = 0 
CCDLc_limit_alone = 29207 
WTRc_limit_alone = 13608 
RTWc_limit_alone = 49332 

Commands details: 
total_CMD = 1008518 
n_nop = 936261 
Read = 42866 
Write = 0 
L2_Alloc = 0 
L2_WB = 19367 
n_act = 5149 
n_pre = 5133 
n_ref = 0 
n_req = 58045 
total_req = 62233 

Dual Bus Interface Util: 
issued_total_row = 10282 
issued_total_col = 62233 
Row_Bus_Util =  0.010195 
CoL_Bus_Util = 0.061707 
Either_Row_CoL_Bus_Util = 0.071647 
Issued_on_Two_Bus_Simul_Util = 0.000256 
issued_two_Eff = 0.003571 
queue_avg = 3.096409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09641
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008518 n_nop=942772 n_act=5205 n_pre=5189 n_ref_event=0 n_req=52020 n_rd=38734 n_rd_L2_A=0 n_write=0 n_wr_bk=16861 bw_util=0.1103
n_activity=245301 dram_eff=0.4533
bk0: 3028a 974370i bk1: 2238a 979865i bk2: 2646a 979573i bk3: 1980a 984814i bk4: 3030a 974204i bk5: 2256a 980380i bk6: 3044a 976239i bk7: 2172a 982962i bk8: 3374a 971771i bk9: 2420a 978300i bk10: 2672a 976958i bk11: 1728a 983677i bk12: 2484a 979030i bk13: 1694a 986479i bk14: 2358a 981877i bk15: 1610a 989269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900211
Row_Buffer_Locality_read = 0.950173
Row_Buffer_Locality_write = 0.754554
Bank_Level_Parallism = 2.416858
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.259357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110251 
total_CMD = 1008518 
util_bw = 111190 
Wasted_Col = 69998 
Wasted_Row = 29792 
Idle = 797538 

BW Util Bottlenecks: 
RCDc_limit = 16942 
RCDWRc_limit = 13607 
WTRc_limit = 12546 
RTWc_limit = 53338 
CCDLc_limit = 41345 
rwq = 0 
CCDLc_limit_alone = 28282 
WTRc_limit_alone = 11253 
RTWc_limit_alone = 41568 

Commands details: 
total_CMD = 1008518 
n_nop = 942772 
Read = 38734 
Write = 0 
L2_Alloc = 0 
L2_WB = 16861 
n_act = 5205 
n_pre = 5189 
n_ref = 0 
n_req = 52020 
total_req = 55595 

Dual Bus Interface Util: 
issued_total_row = 10394 
issued_total_col = 55595 
Row_Bus_Util =  0.010306 
CoL_Bus_Util = 0.055125 
Either_Row_CoL_Bus_Util = 0.065191 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.003696 
queue_avg = 2.345883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008518 n_nop=936186 n_act=5171 n_pre=5155 n_ref_event=4567177155082382276 n_req=58074 n_rd=42886 n_rd_L2_A=0 n_write=0 n_wr_bk=19380 bw_util=0.1235
n_activity=250663 dram_eff=0.4968
bk0: 3066a 971745i bk1: 2616a 975472i bk2: 2720a 975273i bk3: 2366a 979959i bk4: 3092a 968062i bk5: 2746a 972894i bk6: 3080a 972543i bk7: 2760a 976805i bk8: 3406a 968957i bk9: 3086a 971163i bk10: 2652a 974961i bk11: 2302a 975402i bk12: 2474a 974895i bk13: 2084a 979478i bk14: 2436a 979964i bk15: 2000a 982695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911217
Row_Buffer_Locality_read = 0.955883
Row_Buffer_Locality_write = 0.785093
Bank_Level_Parallism = 2.691360
Bank_Level_Parallism_Col = 2.788441
Bank_Level_Parallism_Ready = 1.307638
write_to_read_ratio_blp_rw_average = 0.523952
GrpLevelPara = 1.880687 

BW Util details:
bwutil = 0.123480 
total_CMD = 1008518 
util_bw = 124532 
Wasted_Col = 69251 
Wasted_Row = 27485 
Idle = 787250 

BW Util Bottlenecks: 
RCDc_limit = 15734 
RCDWRc_limit = 12502 
WTRc_limit = 14839 
RTWc_limit = 61991 
CCDLc_limit = 43535 
rwq = 0 
CCDLc_limit_alone = 28732 
WTRc_limit_alone = 13295 
RTWc_limit_alone = 48732 

Commands details: 
total_CMD = 1008518 
n_nop = 936186 
Read = 42886 
Write = 0 
L2_Alloc = 0 
L2_WB = 19380 
n_act = 5171 
n_pre = 5155 
n_ref = 4567177155082382276 
n_req = 58074 
total_req = 62266 

Dual Bus Interface Util: 
issued_total_row = 10326 
issued_total_col = 62266 
Row_Bus_Util =  0.010239 
CoL_Bus_Util = 0.061740 
Either_Row_CoL_Bus_Util = 0.071721 
Issued_on_Two_Bus_Simul_Util = 0.000258 
issued_two_Eff = 0.003595 
queue_avg = 2.990367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99037
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008518 n_nop=943149 n_act=5143 n_pre=5127 n_ref_event=0 n_req=51809 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16795 bw_util=0.1098
n_activity=243588 dram_eff=0.4545
bk0: 2232a 980135i bk1: 2966a 975124i bk2: 1992a 984639i bk3: 2646a 980041i bk4: 2232a 979733i bk5: 3024a 974093i bk6: 2170a 982961i bk7: 3044a 975364i bk8: 2410a 980463i bk9: 3368a 971979i bk10: 1780a 985285i bk11: 2588a 976843i bk12: 1680a 986648i bk13: 2478a 980988i bk14: 1610a 989364i bk15: 2344a 981525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901021
Row_Buffer_Locality_read = 0.950213
Row_Buffer_Locality_write = 0.757795
Bank_Level_Parallism = 2.414935
Bank_Level_Parallism_Col = 2.338852
Bank_Level_Parallism_Ready = 1.238379
write_to_read_ratio_blp_rw_average = 0.502418
GrpLevelPara = 1.722601 

BW Util details:
bwutil = 0.109783 
total_CMD = 1008518 
util_bw = 110718 
Wasted_Col = 69226 
Wasted_Row = 28919 
Idle = 799655 

BW Util Bottlenecks: 
RCDc_limit = 16959 
RCDWRc_limit = 13483 
WTRc_limit = 13191 
RTWc_limit = 52052 
CCDLc_limit = 40698 
rwq = 0 
CCDLc_limit_alone = 27484 
WTRc_limit_alone = 11853 
RTWc_limit_alone = 40176 

Commands details: 
total_CMD = 1008518 
n_nop = 943149 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16795 
n_act = 5143 
n_pre = 5127 
n_ref = 0 
n_req = 51809 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 10270 
issued_total_col = 55359 
Row_Bus_Util =  0.010183 
CoL_Bus_Util = 0.054891 
Either_Row_CoL_Bus_Util = 0.064817 
Issued_on_Two_Bus_Simul_Util = 0.000258 
issued_two_Eff = 0.003977 
queue_avg = 2.347820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008518 n_nop=936910 n_act=4959 n_pre=4943 n_ref_event=0 n_req=57782 n_rd=42642 n_rd_L2_A=0 n_write=0 n_wr_bk=19305 bw_util=0.1228
n_activity=244277 dram_eff=0.5072
bk0: 2596a 973563i bk1: 2972a 974541i bk2: 2378a 979246i bk3: 2710a 976005i bk4: 2728a 970845i bk5: 3090a 969088i bk6: 2778a 974861i bk7: 3068a 972763i bk8: 3078a 968983i bk9: 3400a 967845i bk10: 2318a 974210i bk11: 2566a 974992i bk12: 2066a 977846i bk13: 2470a 975813i bk14: 2000a 978817i bk15: 2424a 980026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914437
Row_Buffer_Locality_read = 0.957624
Row_Buffer_Locality_write = 0.792801
Bank_Level_Parallism = 2.818458
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.294929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.122848 
total_CMD = 1008518 
util_bw = 123894 
Wasted_Col = 68770 
Wasted_Row = 22530 
Idle = 793324 

BW Util Bottlenecks: 
RCDc_limit = 15057 
RCDWRc_limit = 11541 
WTRc_limit = 15176 
RTWc_limit = 69994 
CCDLc_limit = 41300 
rwq = 0 
CCDLc_limit_alone = 28260 
WTRc_limit_alone = 13803 
RTWc_limit_alone = 58327 

Commands details: 
total_CMD = 1008518 
n_nop = 936910 
Read = 42642 
Write = 0 
L2_Alloc = 0 
L2_WB = 19305 
n_act = 4959 
n_pre = 4943 
n_ref = 0 
n_req = 57782 
total_req = 61947 

Dual Bus Interface Util: 
issued_total_row = 9902 
issued_total_col = 61947 
Row_Bus_Util =  0.009818 
CoL_Bus_Util = 0.061424 
Either_Row_CoL_Bus_Util = 0.071003 
Issued_on_Two_Bus_Simul_Util = 0.000239 
issued_two_Eff = 0.003366 
queue_avg = 2.933316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115560, Miss = 21356, Miss_rate = 0.185, Pending_hits = 9269, Reservation_fails = 7970
L2_cache_bank[1]: Access = 136694, Miss = 29018, Miss_rate = 0.212, Pending_hits = 12066, Reservation_fails = 10120
L2_cache_bank[2]: Access = 129214, Miss = 25970, Miss_rate = 0.201, Pending_hits = 11420, Reservation_fails = 8948
L2_cache_bank[3]: Access = 121688, Miss = 29334, Miss_rate = 0.241, Pending_hits = 12164, Reservation_fails = 12059
L2_cache_bank[4]: Access = 135732, Miss = 29158, Miss_rate = 0.215, Pending_hits = 11801, Reservation_fails = 7829
L2_cache_bank[5]: Access = 115652, Miss = 21216, Miss_rate = 0.183, Pending_hits = 9345, Reservation_fails = 10052
L2_cache_bank[6]: Access = 120856, Miss = 29464, Miss_rate = 0.244, Pending_hits = 11674, Reservation_fails = 7857
L2_cache_bank[7]: Access = 129938, Miss = 25896, Miss_rate = 0.199, Pending_hits = 11476, Reservation_fails = 10680
L2_cache_bank[8]: Access = 114502, Miss = 21218, Miss_rate = 0.185, Pending_hits = 9002, Reservation_fails = 7749
L2_cache_bank[9]: Access = 135794, Miss = 28968, Miss_rate = 0.213, Pending_hits = 11863, Reservation_fails = 9052
L2_cache_bank[10]: Access = 129480, Miss = 25864, Miss_rate = 0.200, Pending_hits = 11335, Reservation_fails = 9303
L2_cache_bank[11]: Access = 120324, Miss = 29222, Miss_rate = 0.243, Pending_hits = 11685, Reservation_fails = 7292
L2_total_cache_accesses = 1505434
L2_total_cache_misses = 316684
L2_total_cache_miss_rate = 0.2104
L2_total_cache_pending_hits = 133100
L2_total_cache_reservation_fails = 108911
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 292
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4348
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 272
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2523
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 272
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1270
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2523
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1505434
icnt_total_pkts_simt_to_mem=571969
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.31582
	minimum = 5
	maximum = 26
Network latency average = 5.30748
	minimum = 5
	maximum = 25
Slowest packet = 1946521
Flit latency average = 5.35308
	minimum = 5
	maximum = 24
Slowest flit = 2076863
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.01567
	minimum = 0.00545245 (at node 8)
	maximum = 0.0557827 (at node 16)
Accepted packet rate average = 0.01567
	minimum = 0.00454371 (at node 17)
	maximum = 0.0264234 (at node 9)
Injected flit rate average = 0.0164726
	minimum = 0.00653595 (at node 8)
	maximum = 0.0557827 (at node 16)
Accepted flit rate average= 0.0164726
	minimum = 0.00524274 (at node 17)
	maximum = 0.0264234 (at node 9)
Injected packet length average = 1.05122
Accepted packet length average = 1.05122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2753 (35 samples)
	minimum = 5 (35 samples)
	maximum = 210.629 (35 samples)
Network latency average = 18.2133 (35 samples)
	minimum = 5 (35 samples)
	maximum = 207.429 (35 samples)
Flit latency average = 17.5159 (35 samples)
	minimum = 5 (35 samples)
	maximum = 206.857 (35 samples)
Fragmentation average = 0.00163853 (35 samples)
	minimum = 0 (35 samples)
	maximum = 60.9143 (35 samples)
Injected packet rate average = 0.0721837 (35 samples)
	minimum = 0.0269255 (35 samples)
	maximum = 0.190608 (35 samples)
Accepted packet rate average = 0.0721837 (35 samples)
	minimum = 0.0246911 (35 samples)
	maximum = 0.108041 (35 samples)
Injected flit rate average = 0.0770177 (35 samples)
	minimum = 0.0351633 (35 samples)
	maximum = 0.19078 (35 samples)
Accepted flit rate average = 0.0770177 (35 samples)
	minimum = 0.0334732 (35 samples)
	maximum = 0.108041 (35 samples)
Injected packet size average = 1.06697 (35 samples)
Accepted packet size average = 1.06697 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 22 sec (3922 sec)
gpgpu_simulation_rate = 47403 (inst/sec)
gpgpu_simulation_rate = 278 (cycle/sec)
gpgpu_silicon_slowdown = 3597122x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (20,20,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
kernel_stream_id = 63050
gpu_sim_cycle = 17523
gpu_sim_insn = 9523200
gpu_ipc =     543.4686
gpu_tot_sim_cycle = 1109005
gpu_tot_sim_insn = 195439008
gpu_tot_ipc =     176.2292
gpu_tot_issued_cta = 8264
gpu_occupancy = 77.4213% 
gpu_tot_occupancy = 34.5078% 
max_total_param_size = 0
gpu_stall_dramfull = 122607
gpu_stall_icnt2sh    = 244550
partiton_level_parallism =       1.2550
partiton_level_parallism_total  =       0.4180
partiton_level_parallism_util =       1.8939
partiton_level_parallism_util_total  =       1.7989
L2_BW  =     137.2696 GB/Sec
L2_BW_total  =      45.6078 GB/Sec
gpu_total_sim_rate=48957

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3194420
	L1I_total_cache_misses = 45901
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35265
L1D_cache:
	L1D_cache_core[0]: Access = 35435, Miss = 21336, Miss_rate = 0.602, Pending_hits = 2173, Reservation_fails = 10515
	L1D_cache_core[1]: Access = 35432, Miss = 21252, Miss_rate = 0.600, Pending_hits = 2151, Reservation_fails = 12813
	L1D_cache_core[2]: Access = 36250, Miss = 21918, Miss_rate = 0.605, Pending_hits = 1990, Reservation_fails = 12063
	L1D_cache_core[3]: Access = 35786, Miss = 21396, Miss_rate = 0.598, Pending_hits = 2327, Reservation_fails = 11587
	L1D_cache_core[4]: Access = 35850, Miss = 21447, Miss_rate = 0.598, Pending_hits = 2458, Reservation_fails = 12255
	L1D_cache_core[5]: Access = 35771, Miss = 21533, Miss_rate = 0.602, Pending_hits = 2195, Reservation_fails = 12550
	L1D_cache_core[6]: Access = 35515, Miss = 21501, Miss_rate = 0.605, Pending_hits = 2348, Reservation_fails = 13741
	L1D_cache_core[7]: Access = 35628, Miss = 21213, Miss_rate = 0.595, Pending_hits = 2738, Reservation_fails = 12177
	L1D_cache_core[8]: Access = 35163, Miss = 21167, Miss_rate = 0.602, Pending_hits = 2036, Reservation_fails = 16128
	L1D_cache_core[9]: Access = 35162, Miss = 21287, Miss_rate = 0.605, Pending_hits = 2302, Reservation_fails = 14052
	L1D_cache_core[10]: Access = 35290, Miss = 21477, Miss_rate = 0.609, Pending_hits = 2214, Reservation_fails = 13979
	L1D_cache_core[11]: Access = 35978, Miss = 21650, Miss_rate = 0.602, Pending_hits = 2294, Reservation_fails = 11938
	L1D_cache_core[12]: Access = 35116, Miss = 21134, Miss_rate = 0.602, Pending_hits = 2569, Reservation_fails = 15815
	L1D_cache_core[13]: Access = 35500, Miss = 21498, Miss_rate = 0.606, Pending_hits = 2080, Reservation_fails = 14506
	L1D_cache_core[14]: Access = 35214, Miss = 21546, Miss_rate = 0.612, Pending_hits = 2216, Reservation_fails = 14909
	L1D_total_cache_accesses = 533090
	L1D_total_cache_misses = 321355
	L1D_total_cache_miss_rate = 0.6028
	L1D_total_cache_pending_hits = 34091
	L1D_total_cache_reservation_fails = 199028
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 193530
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1762
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9786
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 161200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3072
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2190
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1816
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20176
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7035
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164272

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13676
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 95
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2190
ctas_completed 8264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33549, 17466, 10230, 10230, 10230, 10230, 10230, 10230, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 
gpgpu_n_tot_thrd_icount = 202119936
gpgpu_n_tot_w_icount = 6316248
gpgpu_n_stall_shd_mem = 352324
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 311670
gpgpu_n_mem_write_global = 136802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340608
gpgpu_n_store_insn = 2188832
gpgpu_n_shmem_insn = 71166944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162432
gpgpu_n_shmem_bkconflict = 74592
gpgpu_n_l1cache_bkconflict = 23460
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23460
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1247459	W0_Idle:8095136	W0_Scoreboard:7418289	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3209586	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2493360 {8:311670,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9849744 {72:136802,}
traffic_breakdown_coretomem[INST_ACC_R] = 120576 {8:15072,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49867200 {40:1246680,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2188832 {8:273604,}
traffic_breakdown_memtocore[INST_ACC_R] = 2411520 {40:60288,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 53 
avg_icnt2sh_latency = 59 
mrq_lat_table:61162 	17359 	17949 	21932 	52224 	66174 	66848 	28626 	5915 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	826737 	580557 	105606 	7414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14121 	758 	162 	399701 	21300 	19701 	6744 	1040 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181953 	226582 	208889 	257475 	493309 	152063 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	822 	405 	24 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.136987 10.930107  9.884058 11.890676  8.213720 11.502732  9.297214 11.497283  8.447837 11.414634  8.684028 10.190341  9.423868 10.076696 10.580953 12.944000 
dram[1]: 11.172523 12.289018 12.256506 12.498403 11.311378 10.950495 11.462687 11.870620 10.143885 11.444706 10.198758 10.784660 10.392727 10.253687 12.127193 13.388235 
dram[2]: 10.780423  7.775457 12.177050  9.869565 11.627071  8.746479 11.371657  8.823009 11.021227  8.274314 10.145205  7.844884 10.428135  9.627615 12.305660 10.789216 
dram[3]: 11.726520 10.809231 12.463492 12.106618 11.205584 11.197640 11.927224 11.414926 11.817518 10.620000 11.376506  9.438806 10.175953 10.472528 12.564102 11.639831 
dram[4]:  7.941019 10.803763  9.448276 12.160656  8.280323 11.367568  9.253870 11.363636  8.661417 11.196643  8.775000  9.629032  9.460581 11.016181 10.905941 12.326996 
dram[5]: 11.115265 12.755486 12.942748 12.422078 11.307918 11.191215 13.194631 12.264205 10.345324 11.603406 10.212500 11.145963 10.799256 11.750865 12.300000 14.296138 
average row locality = 339277/31466 = 10.782336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       837      1256       853      1252       977      1440       943      1438      1044      1590       798      1206       726      1142       689      1078 
dram[1]:      1049      1332      1100      1328      1265      1524      1284      1508      1398      1684      1084      1251       956      1188       904      1138 
dram[2]:      1256       847      1262       845      1434       980      1448       930      1586      1047      1245       757      1145       727      1087       682 
dram[3]:      1328      1059      1336      1092      1520      1273      1518      1276      1680      1407      1295      1041      1186       956      1146       896 
dram[4]:       838      1256       853      1253       967      1435       934      1442      1035      1586       789      1201       718      1142       687      1078 
dram[5]:      1136      1244      1181      1242      1348      1436      1370      1418      1477      1596      1133      1186      1018      1113       981      1055 
total dram writes = 111697
bank skew: 1684/682 = 2.47
chip skew: 20009/17214 = 1.16
average mf latency per bank:
dram[0]:       5422      4167      5021      4459      4554      3781      4945      3729      4343      3354      4303      4167      4268      3975      4534      4101
dram[1]:       4272      2711      4158      2897      4138      2618      4311      2834      3693      2522      3982      2880      3734      2943      3849      3167
dram[2]:       4262      4969      4398      5207      3912      4389      3738      4883      3471      3977      4198      4222      4091      3979      4175      4478
dram[3]:       2785      4151      2824      4247      2638      4173      2775      4682      2507      3816      2817      4266      2945      3887      3104      4036
dram[4]:       5439      4179      5112      4522      4650      3865      4994      3830      4297      3416      4105      4401      4158      3881      4642      4175
dram[5]:       3811      2890      3791      3075      3868      2749      3971      3058      3473      2629      3672      3038      3516      3102      3412      3418
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       822       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       826       827      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1109018 -   mf: uid=5648826, sid4294967295:w4294967295, part=0, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108918), 
Ready @ 1109053 -   mf: uid=5648841, sid4294967295:w4294967295, part=0, addr=0xc0099700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108953), 
Ready @ 1109063 -   mf: uid=5648846, sid4294967295:w4294967295, part=0, addr=0xc009af00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108963), 
Ready @ 1109084 -   mf: uid=5648851, sid4294967295:w4294967295, part=0, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108984), 
Ready @ 1109093 -   mf: uid=5648855, sid4294967295:w4294967295, part=0, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108993), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024709 n_nop=957615 n_act=5256 n_pre=5240 n_ref_event=0 n_req=53271 n_rd=39572 n_rd_L2_A=0 n_write=0 n_wr_bk=17269 bw_util=0.1109
n_activity=251102 dram_eff=0.4527
bk0: 2306a 995308i bk1: 3082a 991241i bk2: 2044a 1000236i bk3: 2700a 994366i bk4: 2330a 995186i bk5: 3090a 990595i bk6: 2240a 999101i bk7: 3092a 992202i bk8: 2488a 994778i bk9: 3442a 987453i bk10: 1860a 999583i bk11: 2628a 992476i bk12: 1716a 1001462i bk13: 2524a 995148i bk14: 1660a 1004437i bk15: 2370a 997835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901541
Row_Buffer_Locality_read = 0.950268
Row_Buffer_Locality_write = 0.760785
Bank_Level_Parallism = 2.410672
Bank_Level_Parallism_Col = 2.338209
Bank_Level_Parallism_Ready = 1.246695
write_to_read_ratio_blp_rw_average = 0.501935
GrpLevelPara = 1.718041 

BW Util details:
bwutil = 0.110941 
total_CMD = 1024709 
util_bw = 113682 
Wasted_Col = 71750 
Wasted_Row = 29825 
Idle = 809452 

BW Util Bottlenecks: 
RCDc_limit = 17182 
RCDWRc_limit = 13861 
WTRc_limit = 13725 
RTWc_limit = 55032 
CCDLc_limit = 43355 
rwq = 0 
CCDLc_limit_alone = 29266 
WTRc_limit_alone = 12371 
RTWc_limit_alone = 42297 

Commands details: 
total_CMD = 1024709 
n_nop = 957615 
Read = 39572 
Write = 0 
L2_Alloc = 0 
L2_WB = 17269 
n_act = 5256 
n_pre = 5240 
n_ref = 0 
n_req = 53271 
total_req = 56841 

Dual Bus Interface Util: 
issued_total_row = 10496 
issued_total_col = 56841 
Row_Bus_Util =  0.010243 
CoL_Bus_Util = 0.055470 
Either_Row_CoL_Bus_Util = 0.065476 
Issued_on_Two_Bus_Simul_Util = 0.000237 
issued_two_Eff = 0.003622 
queue_avg = 2.381476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 1109005 -   mf: uid=5648825, sid4294967295:w4294967295, part=1, addr=0xc009e500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108905), 
Ready @ 1109025 -   mf: uid=5648829, sid4294967295:w4294967295, part=1, addr=0xc009b500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108925), 
Ready @ 1109028 -   mf: uid=5648830, sid4294967295:w4294967295, part=1, addr=0xc0099d00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108928), 
Ready @ 1109033 -   mf: uid=5648835, sid4294967295:w4294967295, part=1, addr=0xc009c800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108933), 
Ready @ 1109045 -   mf: uid=5648838, sid4294967295:w4294967295, part=1, addr=0xc009fd00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108945), 
Ready @ 1109055 -   mf: uid=5648842, sid4294967295:w4294967295, part=1, addr=0xc009cd00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108955), 
Ready @ 1109073 -   mf: uid=5648849, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108973), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024709 n_nop=950249 n_act=5299 n_pre=5283 n_ref_event=0 n_req=59951 n_rd=44146 n_rd_L2_A=0 n_write=0 n_wr_bk=19993 bw_util=0.1252
n_activity=259616 dram_eff=0.4941
bk0: 2674a 991363i bk1: 3198a 988689i bk2: 2430a 995087i bk3: 2838a 991654i bk4: 2798a 988571i bk5: 3226a 982760i bk6: 2836a 991274i bk7: 3192a 988090i bk8: 3140a 986751i bk9: 3538a 983774i bk10: 2432a 992737i bk11: 2652a 988589i bk12: 2116a 994314i bk13: 2542a 991221i bk14: 2046a 997585i bk15: 2488a 995164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911845
Row_Buffer_Locality_read = 0.955783
Row_Buffer_Locality_write = 0.789117
Bank_Level_Parallism = 2.663334
Bank_Level_Parallism_Col = 2.594857
Bank_Level_Parallism_Ready = 1.293956
write_to_read_ratio_blp_rw_average = 0.523955
GrpLevelPara = 1.875924 

BW Util details:
bwutil = 0.125185 
total_CMD = 1024709 
util_bw = 128278 
Wasted_Col = 72371 
Wasted_Row = 28071 
Idle = 795989 

BW Util Bottlenecks: 
RCDc_limit = 16407 
RCDWRc_limit = 12813 
WTRc_limit = 15700 
RTWc_limit = 64138 
CCDLc_limit = 45002 
rwq = 0 
CCDLc_limit_alone = 30136 
WTRc_limit_alone = 14052 
RTWc_limit_alone = 50920 

Commands details: 
total_CMD = 1024709 
n_nop = 950249 
Read = 44146 
Write = 0 
L2_Alloc = 0 
L2_WB = 19993 
n_act = 5299 
n_pre = 5283 
n_ref = 0 
n_req = 59951 
total_req = 64139 

Dual Bus Interface Util: 
issued_total_row = 10582 
issued_total_col = 64139 
Row_Bus_Util =  0.010327 
CoL_Bus_Util = 0.062592 
Either_Row_CoL_Bus_Util = 0.072665 
Issued_on_Two_Bus_Simul_Util = 0.000255 
issued_two_Eff = 0.003505 
queue_avg = 3.111005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11101
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1109031 -   mf: uid=5648833, sid4294967295:w4294967295, part=2, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108931), 
Ready @ 1109051 -   mf: uid=5648840, sid4294967295:w4294967295, part=2, addr=0xc0099f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108951), 
Ready @ 1109060 -   mf: uid=5648845, sid4294967295:w4294967295, part=2, addr=0xc009b700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108960), 
Ready @ 1109082 -   mf: uid=5648850, sid4294967295:w4294967295, part=2, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108982), 
Ready @ 1109089 -   mf: uid=5648854, sid4294967295:w4294967295, part=2, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108989), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024709 n_nop=957476 n_act=5313 n_pre=5298 n_ref_event=0 n_req=53293 n_rd=39590 n_rd_L2_A=0 n_write=0 n_wr_bk=17277 bw_util=0.111
n_activity=252193 dram_eff=0.451
bk0: 3092a 989946i bk1: 2306a 995559i bk2: 2710a 995155i bk3: 2044a 1000351i bk4: 3094a 989834i bk5: 2320a 995988i bk6: 3108a 991751i bk7: 2236a 998581i bk8: 3438a 987413i bk9: 2484a 993758i bk10: 2716a 992839i bk11: 1768a 999598i bk12: 2516a 994801i bk13: 1726a 1002340i bk14: 2390a 997615i bk15: 1642a 1004975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900550
Row_Buffer_Locality_read = 0.950164
Row_Buffer_Locality_write = 0.757206
Bank_Level_Parallism = 2.399775
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.256015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110992 
total_CMD = 1024709 
util_bw = 113734 
Wasted_Col = 71973 
Wasted_Row = 30830 
Idle = 808172 

BW Util Bottlenecks: 
RCDc_limit = 17393 
RCDWRc_limit = 13948 
WTRc_limit = 12820 
RTWc_limit = 54496 
CCDLc_limit = 42316 
rwq = 0 
CCDLc_limit_alone = 28946 
WTRc_limit_alone = 11508 
RTWc_limit_alone = 42438 

Commands details: 
total_CMD = 1024709 
n_nop = 957476 
Read = 39590 
Write = 0 
L2_Alloc = 0 
L2_WB = 17277 
n_act = 5313 
n_pre = 5298 
n_ref = 0 
n_req = 53293 
total_req = 56867 

Dual Bus Interface Util: 
issued_total_row = 10611 
issued_total_col = 56867 
Row_Bus_Util =  0.010355 
CoL_Bus_Util = 0.055496 
Either_Row_CoL_Bus_Util = 0.065612 
Issued_on_Two_Bus_Simul_Util = 0.000239 
issued_two_Eff = 0.003644 
queue_avg = 2.340844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34084
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1109023 -   mf: uid=5648828, sid4294967295:w4294967295, part=3, addr=0xc009bd00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108923), 
Ready @ 1109031 -   mf: uid=5648834, sid4294967295:w4294967295, part=3, addr=0xc009d000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108931), 
Ready @ 1109044 -   mf: uid=5648837, sid4294967295:w4294967295, part=3, addr=0xc009a500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108944), 
Ready @ 1109071 -   mf: uid=5648848, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108971), 
Ready @ 1109086 -   mf: uid=5648853, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108986), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024709 n_nop=950150 n_act=5329 n_pre=5313 n_ref_event=4567177155082382276 n_req=59987 n_rd=44170 n_rd_L2_A=0 n_write=0 n_wr_bk=20009 bw_util=0.1253
n_activity=259599 dram_eff=0.4944
bk0: 3194a 986599i bk1: 2684a 990863i bk2: 2848a 990015i bk3: 2430a 995285i bk4: 3220a 982872i bk5: 2810a 988273i bk6: 3208a 987445i bk7: 2824a 992113i bk8: 3534a 983724i bk9: 3150a 986583i bk10: 2740a 990486i bk11: 2342a 991199i bk12: 2538a 990296i bk13: 2116a 995459i bk14: 2500a 995377i bk15: 2032a 998048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911414
Row_Buffer_Locality_read = 0.955649
Row_Buffer_Locality_write = 0.787886
Bank_Level_Parallism = 2.679001
Bank_Level_Parallism_Col = 2.771336
Bank_Level_Parallism_Ready = 1.305251
write_to_read_ratio_blp_rw_average = 0.523881
GrpLevelPara = 1.875432 

BW Util details:
bwutil = 0.125263 
total_CMD = 1024709 
util_bw = 128357 
Wasted_Col = 71879 
Wasted_Row = 28348 
Idle = 796125 

BW Util Bottlenecks: 
RCDc_limit = 16334 
RCDWRc_limit = 12896 
WTRc_limit = 15498 
RTWc_limit = 63929 
CCDLc_limit = 44791 
rwq = 0 
CCDLc_limit_alone = 29591 
WTRc_limit_alone = 13910 
RTWc_limit_alone = 50317 

Commands details: 
total_CMD = 1024709 
n_nop = 950150 
Read = 44170 
Write = 0 
L2_Alloc = 0 
L2_WB = 20009 
n_act = 5329 
n_pre = 5313 
n_ref = 4567177155082382276 
n_req = 59987 
total_req = 64179 

Dual Bus Interface Util: 
issued_total_row = 10642 
issued_total_col = 64179 
Row_Bus_Util =  0.010385 
CoL_Bus_Util = 0.062631 
Either_Row_CoL_Bus_Util = 0.072761 
Issued_on_Two_Bus_Simul_Util = 0.000256 
issued_two_Eff = 0.003514 
queue_avg = 3.008162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.00816
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1109020 -   mf: uid=5648827, sid4294967295:w4294967295, part=4, addr=0xc009d700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108920), 
Ready @ 1109029 -   mf: uid=5648831, sid4294967295:w4294967295, part=4, addr=0xc009ef00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108929), 
Ready @ 1109058 -   mf: uid=5648844, sid4294967295:w4294967295, part=4, addr=0xc009bf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108958), 
Ready @ 1109065 -   mf: uid=5648847, sid4294967295:w4294967295, part=4, addr=0xc009a700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108965), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024709 n_nop=957839 n_act=5257 n_pre=5242 n_ref_event=0 n_req=53084 n_rd=39420 n_rd_L2_A=0 n_write=0 n_wr_bk=17213 bw_util=0.1105
n_activity=250403 dram_eff=0.4523
bk0: 2296a 995734i bk1: 3034a 990668i bk2: 2056a 1000387i bk3: 2710a 995434i bk4: 2296a 995255i bk5: 3088a 989697i bk6: 2234a 998401i bk7: 3108a 990820i bk8: 2474a 996096i bk9: 3432a 987681i bk10: 1824a 1001188i bk11: 2628a 992782i bk12: 1712a 1002584i bk13: 2510a 996901i bk14: 1642a 1005076i bk15: 2376a 997125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901232
Row_Buffer_Locality_read = 0.950152
Row_Buffer_Locality_write = 0.760100
Bank_Level_Parallism = 2.397434
Bank_Level_Parallism_Col = 2.324590
Bank_Level_Parallism_Ready = 1.235445
write_to_read_ratio_blp_rw_average = 0.502355
GrpLevelPara = 1.715524 

BW Util details:
bwutil = 0.110535 
total_CMD = 1024709 
util_bw = 113266 
Wasted_Col = 71254 
Wasted_Row = 29961 
Idle = 810228 

BW Util Bottlenecks: 
RCDc_limit = 17424 
RCDWRc_limit = 13859 
WTRc_limit = 13493 
RTWc_limit = 53229 
CCDLc_limit = 41712 
rwq = 0 
CCDLc_limit_alone = 28162 
WTRc_limit_alone = 12130 
RTWc_limit_alone = 41042 

Commands details: 
total_CMD = 1024709 
n_nop = 957839 
Read = 39420 
Write = 0 
L2_Alloc = 0 
L2_WB = 17213 
n_act = 5257 
n_pre = 5242 
n_ref = 0 
n_req = 53084 
total_req = 56633 

Dual Bus Interface Util: 
issued_total_row = 10499 
issued_total_col = 56633 
Row_Bus_Util =  0.010246 
CoL_Bus_Util = 0.055267 
Either_Row_CoL_Bus_Util = 0.065258 
Issued_on_Two_Bus_Simul_Util = 0.000256 
issued_two_Eff = 0.003918 
queue_avg = 2.346784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1109029 -   mf: uid=5648832, sid4294967295:w4294967295, part=5, addr=0xc0099500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108929), 
Ready @ 1109041 -   mf: uid=5648836, sid4294967295:w4294967295, part=5, addr=0xc009ad00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108941), 
Ready @ 1109047 -   mf: uid=5648839, sid4294967295:w4294967295, part=5, addr=0xc009f500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108947), 
Ready @ 1109057 -   mf: uid=5648843, sid4294967295:w4294967295, part=5, addr=0xc009c500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108957), 
Ready @ 1109084 -   mf: uid=5648852, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1108984), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024709 n_nop=950926 n_act=5094 n_pre=5078 n_ref_event=0 n_req=59691 n_rd=43922 n_rd_L2_A=0 n_write=0 n_wr_bk=19934 bw_util=0.1246
n_activity=253269 dram_eff=0.5043
bk0: 2660a 988585i bk1: 3100a 989501i bk2: 2442a 994352i bk3: 2838a 990979i bk4: 2792a 986037i bk5: 3218a 984138i bk6: 2842a 990062i bk7: 3196a 987827i bk8: 3142a 984384i bk9: 3528a 982848i bk10: 2362a 989897i bk11: 2650a 990489i bk12: 2098a 993371i bk13: 2534a 991531i bk14: 2032a 994621i bk15: 2488a 995275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914912
Row_Buffer_Locality_read = 0.957584
Row_Buffer_Locality_write = 0.796056
Bank_Level_Parallism = 2.802778
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.292594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.124632 
total_CMD = 1024709 
util_bw = 127712 
Wasted_Col = 71392 
Wasted_Row = 23303 
Idle = 802302 

BW Util Bottlenecks: 
RCDc_limit = 15544 
RCDWRc_limit = 11897 
WTRc_limit = 15737 
RTWc_limit = 72348 
CCDLc_limit = 42434 
rwq = 0 
CCDLc_limit_alone = 29144 
WTRc_limit_alone = 14328 
RTWc_limit_alone = 60467 

Commands details: 
total_CMD = 1024709 
n_nop = 950926 
Read = 43922 
Write = 0 
L2_Alloc = 0 
L2_WB = 19934 
n_act = 5094 
n_pre = 5078 
n_ref = 0 
n_req = 59691 
total_req = 63856 

Dual Bus Interface Util: 
issued_total_row = 10172 
issued_total_col = 63856 
Row_Bus_Util =  0.009927 
CoL_Bus_Util = 0.062316 
Either_Row_CoL_Bus_Util = 0.072004 
Issued_on_Two_Bus_Simul_Util = 0.000239 
issued_two_Eff = 0.003321 
queue_avg = 2.946733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119392, Miss = 21998, Miss_rate = 0.184, Pending_hits = 9424, Reservation_fails = 7976
L2_cache_bank[1]: Access = 145894, Miss = 29660, Miss_rate = 0.203, Pending_hits = 12170, Reservation_fails = 10123
L2_cache_bank[2]: Access = 133158, Miss = 26612, Miss_rate = 0.200, Pending_hits = 11553, Reservation_fails = 8950
L2_cache_bank[3]: Access = 129448, Miss = 30612, Miss_rate = 0.236, Pending_hits = 12531, Reservation_fails = 12066
L2_cache_bank[4]: Access = 145008, Miss = 29800, Miss_rate = 0.206, Pending_hits = 11915, Reservation_fails = 7830
L2_cache_bank[5]: Access = 119848, Miss = 21856, Miss_rate = 0.182, Pending_hits = 9528, Reservation_fails = 10164
L2_cache_bank[6]: Access = 128412, Miss = 30748, Miss_rate = 0.239, Pending_hits = 12013, Reservation_fails = 7862
L2_cache_bank[7]: Access = 134250, Miss = 26536, Miss_rate = 0.198, Pending_hits = 11598, Reservation_fails = 10685
L2_cache_bank[8]: Access = 118346, Miss = 21860, Miss_rate = 0.185, Pending_hits = 9179, Reservation_fails = 7754
L2_cache_bank[9]: Access = 145298, Miss = 29608, Miss_rate = 0.204, Pending_hits = 11977, Reservation_fails = 9102
L2_cache_bank[10]: Access = 133424, Miss = 26506, Miss_rate = 0.199, Pending_hits = 11455, Reservation_fails = 9305
L2_cache_bank[11]: Access = 128124, Miss = 30500, Miss_rate = 0.238, Pending_hits = 12036, Reservation_fails = 7301
L2_total_cache_accesses = 1580602
L2_total_cache_misses = 326296
L2_total_cache_miss_rate = 0.2064
L2_total_cache_pending_hits = 135379
L2_total_cache_reservation_fails = 109118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2547
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4612
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 296
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2677
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1580602
icnt_total_pkts_simt_to_mem=600361
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.4985
	minimum = 5
	maximum = 264
Network latency average = 53.2266
	minimum = 5
	maximum = 264
Slowest packet = 1968982
Flit latency average = 50.3137
	minimum = 5
	maximum = 264
Slowest flit = 2100476
Fragmentation average = 0.00248044
	minimum = 0
	maximum = 167
Injected packet rate average = 0.20536
	minimum = 0.0770987 (at node 13)
	maximum = 0.542373 (at node 24)
Accepted packet rate average = 0.20536
	minimum = 0.0668835 (at node 15)
	maximum = 0.307482 (at node 2)
Injected flit rate average = 0.218887
	minimum = 0.100839 (at node 13)
	maximum = 0.542373 (at node 24)
Accepted flit rate average= 0.218887
	minimum = 0.0913086 (at node 15)
	maximum = 0.307482 (at node 2)
Injected packet length average = 1.06587
Accepted packet length average = 1.06587
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3371 (36 samples)
	minimum = 5 (36 samples)
	maximum = 212.111 (36 samples)
Network latency average = 19.1858 (36 samples)
	minimum = 5 (36 samples)
	maximum = 209 (36 samples)
Flit latency average = 18.427 (36 samples)
	minimum = 5 (36 samples)
	maximum = 208.444 (36 samples)
Fragmentation average = 0.00166192 (36 samples)
	minimum = 0 (36 samples)
	maximum = 63.8611 (36 samples)
Injected packet rate average = 0.075883 (36 samples)
	minimum = 0.0283192 (36 samples)
	maximum = 0.200379 (36 samples)
Accepted packet rate average = 0.075883 (36 samples)
	minimum = 0.0258631 (36 samples)
	maximum = 0.113581 (36 samples)
Injected flit rate average = 0.0809585 (36 samples)
	minimum = 0.0369876 (36 samples)
	maximum = 0.200547 (36 samples)
Accepted flit rate average = 0.0809585 (36 samples)
	minimum = 0.0350797 (36 samples)
	maximum = 0.113581 (36 samples)
Injected packet size average = 1.06689 (36 samples)
Accepted packet size average = 1.06689 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 32 sec (3992 sec)
gpgpu_simulation_rate = 48957 (inst/sec)
gpgpu_simulation_rate = 277 (cycle/sec)
gpgpu_silicon_slowdown = 3610108x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
kernel_stream_id = 63050
gpu_sim_cycle = 29169
gpu_sim_insn = 19880
gpu_ipc =       0.6815
gpu_tot_sim_cycle = 1138174
gpu_tot_sim_insn = 195458888
gpu_tot_ipc =     171.7302
gpu_tot_issued_cta = 8265
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.4261% 
max_total_param_size = 0
gpu_stall_dramfull = 122607
gpu_stall_icnt2sh    = 244550
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4073
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7988
L2_BW  =       0.1558 GB/Sec
L2_BW_total  =      44.4429 GB/Sec
gpu_total_sim_rate=48130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3196092
	L1I_total_cache_misses = 45913
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35265
L1D_cache:
	L1D_cache_core[0]: Access = 35435, Miss = 21336, Miss_rate = 0.602, Pending_hits = 2173, Reservation_fails = 10515
	L1D_cache_core[1]: Access = 35432, Miss = 21252, Miss_rate = 0.600, Pending_hits = 2151, Reservation_fails = 12813
	L1D_cache_core[2]: Access = 36250, Miss = 21918, Miss_rate = 0.605, Pending_hits = 1990, Reservation_fails = 12063
	L1D_cache_core[3]: Access = 35786, Miss = 21396, Miss_rate = 0.598, Pending_hits = 2327, Reservation_fails = 11587
	L1D_cache_core[4]: Access = 35850, Miss = 21447, Miss_rate = 0.598, Pending_hits = 2458, Reservation_fails = 12255
	L1D_cache_core[5]: Access = 35802, Miss = 21549, Miss_rate = 0.602, Pending_hits = 2195, Reservation_fails = 12550
	L1D_cache_core[6]: Access = 35515, Miss = 21501, Miss_rate = 0.605, Pending_hits = 2348, Reservation_fails = 13741
	L1D_cache_core[7]: Access = 35628, Miss = 21213, Miss_rate = 0.595, Pending_hits = 2738, Reservation_fails = 12177
	L1D_cache_core[8]: Access = 35163, Miss = 21167, Miss_rate = 0.602, Pending_hits = 2036, Reservation_fails = 16128
	L1D_cache_core[9]: Access = 35162, Miss = 21287, Miss_rate = 0.605, Pending_hits = 2302, Reservation_fails = 14052
	L1D_cache_core[10]: Access = 35290, Miss = 21477, Miss_rate = 0.609, Pending_hits = 2214, Reservation_fails = 13979
	L1D_cache_core[11]: Access = 35978, Miss = 21650, Miss_rate = 0.602, Pending_hits = 2294, Reservation_fails = 11938
	L1D_cache_core[12]: Access = 35116, Miss = 21134, Miss_rate = 0.602, Pending_hits = 2569, Reservation_fails = 15815
	L1D_cache_core[13]: Access = 35500, Miss = 21498, Miss_rate = 0.606, Pending_hits = 2080, Reservation_fails = 14506
	L1D_cache_core[14]: Access = 35214, Miss = 21546, Miss_rate = 0.612, Pending_hits = 2216, Reservation_fails = 14909
	L1D_total_cache_accesses = 533121
	L1D_total_cache_misses = 321371
	L1D_total_cache_miss_rate = 0.6028
	L1D_total_cache_pending_hits = 34091
	L1D_total_cache_reservation_fails = 199028
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 193536
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1762
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 162860
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3084
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2190
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1816
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7050
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165944

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13676
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 95
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2190
ctas_completed 8265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33549, 17466, 10230, 10230, 10230, 10230, 10230, 10230, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 
gpgpu_n_tot_thrd_icount = 202214304
gpgpu_n_tot_w_icount = 6319197
gpgpu_n_stall_shd_mem = 352828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 311686
gpgpu_n_mem_write_global = 136817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340864
gpgpu_n_store_insn = 2189072
gpgpu_n_shmem_insn = 71171640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162528
gpgpu_n_shmem_bkconflict = 75096
gpgpu_n_l1cache_bkconflict = 23460
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75096
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23460
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1247459	W0_Idle:8128494	W0_Scoreboard:7440318	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:364817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3212535	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2493488 {8:311686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9850824 {72:136817,}
traffic_breakdown_coretomem[INST_ACC_R] = 120672 {8:15084,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49869760 {40:1246744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2189072 {8:273634,}
traffic_breakdown_memtocore[INST_ACC_R] = 2413440 {40:60336,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 53 
avg_icnt2sh_latency = 59 
mrq_lat_table:61245 	17379 	17963 	21932 	52233 	66174 	66848 	28626 	5915 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	826815 	580573 	105606 	7414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14133 	758 	162 	399732 	21300 	19701 	6744 	1040 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182047 	226582 	208889 	257475 	493309 	152063 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	837 	405 	24 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.136987 10.930107  9.884058 11.890676  8.213720 11.502732  9.297214 11.497283  8.447837 11.419512  8.684028 10.198864  9.423868 10.076696 10.580953 12.944000 
dram[1]: 11.172523 12.346821 12.256506 12.498403 11.311378 10.950495 11.462687 11.870620 10.148681 11.444706 10.208075 10.790561 10.392727 10.268436 12.127193 13.388235 
dram[2]: 10.780423  7.775457 12.177050  9.869565 11.627071  8.746479 11.371657  8.823009 11.025944  8.274314 10.153424  7.844884 10.428135  9.627615 12.305660 10.789216 
dram[3]: 11.771350 10.809231 12.463492 12.106618 11.205584 11.197640 11.927224 11.414926 11.817518 10.625000 11.385542  9.438806 10.196481 10.472528 12.564102 11.639831 
dram[4]:  7.930481 10.803763  9.448276 12.160656  8.280323 11.367568  9.253870 11.363636  8.661417 11.201439  8.775000  9.634409  9.464730 11.016181 10.905941 12.326996 
dram[5]: 11.093167 12.818182 12.942748 12.422078 11.307918 11.191215 13.194631 12.264205 10.350120 11.603406 10.221875 11.145963 10.799256 11.771626 12.300000 14.296138 
average row locality = 339403/31469 = 10.785313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       837      1256       853      1252       977      1440       943      1438      1044      1592       798      1209       726      1142       689      1078 
dram[1]:      1049      1332      1100      1328      1265      1524      1284      1508      1400      1684      1087      1253       956      1193       904      1138 
dram[2]:      1256       847      1262       845      1434       980      1448       930      1588      1047      1248       757      1145       727      1087       682 
dram[3]:      1328      1059      1336      1092      1520      1273      1518      1276      1680      1409      1298      1041      1193       956      1146       896 
dram[4]:       838      1256       853      1253       967      1435       934      1442      1035      1588       789      1203       719      1142       687      1078 
dram[5]:      1136      1244      1181      1242      1348      1436      1370      1418      1479      1596      1136      1186      1018      1119       981      1055 
total dram writes = 111747
bank skew: 1684/682 = 2.47
chip skew: 20021/17219 = 1.16
average mf latency per bank:
dram[0]:       5422      4167      5021      4459      4554      3781      4945      3729      4343      3350      4303      4157      4268      3975      4534      4101
dram[1]:       4272      2716      4158      2897      4138      2618      4311      2834      3688      2522      3971      2876      3734      2930      3849      3167
dram[2]:       4262      4969      4398      5207      3912      4389      3738      4883      3466      3977      4188      4222      4091      3979      4175      4478
dram[3]:       2791      4151      2824      4247      2638      4173      2775      4682      2507      3810      2810      4266      2928      3887      3104      4036
dram[4]:       5439      4179      5112      4522      4650      3865      4994      3830      4297      3412      4105      4393      4152      3881      4642      4175
dram[5]:       3811      2895      3791      3075      3868      2749      3971      3058      3468      2629      3662      3038      3516      3086      3412      3418
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       822       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       826       827      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051661 n_nop=984562 n_act=5256 n_pre=5240 n_ref_event=0 n_req=53276 n_rd=39572 n_rd_L2_A=0 n_write=0 n_wr_bk=17274 bw_util=0.1081
n_activity=251152 dram_eff=0.4527
bk0: 2306a 1022260i bk1: 3082a 1018193i bk2: 2044a 1027188i bk3: 2700a 1021318i bk4: 2330a 1022138i bk5: 3090a 1017547i bk6: 2240a 1026053i bk7: 3092a 1019154i bk8: 2488a 1021730i bk9: 3442a 1014405i bk10: 1860a 1026535i bk11: 2628a 1019428i bk12: 1716a 1028414i bk13: 2524a 1022100i bk14: 1660a 1031389i bk15: 2370a 1024787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901550
Row_Buffer_Locality_read = 0.950268
Row_Buffer_Locality_write = 0.760873
Bank_Level_Parallism = 2.410639
Bank_Level_Parallism_Col = 2.338171
Bank_Level_Parallism_Ready = 1.246673
write_to_read_ratio_blp_rw_average = 0.501949
GrpLevelPara = 1.718021 

BW Util details:
bwutil = 0.108107 
total_CMD = 1051661 
util_bw = 113692 
Wasted_Col = 71750 
Wasted_Row = 29825 
Idle = 836394 

BW Util Bottlenecks: 
RCDc_limit = 17182 
RCDWRc_limit = 13861 
WTRc_limit = 13725 
RTWc_limit = 55032 
CCDLc_limit = 43355 
rwq = 0 
CCDLc_limit_alone = 29266 
WTRc_limit_alone = 12371 
RTWc_limit_alone = 42297 

Commands details: 
total_CMD = 1051661 
n_nop = 984562 
Read = 39572 
Write = 0 
L2_Alloc = 0 
L2_WB = 17274 
n_act = 5256 
n_pre = 5240 
n_ref = 0 
n_req = 53276 
total_req = 56846 

Dual Bus Interface Util: 
issued_total_row = 10496 
issued_total_col = 56846 
Row_Bus_Util =  0.009980 
CoL_Bus_Util = 0.054054 
Either_Row_CoL_Bus_Util = 0.063803 
Issued_on_Two_Bus_Simul_Util = 0.000231 
issued_two_Eff = 0.003622 
queue_avg = 2.320444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32044
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051661 n_nop=977169 n_act=5299 n_pre=5283 n_ref_event=0 n_req=59983 n_rd=44166 n_rd_L2_A=0 n_write=0 n_wr_bk=20005 bw_util=0.122
n_activity=259837 dram_eff=0.4939
bk0: 2674a 1018315i bk1: 3218a 1015616i bk2: 2430a 1022039i bk3: 2838a 1018606i bk4: 2798a 1015523i bk5: 3226a 1009712i bk6: 2836a 1018226i bk7: 3192a 1015042i bk8: 3140a 1013703i bk9: 3538a 1010726i bk10: 2432a 1019689i bk11: 2652a 1015541i bk12: 2116a 1021266i bk13: 2542a 1018073i bk14: 2046a 1024537i bk15: 2488a 1022116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911892
Row_Buffer_Locality_read = 0.955803
Row_Buffer_Locality_write = 0.789277
Bank_Level_Parallism = 2.662650
Bank_Level_Parallism_Col = 2.594100
Bank_Level_Parallism_Ready = 1.293810
write_to_read_ratio_blp_rw_average = 0.524114
GrpLevelPara = 1.875394 

BW Util details:
bwutil = 0.122037 
total_CMD = 1051661 
util_bw = 128342 
Wasted_Col = 72436 
Wasted_Row = 28071 
Idle = 822812 

BW Util Bottlenecks: 
RCDc_limit = 16407 
RCDWRc_limit = 12813 
WTRc_limit = 15700 
RTWc_limit = 64203 
CCDLc_limit = 45037 
rwq = 0 
CCDLc_limit_alone = 30151 
WTRc_limit_alone = 14052 
RTWc_limit_alone = 50965 

Commands details: 
total_CMD = 1051661 
n_nop = 977169 
Read = 44166 
Write = 0 
L2_Alloc = 0 
L2_WB = 20005 
n_act = 5299 
n_pre = 5283 
n_ref = 0 
n_req = 59983 
total_req = 64171 

Dual Bus Interface Util: 
issued_total_row = 10582 
issued_total_col = 64171 
Row_Bus_Util =  0.010062 
CoL_Bus_Util = 0.061019 
Either_Row_CoL_Bus_Util = 0.070833 
Issued_on_Two_Bus_Simul_Util = 0.000248 
issued_two_Eff = 0.003504 
queue_avg = 3.031293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03129
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051661 n_nop=984421 n_act=5314 n_pre=5298 n_ref_event=0 n_req=53298 n_rd=39590 n_rd_L2_A=0 n_write=0 n_wr_bk=17283 bw_util=0.1082
n_activity=252272 dram_eff=0.4509
bk0: 3092a 1016898i bk1: 2306a 1022511i bk2: 2710a 1022107i bk3: 2044a 1027303i bk4: 3094a 1016786i bk5: 2320a 1022940i bk6: 3108a 1018703i bk7: 2236a 1025533i bk8: 3438a 1014350i bk9: 2484a 1020710i bk10: 2716a 1019791i bk11: 1768a 1026550i bk12: 2516a 1021753i bk13: 1726a 1029292i bk14: 2390a 1024567i bk15: 1642a 1031927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900559
Row_Buffer_Locality_read = 0.950164
Row_Buffer_Locality_write = 0.757295
Bank_Level_Parallism = 2.399637
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.255988
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108158 
total_CMD = 1051661 
util_bw = 113746 
Wasted_Col = 71980 
Wasted_Row = 30838 
Idle = 835097 

BW Util Bottlenecks: 
RCDc_limit = 17393 
RCDWRc_limit = 13955 
WTRc_limit = 12820 
RTWc_limit = 54496 
CCDLc_limit = 42316 
rwq = 0 
CCDLc_limit_alone = 28946 
WTRc_limit_alone = 11508 
RTWc_limit_alone = 42438 

Commands details: 
total_CMD = 1051661 
n_nop = 984421 
Read = 39590 
Write = 0 
L2_Alloc = 0 
L2_WB = 17283 
n_act = 5314 
n_pre = 5298 
n_ref = 0 
n_req = 53298 
total_req = 56873 

Dual Bus Interface Util: 
issued_total_row = 10612 
issued_total_col = 56873 
Row_Bus_Util =  0.010091 
CoL_Bus_Util = 0.054079 
Either_Row_CoL_Bus_Util = 0.063937 
Issued_on_Two_Bus_Simul_Util = 0.000233 
issued_two_Eff = 0.003644 
queue_avg = 2.280853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28085
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051661 n_nop=977060 n_act=5330 n_pre=5314 n_ref_event=4567177155082382276 n_req=60027 n_rd=44198 n_rd_L2_A=0 n_write=0 n_wr_bk=20021 bw_util=0.1221
n_activity=259912 dram_eff=0.4942
bk0: 3222a 1013493i bk1: 2684a 1017813i bk2: 2848a 1016966i bk3: 2430a 1022237i bk4: 3220a 1009824i bk5: 2810a 1015225i bk6: 3208a 1014397i bk7: 2824a 1019065i bk8: 3534a 1010676i bk9: 3150a 1013535i bk10: 2740a 1017438i bk11: 2342a 1018151i bk12: 2538a 1017128i bk13: 2116a 1022411i bk14: 2500a 1022329i bk15: 2032a 1025001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911457
Row_Buffer_Locality_read = 0.955654
Row_Buffer_Locality_write = 0.788047
Bank_Level_Parallism = 2.677938
Bank_Level_Parallism_Col = 2.770118
Bank_Level_Parallism_Ready = 1.305063
write_to_read_ratio_blp_rw_average = 0.524013
GrpLevelPara = 1.874713 

BW Util details:
bwutil = 0.122129 
total_CMD = 1051661 
util_bw = 128438 
Wasted_Col = 71972 
Wasted_Row = 28358 
Idle = 822893 

BW Util Bottlenecks: 
RCDc_limit = 16346 
RCDWRc_limit = 12896 
WTRc_limit = 15499 
RTWc_limit = 64007 
CCDLc_limit = 44834 
rwq = 0 
CCDLc_limit_alone = 29610 
WTRc_limit_alone = 13911 
RTWc_limit_alone = 50371 

Commands details: 
total_CMD = 1051661 
n_nop = 977060 
Read = 44198 
Write = 0 
L2_Alloc = 0 
L2_WB = 20021 
n_act = 5330 
n_pre = 5314 
n_ref = 4567177155082382276 
n_req = 60027 
total_req = 64219 

Dual Bus Interface Util: 
issued_total_row = 10644 
issued_total_col = 64219 
Row_Bus_Util =  0.010121 
CoL_Bus_Util = 0.061064 
Either_Row_CoL_Bus_Util = 0.070936 
Issued_on_Two_Bus_Simul_Util = 0.000249 
issued_two_Eff = 0.003512 
queue_avg = 2.931153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051661 n_nop=984778 n_act=5259 n_pre=5243 n_ref_event=0 n_req=53093 n_rd=39424 n_rd_L2_A=0 n_write=0 n_wr_bk=17219 bw_util=0.1077
n_activity=250518 dram_eff=0.4522
bk0: 2300a 1022656i bk1: 3034a 1017618i bk2: 2056a 1027338i bk3: 2710a 1022386i bk4: 2296a 1022207i bk5: 3088a 1016649i bk6: 2234a 1025353i bk7: 3108a 1017772i bk8: 2474a 1023048i bk9: 3432a 1014620i bk10: 1824a 1028140i bk11: 2628a 1019733i bk12: 1712a 1029536i bk13: 2510a 1023853i bk14: 1642a 1032028i bk15: 2376a 1024078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901230
Row_Buffer_Locality_read = 0.950132
Row_Buffer_Locality_write = 0.760187
Bank_Level_Parallism = 2.397089
Bank_Level_Parallism_Col = 2.324335
Bank_Level_Parallism_Ready = 1.235404
write_to_read_ratio_blp_rw_average = 0.502332
GrpLevelPara = 1.715386 

BW Util details:
bwutil = 0.107721 
total_CMD = 1051661 
util_bw = 113286 
Wasted_Col = 71276 
Wasted_Row = 29977 
Idle = 837122 

BW Util Bottlenecks: 
RCDc_limit = 17436 
RCDWRc_limit = 13866 
WTRc_limit = 13493 
RTWc_limit = 53229 
CCDLc_limit = 41715 
rwq = 0 
CCDLc_limit_alone = 28165 
WTRc_limit_alone = 12130 
RTWc_limit_alone = 41042 

Commands details: 
total_CMD = 1051661 
n_nop = 984778 
Read = 39424 
Write = 0 
L2_Alloc = 0 
L2_WB = 17219 
n_act = 5259 
n_pre = 5243 
n_ref = 0 
n_req = 53093 
total_req = 56643 

Dual Bus Interface Util: 
issued_total_row = 10502 
issued_total_col = 56643 
Row_Bus_Util =  0.009986 
CoL_Bus_Util = 0.053861 
Either_Row_CoL_Bus_Util = 0.063597 
Issued_on_Two_Bus_Simul_Util = 0.000249 
issued_two_Eff = 0.003917 
queue_avg = 2.286710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28671
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051661 n_nop=977841 n_act=5095 n_pre=5079 n_ref_event=0 n_req=59726 n_rd=43946 n_rd_L2_A=0 n_write=0 n_wr_bk=19945 bw_util=0.1215
n_activity=253535 dram_eff=0.504
bk0: 2664a 1015507i bk1: 3120a 1016427i bk2: 2442a 1021304i bk3: 2838a 1017931i bk4: 2792a 1012989i bk5: 3218a 1011090i bk6: 2842a 1017014i bk7: 3196a 1014779i bk8: 3142a 1011336i bk9: 3528a 1009800i bk10: 2362a 1016849i bk11: 2650a 1017441i bk12: 2098a 1020323i bk13: 2534a 1018383i bk14: 2032a 1021573i bk15: 2488a 1022227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914945
Row_Buffer_Locality_read = 0.957584
Row_Buffer_Locality_write = 0.796198
Bank_Level_Parallism = 2.801741
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.292435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.121505 
total_CMD = 1051661 
util_bw = 127782 
Wasted_Col = 71472 
Wasted_Row = 23313 
Idle = 829094 

BW Util Bottlenecks: 
RCDc_limit = 15556 
RCDWRc_limit = 11897 
WTRc_limit = 15737 
RTWc_limit = 72413 
CCDLc_limit = 42472 
rwq = 0 
CCDLc_limit_alone = 29162 
WTRc_limit_alone = 14328 
RTWc_limit_alone = 60512 

Commands details: 
total_CMD = 1051661 
n_nop = 977841 
Read = 43946 
Write = 0 
L2_Alloc = 0 
L2_WB = 19945 
n_act = 5095 
n_pre = 5079 
n_ref = 0 
n_req = 59726 
total_req = 63891 

Dual Bus Interface Util: 
issued_total_row = 10174 
issued_total_col = 63891 
Row_Bus_Util =  0.009674 
CoL_Bus_Util = 0.060752 
Either_Row_CoL_Bus_Util = 0.070194 
Issued_on_Two_Bus_Simul_Util = 0.000233 
issued_two_Eff = 0.003319 
queue_avg = 2.871305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119400, Miss = 21998, Miss_rate = 0.184, Pending_hits = 9424, Reservation_fails = 7976
L2_cache_bank[1]: Access = 145894, Miss = 29660, Miss_rate = 0.203, Pending_hits = 12170, Reservation_fails = 10123
L2_cache_bank[2]: Access = 133166, Miss = 26612, Miss_rate = 0.200, Pending_hits = 11553, Reservation_fails = 8950
L2_cache_bank[3]: Access = 129478, Miss = 30632, Miss_rate = 0.237, Pending_hits = 12531, Reservation_fails = 12066
L2_cache_bank[4]: Access = 145016, Miss = 29800, Miss_rate = 0.205, Pending_hits = 11915, Reservation_fails = 7830
L2_cache_bank[5]: Access = 119848, Miss = 21856, Miss_rate = 0.182, Pending_hits = 9528, Reservation_fails = 10164
L2_cache_bank[6]: Access = 128454, Miss = 30776, Miss_rate = 0.240, Pending_hits = 12013, Reservation_fails = 7862
L2_cache_bank[7]: Access = 134250, Miss = 26536, Miss_rate = 0.198, Pending_hits = 11598, Reservation_fails = 10685
L2_cache_bank[8]: Access = 118354, Miss = 21864, Miss_rate = 0.185, Pending_hits = 9179, Reservation_fails = 7754
L2_cache_bank[9]: Access = 145298, Miss = 29608, Miss_rate = 0.204, Pending_hits = 11977, Reservation_fails = 9102
L2_cache_bank[10]: Access = 133432, Miss = 26510, Miss_rate = 0.199, Pending_hits = 11455, Reservation_fails = 9305
L2_cache_bank[11]: Access = 128154, Miss = 30520, Miss_rate = 0.238, Pending_hits = 12036, Reservation_fails = 7301
L2_total_cache_accesses = 1580744
L2_total_cache_misses = 326372
L2_total_cache_miss_rate = 0.2065
L2_total_cache_pending_hits = 135379
L2_total_cache_reservation_fails = 109118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2547
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4648
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2677
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 296
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14100
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2677
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1580744
icnt_total_pkts_simt_to_mem=600419
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2044297
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2180963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000234902
	minimum = 0 (at node 0)
	maximum = 0.00147417 (at node 5)
Accepted packet rate average = 0.000234902
	minimum = 0 (at node 0)
	maximum = 0.00486818 (at node 5)
Injected flit rate average = 0.000253948
	minimum = 0 (at node 0)
	maximum = 0.00198841 (at node 5)
Accepted flit rate average= 0.000253948
	minimum = 0 (at node 0)
	maximum = 0.00486818 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9307 (37 samples)
	minimum = 5 (37 samples)
	maximum = 206.703 (37 samples)
Network latency average = 18.8046 (37 samples)
	minimum = 5 (37 samples)
	maximum = 203.514 (37 samples)
Flit latency average = 18.0641 (37 samples)
	minimum = 5 (37 samples)
	maximum = 202.946 (37 samples)
Fragmentation average = 0.001617 (37 samples)
	minimum = 0 (37 samples)
	maximum = 62.1351 (37 samples)
Injected packet rate average = 0.0738385 (37 samples)
	minimum = 0.0275539 (37 samples)
	maximum = 0.195004 (37 samples)
Accepted packet rate average = 0.0738385 (37 samples)
	minimum = 0.0251641 (37 samples)
	maximum = 0.110642 (37 samples)
Injected flit rate average = 0.0787773 (37 samples)
	minimum = 0.035988 (37 samples)
	maximum = 0.19518 (37 samples)
Accepted flit rate average = 0.0787773 (37 samples)
	minimum = 0.0341316 (37 samples)
	maximum = 0.110642 (37 samples)
Injected packet size average = 1.06689 (37 samples)
Accepted packet size average = 1.06689 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 41 sec (4061 sec)
gpgpu_simulation_rate = 48130 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 3571428x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (19,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
kernel_stream_id = 63467
gpu_sim_cycle = 29882
gpu_sim_insn = 373920
gpu_ipc =      12.5132
gpu_tot_sim_cycle = 1168056
gpu_tot_sim_insn = 195832808
gpu_tot_ipc =     167.6570
gpu_tot_issued_cta = 8284
gpu_occupancy = 2.6315% 
gpu_tot_occupancy = 33.2745% 
max_total_param_size = 0
gpu_stall_dramfull = 122665
gpu_stall_icnt2sh    = 244550
partiton_level_parallism =       0.0867
partiton_level_parallism_total  =       0.3991
partiton_level_parallism_util =       1.0658
partiton_level_parallism_util_total  =       1.7919
L2_BW  =       9.8328 GB/Sec
L2_BW_total  =      43.5575 GB/Sec
gpu_total_sim_rate=47279

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3207682
	L1I_total_cache_misses = 47330
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35265
L1D_cache:
	L1D_cache_core[0]: Access = 35514, Miss = 21384, Miss_rate = 0.602, Pending_hits = 2173, Reservation_fails = 10515
	L1D_cache_core[1]: Access = 35511, Miss = 21300, Miss_rate = 0.600, Pending_hits = 2151, Reservation_fails = 12813
	L1D_cache_core[2]: Access = 36329, Miss = 21966, Miss_rate = 0.605, Pending_hits = 1990, Reservation_fails = 12063
	L1D_cache_core[3]: Access = 35865, Miss = 21444, Miss_rate = 0.598, Pending_hits = 2327, Reservation_fails = 11587
	L1D_cache_core[4]: Access = 35929, Miss = 21495, Miss_rate = 0.598, Pending_hits = 2458, Reservation_fails = 12255
	L1D_cache_core[5]: Access = 35881, Miss = 21597, Miss_rate = 0.602, Pending_hits = 2195, Reservation_fails = 12550
	L1D_cache_core[6]: Access = 35673, Miss = 21565, Miss_rate = 0.605, Pending_hits = 2356, Reservation_fails = 13741
	L1D_cache_core[7]: Access = 35786, Miss = 21301, Miss_rate = 0.595, Pending_hits = 2746, Reservation_fails = 12177
	L1D_cache_core[8]: Access = 35321, Miss = 21255, Miss_rate = 0.602, Pending_hits = 2052, Reservation_fails = 16128
	L1D_cache_core[9]: Access = 35320, Miss = 21367, Miss_rate = 0.605, Pending_hits = 2310, Reservation_fails = 14052
	L1D_cache_core[10]: Access = 35369, Miss = 21525, Miss_rate = 0.609, Pending_hits = 2214, Reservation_fails = 13979
	L1D_cache_core[11]: Access = 36057, Miss = 21698, Miss_rate = 0.602, Pending_hits = 2294, Reservation_fails = 11938
	L1D_cache_core[12]: Access = 35195, Miss = 21182, Miss_rate = 0.602, Pending_hits = 2569, Reservation_fails = 15815
	L1D_cache_core[13]: Access = 35579, Miss = 21546, Miss_rate = 0.606, Pending_hits = 2080, Reservation_fails = 14506
	L1D_cache_core[14]: Access = 35293, Miss = 21594, Miss_rate = 0.612, Pending_hits = 2216, Reservation_fails = 14909
	L1D_total_cache_accesses = 534622
	L1D_total_cache_misses = 322219
	L1D_total_cache_miss_rate = 0.6027
	L1D_total_cache_pending_hits = 34131
	L1D_total_cache_reservation_fails = 199028
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 193707
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 40
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10173
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1417
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 248
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11590

Total_core_cache_fail_stats:
ctas_completed 8284, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
34755, 17466, 10230, 10230, 10230, 10230, 10230, 10230, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 
gpgpu_n_tot_thrd_icount = 202947552
gpgpu_n_tot_w_icount = 6342111
gpgpu_n_stall_shd_mem = 357084
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 312518
gpgpu_n_mem_write_global = 137406
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6355456
gpgpu_n_store_insn = 2198496
gpgpu_n_shmem_insn = 71292632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6166176
gpgpu_n_shmem_bkconflict = 79352
gpgpu_n_l1cache_bkconflict = 23460
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23460
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1250163	W0_Idle:8694227	W0_Scoreboard:7718421	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920599
single_issue_nums: WS0:3230625	WS1:3111486	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2500144 {8:312518,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9893232 {72:137406,}
traffic_breakdown_coretomem[INST_ACC_R] = 130024 {8:16253,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50002880 {40:1250072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2198496 {8:274812,}
traffic_breakdown_memtocore[INST_ACC_R] = 2600480 {40:65012,}
maxmflatency = 1535 
max_icnt2mem_latency = 1070 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 53 
avg_icnt2sh_latency = 59 
mrq_lat_table:62070 	17615 	18174 	21956 	52386 	66195 	66848 	28626 	5915 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	830808 	581086 	105606 	7414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15264 	783 	175 	401151 	21302 	19701 	6744 	1040 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	186205 	226898 	208921 	257475 	493309 	152063 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	871 	409 	24 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.174387 10.901596  9.884058 11.890676  8.213720 11.502732  9.297214 11.497283  8.447837 11.419512  8.684028 10.198864  9.465020 10.112094 10.580953 12.944000 
dram[1]: 11.196825 12.289326 12.256506 12.381250 11.311378 10.861314 11.462687 11.803191 10.148681 11.504695 10.208075 10.902655 10.429090 10.430678 12.127193 13.458823 
dram[2]: 10.802631  7.800000 12.177050  9.869565 11.627071  8.746479 11.371657  8.823009 11.025944  8.274314 10.153424  7.844884 10.458715  9.669456 12.305660 10.789216 
dram[3]: 11.762803 10.819571 12.440625 12.106618 11.109726 11.197640 11.830238 11.414926 11.823671 10.625000 11.496988  9.438806 10.346041 10.509157 12.648352 11.639831 
dram[4]:  7.944297 10.812834  9.448276 12.160656  8.280323 11.367568  9.253870 11.363636  8.661417 11.201439  8.775000  9.634409  9.510373 11.048544 10.905941 12.326996 
dram[5]: 11.073620 12.882716 12.923954 12.334394 11.298245 11.273902 13.160535 12.320113 10.339713 11.681265 10.237500 11.245341 10.869888 11.927336 12.281385 14.360515 
average row locality = 340873/31568 = 10.798055
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       839      1257       853      1252       977      1440       943      1438      1044      1592       798      1209       736      1154       689      1078 
dram[1]:      1051      1351      1100      1338      1265      1532      1284      1510      1400      1689      1087      1259       966      1216       904      1148 
dram[2]:      1258       848      1262       845      1434       980      1448       930      1588      1047      1248       757      1155       737      1087       682 
dram[3]:      1347      1060      1347      1092      1528      1273      1521      1276      1686      1409      1303      1041      1212       966      1157       896 
dram[4]:       839      1257       853      1253       967      1435       934      1442      1035      1588       789      1203       730      1152       687      1078 
dram[5]:      1146      1253      1189      1245      1356      1436      1373      1418      1485      1596      1141      1186      1037      1132       989      1058 
total dram writes = 112101
bank skew: 1689/682 = 2.48
chip skew: 20114/17242 = 1.17
average mf latency per bank:
dram[0]:       5433      4183      5021      4459      4554      3781      4945      3729      4343      3350      4303      4157      4210      3934      4534      4101
dram[1]:       4283      2742      4158      2889      4138      2617      4311      2842      3688      2525      3971      2871      3696      2884      3849      3146
dram[2]:       4272      4987      4398      5207      3912      4389      3738      4883      3466      3977      4188      4222      4055      3925      4175      4478
dram[3]:       2819      4167      2814      4247      2635      4173      2780      4682      2508      3810      2809      4266      2890      3847      3081      4036
dram[4]:       5459      4192      5112      4522      4650      3865      4994      3830      4297      3412      4105      4393      4090      3848      4642      4175
dram[5]:       3800      2940      3766      3083      3845      2761      3962      3070      3454      2639      3646      3049      3452      3059      3384      3415
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       822       789       907      1189      1120      1117      1187      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        813       932       949       845      1104      1139      1176      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       826       827      1149       958      1096      1159      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1079272 n_nop=1012076 n_act=5262 n_pre=5246 n_ref_event=0 n_req=53361 n_rd=39632 n_rd_L2_A=0 n_write=0 n_wr_bk=17299 bw_util=0.1055
n_activity=251900 dram_eff=0.452
bk0: 2334a 1049796i bk1: 3114a 1045667i bk2: 2044a 1054791i bk3: 2700a 1048924i bk4: 2330a 1049744i bk5: 3090a 1045154i bk6: 2240a 1053662i bk7: 3092a 1046764i bk8: 2488a 1049341i bk9: 3442a 1042016i bk10: 1860a 1054147i bk11: 2628a 1047041i bk12: 1716a 1055907i bk13: 2524a 1049613i bk14: 1660a 1059004i bk15: 2370a 1052403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901595
Row_Buffer_Locality_read = 0.950242
Row_Buffer_Locality_write = 0.761163
Bank_Level_Parallism = 2.408239
Bank_Level_Parallism_Col = 2.336015
Bank_Level_Parallism_Ready = 1.246308
write_to_read_ratio_blp_rw_average = 0.502156
GrpLevelPara = 1.716602 

BW Util details:
bwutil = 0.105499 
total_CMD = 1079272 
util_bw = 113862 
Wasted_Col = 71967 
Wasted_Row = 29889 
Idle = 863554 

BW Util Bottlenecks: 
RCDc_limit = 17230 
RCDWRc_limit = 13875 
WTRc_limit = 13725 
RTWc_limit = 55175 
CCDLc_limit = 43443 
rwq = 0 
CCDLc_limit_alone = 29310 
WTRc_limit_alone = 12371 
RTWc_limit_alone = 42396 

Commands details: 
total_CMD = 1079272 
n_nop = 1012076 
Read = 39632 
Write = 0 
L2_Alloc = 0 
L2_WB = 17299 
n_act = 5262 
n_pre = 5246 
n_ref = 0 
n_req = 53361 
total_req = 56931 

Dual Bus Interface Util: 
issued_total_row = 10508 
issued_total_col = 56931 
Row_Bus_Util =  0.009736 
CoL_Bus_Util = 0.052749 
Either_Row_CoL_Bus_Util = 0.062260 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.003616 
queue_avg = 2.261394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26139
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1079272 n_nop=1004302 n_act=5331 n_pre=5315 n_ref_event=0 n_req=60398 n_rd=44486 n_rd_L2_A=0 n_write=0 n_wr_bk=20100 bw_util=0.1197
n_activity=262949 dram_eff=0.4912
bk0: 2702a 1045860i bk1: 3302a 1042638i bk2: 2430a 1049648i bk3: 2878a 1045901i bk4: 2798a 1043122i bk5: 3258a 1036928i bk6: 2836a 1045818i bk7: 3224a 1042458i bk8: 3140a 1041293i bk9: 3570a 1038233i bk10: 2432a 1047292i bk11: 2684a 1043031i bk12: 2116a 1048716i bk13: 2574a 1045311i bk14: 2046a 1052159i bk15: 2496a 1049596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911967
Row_Buffer_Locality_read = 0.955784
Row_Buffer_Locality_write = 0.789467
Bank_Level_Parallism = 2.652267
Bank_Level_Parallism_Col = 2.584100
Bank_Level_Parallism_Ready = 1.292272
write_to_read_ratio_blp_rw_average = 0.524675
GrpLevelPara = 1.868630 

BW Util details:
bwutil = 0.119684 
total_CMD = 1079272 
util_bw = 129172 
Wasted_Col = 73427 
Wasted_Row = 28296 
Idle = 848377 

BW Util Bottlenecks: 
RCDc_limit = 16568 
RCDWRc_limit = 12930 
WTRc_limit = 15779 
RTWc_limit = 64999 
CCDLc_limit = 45504 
rwq = 0 
CCDLc_limit_alone = 30387 
WTRc_limit_alone = 14123 
RTWc_limit_alone = 51538 

Commands details: 
total_CMD = 1079272 
n_nop = 1004302 
Read = 44486 
Write = 0 
L2_Alloc = 0 
L2_WB = 20100 
n_act = 5331 
n_pre = 5315 
n_ref = 0 
n_req = 60398 
total_req = 64586 

Dual Bus Interface Util: 
issued_total_row = 10646 
issued_total_col = 64586 
Row_Bus_Util =  0.009864 
CoL_Bus_Util = 0.059842 
Either_Row_CoL_Bus_Util = 0.069463 
Issued_on_Two_Bus_Simul_Util = 0.000243 
issued_two_Eff = 0.003495 
queue_avg = 2.955428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95543
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1079272 n_nop=1011949 n_act=5318 n_pre=5302 n_ref_event=0 n_req=53373 n_rd=39642 n_rd_L2_A=0 n_write=0 n_wr_bk=17306 bw_util=0.1055
n_activity=252910 dram_eff=0.4503
bk0: 3120a 1044433i bk1: 2330a 1050049i bk2: 2710a 1049715i bk3: 2044a 1054912i bk4: 3094a 1044395i bk5: 2320a 1050550i bk6: 3108a 1046313i bk7: 2236a 1053144i bk8: 3438a 1041961i bk9: 2484a 1048321i bk10: 2716a 1047402i bk11: 1768a 1054162i bk12: 2516a 1049245i bk13: 1726a 1056804i bk14: 2390a 1052179i bk15: 1642a 1059540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900624
Row_Buffer_Locality_read = 0.950179
Row_Buffer_Locality_write = 0.757556
Bank_Level_Parallism = 2.397691
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.255654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105530 
total_CMD = 1079272 
util_bw = 113896 
Wasted_Col = 72167 
Wasted_Row = 30882 
Idle = 862327 

BW Util Bottlenecks: 
RCDc_limit = 17417 
RCDWRc_limit = 13969 
WTRc_limit = 12820 
RTWc_limit = 54639 
CCDLc_limit = 42394 
rwq = 0 
CCDLc_limit_alone = 28980 
WTRc_limit_alone = 11508 
RTWc_limit_alone = 42537 

Commands details: 
total_CMD = 1079272 
n_nop = 1011949 
Read = 39642 
Write = 0 
L2_Alloc = 0 
L2_WB = 17306 
n_act = 5318 
n_pre = 5302 
n_ref = 0 
n_req = 53373 
total_req = 56948 

Dual Bus Interface Util: 
issued_total_row = 10620 
issued_total_col = 56948 
Row_Bus_Util =  0.009840 
CoL_Bus_Util = 0.052765 
Either_Row_CoL_Bus_Util = 0.062378 
Issued_on_Two_Bus_Simul_Util = 0.000227 
issued_two_Eff = 0.003639 
queue_avg = 2.222672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1079272 n_nop=1004204 n_act=5361 n_pre=5345 n_ref_event=4567177155082382276 n_req=60432 n_rd=44510 n_rd_L2_A=0 n_write=0 n_wr_bk=20114 bw_util=0.1198
n_activity=262853 dram_eff=0.4917
bk0: 3294a 1040529i bk1: 2708a 1045354i bk2: 2892a 1044241i bk3: 2430a 1049843i bk4: 3252a 1037079i bk5: 2810a 1042824i bk6: 3240a 1041818i bk7: 2824a 1046658i bk8: 3566a 1038127i bk9: 3150a 1041133i bk10: 2772a 1044908i bk11: 2342a 1045757i bk12: 2570a 1044435i bk13: 2116a 1049929i bk14: 2512a 1049769i bk15: 2032a 1052626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911537
Row_Buffer_Locality_read = 0.955673
Row_Buffer_Locality_write = 0.788155
Bank_Level_Parallism = 2.667655
Bank_Level_Parallism_Col = 2.758266
Bank_Level_Parallism_Ready = 1.303428
write_to_read_ratio_blp_rw_average = 0.524851
GrpLevelPara = 1.867625 

BW Util details:
bwutil = 0.119755 
total_CMD = 1079272 
util_bw = 129248 
Wasted_Col = 72982 
Wasted_Row = 28535 
Idle = 848507 

BW Util Bottlenecks: 
RCDc_limit = 16486 
RCDWRc_limit = 13009 
WTRc_limit = 15552 
RTWc_limit = 64864 
CCDLc_limit = 45314 
rwq = 0 
CCDLc_limit_alone = 29850 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 50992 

Commands details: 
total_CMD = 1079272 
n_nop = 1004204 
Read = 44510 
Write = 0 
L2_Alloc = 0 
L2_WB = 20114 
n_act = 5361 
n_pre = 5345 
n_ref = 4567177155082382276 
n_req = 60432 
total_req = 64624 

Dual Bus Interface Util: 
issued_total_row = 10706 
issued_total_col = 64624 
Row_Bus_Util =  0.009920 
CoL_Bus_Util = 0.059877 
Either_Row_CoL_Bus_Util = 0.069554 
Issued_on_Two_Bus_Simul_Util = 0.000243 
issued_two_Eff = 0.003490 
queue_avg = 2.857486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1079272 n_nop=1012304 n_act=5264 n_pre=5248 n_ref_event=0 n_req=53168 n_rd=39476 n_rd_L2_A=0 n_write=0 n_wr_bk=17242 bw_util=0.1051
n_activity=251174 dram_eff=0.4516
bk0: 2328a 1050165i bk1: 3058a 1045153i bk2: 2056a 1054943i bk3: 2710a 1049993i bk4: 2296a 1049814i bk5: 3088a 1044258i bk6: 2234a 1052963i bk7: 3108a 1045383i bk8: 2474a 1050659i bk9: 3432a 1042231i bk10: 1824a 1055751i bk11: 2628a 1047344i bk12: 1712a 1057048i bk13: 2510a 1051368i bk14: 1642a 1059642i bk15: 2376a 1051694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901275
Row_Buffer_Locality_read = 0.950122
Row_Buffer_Locality_write = 0.760444
Bank_Level_Parallism = 2.395031
Bank_Level_Parallism_Col = 2.322474
Bank_Level_Parallism_Ready = 1.235096
write_to_read_ratio_blp_rw_average = 0.502565
GrpLevelPara = 1.714146 

BW Util details:
bwutil = 0.105104 
total_CMD = 1079272 
util_bw = 113436 
Wasted_Col = 71465 
Wasted_Row = 30031 
Idle = 864340 

BW Util Bottlenecks: 
RCDc_limit = 17472 
RCDWRc_limit = 13880 
WTRc_limit = 13494 
RTWc_limit = 53359 
CCDLc_limit = 41791 
rwq = 0 
CCDLc_limit_alone = 28201 
WTRc_limit_alone = 12131 
RTWc_limit_alone = 41132 

Commands details: 
total_CMD = 1079272 
n_nop = 1012304 
Read = 39476 
Write = 0 
L2_Alloc = 0 
L2_WB = 17242 
n_act = 5264 
n_pre = 5248 
n_ref = 0 
n_req = 53168 
total_req = 56718 

Dual Bus Interface Util: 
issued_total_row = 10512 
issued_total_col = 56718 
Row_Bus_Util =  0.009740 
CoL_Bus_Util = 0.052552 
Either_Row_CoL_Bus_Util = 0.062049 
Issued_on_Two_Bus_Simul_Util = 0.000243 
issued_two_Eff = 0.003912 
queue_avg = 2.228446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1079272 n_nop=1004995 n_act=5116 n_pre=5100 n_ref_event=0 n_req=60141 n_rd=44266 n_rd_L2_A=0 n_write=0 n_wr_bk=20040 bw_util=0.1192
n_activity=256320 dram_eff=0.5018
bk0: 2692a 1042844i bk1: 3196a 1043664i bk2: 2442a 1048757i bk3: 2882a 1045302i bk4: 2792a 1040366i bk5: 3250a 1038644i bk6: 2842a 1044526i bk7: 3228a 1042295i bk8: 3142a 1038898i bk9: 3560a 1037343i bk10: 2362a 1044397i bk11: 2682a 1045010i bk12: 2098a 1047735i bk13: 2566a 1045797i bk14: 2032a 1048993i bk15: 2500a 1049758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915183
Row_Buffer_Locality_read = 0.957665
Row_Buffer_Locality_write = 0.796724
Bank_Level_Parallism = 2.790845
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.290918
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.119166 
total_CMD = 1079272 
util_bw = 128612 
Wasted_Col = 72458 
Wasted_Row = 23436 
Idle = 854766 

BW Util Bottlenecks: 
RCDc_limit = 15660 
RCDWRc_limit = 11964 
WTRc_limit = 15794 
RTWc_limit = 73324 
CCDLc_limit = 42784 
rwq = 0 
CCDLc_limit_alone = 29415 
WTRc_limit_alone = 14384 
RTWc_limit_alone = 61365 

Commands details: 
total_CMD = 1079272 
n_nop = 1004995 
Read = 44266 
Write = 0 
L2_Alloc = 0 
L2_WB = 20040 
n_act = 5116 
n_pre = 5100 
n_ref = 0 
n_req = 60141 
total_req = 64306 

Dual Bus Interface Util: 
issued_total_row = 10216 
issued_total_col = 64306 
Row_Bus_Util =  0.009466 
CoL_Bus_Util = 0.059583 
Either_Row_CoL_Bus_Util = 0.068821 
Issued_on_Two_Bus_Simul_Util = 0.000227 
issued_two_Eff = 0.003298 
queue_avg = 2.799108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79911

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119940, Miss = 22036, Miss_rate = 0.184, Pending_hits = 9456, Reservation_fails = 8083
L2_cache_bank[1]: Access = 146510, Miss = 29702, Miss_rate = 0.203, Pending_hits = 12214, Reservation_fails = 10238
L2_cache_bank[2]: Access = 133646, Miss = 26650, Miss_rate = 0.199, Pending_hits = 11597, Reservation_fails = 9131
L2_cache_bank[3]: Access = 131070, Miss = 30944, Miss_rate = 0.236, Pending_hits = 12603, Reservation_fails = 12577
L2_cache_bank[4]: Access = 145496, Miss = 29838, Miss_rate = 0.205, Pending_hits = 11959, Reservation_fails = 8067
L2_cache_bank[5]: Access = 120328, Miss = 21890, Miss_rate = 0.182, Pending_hits = 9556, Reservation_fails = 10295
L2_cache_bank[6]: Access = 129978, Miss = 31084, Miss_rate = 0.239, Pending_hits = 12069, Reservation_fails = 8170
L2_cache_bank[7]: Access = 134730, Miss = 26570, Miss_rate = 0.197, Pending_hits = 11630, Reservation_fails = 10816
L2_cache_bank[8]: Access = 118850, Miss = 21902, Miss_rate = 0.184, Pending_hits = 9203, Reservation_fails = 7869
L2_cache_bank[9]: Access = 145778, Miss = 29642, Miss_rate = 0.203, Pending_hits = 12009, Reservation_fails = 9236
L2_cache_bank[10]: Access = 133984, Miss = 26548, Miss_rate = 0.198, Pending_hits = 11491, Reservation_fails = 9419
L2_cache_bank[11]: Access = 129616, Miss = 30832, Miss_rate = 0.238, Pending_hits = 12080, Reservation_fails = 7541
L2_total_cache_accesses = 1589926
L2_total_cache_misses = 327638
L2_total_cache_miss_rate = 0.2061
L2_total_cache_pending_hits = 135867
L2_total_cache_reservation_fails = 111442
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 240
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4336
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 248
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2324
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 248
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1178
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2324
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1589926
icnt_total_pkts_simt_to_mem=603598
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.26155
	minimum = 5
	maximum = 28
Network latency average = 5.25416
	minimum = 5
	maximum = 28
Slowest packet = 2055194
Flit latency average = 5.24577
	minimum = 5
	maximum = 28
Slowest flit = 2192401
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0145907
	minimum = 0.00522053 (at node 5)
	maximum = 0.0532762 (at node 18)
Accepted packet rate average = 0.0145907
	minimum = 0.00435045 (at node 17)
	maximum = 0.0252995 (at node 7)
Injected flit rate average = 0.0153208
	minimum = 0.00625795 (at node 5)
	maximum = 0.0532762 (at node 18)
Accepted flit rate average= 0.0153208
	minimum = 0.00501974 (at node 17)
	maximum = 0.0252995 (at node 7)
Injected packet length average = 1.05003
Accepted packet length average = 1.05003
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5447 (38 samples)
	minimum = 5 (38 samples)
	maximum = 202 (38 samples)
Network latency average = 18.448 (38 samples)
	minimum = 5 (38 samples)
	maximum = 198.895 (38 samples)
Flit latency average = 17.7267 (38 samples)
	minimum = 5 (38 samples)
	maximum = 198.342 (38 samples)
Fragmentation average = 0.00157445 (38 samples)
	minimum = 0 (38 samples)
	maximum = 60.5 (38 samples)
Injected packet rate average = 0.0722793 (38 samples)
	minimum = 0.0269661 (38 samples)
	maximum = 0.191274 (38 samples)
Accepted packet rate average = 0.0722793 (38 samples)
	minimum = 0.0246164 (38 samples)
	maximum = 0.108397 (38 samples)
Injected flit rate average = 0.0771074 (38 samples)
	minimum = 0.0352056 (38 samples)
	maximum = 0.191446 (38 samples)
Accepted flit rate average = 0.0771074 (38 samples)
	minimum = 0.0333655 (38 samples)
	maximum = 0.108397 (38 samples)
Injected packet size average = 1.0668 (38 samples)
Accepted packet size average = 1.0668 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 2 sec (4142 sec)
gpgpu_simulation_rate = 47279 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 3546099x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (19,19,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
kernel_stream_id = 63467
gpu_sim_cycle = 17682
gpu_sim_insn = 8594688
gpu_ipc =     486.0699
gpu_tot_sim_cycle = 1185738
gpu_tot_sim_insn = 204427496
gpu_tot_ipc =     172.4053
gpu_tot_issued_cta = 8645
gpu_occupancy = 76.7064% 
gpu_tot_occupancy = 34.1927% 
max_total_param_size = 0
gpu_stall_dramfull = 139184
gpu_stall_icnt2sh    = 256974
partiton_level_parallism =       1.1318
partiton_level_parallism_total  =       0.4100
partiton_level_parallism_util =       1.8693
partiton_level_parallism_util_total  =       1.7950
L2_BW  =     123.9679 GB/Sec
L2_BW_total  =      44.7566 GB/Sec
gpu_total_sim_rate=48511

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3343418
	L1I_total_cache_misses = 48840
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37560
L1D_cache:
	L1D_cache_core[0]: Access = 37050, Miss = 22366, Miss_rate = 0.604, Pending_hits = 2238, Reservation_fails = 12995
	L1D_cache_core[1]: Access = 37047, Miss = 22217, Miss_rate = 0.600, Pending_hits = 2290, Reservation_fails = 12938
	L1D_cache_core[2]: Access = 37993, Miss = 22983, Miss_rate = 0.605, Pending_hits = 2131, Reservation_fails = 12255
	L1D_cache_core[3]: Access = 37401, Miss = 22324, Miss_rate = 0.597, Pending_hits = 2420, Reservation_fails = 12017
	L1D_cache_core[4]: Access = 37529, Miss = 22466, Miss_rate = 0.599, Pending_hits = 2586, Reservation_fails = 13239
	L1D_cache_core[5]: Access = 37417, Miss = 22556, Miss_rate = 0.603, Pending_hits = 2303, Reservation_fails = 13154
	L1D_cache_core[6]: Access = 37273, Miss = 22582, Miss_rate = 0.606, Pending_hits = 2458, Reservation_fails = 14611
	L1D_cache_core[7]: Access = 37322, Miss = 22317, Miss_rate = 0.598, Pending_hits = 2857, Reservation_fails = 13681
	L1D_cache_core[8]: Access = 36793, Miss = 22226, Miss_rate = 0.604, Pending_hits = 2131, Reservation_fails = 17518
	L1D_cache_core[9]: Access = 36984, Miss = 22438, Miss_rate = 0.607, Pending_hits = 2396, Reservation_fails = 14986
	L1D_cache_core[10]: Access = 36777, Miss = 22386, Miss_rate = 0.609, Pending_hits = 2359, Reservation_fails = 14661
	L1D_cache_core[11]: Access = 37593, Miss = 22658, Miss_rate = 0.603, Pending_hits = 2378, Reservation_fails = 13001
	L1D_cache_core[12]: Access = 36795, Miss = 22175, Miss_rate = 0.603, Pending_hits = 2663, Reservation_fails = 16674
	L1D_cache_core[13]: Access = 36987, Miss = 22498, Miss_rate = 0.608, Pending_hits = 2144, Reservation_fails = 16682
	L1D_cache_core[14]: Access = 36765, Miss = 22555, Miss_rate = 0.613, Pending_hits = 2299, Reservation_fails = 15317
	L1D_total_cache_accesses = 557726
	L1D_total_cache_misses = 336747
	L1D_total_cache_miss_rate = 0.6038
	L1D_total_cache_pending_hits = 35653
	L1D_total_cache_reservation_fails = 213729
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202371
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1562
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 144399
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2927
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2295
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1683
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18240
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6365
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147326

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 10779
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3916
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2295
ctas_completed 8645, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35220, 17931, 10695, 10695, 10695, 10695, 10695, 10695, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 
gpgpu_n_tot_thrd_icount = 211542240
gpgpu_n_tot_w_icount = 6610695
gpgpu_n_stall_shd_mem = 370215
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326680
gpgpu_n_mem_write_global = 143182
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632704
gpgpu_n_store_insn = 2290912
gpgpu_n_shmem_insn = 74434776
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443424
gpgpu_n_shmem_bkconflict = 79352
gpgpu_n_l1cache_bkconflict = 25039
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25039
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1306396	W0_Idle:8704695	W0_Scoreboard:7901588	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3364917	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2613440 {8:326680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10309104 {72:143182,}
traffic_breakdown_coretomem[INST_ACC_R] = 130624 {8:16328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52268800 {40:1306720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2290912 {8:286364,}
traffic_breakdown_memtocore[INST_ACC_R] = 2612480 {40:65312,}
maxmflatency = 1535 
max_icnt2mem_latency = 1357 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 279 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 52 
avg_icnt2sh_latency = 59 
mrq_lat_table:64396 	18157 	18690 	22588 	53841 	67735 	67879 	28673 	5915 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	862455 	603254 	118738 	8667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15323 	799 	175 	415242 	22684 	22013 	8750 	1185 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	191089 	236736 	216996 	265568 	526089 	156593 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	876 	435 	27 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.205882 10.869452 10.014184 11.930818  8.249357 11.331579  9.390909 11.507978  8.476427 11.430622  8.773973 10.255618  9.641975 10.235989 10.680751 12.948819 
dram[1]: 11.098765 12.048649 12.338181 12.550459 11.327485 10.835681 11.508772 11.906735 10.135832 11.521640 10.269938 10.825215 10.585455 10.569322 12.042735 13.474903 
dram[2]: 10.785530  7.770202 12.330097 10.000000 11.449468  8.722071 11.384817  8.896254 11.043982  8.226506 10.264305  7.918567 10.590214  9.849372 12.365672 10.888889 
dram[3]: 11.518135 10.561403 12.516717 12.190647 11.128019 11.281159 11.896907 11.495601 11.762238 10.600000 11.372093  9.486726 10.489736 10.666667 12.675090 11.570248 
dram[4]:  7.945455 10.751958  9.581081 12.234727  8.314960 11.145078  9.348485 11.376964  8.641221 11.163935  8.866198  9.675532  9.684648 11.187702 11.004878 12.387218 
dram[5]: 10.988060 12.881818 12.878676 12.467290 11.369628 11.352645 13.199347 12.445983 10.365339 11.635294 10.245399 11.209091 11.048327 12.072664 12.297873 14.124481 
average row locality = 348962/32244 = 10.822540
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       864      1281       885      1284      1009      1472       975      1470      1076      1624       815      1226       747      1164       710      1099 
dram[1]:      1076      1386      1132      1392      1297      1588      1316      1572      1432      1746      1104      1281       977      1231       925      1174 
dram[2]:      1283       874      1294       877      1466      1012      1480       962      1620      1079      1265       771      1166       748      1108       703 
dram[3]:      1381      1086      1400      1124      1584      1305      1581      1308      1741      1441      1330      1055      1229       977      1183       917 
dram[4]:       863      1283       885      1285       999      1467       966      1474      1067      1620       806      1217       740      1163       708      1099 
dram[5]:      1177      1282      1229      1290      1396      1484      1413      1466      1525      1644      1161      1212      1053      1142      1010      1084 
total dram writes = 114890
bank skew: 1746/703 = 2.48
chip skew: 20642/17642 = 1.17
average mf latency per bank:
dram[0]:       5628      4395      4926      4407      4479      3750      4853      3695      4276      3326      4278      4138      4189      3930      4445      4056
dram[1]:       4472      3871      4110      3316      4090      3120      4256      3185      3652      2753      3954      3150      3689      3142      3796      3392
dram[2]:       4428      5194      4345      5104      3876      4322      3704      4796      3439      3921      4170      4212      4045      3910      4128      4393
dram[3]:       4068      4351      3276      4197      3178      4123      3221      4617      2797      3773      3113      4254      3192      3836      3392      3979
dram[4]:       5733      4345      5013      4468      4576      3829      4902      3793      4234      3387      4087      4381      4077      3840      4550      4129
dram[5]:       4026      3814      3721      3460      3798      3203      3908      3421      3416      2836      3633      3275      3439      3258      3353      3576
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1442      1117      1437      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        917       932      1160       845      1416      1139      1423      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       826      1193      1149      1391      1096      1406      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095610 n_nop=1027004 n_act=5361 n_pre=5345 n_ref_event=0 n_req=54575 n_rd=40444 n_rd_L2_A=0 n_write=0 n_wr_bk=17701 bw_util=0.1061
n_activity=258352 dram_eff=0.4501
bk0: 2378a 1065653i bk1: 3154a 1061565i bk2: 2108a 1070597i bk3: 2764a 1064765i bk4: 2394a 1065391i bk5: 3154a 1060620i bk6: 2304a 1069358i bk7: 3156a 1062595i bk8: 2552a 1065018i bk9: 3506a 1057802i bk10: 1904a 1070062i bk11: 2672a 1063045i bk12: 1748a 1072143i bk13: 2556a 1065784i bk14: 1692a 1075068i bk15: 2402a 1068334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901970
Row_Buffer_Locality_read = 0.950302
Row_Buffer_Locality_write = 0.763640
Bank_Level_Parallism = 2.394144
Bank_Level_Parallism_Col = 2.322952
Bank_Level_Parallism_Ready = 1.243576
write_to_read_ratio_blp_rw_average = 0.502111
GrpLevelPara = 1.710604 

BW Util details:
bwutil = 0.106142 
total_CMD = 1095610 
util_bw = 116290 
Wasted_Col = 73810 
Wasted_Row = 30652 
Idle = 874858 

BW Util Bottlenecks: 
RCDc_limit = 17594 
RCDWRc_limit = 14177 
WTRc_limit = 14081 
RTWc_limit = 56350 
CCDLc_limit = 44447 
rwq = 0 
CCDLc_limit_alone = 29980 
WTRc_limit_alone = 12704 
RTWc_limit_alone = 43260 

Commands details: 
total_CMD = 1095610 
n_nop = 1027004 
Read = 40444 
Write = 0 
L2_Alloc = 0 
L2_WB = 17701 
n_act = 5361 
n_pre = 5345 
n_ref = 0 
n_req = 54575 
total_req = 58145 

Dual Bus Interface Util: 
issued_total_row = 10706 
issued_total_col = 58145 
Row_Bus_Util =  0.009772 
CoL_Bus_Util = 0.053071 
Either_Row_CoL_Bus_Util = 0.062619 
Issued_on_Two_Bus_Simul_Util = 0.000224 
issued_two_Eff = 0.003571 
queue_avg = 2.256374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1185748 -   mf: uid=5916192, sid4294967295:w4294967295, part=1, addr=0xc0099700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185648), 
Ready @ 1185774 -   mf: uid=5916196, sid4294967295:w4294967295, part=1, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185674), 
Ready @ 1185777 -   mf: uid=5916197, sid4294967295:w4294967295, part=1, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185677), 
Ready @ 1185797 -   mf: uid=5916202, sid4294967295:w4294967295, part=1, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185697), 
Ready @ 1185800 -   mf: uid=5916203, sid4294967295:w4294967295, part=1, addr=0xc009af00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185700), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095610 n_nop=1018911 n_act=5454 n_pre=5438 n_ref_event=0 n_req=61887 n_rd=45446 n_rd_L2_A=0 n_write=0 n_wr_bk=20629 bw_util=0.1206
n_activity=270947 dram_eff=0.4877
bk0: 2746a 1061689i bk1: 3350a 1058208i bk2: 2494a 1065457i bk3: 2966a 1061468i bk4: 2862a 1058944i bk5: 3354a 1052318i bk6: 2900a 1061597i bk7: 3320a 1057893i bk8: 3204a 1056972i bk9: 3670a 1053753i bk10: 2476a 1063186i bk11: 2744a 1058729i bk12: 2148a 1064917i bk13: 2606a 1061478i bk14: 2078a 1068060i bk15: 2528a 1065535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912098
Row_Buffer_Locality_read = 0.955706
Row_Buffer_Locality_write = 0.791558
Bank_Level_Parallism = 2.630284
Bank_Level_Parallism_Col = 2.562395
Bank_Level_Parallism_Ready = 1.287464
write_to_read_ratio_blp_rw_average = 0.524605
GrpLevelPara = 1.855835 

BW Util details:
bwutil = 0.120618 
total_CMD = 1095610 
util_bw = 132150 
Wasted_Col = 75783 
Wasted_Row = 29086 
Idle = 858591 

BW Util Bottlenecks: 
RCDc_limit = 16998 
RCDWRc_limit = 13320 
WTRc_limit = 16284 
RTWc_limit = 66571 
CCDLc_limit = 46818 
rwq = 0 
CCDLc_limit_alone = 31231 
WTRc_limit_alone = 14579 
RTWc_limit_alone = 52689 

Commands details: 
total_CMD = 1095610 
n_nop = 1018911 
Read = 45446 
Write = 0 
L2_Alloc = 0 
L2_WB = 20629 
n_act = 5454 
n_pre = 5438 
n_ref = 0 
n_req = 61887 
total_req = 66075 

Dual Bus Interface Util: 
issued_total_row = 10892 
issued_total_col = 66075 
Row_Bus_Util =  0.009941 
CoL_Bus_Util = 0.060309 
Either_Row_CoL_Bus_Util = 0.070006 
Issued_on_Two_Bus_Simul_Util = 0.000245 
issued_two_Eff = 0.003494 
queue_avg = 2.940255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095610 n_nop=1026865 n_act=5422 n_pre=5406 n_ref_event=0 n_req=54591 n_rd=40458 n_rd_L2_A=0 n_write=0 n_wr_bk=17708 bw_util=0.1062
n_activity=259642 dram_eff=0.448
bk0: 3164a 1060355i bk1: 2378a 1065896i bk2: 2774a 1065598i bk3: 2108a 1070808i bk4: 3158a 1060018i bk5: 2384a 1066063i bk6: 3172a 1062206i bk7: 2300a 1068866i bk8: 3502a 1057691i bk9: 2548a 1063887i bk10: 2760a 1063398i bk11: 1808a 1070091i bk12: 2548a 1065373i bk13: 1758a 1072975i bk14: 2422a 1068132i bk15: 1674a 1075507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900936
Row_Buffer_Locality_read = 0.950195
Row_Buffer_Locality_write = 0.759924
Bank_Level_Parallism = 2.383142
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.252783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106180 
total_CMD = 1095610 
util_bw = 116332 
Wasted_Col = 74009 
Wasted_Row = 31761 
Idle = 873508 

BW Util Bottlenecks: 
RCDc_limit = 17801 
RCDWRc_limit = 14264 
WTRc_limit = 13046 
RTWc_limit = 55730 
CCDLc_limit = 43335 
rwq = 0 
CCDLc_limit_alone = 29631 
WTRc_limit_alone = 11711 
RTWc_limit_alone = 43361 

Commands details: 
total_CMD = 1095610 
n_nop = 1026865 
Read = 40458 
Write = 0 
L2_Alloc = 0 
L2_WB = 17708 
n_act = 5422 
n_pre = 5406 
n_ref = 0 
n_req = 54591 
total_req = 58166 

Dual Bus Interface Util: 
issued_total_row = 10828 
issued_total_col = 58166 
Row_Bus_Util =  0.009883 
CoL_Bus_Util = 0.053090 
Either_Row_CoL_Bus_Util = 0.062746 
Issued_on_Two_Bus_Simul_Util = 0.000227 
issued_two_Eff = 0.003622 
queue_avg = 2.215952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1185746 -   mf: uid=5916191, sid4294967295:w4294967295, part=3, addr=0xc0099f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185646), 
Ready @ 1185763 -   mf: uid=5916194, sid4294967295:w4294967295, part=3, addr=0xc009b700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185663), 
Ready @ 1185772 -   mf: uid=5916195, sid4294967295:w4294967295, part=3, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185672), 
Ready @ 1185784 -   mf: uid=5916200, sid4294967295:w4294967295, part=3, addr=0xc0098800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185684), 
Ready @ 1185795 -   mf: uid=5916201, sid4294967295:w4294967295, part=3, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185695), 
Ready @ 1185805 -   mf: uid=5916206, sid4294967295:w4294967295, part=3, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185705), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095610 n_nop=1018795 n_act=5493 n_pre=5477 n_ref_event=4567177155082382276 n_req=61920 n_rd=45470 n_rd_L2_A=0 n_write=0 n_wr_bk=20642 bw_util=0.1207
n_activity=270736 dram_eff=0.4884
bk0: 3342a 1056026i bk1: 2756a 1060991i bk2: 2976a 1059712i bk3: 2494a 1065582i bk4: 3348a 1052426i bk5: 2874a 1058596i bk6: 3336a 1057229i bk7: 2888a 1062351i bk8: 3662a 1053564i bk9: 3214a 1056833i bk10: 2840a 1060540i bk11: 2382a 1061693i bk12: 2602a 1060471i bk13: 2148a 1066193i bk14: 2544a 1065734i bk15: 2064a 1068472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911531
Row_Buffer_Locality_read = 0.955487
Row_Buffer_Locality_write = 0.790030
Bank_Level_Parallism = 2.648160
Bank_Level_Parallism_Col = 2.734814
Bank_Level_Parallism_Ready = 1.299472
write_to_read_ratio_blp_rw_average = 0.524849
GrpLevelPara = 1.856363 

BW Util details:
bwutil = 0.120685 
total_CMD = 1095610 
util_bw = 132224 
Wasted_Col = 75333 
Wasted_Row = 29373 
Idle = 858680 

BW Util Bottlenecks: 
RCDc_limit = 16978 
RCDWRc_limit = 13371 
WTRc_limit = 15950 
RTWc_limit = 66682 
CCDLc_limit = 46623 
rwq = 0 
CCDLc_limit_alone = 30700 
WTRc_limit_alone = 14327 
RTWc_limit_alone = 52382 

Commands details: 
total_CMD = 1095610 
n_nop = 1018795 
Read = 45470 
Write = 0 
L2_Alloc = 0 
L2_WB = 20642 
n_act = 5493 
n_pre = 5477 
n_ref = 4567177155082382276 
n_req = 61920 
total_req = 66112 

Dual Bus Interface Util: 
issued_total_row = 10970 
issued_total_col = 66112 
Row_Bus_Util =  0.010013 
CoL_Bus_Util = 0.060343 
Either_Row_CoL_Bus_Util = 0.070112 
Issued_on_Two_Bus_Simul_Util = 0.000244 
issued_two_Eff = 0.003476 
queue_avg = 2.845904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8459
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095610 n_nop=1027221 n_act=5370 n_pre=5354 n_ref_event=0 n_req=54380 n_rd=40288 n_rd_L2_A=0 n_write=0 n_wr_bk=17642 bw_util=0.1057
n_activity=257965 dram_eff=0.4491
bk0: 2368a 1066021i bk1: 3106a 1060964i bk2: 2120a 1070791i bk3: 2774a 1065796i bk4: 2360a 1065566i bk5: 3152a 1059861i bk6: 2298a 1068764i bk7: 3172a 1061356i bk8: 2538a 1066189i bk9: 3496a 1057892i bk10: 1868a 1071582i bk11: 2668a 1063252i bk12: 1744a 1073233i bk13: 2542a 1067574i bk14: 1674a 1075702i bk15: 2408a 1067672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901526
Row_Buffer_Locality_read = 0.950084
Row_Buffer_Locality_write = 0.762702
Bank_Level_Parallism = 2.380018
Bank_Level_Parallism_Col = 2.309040
Bank_Level_Parallism_Ready = 1.232107
write_to_read_ratio_blp_rw_average = 0.502374
GrpLevelPara = 1.706913 

BW Util details:
bwutil = 0.105749 
total_CMD = 1095610 
util_bw = 115860 
Wasted_Col = 73338 
Wasted_Row = 30891 
Idle = 875521 

BW Util Bottlenecks: 
RCDc_limit = 17880 
RCDWRc_limit = 14204 
WTRc_limit = 13823 
RTWc_limit = 54465 
CCDLc_limit = 42784 
rwq = 0 
CCDLc_limit_alone = 28885 
WTRc_limit_alone = 12431 
RTWc_limit_alone = 41958 

Commands details: 
total_CMD = 1095610 
n_nop = 1027221 
Read = 40288 
Write = 0 
L2_Alloc = 0 
L2_WB = 17642 
n_act = 5370 
n_pre = 5354 
n_ref = 0 
n_req = 54380 
total_req = 57930 

Dual Bus Interface Util: 
issued_total_row = 10724 
issued_total_col = 57930 
Row_Bus_Util =  0.009788 
CoL_Bus_Util = 0.052875 
Either_Row_CoL_Bus_Util = 0.062421 
Issued_on_Two_Bus_Simul_Util = 0.000242 
issued_two_Eff = 0.003875 
queue_avg = 2.221601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2216
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1185761 -   mf: uid=5916193, sid4294967295:w4294967295, part=5, addr=0xc009c000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185661), 
Ready @ 1185779 -   mf: uid=5916198, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185679), 
Ready @ 1185782 -   mf: uid=5916199, sid4294967295:w4294967295, part=5, addr=0xc0099000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185682), 
Ready @ 1185802 -   mf: uid=5916204, sid4294967295:w4294967295, part=5, addr=0xc009a800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185702), 
Ready @ 1185804 -   mf: uid=5916205, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1185704), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095610 n_nop=1019642 n_act=5228 n_pre=5212 n_ref_event=0 n_req=61609 n_rd=45206 n_rd_L2_A=0 n_write=0 n_wr_bk=20568 bw_util=0.1201
n_activity=264218 dram_eff=0.4979
bk0: 2732a 1058614i bk1: 3244a 1059492i bk2: 2506a 1064253i bk3: 2966a 1060811i bk4: 2856a 1056110i bk5: 3346a 1054043i bk6: 2906a 1060074i bk7: 3324a 1057659i bk8: 3206a 1054621i bk9: 3656a 1052836i bk10: 2406a 1060146i bk11: 2734a 1060965i bk12: 2130a 1063890i bk13: 2598a 1061837i bk14: 2064a 1065077i bk15: 2532a 1065446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915386
Row_Buffer_Locality_read = 0.957572
Row_Buffer_Locality_write = 0.799122
Bank_Level_Parallism = 2.767713
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.287058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.120068 
total_CMD = 1095610 
util_bw = 131548 
Wasted_Col = 74870 
Wasted_Row = 24189 
Idle = 865003 

BW Util Bottlenecks: 
RCDc_limit = 16052 
RCDWRc_limit = 12296 
WTRc_limit = 16547 
RTWc_limit = 75051 
CCDLc_limit = 43797 
rwq = 0 
CCDLc_limit_alone = 30154 
WTRc_limit_alone = 15107 
RTWc_limit_alone = 62848 

Commands details: 
total_CMD = 1095610 
n_nop = 1019642 
Read = 45206 
Write = 0 
L2_Alloc = 0 
L2_WB = 20568 
n_act = 5228 
n_pre = 5212 
n_ref = 0 
n_req = 61609 
total_req = 65774 

Dual Bus Interface Util: 
issued_total_row = 10440 
issued_total_col = 65774 
Row_Bus_Util =  0.009529 
CoL_Bus_Util = 0.060034 
Either_Row_CoL_Bus_Util = 0.069339 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.003238 
queue_avg = 2.786735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 123648, Miss = 22648, Miss_rate = 0.183, Pending_hits = 9578, Reservation_fails = 8086
L2_cache_bank[1]: Access = 150470, Miss = 30308, Miss_rate = 0.201, Pending_hits = 12408, Reservation_fails = 10242
L2_cache_bank[2]: Access = 137390, Miss = 27262, Miss_rate = 0.198, Pending_hits = 11700, Reservation_fails = 9133
L2_cache_bank[3]: Access = 142504, Miss = 31900, Miss_rate = 0.224, Pending_hits = 12900, Reservation_fails = 12659
L2_cache_bank[4]: Access = 149220, Miss = 30450, Miss_rate = 0.204, Pending_hits = 12170, Reservation_fails = 8074
L2_cache_bank[5]: Access = 124156, Miss = 22500, Miss_rate = 0.181, Pending_hits = 9708, Reservation_fails = 10432
L2_cache_bank[6]: Access = 141296, Miss = 32042, Miss_rate = 0.227, Pending_hits = 12373, Reservation_fails = 8311
L2_cache_bank[7]: Access = 138566, Miss = 27180, Miss_rate = 0.196, Pending_hits = 11743, Reservation_fails = 10816
L2_cache_bank[8]: Access = 122790, Miss = 22508, Miss_rate = 0.183, Pending_hits = 9334, Reservation_fails = 7871
L2_cache_bank[9]: Access = 149538, Miss = 30252, Miss_rate = 0.202, Pending_hits = 12227, Reservation_fails = 9327
L2_cache_bank[10]: Access = 137956, Miss = 27154, Miss_rate = 0.197, Pending_hits = 11595, Reservation_fails = 9420
L2_cache_bank[11]: Access = 140892, Miss = 31774, Miss_rate = 0.226, Pending_hits = 12370, Reservation_fails = 7633
L2_total_cache_accesses = 1658426
L2_total_cache_misses = 335978
L2_total_cache_miss_rate = 0.2026
L2_total_cache_pending_hits = 138106
L2_total_cache_reservation_fails = 112004
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2451
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4596
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 276
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2545
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 276
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12730
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 42
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 299
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2545
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1658426
icnt_total_pkts_simt_to_mem=629387
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.5741
	minimum = 5
	maximum = 539
Network latency average = 54.3711
	minimum = 5
	maximum = 539
Slowest packet = 2096631
Flit latency average = 52.6809
	minimum = 5
	maximum = 539
Slowest flit = 2236267
Fragmentation average = 0.0250811
	minimum = 0
	maximum = 400
Injected packet rate average = 0.185401
	minimum = 0.0676394 (at node 10)
	maximum = 0.646646 (at node 18)
Accepted packet rate average = 0.185401
	minimum = 0.0639634 (at node 15)
	maximum = 0.287976 (at node 9)
Injected flit rate average = 0.197499
	minimum = 0.0875467 (at node 10)
	maximum = 0.646646 (at node 18)
Accepted flit rate average= 0.197499
	minimum = 0.0870377 (at node 15)
	maximum = 0.287976 (at node 9)
Injected packet length average = 1.06526
Accepted packet length average = 1.06526
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5454 (39 samples)
	minimum = 5 (39 samples)
	maximum = 210.641 (39 samples)
Network latency average = 19.3691 (39 samples)
	minimum = 5 (39 samples)
	maximum = 207.615 (39 samples)
Flit latency average = 18.623 (39 samples)
	minimum = 5 (39 samples)
	maximum = 207.077 (39 samples)
Fragmentation average = 0.00217718 (39 samples)
	minimum = 0 (39 samples)
	maximum = 69.2051 (39 samples)
Injected packet rate average = 0.0751799 (39 samples)
	minimum = 0.028009 (39 samples)
	maximum = 0.20295 (39 samples)
Accepted packet rate average = 0.0751799 (39 samples)
	minimum = 0.0256253 (39 samples)
	maximum = 0.113001 (39 samples)
Injected flit rate average = 0.0801944 (39 samples)
	minimum = 0.0365477 (39 samples)
	maximum = 0.203118 (39 samples)
Accepted flit rate average = 0.0801944 (39 samples)
	minimum = 0.0347417 (39 samples)
	maximum = 0.113001 (39 samples)
Injected packet size average = 1.0667 (39 samples)
Accepted packet size average = 1.0667 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 14 sec (4214 sec)
gpgpu_simulation_rate = 48511 (inst/sec)
gpgpu_simulation_rate = 281 (cycle/sec)
gpgpu_silicon_slowdown = 3558718x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
kernel_stream_id = 63467
gpu_sim_cycle = 29169
gpu_sim_insn = 19880
gpu_ipc =       0.6815
gpu_tot_sim_cycle = 1214907
gpu_tot_sim_insn = 204447376
gpu_tot_ipc =     168.2823
gpu_tot_issued_cta = 8646
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.1165% 
max_total_param_size = 0
gpu_stall_dramfull = 139184
gpu_stall_icnt2sh    = 256974
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4002
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7948
L2_BW  =       0.1558 GB/Sec
L2_BW_total  =      43.6858 GB/Sec
gpu_total_sim_rate=47656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3345090
	L1I_total_cache_misses = 48852
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37560
L1D_cache:
	L1D_cache_core[0]: Access = 37050, Miss = 22366, Miss_rate = 0.604, Pending_hits = 2238, Reservation_fails = 12995
	L1D_cache_core[1]: Access = 37078, Miss = 22233, Miss_rate = 0.600, Pending_hits = 2290, Reservation_fails = 12938
	L1D_cache_core[2]: Access = 37993, Miss = 22983, Miss_rate = 0.605, Pending_hits = 2131, Reservation_fails = 12255
	L1D_cache_core[3]: Access = 37401, Miss = 22324, Miss_rate = 0.597, Pending_hits = 2420, Reservation_fails = 12017
	L1D_cache_core[4]: Access = 37529, Miss = 22466, Miss_rate = 0.599, Pending_hits = 2586, Reservation_fails = 13239
	L1D_cache_core[5]: Access = 37417, Miss = 22556, Miss_rate = 0.603, Pending_hits = 2303, Reservation_fails = 13154
	L1D_cache_core[6]: Access = 37273, Miss = 22582, Miss_rate = 0.606, Pending_hits = 2458, Reservation_fails = 14611
	L1D_cache_core[7]: Access = 37322, Miss = 22317, Miss_rate = 0.598, Pending_hits = 2857, Reservation_fails = 13681
	L1D_cache_core[8]: Access = 36793, Miss = 22226, Miss_rate = 0.604, Pending_hits = 2131, Reservation_fails = 17518
	L1D_cache_core[9]: Access = 36984, Miss = 22438, Miss_rate = 0.607, Pending_hits = 2396, Reservation_fails = 14986
	L1D_cache_core[10]: Access = 36777, Miss = 22386, Miss_rate = 0.609, Pending_hits = 2359, Reservation_fails = 14661
	L1D_cache_core[11]: Access = 37593, Miss = 22658, Miss_rate = 0.603, Pending_hits = 2378, Reservation_fails = 13001
	L1D_cache_core[12]: Access = 36795, Miss = 22175, Miss_rate = 0.603, Pending_hits = 2663, Reservation_fails = 16674
	L1D_cache_core[13]: Access = 36987, Miss = 22498, Miss_rate = 0.608, Pending_hits = 2144, Reservation_fails = 16682
	L1D_cache_core[14]: Access = 36765, Miss = 22555, Miss_rate = 0.613, Pending_hits = 2299, Reservation_fails = 15317
	L1D_total_cache_accesses = 557757
	L1D_total_cache_misses = 336763
	L1D_total_cache_miss_rate = 0.6038
	L1D_total_cache_pending_hits = 35653
	L1D_total_cache_reservation_fails = 213729
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1562
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8841
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146059
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2939
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2295
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1683
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18256
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6380
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148998

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 10779
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3916
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2295
ctas_completed 8646, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35220, 17931, 10695, 10695, 10695, 10695, 10695, 10695, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 
gpgpu_n_tot_thrd_icount = 211636608
gpgpu_n_tot_w_icount = 6613644
gpgpu_n_stall_shd_mem = 370719
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326696
gpgpu_n_mem_write_global = 143197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632960
gpgpu_n_store_insn = 2291152
gpgpu_n_shmem_insn = 74439472
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443520
gpgpu_n_shmem_bkconflict = 79856
gpgpu_n_l1cache_bkconflict = 25039
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25039
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1306396	W0_Idle:8738053	W0_Scoreboard:7923617	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:387529	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3367866	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2613568 {8:326696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10310184 {72:143197,}
traffic_breakdown_coretomem[INST_ACC_R] = 130720 {8:16340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52271360 {40:1306784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2291152 {8:286394,}
traffic_breakdown_memtocore[INST_ACC_R] = 2614400 {40:65360,}
maxmflatency = 1535 
max_icnt2mem_latency = 1357 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 279 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 52 
avg_icnt2sh_latency = 59 
mrq_lat_table:64469 	18172 	18704 	22588 	53850 	67735 	67879 	28673 	5915 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	862533 	603270 	118738 	8667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15335 	799 	175 	415273 	22684 	22013 	8750 	1185 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	191183 	236736 	216996 	265568 	526089 	156593 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	891 	435 	27 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.205882 10.869452 10.014184 11.930818  8.249357 11.331579  9.390909 11.507978  8.476427 11.430622  8.773973 10.255618  9.641975 10.235989 10.680751 12.948819 
dram[1]: 11.098765 12.081081 12.338181 12.574924 11.327485 10.835681 11.508772 11.906735 10.135832 11.526196 10.269938 10.833811 10.585455 10.578171 12.042735 13.482625 
dram[2]: 10.785530  7.770202 12.330097 10.000000 11.449468  8.722071 11.384817  8.896254 11.043982  8.226506 10.264305  7.918567 10.590214  9.849372 12.365672 10.888889 
dram[3]: 11.519380 10.561403 12.553191 12.190647 11.128019 11.281159 11.896907 11.495601 11.769231 10.600000 11.380814  9.486726 10.498533 10.666667 12.685921 11.570248 
dram[4]:  7.935233 10.751958  9.581081 12.234727  8.314960 11.145078  9.348485 11.376964  8.641221 11.163935  8.866198  9.675532  9.688797 11.187702 11.004878 12.387218 
dram[5]: 10.967262 12.918181 12.878676 12.504673 11.369628 11.352645 13.199347 12.445983 10.370024 11.635294 10.254601 11.209091 11.048327 12.086505 12.297873 14.136930 
average row locality = 349073/32247 = 10.824976
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       864      1281       885      1284      1009      1472       975      1470      1076      1624       815      1226       747      1164       710      1099 
dram[1]:      1076      1386      1132      1392      1297      1588      1316      1572      1432      1748      1104      1284       977      1234       925      1176 
dram[2]:      1283       874      1294       877      1466      1012      1480       962      1620      1079      1265       771      1166       748      1108       703 
dram[3]:      1381      1086      1400      1124      1584      1305      1581      1308      1744      1441      1333      1055      1232       977      1186       917 
dram[4]:       863      1283       885      1285       999      1467       966      1474      1067      1620       806      1217       741      1163       708      1099 
dram[5]:      1177      1282      1229      1290      1396      1484      1413      1466      1527      1644      1164      1212      1053      1146      1010      1087 
total dram writes = 114925
bank skew: 1748/703 = 2.49
chip skew: 20654/17643 = 1.17
average mf latency per bank:
dram[0]:       5628      4395      4926      4407      4479      3750      4853      3695      4276      3326      4278      4138      4189      3930      4445      4056
dram[1]:       4472      3874      4110      3318      4090      3120      4256      3185      3652      2750      3954      3143      3689      3135      3796      3386
dram[2]:       4428      5194      4345      5104      3876      4322      3704      4796      3439      3921      4170      4212      4045      3910      4128      4393
dram[3]:       4070      4351      3279      4197      3178      4123      3221      4617      2792      3773      3106      4254      3185      3836      3384      3979
dram[4]:       5733      4345      5013      4468      4576      3829      4902      3793      4234      3387      4087      4381      4071      3840      4550      4129
dram[5]:       4026      3817      3721      3463      3798      3203      3908      3421      3412      2836      3624      3275      3439      3247      3353      3566
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1442      1117      1437      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        917       932      1160       845      1416      1139      1423      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       826      1193      1149      1391      1096      1406      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122562 n_nop=1053956 n_act=5361 n_pre=5345 n_ref_event=0 n_req=54575 n_rd=40444 n_rd_L2_A=0 n_write=0 n_wr_bk=17701 bw_util=0.1036
n_activity=258352 dram_eff=0.4501
bk0: 2378a 1092605i bk1: 3154a 1088517i bk2: 2108a 1097549i bk3: 2764a 1091717i bk4: 2394a 1092343i bk5: 3154a 1087572i bk6: 2304a 1096310i bk7: 3156a 1089547i bk8: 2552a 1091970i bk9: 3506a 1084754i bk10: 1904a 1097014i bk11: 2672a 1089997i bk12: 1748a 1099095i bk13: 2556a 1092736i bk14: 1692a 1102020i bk15: 2402a 1095286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901970
Row_Buffer_Locality_read = 0.950302
Row_Buffer_Locality_write = 0.763640
Bank_Level_Parallism = 2.394144
Bank_Level_Parallism_Col = 2.322952
Bank_Level_Parallism_Ready = 1.243576
write_to_read_ratio_blp_rw_average = 0.502111
GrpLevelPara = 1.710604 

BW Util details:
bwutil = 0.103593 
total_CMD = 1122562 
util_bw = 116290 
Wasted_Col = 73810 
Wasted_Row = 30652 
Idle = 901810 

BW Util Bottlenecks: 
RCDc_limit = 17594 
RCDWRc_limit = 14177 
WTRc_limit = 14081 
RTWc_limit = 56350 
CCDLc_limit = 44447 
rwq = 0 
CCDLc_limit_alone = 29980 
WTRc_limit_alone = 12704 
RTWc_limit_alone = 43260 

Commands details: 
total_CMD = 1122562 
n_nop = 1053956 
Read = 40444 
Write = 0 
L2_Alloc = 0 
L2_WB = 17701 
n_act = 5361 
n_pre = 5345 
n_ref = 0 
n_req = 54575 
total_req = 58145 

Dual Bus Interface Util: 
issued_total_row = 10706 
issued_total_col = 58145 
Row_Bus_Util =  0.009537 
CoL_Bus_Util = 0.051797 
Either_Row_CoL_Bus_Util = 0.061116 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.003571 
queue_avg = 2.202200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2022
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122562 n_nop=1045833 n_act=5454 n_pre=5438 n_ref_event=0 n_req=61917 n_rd=45466 n_rd_L2_A=0 n_write=0 n_wr_bk=20639 bw_util=0.1178
n_activity=271146 dram_eff=0.4876
bk0: 2746a 1088641i bk1: 3362a 1085145i bk2: 2494a 1092409i bk3: 2974a 1088410i bk4: 2862a 1085896i bk5: 3354a 1079270i bk6: 2900a 1088549i bk7: 3320a 1084845i bk8: 3204a 1083924i bk9: 3670a 1080705i bk10: 2476a 1090138i bk11: 2744a 1085681i bk12: 2148a 1091869i bk13: 2606a 1088370i bk14: 2078a 1095012i bk15: 2528a 1092447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912140
Row_Buffer_Locality_read = 0.955725
Row_Buffer_Locality_write = 0.791684
Bank_Level_Parallism = 2.629653
Bank_Level_Parallism_Col = 2.561698
Bank_Level_Parallism_Ready = 1.287334
write_to_read_ratio_blp_rw_average = 0.524753
GrpLevelPara = 1.855344 

BW Util details:
bwutil = 0.117775 
total_CMD = 1122562 
util_bw = 132210 
Wasted_Col = 75848 
Wasted_Row = 29086 
Idle = 885418 

BW Util Bottlenecks: 
RCDc_limit = 16998 
RCDWRc_limit = 13320 
WTRc_limit = 16284 
RTWc_limit = 66636 
CCDLc_limit = 46853 
rwq = 0 
CCDLc_limit_alone = 31246 
WTRc_limit_alone = 14579 
RTWc_limit_alone = 52734 

Commands details: 
total_CMD = 1122562 
n_nop = 1045833 
Read = 45466 
Write = 0 
L2_Alloc = 0 
L2_WB = 20639 
n_act = 5454 
n_pre = 5438 
n_ref = 0 
n_req = 61917 
total_req = 66105 

Dual Bus Interface Util: 
issued_total_row = 10892 
issued_total_col = 66105 
Row_Bus_Util =  0.009703 
CoL_Bus_Util = 0.058888 
Either_Row_CoL_Bus_Util = 0.068352 
Issued_on_Two_Bus_Simul_Util = 0.000239 
issued_two_Eff = 0.003493 
queue_avg = 2.869679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86968
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122562 n_nop=1053817 n_act=5422 n_pre=5406 n_ref_event=0 n_req=54591 n_rd=40458 n_rd_L2_A=0 n_write=0 n_wr_bk=17708 bw_util=0.1036
n_activity=259642 dram_eff=0.448
bk0: 3164a 1087307i bk1: 2378a 1092848i bk2: 2774a 1092550i bk3: 2108a 1097760i bk4: 3158a 1086970i bk5: 2384a 1093015i bk6: 3172a 1089158i bk7: 2300a 1095818i bk8: 3502a 1084643i bk9: 2548a 1090839i bk10: 2760a 1090350i bk11: 1808a 1097043i bk12: 2548a 1092325i bk13: 1758a 1099927i bk14: 2422a 1095084i bk15: 1674a 1102459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900936
Row_Buffer_Locality_read = 0.950195
Row_Buffer_Locality_write = 0.759924
Bank_Level_Parallism = 2.383142
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.252783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103631 
total_CMD = 1122562 
util_bw = 116332 
Wasted_Col = 74009 
Wasted_Row = 31761 
Idle = 900460 

BW Util Bottlenecks: 
RCDc_limit = 17801 
RCDWRc_limit = 14264 
WTRc_limit = 13046 
RTWc_limit = 55730 
CCDLc_limit = 43335 
rwq = 0 
CCDLc_limit_alone = 29631 
WTRc_limit_alone = 11711 
RTWc_limit_alone = 43361 

Commands details: 
total_CMD = 1122562 
n_nop = 1053817 
Read = 40458 
Write = 0 
L2_Alloc = 0 
L2_WB = 17708 
n_act = 5422 
n_pre = 5406 
n_ref = 0 
n_req = 54591 
total_req = 58166 

Dual Bus Interface Util: 
issued_total_row = 10828 
issued_total_col = 58166 
Row_Bus_Util =  0.009646 
CoL_Bus_Util = 0.051815 
Either_Row_CoL_Bus_Util = 0.061239 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.003622 
queue_avg = 2.162748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16275
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122562 n_nop=1045709 n_act=5494 n_pre=5478 n_ref_event=4567177155082382276 n_req=61956 n_rd=45494 n_rd_L2_A=0 n_write=0 n_wr_bk=20654 bw_util=0.1179
n_activity=271008 dram_eff=0.4882
bk0: 3354a 1082938i bk1: 2756a 1087941i bk2: 2988a 1086649i bk3: 2494a 1092534i bk4: 3348a 1079378i bk5: 2874a 1085548i bk6: 3336a 1084181i bk7: 2888a 1089303i bk8: 3662a 1080516i bk9: 3214a 1083785i bk10: 2840a 1087492i bk11: 2382a 1088645i bk12: 2602a 1087383i bk13: 2148a 1093145i bk14: 2544a 1092626i bk15: 2064a 1095424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911566
Row_Buffer_Locality_read = 0.955489
Row_Buffer_Locality_write = 0.790183
Bank_Level_Parallism = 2.647278
Bank_Level_Parallism_Col = 2.733819
Bank_Level_Parallism_Ready = 1.299310
write_to_read_ratio_blp_rw_average = 0.524947
GrpLevelPara = 1.855774 

BW Util details:
bwutil = 0.117852 
total_CMD = 1122562 
util_bw = 132296 
Wasted_Col = 75413 
Wasted_Row = 29383 
Idle = 885470 

BW Util Bottlenecks: 
RCDc_limit = 16990 
RCDWRc_limit = 13371 
WTRc_limit = 15951 
RTWc_limit = 66747 
CCDLc_limit = 46661 
rwq = 0 
CCDLc_limit_alone = 30718 
WTRc_limit_alone = 14328 
RTWc_limit_alone = 52427 

Commands details: 
total_CMD = 1122562 
n_nop = 1045709 
Read = 45494 
Write = 0 
L2_Alloc = 0 
L2_WB = 20654 
n_act = 5494 
n_pre = 5478 
n_ref = 4567177155082382276 
n_req = 61956 
total_req = 66148 

Dual Bus Interface Util: 
issued_total_row = 10972 
issued_total_col = 66148 
Row_Bus_Util =  0.009774 
CoL_Bus_Util = 0.058926 
Either_Row_CoL_Bus_Util = 0.068462 
Issued_on_Two_Bus_Simul_Util = 0.000238 
issued_two_Eff = 0.003474 
queue_avg = 2.777656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77766
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122562 n_nop=1054166 n_act=5371 n_pre=5355 n_ref_event=0 n_req=54385 n_rd=40292 n_rd_L2_A=0 n_write=0 n_wr_bk=17643 bw_util=0.1032
n_activity=258017 dram_eff=0.4491
bk0: 2372a 1092943i bk1: 3106a 1087914i bk2: 2120a 1097742i bk3: 2774a 1092747i bk4: 2360a 1092518i bk5: 3152a 1086813i bk6: 2298a 1095716i bk7: 3172a 1088308i bk8: 2538a 1093141i bk9: 3496a 1084844i bk10: 1868a 1098534i bk11: 2668a 1090204i bk12: 1744a 1100185i bk13: 2542a 1094526i bk14: 1674a 1102655i bk15: 2408a 1094625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901517
Row_Buffer_Locality_read = 0.950065
Row_Buffer_Locality_write = 0.762719
Bank_Level_Parallism = 2.379806
Bank_Level_Parallism_Col = 2.308881
Bank_Level_Parallism_Ready = 1.232087
write_to_read_ratio_blp_rw_average = 0.502318
GrpLevelPara = 1.706827 

BW Util details:
bwutil = 0.103219 
total_CMD = 1122562 
util_bw = 115870 
Wasted_Col = 73353 
Wasted_Row = 30901 
Idle = 902438 

BW Util Bottlenecks: 
RCDc_limit = 17892 
RCDWRc_limit = 14204 
WTRc_limit = 13823 
RTWc_limit = 54465 
CCDLc_limit = 42787 
rwq = 0 
CCDLc_limit_alone = 28888 
WTRc_limit_alone = 12431 
RTWc_limit_alone = 41958 

Commands details: 
total_CMD = 1122562 
n_nop = 1054166 
Read = 40292 
Write = 0 
L2_Alloc = 0 
L2_WB = 17643 
n_act = 5371 
n_pre = 5355 
n_ref = 0 
n_req = 54385 
total_req = 57935 

Dual Bus Interface Util: 
issued_total_row = 10726 
issued_total_col = 57935 
Row_Bus_Util =  0.009555 
CoL_Bus_Util = 0.051610 
Either_Row_CoL_Bus_Util = 0.060928 
Issued_on_Two_Bus_Simul_Util = 0.000236 
issued_two_Eff = 0.003874 
queue_avg = 2.168327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122562 n_nop=1046552 n_act=5229 n_pre=5213 n_ref_event=0 n_req=61649 n_rd=45234 n_rd_L2_A=0 n_write=0 n_wr_bk=20580 bw_util=0.1173
n_activity=264500 dram_eff=0.4976
bk0: 2736a 1085536i bk1: 3256a 1086427i bk2: 2506a 1091204i bk3: 2978a 1087749i bk4: 2856a 1083061i bk5: 3346a 1080994i bk6: 2906a 1087025i bk7: 3324a 1084610i bk8: 3206a 1081573i bk9: 3656a 1079788i bk10: 2406a 1087099i bk11: 2734a 1087918i bk12: 2130a 1090843i bk13: 2598a 1088730i bk14: 2064a 1092030i bk15: 2532a 1092339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915424
Row_Buffer_Locality_read = 0.957576
Row_Buffer_Locality_write = 0.799269
Bank_Level_Parallism = 2.766591
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.286885
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117257 
total_CMD = 1122562 
util_bw = 131628 
Wasted_Col = 74963 
Wasted_Row = 24199 
Idle = 891772 

BW Util Bottlenecks: 
RCDc_limit = 16064 
RCDWRc_limit = 12296 
WTRc_limit = 16547 
RTWc_limit = 75129 
CCDLc_limit = 43840 
rwq = 0 
CCDLc_limit_alone = 30173 
WTRc_limit_alone = 15107 
RTWc_limit_alone = 62902 

Commands details: 
total_CMD = 1122562 
n_nop = 1046552 
Read = 45234 
Write = 0 
L2_Alloc = 0 
L2_WB = 20580 
n_act = 5229 
n_pre = 5213 
n_ref = 0 
n_req = 61649 
total_req = 65814 

Dual Bus Interface Util: 
issued_total_row = 10442 
issued_total_col = 65814 
Row_Bus_Util =  0.009302 
CoL_Bus_Util = 0.058628 
Either_Row_CoL_Bus_Util = 0.067711 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.003236 
queue_avg = 2.719908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.71991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 123656, Miss = 22648, Miss_rate = 0.183, Pending_hits = 9578, Reservation_fails = 8086
L2_cache_bank[1]: Access = 150470, Miss = 30308, Miss_rate = 0.201, Pending_hits = 12408, Reservation_fails = 10242
L2_cache_bank[2]: Access = 137398, Miss = 27262, Miss_rate = 0.198, Pending_hits = 11700, Reservation_fails = 9133
L2_cache_bank[3]: Access = 142534, Miss = 31920, Miss_rate = 0.224, Pending_hits = 12900, Reservation_fails = 12659
L2_cache_bank[4]: Access = 149228, Miss = 30450, Miss_rate = 0.204, Pending_hits = 12170, Reservation_fails = 8074
L2_cache_bank[5]: Access = 124156, Miss = 22500, Miss_rate = 0.181, Pending_hits = 9708, Reservation_fails = 10432
L2_cache_bank[6]: Access = 141334, Miss = 32066, Miss_rate = 0.227, Pending_hits = 12373, Reservation_fails = 8311
L2_cache_bank[7]: Access = 138566, Miss = 27180, Miss_rate = 0.196, Pending_hits = 11743, Reservation_fails = 10816
L2_cache_bank[8]: Access = 122798, Miss = 22512, Miss_rate = 0.183, Pending_hits = 9334, Reservation_fails = 7871
L2_cache_bank[9]: Access = 149538, Miss = 30252, Miss_rate = 0.202, Pending_hits = 12227, Reservation_fails = 9327
L2_cache_bank[10]: Access = 137964, Miss = 27158, Miss_rate = 0.197, Pending_hits = 11595, Reservation_fails = 9420
L2_cache_bank[11]: Access = 140926, Miss = 31798, Miss_rate = 0.226, Pending_hits = 12370, Reservation_fails = 7633
L2_total_cache_accesses = 1658568
L2_total_cache_misses = 336054
L2_total_cache_miss_rate = 0.2026
L2_total_cache_pending_hits = 138106
L2_total_cache_reservation_fails = 112004
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2451
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4632
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 276
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2545
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 276
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 42
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 299
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2545
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1658568
icnt_total_pkts_simt_to_mem=629445
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2144767
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2287813
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000234902
	minimum = 0 (at node 0)
	maximum = 0.00147417 (at node 1)
Accepted packet rate average = 0.000234902
	minimum = 0 (at node 0)
	maximum = 0.00486818 (at node 1)
Injected flit rate average = 0.000253948
	minimum = 0 (at node 0)
	maximum = 0.00198841 (at node 1)
Accepted flit rate average= 0.000253948
	minimum = 0 (at node 0)
	maximum = 0.00486818 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1644 (40 samples)
	minimum = 5 (40 samples)
	maximum = 205.675 (40 samples)
Network latency average = 19.0119 (40 samples)
	minimum = 5 (40 samples)
	maximum = 202.575 (40 samples)
Flit latency average = 18.2824 (40 samples)
	minimum = 5 (40 samples)
	maximum = 202.025 (40 samples)
Fragmentation average = 0.00212276 (40 samples)
	minimum = 0 (40 samples)
	maximum = 67.475 (40 samples)
Injected packet rate average = 0.0733063 (40 samples)
	minimum = 0.0273088 (40 samples)
	maximum = 0.197913 (40 samples)
Accepted packet rate average = 0.0733063 (40 samples)
	minimum = 0.0249846 (40 samples)
	maximum = 0.110298 (40 samples)
Injected flit rate average = 0.0781959 (40 samples)
	minimum = 0.035634 (40 samples)
	maximum = 0.19809 (40 samples)
Accepted flit rate average = 0.0781959 (40 samples)
	minimum = 0.0338732 (40 samples)
	maximum = 0.110298 (40 samples)
Injected packet size average = 1.0667 (40 samples)
Accepted packet size average = 1.0667 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 30 sec (4290 sec)
gpgpu_simulation_rate = 47656 (inst/sec)
gpgpu_simulation_rate = 283 (cycle/sec)
gpgpu_silicon_slowdown = 3533568x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (18,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
kernel_stream_id = 63467
gpu_sim_cycle = 30116
gpu_sim_insn = 354240
gpu_ipc =      11.7625
gpu_tot_sim_cycle = 1245023
gpu_tot_sim_insn = 204801616
gpu_tot_ipc =     164.4962
gpu_tot_issued_cta = 8664
gpu_occupancy = 2.4953% 
gpu_tot_occupancy = 33.0292% 
max_total_param_size = 0
gpu_stall_dramfull = 139184
gpu_stall_icnt2sh    = 256974
partiton_level_parallism =       0.0844
partiton_level_parallism_total  =       0.3926
partiton_level_parallism_util =       1.0583
partiton_level_parallism_util_total  =       1.7884
L2_BW  =       9.6225 GB/Sec
L2_BW_total  =      42.8618 GB/Sec
gpu_total_sim_rate=46833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3356070
	L1I_total_cache_misses = 50203
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37560
L1D_cache:
	L1D_cache_core[0]: Access = 37129, Miss = 22414, Miss_rate = 0.604, Pending_hits = 2238, Reservation_fails = 12995
	L1D_cache_core[1]: Access = 37157, Miss = 22281, Miss_rate = 0.600, Pending_hits = 2290, Reservation_fails = 12938
	L1D_cache_core[2]: Access = 38151, Miss = 23071, Miss_rate = 0.605, Pending_hits = 2139, Reservation_fails = 12255
	L1D_cache_core[3]: Access = 37559, Miss = 22412, Miss_rate = 0.597, Pending_hits = 2436, Reservation_fails = 12017
	L1D_cache_core[4]: Access = 37687, Miss = 22546, Miss_rate = 0.598, Pending_hits = 2594, Reservation_fails = 13239
	L1D_cache_core[5]: Access = 37496, Miss = 22604, Miss_rate = 0.603, Pending_hits = 2303, Reservation_fails = 13154
	L1D_cache_core[6]: Access = 37352, Miss = 22630, Miss_rate = 0.606, Pending_hits = 2458, Reservation_fails = 14611
	L1D_cache_core[7]: Access = 37401, Miss = 22365, Miss_rate = 0.598, Pending_hits = 2857, Reservation_fails = 13681
	L1D_cache_core[8]: Access = 36872, Miss = 22274, Miss_rate = 0.604, Pending_hits = 2131, Reservation_fails = 17518
	L1D_cache_core[9]: Access = 37063, Miss = 22486, Miss_rate = 0.607, Pending_hits = 2396, Reservation_fails = 14986
	L1D_cache_core[10]: Access = 36856, Miss = 22434, Miss_rate = 0.609, Pending_hits = 2359, Reservation_fails = 14661
	L1D_cache_core[11]: Access = 37672, Miss = 22706, Miss_rate = 0.603, Pending_hits = 2378, Reservation_fails = 13001
	L1D_cache_core[12]: Access = 36874, Miss = 22223, Miss_rate = 0.603, Pending_hits = 2663, Reservation_fails = 16674
	L1D_cache_core[13]: Access = 37066, Miss = 22546, Miss_rate = 0.608, Pending_hits = 2144, Reservation_fails = 16682
	L1D_cache_core[14]: Access = 36844, Miss = 22603, Miss_rate = 0.613, Pending_hits = 2299, Reservation_fails = 15317
	L1D_total_cache_accesses = 559179
	L1D_total_cache_misses = 337595
	L1D_total_cache_miss_rate = 0.6037
	L1D_total_cache_pending_hits = 35685
	L1D_total_cache_reservation_fails = 213729
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 202539
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1594
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9003
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 155688
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4290
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2295
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1865
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19120
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6938
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 159978

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 10779
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3916
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2295
ctas_completed 8664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36426, 17931, 10695, 10695, 10695, 10695, 10695, 10695, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 
gpgpu_n_tot_thrd_icount = 212331264
gpgpu_n_tot_w_icount = 6635352
gpgpu_n_stall_shd_mem = 374751
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 327512
gpgpu_n_mem_write_global = 143755
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6646784
gpgpu_n_store_insn = 2300080
gpgpu_n_shmem_insn = 74554096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6446976
gpgpu_n_shmem_bkconflict = 83888
gpgpu_n_l1cache_bkconflict = 25039
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25039
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1308573	W0_Idle:9323810	W0_Scoreboard:8189285	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189669
single_issue_nums: WS0:3385956	WS1:3249396	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2620096 {8:327512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10350360 {72:143755,}
traffic_breakdown_coretomem[INST_ACC_R] = 140072 {8:17509,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52401920 {40:1310048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2300080 {8:287510,}
traffic_breakdown_memtocore[INST_ACC_R] = 2801440 {40:70036,}
maxmflatency = 1535 
max_icnt2mem_latency = 1357 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 278 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 52 
avg_icnt2sh_latency = 59 
mrq_lat_table:65247 	18392 	18905 	22604 	53983 	67755 	67896 	28673 	5915 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	866495 	603688 	118738 	8667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16459 	834 	185 	416647 	22684 	22013 	8750 	1185 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	195354 	236921 	217020 	265568 	526089 	156593 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	927 	439 	27 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.237333 10.826425 10.056738 11.968554  8.249357 11.331579  9.390909 11.507978  8.476427 11.430622  8.773973 10.255618  9.670782 10.253687 10.708920 12.921569 
dram[1]: 11.126154 12.079787 12.381818 12.530121 11.327485 10.703448 11.508772 11.932990 10.135832 11.579545 10.269938 10.934286 10.610909 10.713864 12.017021 13.567568 
dram[2]: 10.809278  7.790932 12.368932 10.028369 11.449468  8.722071 11.384817  8.896254 11.043982  8.226506 10.264305  7.918567 10.611621  9.878661 12.342008 10.908213 
dram[3]: 11.556123 10.577259 12.514970 12.219424 11.038005 11.281159 11.897698 11.495601 11.820930 10.600000 11.475363  9.486726 10.633431 10.692307 12.779783 11.539095 
dram[4]:  7.925258 10.765625  9.621622 12.260450  8.314960 11.145078  9.348485 11.376964  8.641221 11.163935  8.866198  9.675532  9.709543 11.210356 11.034146 12.355805 
dram[5]: 10.929204 12.700880 12.886447 12.444785 11.351429 11.433249 13.182410 12.534626 10.350468 11.710588 10.247706 11.309091 11.092937 12.221454 12.353191 14.207469 
average row locality = 350458/32333 = 10.839019
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       864      1281       885      1284      1009      1472       975      1470      1076      1624       815      1226       754      1170       716      1105 
dram[1]:      1076      1402      1132      1396      1297      1596      1316      1574      1432      1751      1104      1298       984      1248       931      1190 
dram[2]:      1283       874      1294       877      1466      1012      1480       962      1620      1079      1265       771      1173       755      1114       707 
dram[3]:      1397      1086      1406      1124      1592      1305      1585      1308      1746      1441      1345      1055      1246       984      1200       921 
dram[4]:       863      1283       885      1285       999      1467       966      1474      1067      1620       806      1217       746      1170       714      1103 
dram[5]:      1185      1294      1232      1293      1401      1484      1421      1466      1529      1644      1172      1213      1065      1153      1023      1092 
total dram writes = 115258
bank skew: 1751/707 = 2.48
chip skew: 20741/17665 = 1.17
average mf latency per bank:
dram[0]:       5641      4401      4938      4416      4479      3750      4853      3695      4276      3326      4278      4138      4150      3910      4408      4034
dram[1]:       4483      3863      4121      3342      4090      3116      4256      3192      3652      2756      3954      3118      3663      3108      3771      3352
dram[2]:       4437      5208      4355      5113      3876      4322      3704      4796      3439      3921      4170      4212      4021      3874      4106      4368
dram[3]:       4052      4363      3303      4204      3173      4123      3224      4617      2799      3773      3088      4254      3157      3808      3351      3962
dram[4]:       5742      4354      5027      4474      4576      3829      4902      3793      4234      3387      4087      4381      4044      3817      4512      4114
dram[5]:       4006      3821      3723      3497      3785      3214      3886      3432      3407      2846      3599      3282      3400      3236      3311      3557
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1442      1117      1437      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        917       932      1160       845      1416      1139      1423      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       847       826      1193      1149      1391      1096      1406      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1150389 n_nop=1081688 n_act=5366 n_pre=5350 n_ref_event=0 n_req=54660 n_rd=40504 n_rd_L2_A=0 n_write=0 n_wr_bk=17726 bw_util=0.1012
n_activity=259033 dram_eff=0.4496
bk0: 2398a 1120383i bk1: 3170a 1116245i bk2: 2120a 1125353i bk3: 2776a 1119525i bk4: 2394a 1120165i bk5: 3154a 1115396i bk6: 2304a 1124134i bk7: 3156a 1117372i bk8: 2552a 1119796i bk9: 3506a 1112582i bk10: 1904a 1124843i bk11: 2672a 1117827i bk12: 1748a 1126845i bk13: 2556a 1120546i bk14: 1692a 1129789i bk15: 2402a 1123038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902031
Row_Buffer_Locality_read = 0.950276
Row_Buffer_Locality_write = 0.763987
Bank_Level_Parallism = 2.392190
Bank_Level_Parallism_Col = 2.321096
Bank_Level_Parallism_Ready = 1.243240
write_to_read_ratio_blp_rw_average = 0.502246
GrpLevelPara = 1.709427 

BW Util details:
bwutil = 0.101235 
total_CMD = 1150389 
util_bw = 116460 
Wasted_Col = 74008 
Wasted_Row = 30695 
Idle = 929226 

BW Util Bottlenecks: 
RCDc_limit = 17642 
RCDWRc_limit = 14184 
WTRc_limit = 14082 
RTWc_limit = 56498 
CCDLc_limit = 44532 
rwq = 0 
CCDLc_limit_alone = 30025 
WTRc_limit_alone = 12705 
RTWc_limit_alone = 43368 

Commands details: 
total_CMD = 1150389 
n_nop = 1081688 
Read = 40504 
Write = 0 
L2_Alloc = 0 
L2_WB = 17726 
n_act = 5366 
n_pre = 5350 
n_ref = 0 
n_req = 54660 
total_req = 58230 

Dual Bus Interface Util: 
issued_total_row = 10716 
issued_total_col = 58230 
Row_Bus_Util =  0.009315 
CoL_Bus_Util = 0.050618 
Either_Row_CoL_Bus_Util = 0.059720 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.003566 
queue_avg = 2.149222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14922
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1150389 n_nop=1073220 n_act=5480 n_pre=5464 n_ref_event=0 n_req=62305 n_rd=45766 n_rd_L2_A=0 n_write=0 n_wr_bk=20727 bw_util=0.1156
n_activity=273906 dram_eff=0.4855
bk0: 2766a 1116429i bk1: 3418a 1112471i bk2: 2506a 1120222i bk3: 3018a 1116041i bk4: 2862a 1113720i bk5: 3386a 1106717i bk6: 2900a 1116356i bk7: 3352a 1112521i bk8: 3204a 1111735i bk9: 3702a 1108466i bk10: 2476a 1117959i bk11: 2776a 1113222i bk12: 2148a 1119618i bk13: 2638a 1115965i bk14: 2078a 1122787i bk15: 2536a 1120045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912270
Row_Buffer_Locality_read = 0.955731
Row_Buffer_Locality_write = 0.792007
Bank_Level_Parallism = 2.620385
Bank_Level_Parallism_Col = 2.552120
Bank_Level_Parallism_Ready = 1.285876
write_to_read_ratio_blp_rw_average = 0.525267
GrpLevelPara = 1.848797 

BW Util details:
bwutil = 0.115601 
total_CMD = 1150389 
util_bw = 132986 
Wasted_Col = 76816 
Wasted_Row = 29246 
Idle = 911341 

BW Util Bottlenecks: 
RCDc_limit = 17147 
RCDWRc_limit = 13404 
WTRc_limit = 16363 
RTWc_limit = 67415 
CCDLc_limit = 47296 
rwq = 0 
CCDLc_limit_alone = 31466 
WTRc_limit_alone = 14648 
RTWc_limit_alone = 53300 

Commands details: 
total_CMD = 1150389 
n_nop = 1073220 
Read = 45766 
Write = 0 
L2_Alloc = 0 
L2_WB = 20727 
n_act = 5480 
n_pre = 5464 
n_ref = 0 
n_req = 62305 
total_req = 66493 

Dual Bus Interface Util: 
issued_total_row = 10944 
issued_total_col = 66493 
Row_Bus_Util =  0.009513 
CoL_Bus_Util = 0.057800 
Either_Row_CoL_Bus_Util = 0.067081 
Issued_on_Two_Bus_Simul_Util = 0.000233 
issued_two_Eff = 0.003473 
queue_avg = 2.801788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80179
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1150389 n_nop=1081558 n_act=5425 n_pre=5409 n_ref_event=0 n_req=54671 n_rd=40514 n_rd_L2_A=0 n_write=0 n_wr_bk=17732 bw_util=0.1013
n_activity=260230 dram_eff=0.4477
bk0: 3184a 1115085i bk1: 2394a 1120628i bk2: 2786a 1120359i bk3: 2116a 1125576i bk4: 3158a 1114796i bk5: 2384a 1120842i bk6: 3172a 1116985i bk7: 2300a 1123645i bk8: 3502a 1112470i bk9: 2548a 1118666i bk10: 2760a 1118177i bk11: 1808a 1124870i bk12: 2548a 1120073i bk13: 1758a 1127695i bk14: 2422a 1122833i bk15: 1674a 1130246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901026
Row_Buffer_Locality_read = 0.950215
Row_Buffer_Locality_write = 0.760260
Bank_Level_Parallism = 2.381541
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.252455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101263 
total_CMD = 1150389 
util_bw = 116492 
Wasted_Col = 74190 
Wasted_Row = 31784 
Idle = 927923 

BW Util Bottlenecks: 
RCDc_limit = 17825 
RCDWRc_limit = 14269 
WTRc_limit = 13046 
RTWc_limit = 55891 
CCDLc_limit = 43419 
rwq = 0 
CCDLc_limit_alone = 29671 
WTRc_limit_alone = 11711 
RTWc_limit_alone = 43478 

Commands details: 
total_CMD = 1150389 
n_nop = 1081558 
Read = 40514 
Write = 0 
L2_Alloc = 0 
L2_WB = 17732 
n_act = 5425 
n_pre = 5409 
n_ref = 0 
n_req = 54671 
total_req = 58246 

Dual Bus Interface Util: 
issued_total_row = 10834 
issued_total_col = 58246 
Row_Bus_Util =  0.009418 
CoL_Bus_Util = 0.050632 
Either_Row_CoL_Bus_Util = 0.059833 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.003618 
queue_avg = 2.110598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1106
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1150389 n_nop=1073105 n_act=5518 n_pre=5502 n_ref_event=4567177155082382276 n_req=62339 n_rd=45790 n_rd_L2_A=0 n_write=0 n_wr_bk=20741 bw_util=0.1157
n_activity=273762 dram_eff=0.486
bk0: 3410a 1110336i bk1: 2772a 1115727i bk2: 3032a 1114215i bk3: 2502a 1120348i bk4: 3380a 1106810i bk5: 2874a 1113358i bk6: 3368a 1111803i bk7: 2888a 1117116i bk8: 3694a 1108272i bk9: 3214a 1111602i bk10: 2872a 1115111i bk11: 2382a 1116468i bk12: 2634a 1114960i bk13: 2148a 1120919i bk14: 2556a 1120223i bk15: 2064a 1123227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911725
Row_Buffer_Locality_read = 0.955536
Row_Buffer_Locality_write = 0.790501
Bank_Level_Parallism = 2.637786
Bank_Level_Parallism_Col = 2.723411
Bank_Level_Parallism_Ready = 1.297930
write_to_read_ratio_blp_rw_average = 0.525726
GrpLevelPara = 1.849399 

BW Util details:
bwutil = 0.115667 
total_CMD = 1150389 
util_bw = 133062 
Wasted_Col = 76346 
Wasted_Row = 29575 
Idle = 911406 

BW Util Bottlenecks: 
RCDc_limit = 17122 
RCDWRc_limit = 13451 
WTRc_limit = 15980 
RTWc_limit = 67535 
CCDLc_limit = 47124 
rwq = 0 
CCDLc_limit_alone = 30950 
WTRc_limit_alone = 14355 
RTWc_limit_alone = 52986 

Commands details: 
total_CMD = 1150389 
n_nop = 1073105 
Read = 45790 
Write = 0 
L2_Alloc = 0 
L2_WB = 20741 
n_act = 5518 
n_pre = 5502 
n_ref = 4567177155082382276 
n_req = 62339 
total_req = 66531 

Dual Bus Interface Util: 
issued_total_row = 11020 
issued_total_col = 66531 
Row_Bus_Util =  0.009579 
CoL_Bus_Util = 0.057833 
Either_Row_CoL_Bus_Util = 0.067181 
Issued_on_Two_Bus_Simul_Util = 0.000232 
issued_two_Eff = 0.003455 
queue_avg = 2.712055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.71205
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1150389 n_nop=1081915 n_act=5375 n_pre=5359 n_ref_event=0 n_req=54455 n_rd=40340 n_rd_L2_A=0 n_write=0 n_wr_bk=17665 bw_util=0.1008
n_activity=258561 dram_eff=0.4487
bk0: 2384a 1120704i bk1: 3122a 1115690i bk2: 2132a 1125548i bk3: 2782a 1120561i bk4: 2360a 1120342i bk5: 3152a 1114637i bk6: 2298a 1123542i bk7: 3172a 1116134i bk8: 2538a 1120968i bk9: 3496a 1112671i bk10: 1868a 1126363i bk11: 2668a 1118033i bk12: 1744a 1127995i bk13: 2542a 1122297i bk14: 1674a 1130426i bk15: 2408a 1122392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901570
Row_Buffer_Locality_read = 0.950050
Row_Buffer_Locality_write = 0.763018
Bank_Level_Parallism = 2.378277
Bank_Level_Parallism_Col = 2.307428
Bank_Level_Parallism_Ready = 1.231827
write_to_read_ratio_blp_rw_average = 0.502449
GrpLevelPara = 1.705908 

BW Util details:
bwutil = 0.100844 
total_CMD = 1150389 
util_bw = 116010 
Wasted_Col = 73510 
Wasted_Row = 30935 
Idle = 929934 

BW Util Bottlenecks: 
RCDc_limit = 17928 
RCDWRc_limit = 14210 
WTRc_limit = 13823 
RTWc_limit = 54588 
CCDLc_limit = 42854 
rwq = 0 
CCDLc_limit_alone = 28923 
WTRc_limit_alone = 12431 
RTWc_limit_alone = 42049 

Commands details: 
total_CMD = 1150389 
n_nop = 1081915 
Read = 40340 
Write = 0 
L2_Alloc = 0 
L2_WB = 17665 
n_act = 5375 
n_pre = 5359 
n_ref = 0 
n_req = 54455 
total_req = 58005 

Dual Bus Interface Util: 
issued_total_row = 10734 
issued_total_col = 58005 
Row_Bus_Util =  0.009331 
CoL_Bus_Util = 0.050422 
Either_Row_CoL_Bus_Util = 0.059522 
Issued_on_Two_Bus_Simul_Util = 0.000230 
issued_two_Eff = 0.003870 
queue_avg = 2.116099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1161
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1150389 n_nop=1073953 n_act=5253 n_pre=5237 n_ref_event=0 n_req=62028 n_rd=45526 n_rd_L2_A=0 n_write=0 n_wr_bk=20667 bw_util=0.1151
n_activity=267223 dram_eff=0.4954
bk0: 2748a 1113141i bk1: 3312a 1113699i bk2: 2518a 1118961i bk3: 3018a 1115362i bk4: 2856a 1110723i bk5: 3378a 1108757i bk6: 2906a 1114702i bk7: 3356a 1112376i bk8: 3206a 1109376i bk9: 3688a 1107574i bk10: 2406a 1114811i bk11: 2766a 1115681i bk12: 2130a 1118522i bk13: 2630a 1116441i bk14: 2064a 1119611i bk15: 2544a 1120106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915554
Row_Buffer_Locality_read = 0.957629
Row_Buffer_Locality_write = 0.799479
Bank_Level_Parallism = 2.756177
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.285661
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115079 
total_CMD = 1150389 
util_bw = 132386 
Wasted_Col = 75868 
Wasted_Row = 24434 
Idle = 917701 

BW Util Bottlenecks: 
RCDc_limit = 16178 
RCDWRc_limit = 12374 
WTRc_limit = 16598 
RTWc_limit = 75918 
CCDLc_limit = 44132 
rwq = 0 
CCDLc_limit_alone = 30403 
WTRc_limit_alone = 15158 
RTWc_limit_alone = 63629 

Commands details: 
total_CMD = 1150389 
n_nop = 1073953 
Read = 45526 
Write = 0 
L2_Alloc = 0 
L2_WB = 20667 
n_act = 5253 
n_pre = 5237 
n_ref = 0 
n_req = 62028 
total_req = 66193 

Dual Bus Interface Util: 
issued_total_row = 10490 
issued_total_col = 66193 
Row_Bus_Util =  0.009119 
CoL_Bus_Util = 0.057540 
Either_Row_CoL_Bus_Util = 0.066444 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.003231 
queue_avg = 2.655509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124212, Miss = 22690, Miss_rate = 0.183, Pending_hits = 9614, Reservation_fails = 8289
L2_cache_bank[1]: Access = 151070, Miss = 30346, Miss_rate = 0.201, Pending_hits = 12448, Reservation_fails = 10359
L2_cache_bank[2]: Access = 137894, Miss = 27304, Miss_rate = 0.198, Pending_hits = 11748, Reservation_fails = 9371
L2_cache_bank[3]: Access = 144070, Miss = 32208, Miss_rate = 0.224, Pending_hits = 12968, Reservation_fails = 13151
L2_cache_bank[4]: Access = 149724, Miss = 30492, Miss_rate = 0.204, Pending_hits = 12218, Reservation_fails = 8314
L2_cache_bank[5]: Access = 124636, Miss = 22534, Miss_rate = 0.181, Pending_hits = 9740, Reservation_fails = 10565
L2_cache_bank[6]: Access = 142766, Miss = 32358, Miss_rate = 0.227, Pending_hits = 12421, Reservation_fails = 8630
L2_cache_bank[7]: Access = 139046, Miss = 27214, Miss_rate = 0.196, Pending_hits = 11775, Reservation_fails = 10948
L2_cache_bank[8]: Access = 123278, Miss = 22546, Miss_rate = 0.183, Pending_hits = 9366, Reservation_fails = 7989
L2_cache_bank[9]: Access = 150018, Miss = 30286, Miss_rate = 0.202, Pending_hits = 12259, Reservation_fails = 9459
L2_cache_bank[10]: Access = 138500, Miss = 27192, Miss_rate = 0.196, Pending_hits = 11627, Reservation_fails = 9537
L2_cache_bank[11]: Access = 142410, Miss = 32086, Miss_rate = 0.225, Pending_hits = 12426, Reservation_fails = 7984
L2_total_cache_accesses = 1667624
L2_total_cache_misses = 337256
L2_total_cache_miss_rate = 0.2022
L2_total_cache_pending_hits = 138610
L2_total_cache_reservation_fails = 114596
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2683
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8944
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 548
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 52
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5137
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 156
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 548
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13876
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9700
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 42
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 299
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5137
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1667624
icnt_total_pkts_simt_to_mem=632546
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.17407
	minimum = 5
	maximum = 25
Network latency average = 5.16898
	minimum = 5
	maximum = 24
Slowest packet = 2155555
Flit latency average = 5.15555
	minimum = 5
	maximum = 24
Slowest flit = 2299117
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0142646
	minimum = 0.00517997 (at node 1)
	maximum = 0.0510028 (at node 18)
Accepted packet rate average = 0.0142646
	minimum = 0.00431664 (at node 20)
	maximum = 0.0251029 (at node 2)
Injected flit rate average = 0.0149508
	minimum = 0.00620932 (at node 1)
	maximum = 0.0510028 (at node 18)
Accepted flit rate average= 0.0149508
	minimum = 0.00498074 (at node 20)
	maximum = 0.0251029 (at node 2)
Injected packet length average = 1.04811
Accepted packet length average = 1.04811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7988 (41 samples)
	minimum = 5 (41 samples)
	maximum = 201.268 (41 samples)
Network latency average = 18.6743 (41 samples)
	minimum = 5 (41 samples)
	maximum = 198.22 (41 samples)
Flit latency average = 17.9623 (41 samples)
	minimum = 5 (41 samples)
	maximum = 197.683 (41 samples)
Fragmentation average = 0.00207098 (41 samples)
	minimum = 0 (41 samples)
	maximum = 65.8293 (41 samples)
Injected packet rate average = 0.0718662 (41 samples)
	minimum = 0.0267691 (41 samples)
	maximum = 0.19433 (41 samples)
Accepted packet rate average = 0.0718662 (41 samples)
	minimum = 0.0244805 (41 samples)
	maximum = 0.10822 (41 samples)
Injected flit rate average = 0.0766533 (41 samples)
	minimum = 0.0349163 (41 samples)
	maximum = 0.194502 (41 samples)
Accepted flit rate average = 0.0766533 (41 samples)
	minimum = 0.0331685 (41 samples)
	maximum = 0.10822 (41 samples)
Injected packet size average = 1.06661 (41 samples)
Accepted packet size average = 1.06661 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 53 sec (4373 sec)
gpgpu_simulation_rate = 46833 (inst/sec)
gpgpu_simulation_rate = 284 (cycle/sec)
gpgpu_silicon_slowdown = 3521126x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (18,18,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
kernel_stream_id = 63811
gpu_sim_cycle = 15599
gpu_sim_insn = 7713792
gpu_ipc =     494.5056
gpu_tot_sim_cycle = 1260622
gpu_tot_sim_insn = 212515408
gpu_tot_ipc =     168.5798
gpu_tot_issued_cta = 8988
gpu_occupancy = 76.6086% 
gpu_tot_occupancy = 33.7972% 
max_total_param_size = 0
gpu_stall_dramfull = 151232
gpu_stall_icnt2sh    = 267330
partiton_level_parallism =       1.1678
partiton_level_parallism_total  =       0.4022
partiton_level_parallism_util =       1.8527
partiton_level_parallism_util_total  =       1.7906
L2_BW  =     128.2051 GB/Sec
L2_BW_total  =      43.9179 GB/Sec
gpu_total_sim_rate=47820

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3477894
	L1I_total_cache_misses = 51550
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 39572
L1D_cache:
	L1D_cache_core[0]: Access = 38473, Miss = 23263, Miss_rate = 0.605, Pending_hits = 2316, Reservation_fails = 14962
	L1D_cache_core[1]: Access = 38565, Miss = 23241, Miss_rate = 0.603, Pending_hits = 2367, Reservation_fails = 14159
	L1D_cache_core[2]: Access = 39431, Miss = 23938, Miss_rate = 0.607, Pending_hits = 2217, Reservation_fails = 14164
	L1D_cache_core[3]: Access = 38903, Miss = 23293, Miss_rate = 0.599, Pending_hits = 2473, Reservation_fails = 13573
	L1D_cache_core[4]: Access = 39095, Miss = 23429, Miss_rate = 0.599, Pending_hits = 2673, Reservation_fails = 14809
	L1D_cache_core[5]: Access = 38968, Miss = 23541, Miss_rate = 0.604, Pending_hits = 2364, Reservation_fails = 13404
	L1D_cache_core[6]: Access = 38824, Miss = 23565, Miss_rate = 0.607, Pending_hits = 2538, Reservation_fails = 15172
	L1D_cache_core[7]: Access = 38873, Miss = 23238, Miss_rate = 0.598, Pending_hits = 3011, Reservation_fails = 14659
	L1D_cache_core[8]: Access = 38280, Miss = 23126, Miss_rate = 0.604, Pending_hits = 2248, Reservation_fails = 17757
	L1D_cache_core[9]: Access = 38343, Miss = 23354, Miss_rate = 0.609, Pending_hits = 2460, Reservation_fails = 16379
	L1D_cache_core[10]: Access = 38136, Miss = 23282, Miss_rate = 0.610, Pending_hits = 2438, Reservation_fails = 15796
	L1D_cache_core[11]: Access = 39144, Miss = 23666, Miss_rate = 0.605, Pending_hits = 2476, Reservation_fails = 13627
	L1D_cache_core[12]: Access = 38410, Miss = 23136, Miss_rate = 0.602, Pending_hits = 2799, Reservation_fails = 16772
	L1D_cache_core[13]: Access = 38410, Miss = 23442, Miss_rate = 0.610, Pending_hits = 2231, Reservation_fails = 17562
	L1D_cache_core[14]: Access = 38060, Miss = 23379, Miss_rate = 0.614, Pending_hits = 2428, Reservation_fails = 16197
	L1D_total_cache_accesses = 579915
	L1D_total_cache_misses = 350893
	L1D_total_cache_miss_rate = 0.6051
	L1D_total_cache_pending_hits = 37039
	L1D_total_cache_reservation_fails = 228992
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 210315
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1354
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 120477
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1347
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2012
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1272
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15552
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 121824

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 10922
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4331
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2012
ctas_completed 8988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36798, 18303, 11067, 11067, 11067, 11067, 11067, 11067, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 
gpgpu_n_tot_thrd_icount = 220045056
gpgpu_n_tot_w_icount = 6876408
gpgpu_n_stall_shd_mem = 387345
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 340469
gpgpu_n_mem_write_global = 148939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895616
gpgpu_n_store_insn = 2383024
gpgpu_n_shmem_insn = 77374192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695808
gpgpu_n_shmem_bkconflict = 83888
gpgpu_n_l1cache_bkconflict = 27265
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27265
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1361043	W0_Idle:9333634	W0_Scoreboard:8342599	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3506484	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2723752 {8:340469,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10723608 {72:148939,}
traffic_breakdown_coretomem[INST_ACC_R] = 140672 {8:17584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54475040 {40:1361876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383024 {8:297878,}
traffic_breakdown_memtocore[INST_ACC_R] = 2813440 {40:70336,}
maxmflatency = 1535 
max_icnt2mem_latency = 1478 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 280 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 52 
avg_icnt2sh_latency = 59 
mrq_lat_table:67428 	18958 	19520 	23288 	55187 	69104 	68642 	28761 	5915 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	897334 	623342 	129226 	9882 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16520 	848 	185 	430340 	23829 	23677 	10218 	1322 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200339 	246463 	224885 	273075 	555264 	159715 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	933 	462 	28 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.251968 10.828645 10.058620 11.996914  8.241896 11.374677  9.452662 11.518229  8.524272 11.468235  8.878378 10.296399  9.831276 10.365782 10.920188 13.098040 
dram[1]: 11.090634 11.986979 12.318021 12.587021 11.278409 10.823529 11.454545 11.930000 10.170115 11.507692 10.345454 10.994367 10.752728 10.825958 12.208510 13.830116 
dram[2]: 10.784264  7.843284 12.312303 10.118055 11.520943  8.722222 11.456185  8.966197 11.111872  8.278302 10.331536  8.009646 10.730886 10.041841 12.509294 11.130435 
dram[3]: 11.420398 10.507122 12.568915 12.178322 11.095349 11.265536 11.922886 11.573487 11.848073 10.626794 11.477273  9.551021 10.747801 10.835165 13.003610 11.728395 
dram[4]:  7.944162 10.781491  9.634869 12.222570  8.369231 11.134177  9.355883 11.389744  8.708229 11.179311  8.972222  9.731579  9.867220 11.336570 11.253658 12.528090 
dram[5]: 10.967930 12.676301 12.808511 12.552870 11.301939 11.493827 13.069182 12.541779 10.389016 11.844547 10.298193 11.321428 11.234200 12.359861 12.557446 14.385892 
average row locality = 357891/32871 = 10.887743
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       887      1304       914      1313      1041      1504      1007      1502      1108      1656       837      1248       761      1176       729      1118 
dram[1]:      1099      1431      1161      1439      1329      1636      1348      1620      1464      1796      1126      1322       991      1254       944      1206 
dram[2]:      1306       898      1323       907      1498      1044      1512       994      1652      1111      1287       791      1180       762      1127       721 
dram[3]:      1426      1110      1448      1154      1632      1337      1630      1340      1792      1473      1370      1075      1253       991      1214       935 
dram[4]:       886      1307       914      1315      1031      1499       998      1506      1099      1652       828      1237       752      1177       727      1117 
dram[5]:      1210      1317      1274      1323      1444      1516      1466      1498      1575      1676      1196      1233      1071      1161      1039      1103 
total dram writes = 117711
bank skew: 1796/721 = 2.49
chip skew: 21180/18045 = 1.17
average mf latency per bank:
dram[0]:       5688      4407      5005      4452      4410      3717      4769      3668      4214      3299      4220      4098      4153      3917      4375      4018
dram[1]:       4560      4136      4216      3797      4047      3430      4211      3619      3618      2939      3918      3341      3672      3272      3755      3478
dram[2]:       4483      5252      4408      5111      3842      4257      3676      4713      3411      3867      4132      4157      4026      3877      4089      4327
dram[3]:       4561      4428      3992      4240      3582      4079      3731      4564      3036      3736      3409      4213      3422      3817      3614      3937
dram[4]:       5728      4394      5077      4487      4499      3798      4813      3763      4172      3359      4031      4341      4051      3822      4476      4093
dram[5]:       4038      4388      3782      4114      3737      3629      3828      3982      3358      3097      3577      3616      3423      3461      3303      3807
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1442      1117      1437      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        994       932      1160       845      1416      1139      1423      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       953       826      1193      1149      1391      1096      1406      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164802 n_nop=1094786 n_act=5451 n_pre=5435 n_ref_event=0 n_req=55807 n_rd=41272 n_rd_L2_A=0 n_write=0 n_wr_bk=18105 bw_util=0.102
n_activity=264617 dram_eff=0.4488
bk0: 2430a 1134253i bk1: 3202a 1130147i bk2: 2172a 1139281i bk3: 2828a 1133537i bk4: 2458a 1133650i bk5: 3218a 1129199i bk6: 2368a 1137912i bk7: 3220a 1131064i bk8: 2616a 1133561i bk9: 3570a 1126363i bk10: 1948a 1138699i bk11: 2716a 1131608i bk12: 1780a 1141070i bk13: 2588a 1134743i bk14: 1724a 1144020i bk15: 2434a 1137288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902521
Row_Buffer_Locality_read = 0.950402
Row_Buffer_Locality_write = 0.766563
Bank_Level_Parallism = 2.386137
Bank_Level_Parallism_Col = 2.315917
Bank_Level_Parallism_Ready = 1.241454
write_to_read_ratio_blp_rw_average = 0.503053
GrpLevelPara = 1.706018 

BW Util details:
bwutil = 0.101952 
total_CMD = 1164802 
util_bw = 118754 
Wasted_Col = 75608 
Wasted_Row = 31304 
Idle = 939136 

BW Util Bottlenecks: 
RCDc_limit = 17938 
RCDWRc_limit = 14421 
WTRc_limit = 14389 
RTWc_limit = 58001 
CCDLc_limit = 45571 
rwq = 0 
CCDLc_limit_alone = 30605 
WTRc_limit_alone = 12971 
RTWc_limit_alone = 44453 

Commands details: 
total_CMD = 1164802 
n_nop = 1094786 
Read = 41272 
Write = 0 
L2_Alloc = 0 
L2_WB = 18105 
n_act = 5451 
n_pre = 5435 
n_ref = 0 
n_req = 55807 
total_req = 59377 

Dual Bus Interface Util: 
issued_total_row = 10886 
issued_total_col = 59377 
Row_Bus_Util =  0.009346 
CoL_Bus_Util = 0.050976 
Either_Row_CoL_Bus_Util = 0.060110 
Issued_on_Two_Bus_Simul_Util = 0.000212 
issued_two_Eff = 0.003528 
queue_avg = 2.146032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 1260700 -   mf: uid=6159556, sid4294967295:w4294967295, part=1, addr=0xc00b7700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1260600), 
Ready @ 1260713 -   mf: uid=6159558, sid4294967295:w4294967295, part=1, addr=0xc00b4700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1260613), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164802 n_nop=1086102 n_act=5580 n_pre=5564 n_ref_event=0 n_req=63640 n_rd=46662 n_rd_L2_A=0 n_write=0 n_wr_bk=21166 bw_util=0.1165
n_activity=280550 dram_eff=0.4835
bk0: 2798a 1130225i bk1: 3450a 1126150i bk2: 2558a 1134050i bk3: 3082a 1129830i bk4: 2926a 1127285i bk5: 3474a 1120436i bk6: 2964a 1130259i bk7: 3448a 1126015i bk8: 3268a 1125513i bk9: 3798a 1121881i bk10: 2520a 1131744i bk11: 2828a 1127061i bk12: 2180a 1133650i bk13: 2670a 1130224i bk14: 2110a 1136976i bk15: 2588a 1134267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912539
Row_Buffer_Locality_read = 0.955767
Row_Buffer_Locality_write = 0.793733
Bank_Level_Parallism = 2.609318
Bank_Level_Parallism_Col = 2.540944
Bank_Level_Parallism_Ready = 1.283396
write_to_read_ratio_blp_rw_average = 0.524905
GrpLevelPara = 1.843059 

BW Util details:
bwutil = 0.116463 
total_CMD = 1164802 
util_bw = 135656 
Wasted_Col = 78795 
Wasted_Row = 29802 
Idle = 920549 

BW Util Bottlenecks: 
RCDc_limit = 17502 
RCDWRc_limit = 13688 
WTRc_limit = 16844 
RTWc_limit = 69151 
CCDLc_limit = 48390 
rwq = 0 
CCDLc_limit_alone = 32156 
WTRc_limit_alone = 15081 
RTWc_limit_alone = 54680 

Commands details: 
total_CMD = 1164802 
n_nop = 1086102 
Read = 46662 
Write = 0 
L2_Alloc = 0 
L2_WB = 21166 
n_act = 5580 
n_pre = 5564 
n_ref = 0 
n_req = 63640 
total_req = 67828 

Dual Bus Interface Util: 
issued_total_row = 11144 
issued_total_col = 67828 
Row_Bus_Util =  0.009567 
CoL_Bus_Util = 0.058231 
Either_Row_CoL_Bus_Util = 0.067565 
Issued_on_Two_Bus_Simul_Util = 0.000234 
issued_two_Eff = 0.003456 
queue_avg = 2.790625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79063
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164802 n_nop=1094663 n_act=5504 n_pre=5488 n_ref_event=0 n_req=55824 n_rd=41286 n_rd_L2_A=0 n_write=0 n_wr_bk=18113 bw_util=0.102
n_activity=265559 dram_eff=0.4474
bk0: 3216a 1128813i bk1: 2430a 1134494i bk2: 2838a 1134171i bk3: 2172a 1139552i bk4: 3222a 1128634i bk5: 2448a 1134489i bk6: 3236a 1130789i bk7: 2364a 1137252i bk8: 3566a 1126307i bk9: 2612a 1132302i bk10: 2804a 1132027i bk11: 1848a 1138791i bk12: 2580a 1134248i bk13: 1790a 1141886i bk14: 2454a 1137087i bk15: 1706a 1144485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901655
Row_Buffer_Locality_read = 0.950443
Row_Buffer_Locality_write = 0.763104
Bank_Level_Parallism = 2.379717
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.250271
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101990 
total_CMD = 1164802 
util_bw = 118798 
Wasted_Col = 75696 
Wasted_Row = 32177 
Idle = 938131 

BW Util Bottlenecks: 
RCDc_limit = 18069 
RCDWRc_limit = 14502 
WTRc_limit = 13340 
RTWc_limit = 57514 
CCDLc_limit = 44425 
rwq = 0 
CCDLc_limit_alone = 30226 
WTRc_limit_alone = 11977 
RTWc_limit_alone = 44678 

Commands details: 
total_CMD = 1164802 
n_nop = 1094663 
Read = 41286 
Write = 0 
L2_Alloc = 0 
L2_WB = 18113 
n_act = 5504 
n_pre = 5488 
n_ref = 0 
n_req = 55824 
total_req = 59399 

Dual Bus Interface Util: 
issued_total_row = 10992 
issued_total_col = 59399 
Row_Bus_Util =  0.009437 
CoL_Bus_Util = 0.050995 
Either_Row_CoL_Bus_Util = 0.060215 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.003593 
queue_avg = 2.105794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1260679 -   mf: uid=6159554, sid4294967295:w4294967295, part=3, addr=0xc00b6700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1260579), 
Ready @ 1260698 -   mf: uid=6159555, sid4294967295:w4294967295, part=3, addr=0xc00b7f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1260598), 
Ready @ 1260711 -   mf: uid=6159557, sid4294967295:w4294967295, part=3, addr=0xc00b4f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1260611), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164802 n_nop=1085990 n_act=5616 n_pre=5600 n_ref_event=4567177155082382276 n_req=63674 n_rd=46686 n_rd_L2_A=0 n_write=0 n_wr_bk=21180 bw_util=0.1165
n_activity=280207 dram_eff=0.4844
bk0: 3442a 1124041i bk1: 2808a 1129524i bk2: 3096a 1127979i bk3: 2558a 1134161i bk4: 3464a 1120395i bk5: 2938a 1126955i bk6: 3464a 1125292i bk7: 2952a 1130874i bk8: 3790a 1121884i bk9: 3278a 1125272i bk10: 2928a 1128881i bk11: 2422a 1130288i bk12: 2666a 1129242i bk13: 2180a 1135020i bk14: 2604a 1134446i bk15: 2096a 1137524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912036
Row_Buffer_Locality_read = 0.955597
Row_Buffer_Locality_write = 0.792324
Bank_Level_Parallism = 2.627247
Bank_Level_Parallism_Col = 2.709672
Bank_Level_Parallism_Ready = 1.294696
write_to_read_ratio_blp_rw_average = 0.525918
GrpLevelPara = 1.844326 

BW Util details:
bwutil = 0.116528 
total_CMD = 1164802 
util_bw = 135732 
Wasted_Col = 78241 
Wasted_Row = 30117 
Idle = 920712 

BW Util Bottlenecks: 
RCDc_limit = 17462 
RCDWRc_limit = 13724 
WTRc_limit = 16347 
RTWc_limit = 69292 
CCDLc_limit = 48255 
rwq = 0 
CCDLc_limit_alone = 31653 
WTRc_limit_alone = 14697 
RTWc_limit_alone = 54340 

Commands details: 
total_CMD = 1164802 
n_nop = 1085990 
Read = 46686 
Write = 0 
L2_Alloc = 0 
L2_WB = 21180 
n_act = 5616 
n_pre = 5600 
n_ref = 4567177155082382276 
n_req = 63674 
total_req = 67866 

Dual Bus Interface Util: 
issued_total_row = 11216 
issued_total_col = 67866 
Row_Bus_Util =  0.009629 
CoL_Bus_Util = 0.058264 
Either_Row_CoL_Bus_Util = 0.067661 
Issued_on_Two_Bus_Simul_Util = 0.000232 
issued_two_Eff = 0.003426 
queue_avg = 2.701663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70166
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164802 n_nop=1095005 n_act=5462 n_pre=5446 n_ref_event=0 n_req=55607 n_rd=41112 n_rd_L2_A=0 n_write=0 n_wr_bk=18045 bw_util=0.1016
n_activity=264144 dram_eff=0.4479
bk0: 2416a 1134608i bk1: 3158a 1129553i bk2: 2184a 1139467i bk3: 2838a 1134309i bk4: 2424a 1134089i bk5: 3216a 1128537i bk6: 2362a 1137236i bk7: 3236a 1129879i bk8: 2602a 1134737i bk9: 3560a 1126333i bk10: 1912a 1140209i bk11: 2708a 1131801i bk12: 1776a 1142144i bk13: 2574a 1136551i bk14: 1706a 1144697i bk15: 2440a 1136601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902045
Row_Buffer_Locality_read = 0.950185
Row_Buffer_Locality_write = 0.765505
Bank_Level_Parallism = 2.373770
Bank_Level_Parallism_Col = 2.302919
Bank_Level_Parallism_Ready = 1.229892
write_to_read_ratio_blp_rw_average = 0.503526
GrpLevelPara = 1.703948 

BW Util details:
bwutil = 0.101574 
total_CMD = 1164802 
util_bw = 118314 
Wasted_Col = 75118 
Wasted_Row = 31459 
Idle = 939911 

BW Util Bottlenecks: 
RCDc_limit = 18208 
RCDWRc_limit = 14455 
WTRc_limit = 14096 
RTWc_limit = 56114 
CCDLc_limit = 43833 
rwq = 0 
CCDLc_limit_alone = 29480 
WTRc_limit_alone = 12674 
RTWc_limit_alone = 43183 

Commands details: 
total_CMD = 1164802 
n_nop = 1095005 
Read = 41112 
Write = 0 
L2_Alloc = 0 
L2_WB = 18045 
n_act = 5462 
n_pre = 5446 
n_ref = 0 
n_req = 55607 
total_req = 59157 

Dual Bus Interface Util: 
issued_total_row = 10908 
issued_total_col = 59157 
Row_Bus_Util =  0.009365 
CoL_Bus_Util = 0.050787 
Either_Row_CoL_Bus_Util = 0.059922 
Issued_on_Two_Bus_Simul_Util = 0.000230 
issued_two_Eff = 0.003840 
queue_avg = 2.112620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1260677 -   mf: uid=6159553, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1260577), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164802 n_nop=1086880 n_act=5342 n_pre=5326 n_ref_event=0 n_req=63339 n_rd=46402 n_rd_L2_A=0 n_write=0 n_wr_bk=21102 bw_util=0.1159
n_activity=273663 dram_eff=0.4933
bk0: 2780a 1127083i bk1: 3344a 1127423i bk2: 2570a 1132710i bk3: 3086a 1129205i bk4: 2920a 1124323i bk5: 3462a 1122366i bk6: 2970a 1128137i bk7: 3452a 1125992i bk8: 3270a 1123063i bk9: 3784a 1121302i bk10: 2450a 1128643i bk11: 2818a 1129699i bk12: 2162a 1132749i bk13: 2662a 1130511i bk14: 2096a 1133726i bk15: 2576a 1134084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915897
Row_Buffer_Locality_read = 0.957674
Row_Buffer_Locality_write = 0.801441
Bank_Level_Parallism = 2.742901
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.283351
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115906 
total_CMD = 1164802 
util_bw = 135008 
Wasted_Col = 77897 
Wasted_Row = 24915 
Idle = 926982 

BW Util Bottlenecks: 
RCDc_limit = 16495 
RCDWRc_limit = 12616 
WTRc_limit = 17142 
RTWc_limit = 77841 
CCDLc_limit = 45070 
rwq = 0 
CCDLc_limit_alone = 31078 
WTRc_limit_alone = 15681 
RTWc_limit_alone = 65310 

Commands details: 
total_CMD = 1164802 
n_nop = 1086880 
Read = 46402 
Write = 0 
L2_Alloc = 0 
L2_WB = 21102 
n_act = 5342 
n_pre = 5326 
n_ref = 0 
n_req = 63339 
total_req = 67504 

Dual Bus Interface Util: 
issued_total_row = 10668 
issued_total_col = 67504 
Row_Bus_Util =  0.009159 
CoL_Bus_Util = 0.057953 
Either_Row_CoL_Bus_Util = 0.066897 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.003208 
queue_avg = 2.644679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127988, Miss = 23266, Miss_rate = 0.182, Pending_hits = 9729, Reservation_fails = 8293
L2_cache_bank[1]: Access = 154390, Miss = 30922, Miss_rate = 0.200, Pending_hits = 12617, Reservation_fails = 10361
L2_cache_bank[2]: Access = 141646, Miss = 27880, Miss_rate = 0.197, Pending_hits = 11905, Reservation_fails = 9373
L2_cache_bank[3]: Access = 154138, Miss = 33104, Miss_rate = 0.215, Pending_hits = 13264, Reservation_fails = 13280
L2_cache_bank[4]: Access = 153280, Miss = 31068, Miss_rate = 0.203, Pending_hits = 12374, Reservation_fails = 8315
L2_cache_bank[5]: Access = 128288, Miss = 23114, Miss_rate = 0.180, Pending_hits = 9865, Reservation_fails = 10676
L2_cache_bank[6]: Access = 152998, Miss = 33250, Miss_rate = 0.217, Pending_hits = 12677, Reservation_fails = 8723
L2_cache_bank[7]: Access = 142666, Miss = 27794, Miss_rate = 0.195, Pending_hits = 11910, Reservation_fails = 10950
L2_cache_bank[8]: Access = 126802, Miss = 23122, Miss_rate = 0.182, Pending_hits = 9486, Reservation_fails = 7993
L2_cache_bank[9]: Access = 153410, Miss = 30866, Miss_rate = 0.201, Pending_hits = 12414, Reservation_fails = 9538
L2_cache_bank[10]: Access = 142008, Miss = 27768, Miss_rate = 0.196, Pending_hits = 11788, Reservation_fails = 9537
L2_cache_bank[11]: Access = 152506, Miss = 32962, Miss_rate = 0.216, Pending_hits = 12631, Reservation_fails = 7996
L2_total_cache_accesses = 1730120
L2_total_cache_misses = 345116
L2_total_cache_miss_rate = 0.1995
L2_total_cache_pending_hits = 140660
L2_total_cache_reservation_fails = 115035
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2022
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 260
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 182
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 28
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10368
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 182
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1730120
icnt_total_pkts_simt_to_mem=655946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.1537
	minimum = 5
	maximum = 562
Network latency average = 49.1914
	minimum = 5
	maximum = 562
Slowest packet = 2165671
Flit latency average = 47.0256
	minimum = 5
	maximum = 562
Slowest flit = 2309426
Fragmentation average = 0.0124517
	minimum = 0
	maximum = 388
Injected packet rate average = 0.191636
	minimum = 0.0678249 (at node 14)
	maximum = 0.655939 (at node 21)
Accepted packet rate average = 0.191636
	minimum = 0.065517 (at node 16)
	maximum = 0.290788 (at node 11)
Injected flit rate average = 0.203945
	minimum = 0.0873133 (at node 14)
	maximum = 0.655939 (at node 21)
Accepted flit rate average= 0.203945
	minimum = 0.090134 (at node 16)
	maximum = 0.290788 (at node 11)
Injected packet length average = 1.06423
Accepted packet length average = 1.06423
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5929 (42 samples)
	minimum = 5 (42 samples)
	maximum = 209.857 (42 samples)
Network latency average = 19.4009 (42 samples)
	minimum = 5 (42 samples)
	maximum = 206.881 (42 samples)
Flit latency average = 18.6542 (42 samples)
	minimum = 5 (42 samples)
	maximum = 206.357 (42 samples)
Fragmentation average = 0.00231814 (42 samples)
	minimum = 0 (42 samples)
	maximum = 73.5 (42 samples)
Injected packet rate average = 0.0747179 (42 samples)
	minimum = 0.0277466 (42 samples)
	maximum = 0.205321 (42 samples)
Accepted packet rate average = 0.0747179 (42 samples)
	minimum = 0.0254576 (42 samples)
	maximum = 0.112567 (42 samples)
Injected flit rate average = 0.0796841 (42 samples)
	minimum = 0.0361639 (42 samples)
	maximum = 0.205489 (42 samples)
Accepted flit rate average = 0.0796841 (42 samples)
	minimum = 0.0345248 (42 samples)
	maximum = 0.112567 (42 samples)
Injected packet size average = 1.06647 (42 samples)
Accepted packet size average = 1.06647 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 4 sec (4444 sec)
gpgpu_simulation_rate = 47820 (inst/sec)
gpgpu_simulation_rate = 283 (cycle/sec)
gpgpu_silicon_slowdown = 3533568x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
kernel_stream_id = 63811
gpu_sim_cycle = 27169
gpu_sim_insn = 19880
gpu_ipc =       0.7317
gpu_tot_sim_cycle = 1287791
gpu_tot_sim_insn = 212535288
gpu_tot_ipc =     165.0387
gpu_tot_issued_cta = 8989
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.7308% 
max_total_param_size = 0
gpu_stall_dramfull = 151232
gpu_stall_icnt2sh    = 267330
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3937
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7905
L2_BW  =       0.1672 GB/Sec
L2_BW_total  =      42.9949 GB/Sec
gpu_total_sim_rate=47010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3479566
	L1I_total_cache_misses = 51562
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 39572
L1D_cache:
	L1D_cache_core[0]: Access = 38473, Miss = 23263, Miss_rate = 0.605, Pending_hits = 2316, Reservation_fails = 14962
	L1D_cache_core[1]: Access = 38565, Miss = 23241, Miss_rate = 0.603, Pending_hits = 2367, Reservation_fails = 14159
	L1D_cache_core[2]: Access = 39431, Miss = 23938, Miss_rate = 0.607, Pending_hits = 2217, Reservation_fails = 14164
	L1D_cache_core[3]: Access = 38903, Miss = 23293, Miss_rate = 0.599, Pending_hits = 2473, Reservation_fails = 13573
	L1D_cache_core[4]: Access = 39095, Miss = 23429, Miss_rate = 0.599, Pending_hits = 2673, Reservation_fails = 14809
	L1D_cache_core[5]: Access = 38968, Miss = 23541, Miss_rate = 0.604, Pending_hits = 2364, Reservation_fails = 13404
	L1D_cache_core[6]: Access = 38824, Miss = 23565, Miss_rate = 0.607, Pending_hits = 2538, Reservation_fails = 15172
	L1D_cache_core[7]: Access = 38873, Miss = 23238, Miss_rate = 0.598, Pending_hits = 3011, Reservation_fails = 14659
	L1D_cache_core[8]: Access = 38280, Miss = 23126, Miss_rate = 0.604, Pending_hits = 2248, Reservation_fails = 17757
	L1D_cache_core[9]: Access = 38343, Miss = 23354, Miss_rate = 0.609, Pending_hits = 2460, Reservation_fails = 16379
	L1D_cache_core[10]: Access = 38136, Miss = 23282, Miss_rate = 0.610, Pending_hits = 2438, Reservation_fails = 15796
	L1D_cache_core[11]: Access = 39144, Miss = 23666, Miss_rate = 0.605, Pending_hits = 2476, Reservation_fails = 13627
	L1D_cache_core[12]: Access = 38410, Miss = 23136, Miss_rate = 0.602, Pending_hits = 2799, Reservation_fails = 16772
	L1D_cache_core[13]: Access = 38441, Miss = 23458, Miss_rate = 0.610, Pending_hits = 2231, Reservation_fails = 17562
	L1D_cache_core[14]: Access = 38060, Miss = 23379, Miss_rate = 0.614, Pending_hits = 2428, Reservation_fails = 16197
	L1D_total_cache_accesses = 579946
	L1D_total_cache_misses = 350909
	L1D_total_cache_miss_rate = 0.6051
	L1D_total_cache_pending_hits = 37039
	L1D_total_cache_reservation_fails = 228992
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 210321
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1354
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7782
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 122137
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1359
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2012
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1272
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15568
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5199
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 123496

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 10922
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4331
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2012
ctas_completed 8989, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36798, 18303, 11067, 11067, 11067, 11067, 11067, 11067, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 
gpgpu_n_tot_thrd_icount = 220139424
gpgpu_n_tot_w_icount = 6879357
gpgpu_n_stall_shd_mem = 387849
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 340485
gpgpu_n_mem_write_global = 148954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 2383264
gpgpu_n_shmem_insn = 77378888
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695904
gpgpu_n_shmem_bkconflict = 84392
gpgpu_n_l1cache_bkconflict = 27265
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84392
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27265
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1361043	W0_Idle:9364992	W0_Scoreboard:8362628	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:409062	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3509433	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2723880 {8:340485,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10724688 {72:148954,}
traffic_breakdown_coretomem[INST_ACC_R] = 140768 {8:17596,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54477600 {40:1361940,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383264 {8:297908,}
traffic_breakdown_memtocore[INST_ACC_R] = 2815360 {40:70384,}
maxmflatency = 1535 
max_icnt2mem_latency = 1478 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 280 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 52 
avg_icnt2sh_latency = 59 
mrq_lat_table:67438 	18959 	19520 	23288 	55196 	69104 	68642 	28761 	5915 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	897428 	623342 	129226 	9882 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16532 	848 	185 	430371 	23829 	23677 	10218 	1322 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200433 	246463 	224885 	273075 	555264 	159715 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	944 	462 	28 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.251968 10.828645 10.058620 11.996914  8.241896 11.374677  9.452662 11.518229  8.524272 11.468235  8.878378 10.296399  9.831276 10.365782 10.920188 13.098040 
dram[1]: 11.090634 11.986979 12.318021 12.587021 11.278409 10.823529 11.454545 11.930000 10.170115 11.507692 10.345454 10.994367 10.752728 10.825958 12.208510 13.837838 
dram[2]: 10.784264  7.843284 12.312303 10.118055 11.520943  8.722222 11.456185  8.966197 11.111872  8.278302 10.331536  8.009646 10.730886 10.041841 12.509294 11.130435 
dram[3]: 11.401985 10.507122 12.568915 12.178322 11.095349 11.265536 11.922886 11.573487 11.848073 10.626794 11.477273  9.551021 10.747801 10.835165 13.014441 11.728395 
dram[4]:  7.934177 10.781491  9.634869 12.222570  8.369231 11.134177  9.355883 11.389744  8.708229 11.179311  8.972222  9.731579  9.871369 11.336570 11.253658 12.528090 
dram[5]: 10.947675 12.676301 12.808511 12.552870 11.301939 11.493827 13.069182 12.541779 10.389016 11.844547 10.301205 11.321428 11.234200 12.363322 12.557446 14.385892 
average row locality = 357911/32874 = 10.887358
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       887      1304       914      1313      1041      1504      1007      1502      1108      1656       837      1248       761      1176       729      1118 
dram[1]:      1099      1431      1161      1439      1329      1636      1348      1620      1464      1796      1126      1322       991      1254       944      1208 
dram[2]:      1306       898      1323       907      1498      1044      1512       994      1652      1111      1287       791      1180       762      1127       721 
dram[3]:      1426      1110      1448      1154      1632      1337      1630      1340      1792      1473      1370      1075      1253       991      1217       935 
dram[4]:       886      1307       914      1315      1031      1499       998      1506      1099      1652       828      1237       753      1177       727      1117 
dram[5]:      1210      1317      1274      1323      1444      1516      1466      1498      1575      1676      1197      1233      1071      1162      1039      1103 
total dram writes = 117719
bank skew: 1796/721 = 2.49
chip skew: 21183/18046 = 1.17
average mf latency per bank:
dram[0]:       5688      4407      5005      4452      4410      3717      4769      3668      4214      3299      4220      4098      4153      3917      4375      4018
dram[1]:       4560      4136      4216      3800      4047      3430      4211      3619      3618      2939      3918      3341      3672      3272      3755      3472
dram[2]:       4483      5252      4408      5111      3842      4257      3676      4713      3411      3867      4132      4157      4026      3877      4089      4327
dram[3]:       4561      4428      3994      4240      3582      4079      3731      4564      3036      3736      3409      4213      3422      3817      3605      3937
dram[4]:       5728      4394      5077      4487      4499      3798      4813      3763      4172      3359      4031      4341      4045      3822      4476      4093
dram[5]:       4038      4388      3782      4117      3737      3629      3828      3982      3358      3097      3574      3616      3423      3458      3303      3807
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1442      1117      1437      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        994       932      1160       845      1416      1139      1423      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       953       826      1193      1149      1391      1096      1406      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189906 n_nop=1119890 n_act=5451 n_pre=5435 n_ref_event=0 n_req=55807 n_rd=41272 n_rd_L2_A=0 n_write=0 n_wr_bk=18105 bw_util=0.0998
n_activity=264617 dram_eff=0.4488
bk0: 2430a 1159357i bk1: 3202a 1155251i bk2: 2172a 1164385i bk3: 2828a 1158641i bk4: 2458a 1158754i bk5: 3218a 1154303i bk6: 2368a 1163016i bk7: 3220a 1156168i bk8: 2616a 1158665i bk9: 3570a 1151467i bk10: 1948a 1163803i bk11: 2716a 1156712i bk12: 1780a 1166174i bk13: 2588a 1159847i bk14: 1724a 1169124i bk15: 2434a 1162392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902521
Row_Buffer_Locality_read = 0.950402
Row_Buffer_Locality_write = 0.766563
Bank_Level_Parallism = 2.386137
Bank_Level_Parallism_Col = 2.315917
Bank_Level_Parallism_Ready = 1.241454
write_to_read_ratio_blp_rw_average = 0.503053
GrpLevelPara = 1.706018 

BW Util details:
bwutil = 0.099801 
total_CMD = 1189906 
util_bw = 118754 
Wasted_Col = 75608 
Wasted_Row = 31304 
Idle = 964240 

BW Util Bottlenecks: 
RCDc_limit = 17938 
RCDWRc_limit = 14421 
WTRc_limit = 14389 
RTWc_limit = 58001 
CCDLc_limit = 45571 
rwq = 0 
CCDLc_limit_alone = 30605 
WTRc_limit_alone = 12971 
RTWc_limit_alone = 44453 

Commands details: 
total_CMD = 1189906 
n_nop = 1119890 
Read = 41272 
Write = 0 
L2_Alloc = 0 
L2_WB = 18105 
n_act = 5451 
n_pre = 5435 
n_ref = 0 
n_req = 55807 
total_req = 59377 

Dual Bus Interface Util: 
issued_total_row = 10886 
issued_total_col = 59377 
Row_Bus_Util =  0.009149 
CoL_Bus_Util = 0.049901 
Either_Row_CoL_Bus_Util = 0.058842 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.003528 
queue_avg = 2.100756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189906 n_nop=1111204 n_act=5580 n_pre=5564 n_ref_event=0 n_req=63642 n_rd=46662 n_rd_L2_A=0 n_write=0 n_wr_bk=21168 bw_util=0.114
n_activity=280572 dram_eff=0.4835
bk0: 2798a 1155329i bk1: 3450a 1151254i bk2: 2558a 1159154i bk3: 3082a 1154934i bk4: 2926a 1152389i bk5: 3474a 1145540i bk6: 2964a 1155363i bk7: 3448a 1151119i bk8: 3268a 1150617i bk9: 3798a 1146985i bk10: 2520a 1156848i bk11: 2828a 1152165i bk12: 2180a 1158754i bk13: 2670a 1155328i bk14: 2110a 1162080i bk15: 2588a 1159371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912542
Row_Buffer_Locality_read = 0.955767
Row_Buffer_Locality_write = 0.793757
Bank_Level_Parallism = 2.609305
Bank_Level_Parallism_Col = 2.540929
Bank_Level_Parallism_Ready = 1.283388
write_to_read_ratio_blp_rw_average = 0.524910
GrpLevelPara = 1.843051 

BW Util details:
bwutil = 0.114009 
total_CMD = 1189906 
util_bw = 135660 
Wasted_Col = 78795 
Wasted_Row = 29802 
Idle = 945649 

BW Util Bottlenecks: 
RCDc_limit = 17502 
RCDWRc_limit = 13688 
WTRc_limit = 16844 
RTWc_limit = 69151 
CCDLc_limit = 48390 
rwq = 0 
CCDLc_limit_alone = 32156 
WTRc_limit_alone = 15081 
RTWc_limit_alone = 54680 

Commands details: 
total_CMD = 1189906 
n_nop = 1111204 
Read = 46662 
Write = 0 
L2_Alloc = 0 
L2_WB = 21168 
n_act = 5580 
n_pre = 5564 
n_ref = 0 
n_req = 63642 
total_req = 67830 

Dual Bus Interface Util: 
issued_total_row = 11144 
issued_total_col = 67830 
Row_Bus_Util =  0.009365 
CoL_Bus_Util = 0.057005 
Either_Row_CoL_Bus_Util = 0.066141 
Issued_on_Two_Bus_Simul_Util = 0.000229 
issued_two_Eff = 0.003456 
queue_avg = 2.731750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73175
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189906 n_nop=1119767 n_act=5504 n_pre=5488 n_ref_event=0 n_req=55824 n_rd=41286 n_rd_L2_A=0 n_write=0 n_wr_bk=18113 bw_util=0.09984
n_activity=265559 dram_eff=0.4474
bk0: 3216a 1153917i bk1: 2430a 1159598i bk2: 2838a 1159275i bk3: 2172a 1164656i bk4: 3222a 1153738i bk5: 2448a 1159593i bk6: 3236a 1155893i bk7: 2364a 1162356i bk8: 3566a 1151411i bk9: 2612a 1157406i bk10: 2804a 1157131i bk11: 1848a 1163895i bk12: 2580a 1159352i bk13: 1790a 1166990i bk14: 2454a 1162191i bk15: 1706a 1169589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901655
Row_Buffer_Locality_read = 0.950443
Row_Buffer_Locality_write = 0.763104
Bank_Level_Parallism = 2.379717
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.250271
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099838 
total_CMD = 1189906 
util_bw = 118798 
Wasted_Col = 75696 
Wasted_Row = 32177 
Idle = 963235 

BW Util Bottlenecks: 
RCDc_limit = 18069 
RCDWRc_limit = 14502 
WTRc_limit = 13340 
RTWc_limit = 57514 
CCDLc_limit = 44425 
rwq = 0 
CCDLc_limit_alone = 30226 
WTRc_limit_alone = 11977 
RTWc_limit_alone = 44678 

Commands details: 
total_CMD = 1189906 
n_nop = 1119767 
Read = 41286 
Write = 0 
L2_Alloc = 0 
L2_WB = 18113 
n_act = 5504 
n_pre = 5488 
n_ref = 0 
n_req = 55824 
total_req = 59399 

Dual Bus Interface Util: 
issued_total_row = 10992 
issued_total_col = 59399 
Row_Bus_Util =  0.009238 
CoL_Bus_Util = 0.049919 
Either_Row_CoL_Bus_Util = 0.058945 
Issued_on_Two_Bus_Simul_Util = 0.000212 
issued_two_Eff = 0.003593 
queue_avg = 2.061367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06137
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189906 n_nop=1111085 n_act=5617 n_pre=5601 n_ref_event=4567177155082382276 n_req=63681 n_rd=46690 n_rd_L2_A=0 n_write=0 n_wr_bk=21183 bw_util=0.1141
n_activity=280292 dram_eff=0.4843
bk0: 3446a 1149115i bk1: 2808a 1154627i bk2: 3096a 1153082i bk3: 2558a 1159265i bk4: 3464a 1145499i bk5: 2938a 1152059i bk6: 3464a 1150396i bk7: 2952a 1155978i bk8: 3790a 1146988i bk9: 3278a 1150376i bk10: 2928a 1153985i bk11: 2422a 1155392i bk12: 2666a 1154346i bk13: 2180a 1160124i bk14: 2604a 1159550i bk15: 2096a 1162629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912030
Row_Buffer_Locality_read = 0.955579
Row_Buffer_Locality_write = 0.792361
Bank_Level_Parallism = 2.626996
Bank_Level_Parallism_Col = 2.709474
Bank_Level_Parallism_Ready = 1.294666
write_to_read_ratio_blp_rw_average = 0.525871
GrpLevelPara = 1.844228 

BW Util details:
bwutil = 0.114081 
total_CMD = 1189906 
util_bw = 135746 
Wasted_Col = 78256 
Wasted_Row = 30129 
Idle = 945775 

BW Util Bottlenecks: 
RCDc_limit = 17474 
RCDWRc_limit = 13724 
WTRc_limit = 16347 
RTWc_limit = 69292 
CCDLc_limit = 48258 
rwq = 0 
CCDLc_limit_alone = 31656 
WTRc_limit_alone = 14697 
RTWc_limit_alone = 54340 

Commands details: 
total_CMD = 1189906 
n_nop = 1111085 
Read = 46690 
Write = 0 
L2_Alloc = 0 
L2_WB = 21183 
n_act = 5617 
n_pre = 5601 
n_ref = 4567177155082382276 
n_req = 63681 
total_req = 67873 

Dual Bus Interface Util: 
issued_total_row = 11218 
issued_total_col = 67873 
Row_Bus_Util =  0.009428 
CoL_Bus_Util = 0.057041 
Either_Row_CoL_Bus_Util = 0.066241 
Issued_on_Two_Bus_Simul_Util = 0.000227 
issued_two_Eff = 0.003425 
queue_avg = 2.644727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189906 n_nop=1120102 n_act=5463 n_pre=5447 n_ref_event=0 n_req=55612 n_rd=41116 n_rd_L2_A=0 n_write=0 n_wr_bk=18046 bw_util=0.09944
n_activity=264196 dram_eff=0.4479
bk0: 2420a 1159682i bk1: 3158a 1154655i bk2: 2184a 1164570i bk3: 2838a 1159412i bk4: 2424a 1159192i bk5: 3216a 1153640i bk6: 2362a 1162339i bk7: 3236a 1154983i bk8: 2602a 1159841i bk9: 3560a 1151437i bk10: 1912a 1165313i bk11: 2708a 1156906i bk12: 1776a 1167249i bk13: 2574a 1161656i bk14: 1706a 1169802i bk15: 2440a 1161706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902036
Row_Buffer_Locality_read = 0.950165
Row_Buffer_Locality_write = 0.765522
Bank_Level_Parallism = 2.373563
Bank_Level_Parallism_Col = 2.302764
Bank_Level_Parallism_Ready = 1.229873
write_to_read_ratio_blp_rw_average = 0.503472
GrpLevelPara = 1.703864 

BW Util details:
bwutil = 0.099440 
total_CMD = 1189906 
util_bw = 118324 
Wasted_Col = 75133 
Wasted_Row = 31469 
Idle = 964980 

BW Util Bottlenecks: 
RCDc_limit = 18220 
RCDWRc_limit = 14455 
WTRc_limit = 14096 
RTWc_limit = 56114 
CCDLc_limit = 43836 
rwq = 0 
CCDLc_limit_alone = 29483 
WTRc_limit_alone = 12674 
RTWc_limit_alone = 43183 

Commands details: 
total_CMD = 1189906 
n_nop = 1120102 
Read = 41116 
Write = 0 
L2_Alloc = 0 
L2_WB = 18046 
n_act = 5463 
n_pre = 5447 
n_ref = 0 
n_req = 55612 
total_req = 59162 

Dual Bus Interface Util: 
issued_total_row = 10910 
issued_total_col = 59162 
Row_Bus_Util =  0.009169 
CoL_Bus_Util = 0.049720 
Either_Row_CoL_Bus_Util = 0.058663 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.003839 
queue_avg = 2.068110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06811
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1189906 n_nop=1111976 n_act=5343 n_pre=5327 n_ref_event=0 n_req=63345 n_rd=46406 n_rd_L2_A=0 n_write=0 n_wr_bk=21104 bw_util=0.1135
n_activity=273726 dram_eff=0.4933
bk0: 2784a 1152157i bk1: 3344a 1152525i bk2: 2570a 1157813i bk3: 3086a 1154308i bk4: 2920a 1149427i bk5: 3462a 1147470i bk6: 2970a 1153241i bk7: 3452a 1151096i bk8: 3270a 1148167i bk9: 3784a 1146406i bk10: 2450a 1153747i bk11: 2818a 1154803i bk12: 2162a 1157853i bk13: 2662a 1155615i bk14: 2096a 1158831i bk15: 2576a 1159189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915889
Row_Buffer_Locality_read = 0.957656
Row_Buffer_Locality_write = 0.801464
Bank_Level_Parallism = 2.742645
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.283327
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113471 
total_CMD = 1189906 
util_bw = 135020 
Wasted_Col = 77912 
Wasted_Row = 24925 
Idle = 952049 

BW Util Bottlenecks: 
RCDc_limit = 16507 
RCDWRc_limit = 12616 
WTRc_limit = 17142 
RTWc_limit = 77841 
CCDLc_limit = 45073 
rwq = 0 
CCDLc_limit_alone = 31081 
WTRc_limit_alone = 15681 
RTWc_limit_alone = 65310 

Commands details: 
total_CMD = 1189906 
n_nop = 1111976 
Read = 46406 
Write = 0 
L2_Alloc = 0 
L2_WB = 21104 
n_act = 5343 
n_pre = 5327 
n_ref = 0 
n_req = 63345 
total_req = 67510 

Dual Bus Interface Util: 
issued_total_row = 10670 
issued_total_col = 67510 
Row_Bus_Util =  0.008967 
CoL_Bus_Util = 0.056736 
Either_Row_CoL_Bus_Util = 0.065493 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.003208 
queue_avg = 2.588946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58895

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127996, Miss = 23266, Miss_rate = 0.182, Pending_hits = 9729, Reservation_fails = 8293
L2_cache_bank[1]: Access = 154390, Miss = 30922, Miss_rate = 0.200, Pending_hits = 12617, Reservation_fails = 10361
L2_cache_bank[2]: Access = 141654, Miss = 27880, Miss_rate = 0.197, Pending_hits = 11905, Reservation_fails = 9373
L2_cache_bank[3]: Access = 154172, Miss = 33104, Miss_rate = 0.215, Pending_hits = 13264, Reservation_fails = 13280
L2_cache_bank[4]: Access = 153288, Miss = 31068, Miss_rate = 0.203, Pending_hits = 12374, Reservation_fails = 8315
L2_cache_bank[5]: Access = 128288, Miss = 23114, Miss_rate = 0.180, Pending_hits = 9865, Reservation_fails = 10676
L2_cache_bank[6]: Access = 153036, Miss = 33254, Miss_rate = 0.217, Pending_hits = 12677, Reservation_fails = 8723
L2_cache_bank[7]: Access = 142666, Miss = 27794, Miss_rate = 0.195, Pending_hits = 11910, Reservation_fails = 10950
L2_cache_bank[8]: Access = 126810, Miss = 23126, Miss_rate = 0.182, Pending_hits = 9486, Reservation_fails = 7993
L2_cache_bank[9]: Access = 153410, Miss = 30866, Miss_rate = 0.201, Pending_hits = 12414, Reservation_fails = 9538
L2_cache_bank[10]: Access = 142016, Miss = 27772, Miss_rate = 0.196, Pending_hits = 11788, Reservation_fails = 9537
L2_cache_bank[11]: Access = 152536, Miss = 32962, Miss_rate = 0.216, Pending_hits = 12631, Reservation_fails = 7996
L2_total_cache_accesses = 1730262
L2_total_cache_misses = 345128
L2_total_cache_miss_rate = 0.1995
L2_total_cache_pending_hits = 140660
L2_total_cache_reservation_fails = 115035
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2022
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 296
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 182
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 28
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10398
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 348
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 182
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1730262
icnt_total_pkts_simt_to_mem=656004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2237263
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2386066
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000252194
	minimum = 0 (at node 0)
	maximum = 0.00158269 (at node 13)
Accepted packet rate average = 0.000252194
	minimum = 0 (at node 0)
	maximum = 0.00522654 (at node 13)
Injected flit rate average = 0.000272642
	minimum = 0 (at node 0)
	maximum = 0.00213479 (at node 13)
Accepted flit rate average= 0.000272642
	minimum = 0 (at node 0)
	maximum = 0.00522654 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2373 (43 samples)
	minimum = 5 (43 samples)
	maximum = 205.256 (43 samples)
Network latency average = 19.0679 (43 samples)
	minimum = 5 (43 samples)
	maximum = 202.209 (43 samples)
Flit latency average = 18.3367 (43 samples)
	minimum = 5 (43 samples)
	maximum = 201.674 (43 samples)
Fragmentation average = 0.00226423 (43 samples)
	minimum = 0 (43 samples)
	maximum = 71.7907 (43 samples)
Injected packet rate average = 0.0729861 (43 samples)
	minimum = 0.0271013 (43 samples)
	maximum = 0.200583 (43 samples)
Accepted packet rate average = 0.0729861 (43 samples)
	minimum = 0.0248656 (43 samples)
	maximum = 0.11007 (43 samples)
Injected flit rate average = 0.0778373 (43 samples)
	minimum = 0.0353228 (43 samples)
	maximum = 0.20076 (43 samples)
Accepted flit rate average = 0.0778373 (43 samples)
	minimum = 0.0337219 (43 samples)
	maximum = 0.11007 (43 samples)
Injected packet size average = 1.06647 (43 samples)
Accepted packet size average = 1.06647 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 21 sec (4521 sec)
gpgpu_simulation_rate = 47010 (inst/sec)
gpgpu_simulation_rate = 284 (cycle/sec)
gpgpu_silicon_slowdown = 3521126x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (17,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 44 '_Z13lud_perimeterPfii'
Destroy streams for kernel 44: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
kernel_stream_id = 63811
gpu_sim_cycle = 27785
gpu_sim_insn = 334560
gpu_ipc =      12.0410
gpu_tot_sim_cycle = 1315576
gpu_tot_sim_insn = 212869848
gpu_tot_ipc =     161.8073
gpu_tot_issued_cta = 9006
gpu_occupancy = 2.3571% 
gpu_tot_occupancy = 32.7750% 
max_total_param_size = 0
gpu_stall_dramfull = 151232
gpu_stall_icnt2sh    = 267330
partiton_level_parallism =       0.0887
partiton_level_parallism_total  =       0.3873
partiton_level_parallism_util =       1.0552
partiton_level_parallism_util_total  =       1.7845
L2_BW  =      10.1373 GB/Sec
L2_BW_total  =      42.3009 GB/Sec
gpu_total_sim_rate=46225

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3489936
	L1I_total_cache_misses = 52871
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 39572
L1D_cache:
	L1D_cache_core[0]: Access = 38631, Miss = 23343, Miss_rate = 0.604, Pending_hits = 2324, Reservation_fails = 14962
	L1D_cache_core[1]: Access = 38644, Miss = 23289, Miss_rate = 0.603, Pending_hits = 2367, Reservation_fails = 14159
	L1D_cache_core[2]: Access = 39510, Miss = 23986, Miss_rate = 0.607, Pending_hits = 2217, Reservation_fails = 14164
	L1D_cache_core[3]: Access = 38982, Miss = 23341, Miss_rate = 0.599, Pending_hits = 2473, Reservation_fails = 13573
	L1D_cache_core[4]: Access = 39174, Miss = 23477, Miss_rate = 0.599, Pending_hits = 2673, Reservation_fails = 14809
	L1D_cache_core[5]: Access = 39047, Miss = 23589, Miss_rate = 0.604, Pending_hits = 2364, Reservation_fails = 13404
	L1D_cache_core[6]: Access = 38903, Miss = 23613, Miss_rate = 0.607, Pending_hits = 2538, Reservation_fails = 15172
	L1D_cache_core[7]: Access = 38952, Miss = 23286, Miss_rate = 0.598, Pending_hits = 3011, Reservation_fails = 14659
	L1D_cache_core[8]: Access = 38359, Miss = 23174, Miss_rate = 0.604, Pending_hits = 2248, Reservation_fails = 17757
	L1D_cache_core[9]: Access = 38422, Miss = 23402, Miss_rate = 0.609, Pending_hits = 2460, Reservation_fails = 16379
	L1D_cache_core[10]: Access = 38215, Miss = 23330, Miss_rate = 0.610, Pending_hits = 2438, Reservation_fails = 15796
	L1D_cache_core[11]: Access = 39223, Miss = 23714, Miss_rate = 0.605, Pending_hits = 2476, Reservation_fails = 13627
	L1D_cache_core[12]: Access = 38489, Miss = 23184, Miss_rate = 0.602, Pending_hits = 2799, Reservation_fails = 16772
	L1D_cache_core[13]: Access = 38520, Miss = 23506, Miss_rate = 0.610, Pending_hits = 2231, Reservation_fails = 17562
	L1D_cache_core[14]: Access = 38218, Miss = 23443, Miss_rate = 0.613, Pending_hits = 2436, Reservation_fails = 16197
	L1D_total_cache_accesses = 581289
	L1D_total_cache_misses = 351677
	L1D_total_cache_miss_rate = 0.6050
	L1D_total_cache_pending_hits = 37055
	L1D_total_cache_reservation_fails = 228992
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 210474
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1370
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7935
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 131198
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2668
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2012
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1412
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5726
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 133866

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 10922
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4331
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2012
ctas_completed 9006, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38004, 19509, 11067, 11067, 11067, 11067, 11067, 11067, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10602, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 
gpgpu_n_tot_thrd_icount = 220795488
gpgpu_n_tot_w_icount = 6899859
gpgpu_n_stall_shd_mem = 391657
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 341253
gpgpu_n_mem_write_global = 149481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6908928
gpgpu_n_store_insn = 2391696
gpgpu_n_shmem_insn = 77487144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6699168
gpgpu_n_shmem_bkconflict = 88200
gpgpu_n_l1cache_bkconflict = 27265
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27265
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1362978	W0_Idle:9931065	W0_Scoreboard:8590122	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6431184
single_issue_nums: WS0:3527523	WS1:3372336	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2730024 {8:341253,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10762632 {72:149481,}
traffic_breakdown_coretomem[INST_ACC_R] = 150120 {8:18765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54600480 {40:1365012,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2391696 {8:298962,}
traffic_breakdown_memtocore[INST_ACC_R] = 3002400 {40:75060,}
maxmflatency = 1535 
max_icnt2mem_latency = 1478 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 280 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 52 
avg_icnt2sh_latency = 59 
mrq_lat_table:67746 	19039 	19593 	23290 	55224 	69104 	68642 	28761 	5915 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	901442 	623454 	129226 	9882 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17664 	879 	191 	431666 	23829 	23677 	10218 	1322 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	204485 	246519 	224903 	273075 	555264 	159715 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	978 	462 	28 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.251308 10.821428 10.127586 12.058642  8.241896 11.374677  9.452662 11.518229  8.524272 11.468235  8.912162 10.295580  9.839506 10.371681 10.920188 13.098040 
dram[1]: 11.081326 11.997402 12.388693 12.646018 11.278409 10.823529 11.454545 11.930000 10.170115 11.507692 10.375757 11.022535 10.760000 10.831859 12.208510 13.837838 
dram[2]: 10.777215  7.833747 12.375394 10.201389 11.520943  8.722222 11.456185  8.966197 11.111872  8.278302 10.358491  8.045016 10.737003 10.046025 12.509294 11.130435 
dram[3]: 11.431762 10.488636 12.627566 12.262238 11.095349 11.265536 11.922886 11.573487 11.848073 10.626794 11.505682  9.583091 10.753666 10.838828 13.014441 11.728395 
dram[4]:  7.944304 10.764103  9.700658 12.297806  8.369231 11.134177  9.355883 11.389744  8.708229 11.179311  9.006945  9.760527  9.875519 11.339806 11.253658 12.528090 
dram[5]: 10.959302 12.674352 12.879433 12.625378 11.301939 11.493827 13.069182 12.541779 10.389016 11.844547 10.331326 11.354167 11.241635 12.366782 12.557446 14.385892 
average row locality = 358402/32884 = 10.898978
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       887      1304       914      1313      1041      1504      1007      1502      1108      1656       847      1258       763      1178       729      1118 
dram[1]:      1099      1431      1161      1439      1329      1636      1348      1620      1464      1796      1136      1332       993      1256       944      1208 
dram[2]:      1306       898      1323       907      1498      1044      1512       994      1652      1111      1297       802      1182       763      1127       721 
dram[3]:      1426      1110      1448      1154      1632      1337      1630      1340      1792      1473      1380      1086      1255       992      1217       935 
dram[4]:       886      1307       914      1315      1031      1499       998      1506      1099      1652       838      1248       754      1178       727      1117 
dram[5]:      1210      1317      1274      1323      1444      1516      1466      1498      1575      1676      1207      1244      1073      1163      1039      1103 
total dram writes = 117862
bank skew: 1796/721 = 2.49
chip skew: 21207/18069 = 1.17
average mf latency per bank:
dram[0]:       5688      4407      5027      4468      4410      3717      4769      3668      4214      3299      4170      4065      4142      3911      4375      4018
dram[1]:       4560      4141      4234      3853      4047      3438      4211      3626      3618      2947      3883      3322      3665      3271      3755      3478
dram[2]:       4483      5252      4424      5135      3842      4257      3676      4713      3411      3867      4100      4100      4019      3872      4089      4327
dram[3]:       4566      4428      4041      4260      3589      4079      3738      4564      3043      3736      3390      4171      3421      3813      3611      3937
dram[4]:       5728      4394      5100      4505      4499      3798      4813      3763      4172      3359      3983      4302      4040      3818      4476      4093
dram[5]:       4038      4393      3799      4169      3737      3638      3828      3991      3358      3105      3545      3591      3417      3461      3303      3812
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1442      1117      1437      1126      1250      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        994       932      1160       845      1416      1139      1423      1139      1394      1192      1535      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       953       826      1193      1149      1391      1096      1406      1153      1323      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215579 n_nop=1145477 n_act=5454 n_pre=5438 n_ref_event=0 n_req=55887 n_rd=41328 n_rd_L2_A=0 n_write=0 n_wr_bk=18129 bw_util=0.09782
n_activity=265237 dram_eff=0.4483
bk0: 2438a 1184996i bk1: 3210a 1180887i bk2: 2192a 1190031i bk3: 2848a 1184287i bk4: 2458a 1184425i bk5: 3218a 1179974i bk6: 2368a 1188687i bk7: 3220a 1181840i bk8: 2616a 1184339i bk9: 3570a 1177141i bk10: 1948a 1189380i bk11: 2716a 1182286i bk12: 1780a 1191826i bk13: 2588a 1185500i bk14: 1724a 1194798i bk15: 2434a 1188066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902607
Row_Buffer_Locality_read = 0.950421
Row_Buffer_Locality_write = 0.766880
Bank_Level_Parallism = 2.384448
Bank_Level_Parallism_Col = 2.314189
Bank_Level_Parallism_Ready = 1.241132
write_to_read_ratio_blp_rw_average = 0.503316
GrpLevelPara = 1.704841 

BW Util details:
bwutil = 0.097825 
total_CMD = 1215579 
util_bw = 118914 
Wasted_Col = 75791 
Wasted_Row = 31327 
Idle = 989547 

BW Util Bottlenecks: 
RCDc_limit = 17962 
RCDWRc_limit = 14428 
WTRc_limit = 14389 
RTWc_limit = 58151 
CCDLc_limit = 45656 
rwq = 0 
CCDLc_limit_alone = 30646 
WTRc_limit_alone = 12971 
RTWc_limit_alone = 44559 

Commands details: 
total_CMD = 1215579 
n_nop = 1145477 
Read = 41328 
Write = 0 
L2_Alloc = 0 
L2_WB = 18129 
n_act = 5454 
n_pre = 5438 
n_ref = 0 
n_req = 55887 
total_req = 59457 

Dual Bus Interface Util: 
issued_total_row = 10892 
issued_total_col = 59457 
Row_Bus_Util =  0.008960 
CoL_Bus_Util = 0.048912 
Either_Row_CoL_Bus_Util = 0.057670 
Issued_on_Two_Bus_Simul_Util = 0.000203 
issued_two_Eff = 0.003523 
queue_avg = 2.056549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05655
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215579 n_nop=1136785 n_act=5582 n_pre=5566 n_ref_event=0 n_req=63730 n_rd=46726 n_rd_L2_A=0 n_write=0 n_wr_bk=21192 bw_util=0.1117
n_activity=281210 dram_eff=0.483
bk0: 2806a 1180969i bk1: 3466a 1176879i bk2: 2578a 1184802i bk3: 3102a 1180580i bk4: 2926a 1178060i bk5: 3474a 1171211i bk6: 2964a 1181035i bk7: 3448a 1176791i bk8: 3268a 1176290i bk9: 3798a 1172658i bk10: 2520a 1182425i bk11: 2828a 1177739i bk12: 2180a 1184408i bk13: 2670a 1180982i bk14: 2110a 1187755i bk15: 2588a 1185046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912631
Row_Buffer_Locality_read = 0.955785
Row_Buffer_Locality_write = 0.794048
Bank_Level_Parallism = 2.607306
Bank_Level_Parallism_Col = 2.538885
Bank_Level_Parallism_Ready = 1.283024
write_to_read_ratio_blp_rw_average = 0.525102
GrpLevelPara = 1.841689 

BW Util details:
bwutil = 0.111746 
total_CMD = 1215579 
util_bw = 135836 
Wasted_Col = 78987 
Wasted_Row = 29822 
Idle = 970934 

BW Util Bottlenecks: 
RCDc_limit = 17526 
RCDWRc_limit = 13688 
WTRc_limit = 16844 
RTWc_limit = 69307 
CCDLc_limit = 48482 
rwq = 0 
CCDLc_limit_alone = 32200 
WTRc_limit_alone = 15081 
RTWc_limit_alone = 54788 

Commands details: 
total_CMD = 1215579 
n_nop = 1136785 
Read = 46726 
Write = 0 
L2_Alloc = 0 
L2_WB = 21192 
n_act = 5582 
n_pre = 5566 
n_ref = 0 
n_req = 63730 
total_req = 67918 

Dual Bus Interface Util: 
issued_total_row = 11148 
issued_total_col = 67918 
Row_Bus_Util =  0.009171 
CoL_Bus_Util = 0.055873 
Either_Row_CoL_Bus_Util = 0.064820 
Issued_on_Two_Bus_Simul_Util = 0.000224 
issued_two_Eff = 0.003452 
queue_avg = 2.674217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215579 n_nop=1145356 n_act=5506 n_pre=5490 n_ref_event=0 n_req=55904 n_rd=41342 n_rd_L2_A=0 n_write=0 n_wr_bk=18137 bw_util=0.09786
n_activity=266157 dram_eff=0.4469
bk0: 3224a 1179557i bk1: 2434a 1185239i bk2: 2858a 1184922i bk3: 2196a 1190298i bk4: 3222a 1179410i bk5: 2448a 1185266i bk6: 3236a 1181566i bk7: 2364a 1188029i bk8: 3566a 1177084i bk9: 2612a 1183079i bk10: 2804a 1182704i bk11: 1848a 1189448i bk12: 2580a 1185006i bk13: 1790a 1192663i bk14: 2454a 1187864i bk15: 1706a 1195263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901760
Row_Buffer_Locality_read = 0.950462
Row_Buffer_Locality_write = 0.763494
Bank_Level_Parallism = 2.378042
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.249938
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.097861 
total_CMD = 1215579 
util_bw = 118958 
Wasted_Col = 75882 
Wasted_Row = 32197 
Idle = 988542 

BW Util Bottlenecks: 
RCDc_limit = 18093 
RCDWRc_limit = 14502 
WTRc_limit = 13341 
RTWc_limit = 57670 
CCDLc_limit = 44513 
rwq = 0 
CCDLc_limit_alone = 30266 
WTRc_limit_alone = 11978 
RTWc_limit_alone = 44786 

Commands details: 
total_CMD = 1215579 
n_nop = 1145356 
Read = 41342 
Write = 0 
L2_Alloc = 0 
L2_WB = 18137 
n_act = 5506 
n_pre = 5490 
n_ref = 0 
n_req = 55904 
total_req = 59479 

Dual Bus Interface Util: 
issued_total_row = 10996 
issued_total_col = 59479 
Row_Bus_Util =  0.009046 
CoL_Bus_Util = 0.048931 
Either_Row_CoL_Bus_Util = 0.057769 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.003589 
queue_avg = 2.017987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215579 n_nop=1136672 n_act=5618 n_pre=5602 n_ref_event=4567177155082382276 n_req=63765 n_rd=46750 n_rd_L2_A=0 n_write=0 n_wr_bk=21207 bw_util=0.1118
n_activity=280887 dram_eff=0.4839
bk0: 3458a 1174772i bk1: 2812a 1180270i bk2: 3116a 1178728i bk3: 2582a 1184908i bk4: 3464a 1171172i bk5: 2938a 1177732i bk6: 3464a 1176069i bk7: 2952a 1181651i bk8: 3790a 1172661i bk9: 3278a 1176049i bk10: 2928a 1179558i bk11: 2422a 1180945i bk12: 2666a 1179979i bk13: 2180a 1185797i bk14: 2604a 1185223i bk15: 2096a 1188302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912130
Row_Buffer_Locality_read = 0.955615
Row_Buffer_Locality_write = 0.792654
Bank_Level_Parallism = 2.625137
Bank_Level_Parallism_Col = 2.707264
Bank_Level_Parallism_Ready = 1.294305
write_to_read_ratio_blp_rw_average = 0.526159
GrpLevelPara = 1.842888 

BW Util details:
bwutil = 0.111810 
total_CMD = 1215579 
util_bw = 135914 
Wasted_Col = 78443 
Wasted_Row = 30139 
Idle = 971083 

BW Util Bottlenecks: 
RCDc_limit = 17486 
RCDWRc_limit = 13724 
WTRc_limit = 16347 
RTWc_limit = 69461 
CCDLc_limit = 48355 
rwq = 0 
CCDLc_limit_alone = 31701 
WTRc_limit_alone = 14697 
RTWc_limit_alone = 54457 

Commands details: 
total_CMD = 1215579 
n_nop = 1136672 
Read = 46750 
Write = 0 
L2_Alloc = 0 
L2_WB = 21207 
n_act = 5618 
n_pre = 5602 
n_ref = 4567177155082382276 
n_req = 63765 
total_req = 67957 

Dual Bus Interface Util: 
issued_total_row = 11220 
issued_total_col = 67957 
Row_Bus_Util =  0.009230 
CoL_Bus_Util = 0.055905 
Either_Row_CoL_Bus_Util = 0.064913 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.003422 
queue_avg = 2.588980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215579 n_nop=1145698 n_act=5464 n_pre=5448 n_ref_event=0 n_req=55687 n_rd=41168 n_rd_L2_A=0 n_write=0 n_wr_bk=18069 bw_util=0.09746
n_activity=264737 dram_eff=0.4475
bk0: 2424a 1185352i bk1: 3162a 1180298i bk2: 2204a 1190204i bk3: 2862a 1185055i bk4: 2424a 1184864i bk5: 3216a 1179312i bk6: 2362a 1188011i bk7: 3236a 1180655i bk8: 2602a 1185514i bk9: 3560a 1177110i bk10: 1912a 1190907i bk11: 2708a 1182459i bk12: 1776a 1192903i bk13: 2574a 1187330i bk14: 1706a 1195476i bk15: 2440a 1187380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902149
Row_Buffer_Locality_read = 0.950204
Row_Buffer_Locality_write = 0.765893
Bank_Level_Parallism = 2.372053
Bank_Level_Parallism_Col = 2.301155
Bank_Level_Parallism_Ready = 1.229584
write_to_read_ratio_blp_rw_average = 0.503744
GrpLevelPara = 1.702744 

BW Util details:
bwutil = 0.097463 
total_CMD = 1215579 
util_bw = 118474 
Wasted_Col = 75304 
Wasted_Row = 31479 
Idle = 990322 

BW Util Bottlenecks: 
RCDc_limit = 18232 
RCDWRc_limit = 14455 
WTRc_limit = 14106 
RTWc_limit = 56257 
CCDLc_limit = 43917 
rwq = 0 
CCDLc_limit_alone = 29519 
WTRc_limit_alone = 12683 
RTWc_limit_alone = 43282 

Commands details: 
total_CMD = 1215579 
n_nop = 1145698 
Read = 41168 
Write = 0 
L2_Alloc = 0 
L2_WB = 18069 
n_act = 5464 
n_pre = 5448 
n_ref = 0 
n_req = 55687 
total_req = 59237 

Dual Bus Interface Util: 
issued_total_row = 10912 
issued_total_col = 59237 
Row_Bus_Util =  0.008977 
CoL_Bus_Util = 0.048732 
Either_Row_CoL_Bus_Util = 0.057488 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.003835 
queue_avg = 2.024552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02455
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1215579 n_nop=1137563 n_act=5344 n_pre=5328 n_ref_event=0 n_req=63429 n_rd=46466 n_rd_L2_A=0 n_write=0 n_wr_bk=21128 bw_util=0.1112
n_activity=274336 dram_eff=0.4928
bk0: 2788a 1177826i bk1: 3356a 1178157i bk2: 2590a 1183460i bk3: 3110a 1179952i bk4: 2920a 1175099i bk5: 3462a 1173142i bk6: 2970a 1178913i bk7: 3452a 1176768i bk8: 3270a 1173840i bk9: 3784a 1172079i bk10: 2450a 1179221i bk11: 2818a 1180456i bk12: 2162a 1183507i bk13: 2662a 1181269i bk14: 2096a 1184505i bk15: 2576a 1184863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915985
Row_Buffer_Locality_read = 0.957689
Row_Buffer_Locality_write = 0.801745
Bank_Level_Parallism = 2.740556
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.282977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111213 
total_CMD = 1215579 
util_bw = 135188 
Wasted_Col = 78099 
Wasted_Row = 24937 
Idle = 977355 

BW Util Bottlenecks: 
RCDc_limit = 16519 
RCDWRc_limit = 12616 
WTRc_limit = 17142 
RTWc_limit = 78010 
CCDLc_limit = 45140 
rwq = 0 
CCDLc_limit_alone = 31124 
WTRc_limit_alone = 15681 
RTWc_limit_alone = 65455 

Commands details: 
total_CMD = 1215579 
n_nop = 1137563 
Read = 46466 
Write = 0 
L2_Alloc = 0 
L2_WB = 21128 
n_act = 5344 
n_pre = 5328 
n_ref = 0 
n_req = 63429 
total_req = 67594 

Dual Bus Interface Util: 
issued_total_row = 10672 
issued_total_col = 67594 
Row_Bus_Util =  0.008779 
CoL_Bus_Util = 0.055606 
Either_Row_CoL_Bus_Util = 0.064180 
Issued_on_Two_Bus_Simul_Util = 0.000206 
issued_two_Eff = 0.003204 
queue_avg = 2.534371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128536, Miss = 23304, Miss_rate = 0.181, Pending_hits = 9757, Reservation_fails = 8398
L2_cache_bank[1]: Access = 154990, Miss = 30960, Miss_rate = 0.200, Pending_hits = 12657, Reservation_fails = 10435
L2_cache_bank[2]: Access = 142134, Miss = 27918, Miss_rate = 0.196, Pending_hits = 11937, Reservation_fails = 9481
L2_cache_bank[3]: Access = 155682, Miss = 33160, Miss_rate = 0.213, Pending_hits = 13320, Reservation_fails = 13619
L2_cache_bank[4]: Access = 153768, Miss = 31106, Miss_rate = 0.202, Pending_hits = 12406, Reservation_fails = 8421
L2_cache_bank[5]: Access = 128784, Miss = 23152, Miss_rate = 0.180, Pending_hits = 9877, Reservation_fails = 10676
L2_cache_bank[6]: Access = 154372, Miss = 33306, Miss_rate = 0.216, Pending_hits = 12709, Reservation_fails = 8831
L2_cache_bank[7]: Access = 143162, Miss = 27832, Miss_rate = 0.194, Pending_hits = 11934, Reservation_fails = 10950
L2_cache_bank[8]: Access = 127290, Miss = 23160, Miss_rate = 0.182, Pending_hits = 9506, Reservation_fails = 7993
L2_cache_bank[9]: Access = 153906, Miss = 30904, Miss_rate = 0.201, Pending_hits = 12438, Reservation_fails = 9538
L2_cache_bank[10]: Access = 142552, Miss = 27806, Miss_rate = 0.195, Pending_hits = 11808, Reservation_fails = 9537
L2_cache_bank[11]: Access = 153888, Miss = 33018, Miss_rate = 0.215, Pending_hits = 12667, Reservation_fails = 8101
L2_total_cache_accesses = 1739064
L2_total_cache_misses = 345626
L2_total_cache_miss_rate = 0.1987
L2_total_cache_pending_hits = 141016
L2_total_cache_reservation_fails = 115980
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2262
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8422
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4764
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1127
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 54964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11452
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 28
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1127
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1739064
icnt_total_pkts_simt_to_mem=658995
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.12285
	minimum = 5
	maximum = 18
Network latency average = 5.11921
	minimum = 5
	maximum = 18
Slowest packet = 2237324
Flit latency average = 5.08649
	minimum = 5
	maximum = 18
Slowest flit = 2386278
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0150174
	minimum = 0.00561454 (at node 13)
	maximum = 0.0543459 (at node 18)
Accepted packet rate average = 0.0150174
	minimum = 0.00467878 (at node 17)
	maximum = 0.0272089 (at node 0)
Injected flit rate average = 0.0157199
	minimum = 0.00673025 (at node 13)
	maximum = 0.0543459 (at node 18)
Accepted flit rate average= 0.0157199
	minimum = 0.0053986 (at node 17)
	maximum = 0.0272089 (at node 0)
Injected packet length average = 1.04678
Accepted packet length average = 1.04678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8938 (44 samples)
	minimum = 5 (44 samples)
	maximum = 201 (44 samples)
Network latency average = 18.7509 (44 samples)
	minimum = 5 (44 samples)
	maximum = 198.023 (44 samples)
Flit latency average = 18.0356 (44 samples)
	minimum = 5 (44 samples)
	maximum = 197.5 (44 samples)
Fragmentation average = 0.00221277 (44 samples)
	minimum = 0 (44 samples)
	maximum = 70.1591 (44 samples)
Injected packet rate average = 0.0716687 (44 samples)
	minimum = 0.026613 (44 samples)
	maximum = 0.197259 (44 samples)
Accepted packet rate average = 0.0716687 (44 samples)
	minimum = 0.0244068 (44 samples)
	maximum = 0.108187 (44 samples)
Injected flit rate average = 0.0764255 (44 samples)
	minimum = 0.034673 (44 samples)
	maximum = 0.197432 (44 samples)
Accepted flit rate average = 0.0764255 (44 samples)
	minimum = 0.0330782 (44 samples)
	maximum = 0.108187 (44 samples)
Injected packet size average = 1.06637 (44 samples)
Accepted packet size average = 1.06637 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 45 sec (4605 sec)
gpgpu_simulation_rate = 46225 (inst/sec)
gpgpu_simulation_rate = 285 (cycle/sec)
gpgpu_silicon_slowdown = 3508771x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (17,17,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 45 '_Z12lud_internalPfii'
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
kernel_stream_id = 63811
gpu_sim_cycle = 13948
gpu_sim_insn = 6880512
gpu_ipc =     493.2974
gpu_tot_sim_cycle = 1329524
gpu_tot_sim_insn = 219750360
gpu_tot_ipc =     165.2850
gpu_tot_issued_cta = 9295
gpu_occupancy = 75.7539% 
gpu_tot_occupancy = 33.4140% 
max_total_param_size = 0
gpu_stall_dramfull = 162011
gpu_stall_icnt2sh    = 277213
partiton_level_parallism =       1.1659
partiton_level_parallism_total  =       0.3955
partiton_level_parallism_util =       1.8299
partiton_level_parallism_util_total  =       1.7858
L2_BW  =     128.0184 GB/Sec
L2_BW_total  =      43.2002 GB/Sec
gpu_total_sim_rate=47106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3598600
	L1I_total_cache_misses = 54354
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41466
L1D_cache:
	L1D_cache_core[0]: Access = 39783, Miss = 24165, Miss_rate = 0.607, Pending_hits = 2353, Reservation_fails = 17201
	L1D_cache_core[1]: Access = 39860, Miss = 24019, Miss_rate = 0.603, Pending_hits = 2422, Reservation_fails = 14627
	L1D_cache_core[2]: Access = 40790, Miss = 24786, Miss_rate = 0.608, Pending_hits = 2341, Reservation_fails = 14544
	L1D_cache_core[3]: Access = 40262, Miss = 24205, Miss_rate = 0.601, Pending_hits = 2516, Reservation_fails = 14168
	L1D_cache_core[4]: Access = 40390, Miss = 24230, Miss_rate = 0.600, Pending_hits = 2717, Reservation_fails = 15625
	L1D_cache_core[5]: Access = 40455, Miss = 24426, Miss_rate = 0.604, Pending_hits = 2418, Reservation_fails = 13754
	L1D_cache_core[6]: Access = 40055, Miss = 24319, Miss_rate = 0.607, Pending_hits = 2620, Reservation_fails = 15588
	L1D_cache_core[7]: Access = 40232, Miss = 24056, Miss_rate = 0.598, Pending_hits = 3087, Reservation_fails = 15504
	L1D_cache_core[8]: Access = 39575, Miss = 23936, Miss_rate = 0.605, Pending_hits = 2293, Reservation_fails = 18677
	L1D_cache_core[9]: Access = 39510, Miss = 24138, Miss_rate = 0.611, Pending_hits = 2498, Reservation_fails = 18206
	L1D_cache_core[10]: Access = 39495, Miss = 24143, Miss_rate = 0.611, Pending_hits = 2493, Reservation_fails = 17242
	L1D_cache_core[11]: Access = 40439, Miss = 24524, Miss_rate = 0.606, Pending_hits = 2551, Reservation_fails = 15377
	L1D_cache_core[12]: Access = 39577, Miss = 23922, Miss_rate = 0.604, Pending_hits = 2841, Reservation_fails = 19460
	L1D_cache_core[13]: Access = 39928, Miss = 24397, Miss_rate = 0.611, Pending_hits = 2270, Reservation_fails = 18725
	L1D_cache_core[14]: Access = 39434, Miss = 24213, Miss_rate = 0.614, Pending_hits = 2505, Reservation_fails = 17238
	L1D_total_cache_accesses = 599785
	L1D_total_cache_misses = 363479
	L1D_total_cache_miss_rate = 0.6060
	L1D_total_cache_pending_hits = 37925
	L1D_total_cache_reservation_fails = 245936
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 217410
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2240
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14871
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 238379
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4151
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3906
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2820
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30256
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10350
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 242530

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 22055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10142
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3906
ctas_completed 9295, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38376, 19881, 11439, 11439, 11439, 11439, 11439, 11439, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 
gpgpu_n_tot_thrd_icount = 227676000
gpgpu_n_tot_w_icount = 7114875
gpgpu_n_stall_shd_mem = 402918
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 352816
gpgpu_n_mem_write_global = 154105
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7130880
gpgpu_n_store_insn = 2465680
gpgpu_n_shmem_insn = 80002600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921120
gpgpu_n_shmem_bkconflict = 88200
gpgpu_n_l1cache_bkconflict = 29278
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29278
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1409107	W0_Idle:9940548	W0_Scoreboard:8723760	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3635031	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2822528 {8:352816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11095560 {72:154105,}
traffic_breakdown_coretomem[INST_ACC_R] = 150720 {8:18840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56450560 {40:1411264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465680 {8:308210,}
traffic_breakdown_memtocore[INST_ACC_R] = 3014400 {40:75360,}
maxmflatency = 1572 
max_icnt2mem_latency = 1502 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 282 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 59 
mrq_lat_table:69732 	19534 	20085 	23853 	56291 	70160 	69460 	28847 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	929710 	642124 	136153 	11517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17723 	895 	191 	444409 	24976 	24854 	11111 	1352 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209094 	254241 	231605 	279653 	580648 	164220 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	985 	479 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.316883 10.865823 10.077441 12.045592  8.315403 11.358586  9.566860 11.382872  8.570071 11.504630  8.996667 10.349727 10.016461 10.501475 11.131455 13.274509 
dram[1]: 11.131343 12.038660 12.156997 12.588406 11.294444 10.892858 11.371901 11.758454 10.249434 11.566160 10.465466 11.083566 10.916364 10.985250 12.400000 14.019305 
dram[2]: 10.821608  7.911330 12.318886 10.215017 11.590206  8.767442 11.409548  9.083102 11.177928  8.327945 10.410666  8.117460 10.868502 10.230125 12.676579 11.352657 
dram[3]: 11.475369 10.554930 12.606936 12.115646 11.111872 11.313020 11.866505 11.518208 11.850780 10.702830 11.561798  9.631124 10.903226 11.000000 13.191336 11.917695 
dram[4]:  8.010050 10.821883  9.662379 12.240000  8.421053 11.123762  9.471098 11.288557  8.772616 11.244898  9.030612  9.802083 10.058091 11.482201 11.473170 12.700375 
dram[5]: 11.014409 12.711429 12.717241 12.676646 11.317073 11.559610 12.963414 12.497369 10.488688 11.847381 10.447762 11.404130 11.405205 12.525951 12.740425 14.601660 
average row locality = 364967/33337 = 10.947805
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       905      1322       938      1337      1073      1536      1039      1534      1140      1688       864      1275       774      1190       742      1131 
dram[1]:      1117      1451      1185      1463      1361      1668      1380      1652      1496      1828      1153      1354      1004      1276       957      1223 
dram[2]:      1324       917      1347       930      1530      1076      1544      1026      1684      1143      1314       817      1193       775      1140       735 
dram[3]:      1446      1129      1472      1177      1664      1369      1662      1372      1824      1505      1402      1101      1274      1004      1234       949 
dram[4]:       904      1326       938      1338      1063      1531      1030      1538      1131      1684       855      1263       766      1190       740      1131 
dram[5]:      1230      1336      1298      1346      1476      1548      1498      1530      1607      1708      1233      1255      1085      1177      1050      1123 
total dram writes = 120063
bank skew: 1828/735 = 2.49
chip skew: 21584/18428 = 1.17
average mf latency per bank:
dram[0]:       5614      4375      5179      4562      4345      3686      4692      3639      4164      3281      4141      4046      4123      3899      4344      4001
dram[1]:       4517      4258      4368      4447      4005      3832      4169      3968      3592      3237      3867      3506      3656      3451      3738      3674
dram[2]:       4450      5180      4525      5394      3807      4198      3647      4640      3388      3831      4080      4077      4010      3853      4071      4294
dram[3]:       4594      4386      4387      4471      3877      4040      4056      4515      3317      3710      3521      4150      3525      3799      3714      3915
dram[4]:       5650      4360      5230      4650      4433      3766      4736      3734      4125      3339      3959      4284      4019      3808      4443      4072
dram[5]:       4011      4539      3947      4910      3712      4064      3804      4425      3346      3445      3515      3841      3419      3681      3312      4015
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1228467 n_nop=1157123 n_act=5532 n_pre=5516 n_ref_event=0 n_req=56974 n_rd=42056 n_rd_L2_A=0 n_write=0 n_wr_bk=18488 bw_util=0.09857
n_activity=270780 dram_eff=0.4472
bk0: 2470a 1197454i bk1: 3242a 1193353i bk2: 2224a 1202385i bk3: 2880a 1196670i bk4: 2522a 1196780i bk5: 3282a 1192318i bk6: 2432a 1200956i bk7: 3284a 1193984i bk8: 2680a 1196626i bk9: 3634a 1189436i bk10: 1992a 1201966i bk11: 2760a 1194668i bk12: 1812a 1204337i bk13: 2620a 1198025i bk14: 1756a 1207249i bk15: 2466a 1200443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903096
Row_Buffer_Locality_read = 0.950613
Row_Buffer_Locality_write = 0.769138
Bank_Level_Parallism = 2.378322
Bank_Level_Parallism_Col = 2.310538
Bank_Level_Parallism_Ready = 1.240222
write_to_read_ratio_blp_rw_average = 0.504028
GrpLevelPara = 1.704237 

BW Util details:
bwutil = 0.098568 
total_CMD = 1228467 
util_bw = 121088 
Wasted_Col = 77432 
Wasted_Row = 31985 
Idle = 997962 

BW Util Bottlenecks: 
RCDc_limit = 18242 
RCDWRc_limit = 14672 
WTRc_limit = 14704 
RTWc_limit = 59508 
CCDLc_limit = 46462 
rwq = 0 
CCDLc_limit_alone = 31163 
WTRc_limit_alone = 13252 
RTWc_limit_alone = 45661 

Commands details: 
total_CMD = 1228467 
n_nop = 1157123 
Read = 42056 
Write = 0 
L2_Alloc = 0 
L2_WB = 18488 
n_act = 5532 
n_pre = 5516 
n_ref = 0 
n_req = 56974 
total_req = 60544 

Dual Bus Interface Util: 
issued_total_row = 11048 
issued_total_col = 60544 
Row_Bus_Util =  0.008993 
CoL_Bus_Util = 0.049284 
Either_Row_CoL_Bus_Util = 0.058076 
Issued_on_Two_Bus_Simul_Util = 0.000202 
issued_two_Eff = 0.003476 
queue_avg = 2.058815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05881
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1228467 n_nop=1148412 n_act=5662 n_pre=5646 n_ref_event=0 n_req=64834 n_rd=47454 n_rd_L2_A=0 n_write=0 n_wr_bk=21568 bw_util=0.1124
n_activity=286768 dram_eff=0.4814
bk0: 2838a 1193400i bk1: 3498a 1189439i bk2: 2610a 1197000i bk3: 3134a 1192858i bk4: 2990a 1190266i bk5: 3538a 1183574i bk6: 3028a 1193232i bk7: 3512a 1188972i bk8: 3332a 1188711i bk9: 3862a 1184980i bk10: 2564a 1194896i bk11: 2872a 1190245i bk12: 2212a 1196921i bk13: 2702a 1193496i bk14: 2142a 1200345i bk15: 2620a 1197610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912885
Row_Buffer_Locality_read = 0.955873
Row_Buffer_Locality_write = 0.795512
Bank_Level_Parallism = 2.597516
Bank_Level_Parallism_Col = 2.530303
Bank_Level_Parallism_Ready = 1.280902
write_to_read_ratio_blp_rw_average = 0.525249
GrpLevelPara = 1.836739 

BW Util details:
bwutil = 0.112371 
total_CMD = 1228467 
util_bw = 138044 
Wasted_Col = 80664 
Wasted_Row = 30402 
Idle = 979357 

BW Util Bottlenecks: 
RCDc_limit = 17797 
RCDWRc_limit = 13943 
WTRc_limit = 17200 
RTWc_limit = 70708 
CCDLc_limit = 49409 
rwq = 0 
CCDLc_limit_alone = 32755 
WTRc_limit_alone = 15403 
RTWc_limit_alone = 55851 

Commands details: 
total_CMD = 1228467 
n_nop = 1148412 
Read = 47454 
Write = 0 
L2_Alloc = 0 
L2_WB = 21568 
n_act = 5662 
n_pre = 5646 
n_ref = 0 
n_req = 64834 
total_req = 69022 

Dual Bus Interface Util: 
issued_total_row = 11308 
issued_total_col = 69022 
Row_Bus_Util =  0.009205 
CoL_Bus_Util = 0.056185 
Either_Row_CoL_Bus_Util = 0.065167 
Issued_on_Two_Bus_Simul_Util = 0.000224 
issued_two_Eff = 0.003435 
queue_avg = 2.667936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66794
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1228467 n_nop=1157016 n_act=5577 n_pre=5561 n_ref_event=0 n_req=56990 n_rd=42070 n_rd_L2_A=0 n_write=0 n_wr_bk=18495 bw_util=0.0986
n_activity=271562 dram_eff=0.446
bk0: 3256a 1191960i bk1: 2470a 1197744i bk2: 2890a 1197277i bk3: 2228a 1202680i bk4: 3286a 1191865i bk5: 2512a 1197475i bk6: 3300a 1193818i bk7: 2428a 1200225i bk8: 3630a 1189397i bk9: 2676a 1195390i bk10: 2848a 1195242i bk11: 1888a 1202070i bk12: 2612a 1197540i bk13: 1822a 1205254i bk14: 2486a 1200433i bk15: 1738a 1207685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902386
Row_Buffer_Locality_read = 0.950749
Row_Buffer_Locality_write = 0.766019
Bank_Level_Parallism = 2.373163
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.248662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.098603 
total_CMD = 1228467 
util_bw = 121130 
Wasted_Col = 77463 
Wasted_Row = 32629 
Idle = 997245 

BW Util Bottlenecks: 
RCDc_limit = 18316 
RCDWRc_limit = 14726 
WTRc_limit = 13626 
RTWc_limit = 59141 
CCDLc_limit = 45357 
rwq = 0 
CCDLc_limit_alone = 30789 
WTRc_limit_alone = 12245 
RTWc_limit_alone = 45954 

Commands details: 
total_CMD = 1228467 
n_nop = 1157016 
Read = 42070 
Write = 0 
L2_Alloc = 0 
L2_WB = 18495 
n_act = 5577 
n_pre = 5561 
n_ref = 0 
n_req = 56990 
total_req = 60565 

Dual Bus Interface Util: 
issued_total_row = 11138 
issued_total_col = 60565 
Row_Bus_Util =  0.009067 
CoL_Bus_Util = 0.049301 
Either_Row_CoL_Bus_Util = 0.058163 
Issued_on_Two_Bus_Simul_Util = 0.000205 
issued_two_Eff = 0.003527 
queue_avg = 2.018155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01816
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1228467 n_nop=1148308 n_act=5694 n_pre=5678 n_ref_event=4567177155082382276 n_req=64870 n_rd=47478 n_rd_L2_A=0 n_write=0 n_wr_bk=21584 bw_util=0.1124
n_activity=286529 dram_eff=0.4821
bk0: 3490a 1187358i bk1: 2848a 1192715i bk2: 3148a 1191202i bk3: 2614a 1197281i bk4: 3528a 1183410i bk5: 3002a 1189885i bk6: 3528a 1188264i bk7: 3016a 1193761i bk8: 3854a 1184946i bk9: 3342a 1188383i bk10: 2972a 1192041i bk11: 2462a 1193520i bk12: 2698a 1192434i bk13: 2212a 1198490i bk14: 2636a 1197877i bk15: 2128a 1200930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912456
Row_Buffer_Locality_read = 0.955769
Row_Buffer_Locality_write = 0.794216
Bank_Level_Parallism = 2.614717
Bank_Level_Parallism_Col = 2.694769
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.526688
GrpLevelPara = 1.837622 

BW Util details:
bwutil = 0.112436 
total_CMD = 1228467 
util_bw = 138124 
Wasted_Col = 80113 
Wasted_Row = 30620 
Idle = 979610 

BW Util Bottlenecks: 
RCDc_limit = 17712 
RCDWRc_limit = 13949 
WTRc_limit = 16673 
RTWc_limit = 70934 
CCDLc_limit = 49314 
rwq = 0 
CCDLc_limit_alone = 32269 
WTRc_limit_alone = 14983 
RTWc_limit_alone = 55579 

Commands details: 
total_CMD = 1228467 
n_nop = 1148308 
Read = 47478 
Write = 0 
L2_Alloc = 0 
L2_WB = 21584 
n_act = 5694 
n_pre = 5678 
n_ref = 4567177155082382276 
n_req = 64870 
total_req = 69062 

Dual Bus Interface Util: 
issued_total_row = 11372 
issued_total_col = 69062 
Row_Bus_Util =  0.009257 
CoL_Bus_Util = 0.056218 
Either_Row_CoL_Bus_Util = 0.065251 
Issued_on_Two_Bus_Simul_Util = 0.000224 
issued_two_Eff = 0.003431 
queue_avg = 2.581527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58153
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1228467 n_nop=1157344 n_act=5543 n_pre=5527 n_ref_event=0 n_req=56774 n_rd=41896 n_rd_L2_A=0 n_write=0 n_wr_bk=18428 bw_util=0.09821
n_activity=270256 dram_eff=0.4464
bk0: 2456a 1197920i bk1: 3198a 1192675i bk2: 2236a 1202579i bk3: 2894a 1197435i bk4: 2488a 1197037i bk5: 3280a 1191728i bk6: 2426a 1200271i bk7: 3300a 1192689i bk8: 2666a 1197786i bk9: 3624a 1189441i bk10: 1956a 1203411i bk11: 2748a 1194944i bk12: 1808a 1205447i bk13: 2606a 1199845i bk14: 1738a 1208066i bk15: 2472a 1199934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902631
Row_Buffer_Locality_read = 0.950449
Row_Buffer_Locality_write = 0.767980
Bank_Level_Parallism = 2.367066
Bank_Level_Parallism_Col = 2.296951
Bank_Level_Parallism_Ready = 1.229434
write_to_read_ratio_blp_rw_average = 0.504324
GrpLevelPara = 1.700879 

BW Util details:
bwutil = 0.098210 
total_CMD = 1228467 
util_bw = 120648 
Wasted_Col = 76934 
Wasted_Row = 32001 
Idle = 998884 

BW Util Bottlenecks: 
RCDc_limit = 18486 
RCDWRc_limit = 14701 
WTRc_limit = 14449 
RTWc_limit = 57594 
CCDLc_limit = 44673 
rwq = 0 
CCDLc_limit_alone = 29993 
WTRc_limit_alone = 12993 
RTWc_limit_alone = 44370 

Commands details: 
total_CMD = 1228467 
n_nop = 1157344 
Read = 41896 
Write = 0 
L2_Alloc = 0 
L2_WB = 18428 
n_act = 5543 
n_pre = 5527 
n_ref = 0 
n_req = 56774 
total_req = 60324 

Dual Bus Interface Util: 
issued_total_row = 11070 
issued_total_col = 60324 
Row_Bus_Util =  0.009011 
CoL_Bus_Util = 0.049105 
Either_Row_CoL_Bus_Util = 0.057896 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.003810 
queue_avg = 2.023582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02358
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1228467 n_nop=1149218 n_act=5413 n_pre=5397 n_ref_event=0 n_req=64525 n_rd=47190 n_rd_L2_A=0 n_write=0 n_wr_bk=21500 bw_util=0.1118
n_activity=279657 dram_eff=0.4912
bk0: 2820a 1190225i bk1: 3388a 1190669i bk2: 2622a 1195929i bk3: 3142a 1192532i bk4: 2984a 1187259i bk5: 3526a 1185574i bk6: 3034a 1191083i bk7: 3516a 1189036i bk8: 3334a 1186305i bk9: 3848a 1184345i bk10: 2494a 1191754i bk11: 2858a 1192995i bk12: 2194a 1196059i bk13: 2694a 1193702i bk14: 2128a 1197231i bk15: 2608a 1197210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916342
Row_Buffer_Locality_read = 0.957809
Row_Buffer_Locality_write = 0.803461
Bank_Level_Parallism = 2.727514
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.280331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111830 
total_CMD = 1228467 
util_bw = 137380 
Wasted_Col = 79744 
Wasted_Row = 25417 
Idle = 985926 

BW Util Bottlenecks: 
RCDc_limit = 16760 
RCDWRc_limit = 12831 
WTRc_limit = 17520 
RTWc_limit = 79284 
CCDLc_limit = 45945 
rwq = 0 
CCDLc_limit_alone = 31651 
WTRc_limit_alone = 16026 
RTWc_limit_alone = 66484 

Commands details: 
total_CMD = 1228467 
n_nop = 1149218 
Read = 47190 
Write = 0 
L2_Alloc = 0 
L2_WB = 21500 
n_act = 5413 
n_pre = 5397 
n_ref = 0 
n_req = 64525 
total_req = 68690 

Dual Bus Interface Util: 
issued_total_row = 10810 
issued_total_col = 68690 
Row_Bus_Util =  0.008800 
CoL_Bus_Util = 0.055915 
Either_Row_CoL_Bus_Util = 0.064510 
Issued_on_Two_Bus_Simul_Util = 0.000204 
issued_two_Eff = 0.003167 
queue_avg = 2.525193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52519

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131852, Miss = 23850, Miss_rate = 0.181, Pending_hits = 9806, Reservation_fails = 8399
L2_cache_bank[1]: Access = 158278, Miss = 31506, Miss_rate = 0.199, Pending_hits = 12749, Reservation_fails = 10442
L2_cache_bank[2]: Access = 145314, Miss = 28464, Miss_rate = 0.196, Pending_hits = 12046, Reservation_fails = 9488
L2_cache_bank[3]: Access = 164130, Miss = 33792, Miss_rate = 0.206, Pending_hits = 13447, Reservation_fails = 13623
L2_cache_bank[4]: Access = 157064, Miss = 31652, Miss_rate = 0.202, Pending_hits = 12490, Reservation_fails = 8428
L2_cache_bank[5]: Access = 132416, Miss = 23696, Miss_rate = 0.179, Pending_hits = 9930, Reservation_fails = 10785
L2_cache_bank[6]: Access = 162842, Miss = 33942, Miss_rate = 0.208, Pending_hits = 12845, Reservation_fails = 8834
L2_cache_bank[7]: Access = 146654, Miss = 28376, Miss_rate = 0.193, Pending_hits = 12037, Reservation_fails = 10955
L2_cache_bank[8]: Access = 130602, Miss = 23706, Miss_rate = 0.182, Pending_hits = 9551, Reservation_fails = 7998
L2_cache_bank[9]: Access = 157454, Miss = 31448, Miss_rate = 0.200, Pending_hits = 12526, Reservation_fails = 9542
L2_cache_bank[10]: Access = 145736, Miss = 28352, Miss_rate = 0.195, Pending_hits = 11909, Reservation_fails = 9547
L2_cache_bank[11]: Access = 162522, Miss = 33630, Miss_rate = 0.207, Pending_hits = 12811, Reservation_fails = 8106
L2_total_cache_accesses = 1794864
L2_total_cache_misses = 352414
L2_total_cache_miss_rate = 0.1963
L2_total_cache_pending_hits = 142147
L2_total_cache_reservation_fails = 116147
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3361
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5020
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 176
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1231
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 176
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 101216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20700
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5324
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 91
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1231
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1794864
icnt_total_pkts_simt_to_mem=679881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.4587
	minimum = 5
	maximum = 1305
Network latency average = 51.5232
	minimum = 5
	maximum = 1305
Slowest packet = 2255533
Flit latency average = 49.1503
	minimum = 5
	maximum = 1305
Slowest flit = 2405014
Fragmentation average = 0.0125725
	minimum = 0
	maximum = 478
Injected packet rate average = 0.191351
	minimum = 0.0707628 (at node 6)
	maximum = 0.619013 (at node 26)
Accepted packet rate average = 0.191351
	minimum = 0.0700459 (at node 17)
	maximum = 0.307141 (at node 13)
Injected flit rate average = 0.203629
	minimum = 0.090694 (at node 12)
	maximum = 0.619013 (at node 26)
Accepted flit rate average= 0.203629
	minimum = 0.0961428 (at node 17)
	maximum = 0.307141 (at node 13)
Injected packet length average = 1.06417
Accepted packet length average = 1.06417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6842 (45 samples)
	minimum = 5 (45 samples)
	maximum = 225.533 (45 samples)
Network latency average = 19.4791 (45 samples)
	minimum = 5 (45 samples)
	maximum = 222.622 (45 samples)
Flit latency average = 18.727 (45 samples)
	minimum = 5 (45 samples)
	maximum = 222.111 (45 samples)
Fragmentation average = 0.00244299 (45 samples)
	minimum = 0 (45 samples)
	maximum = 79.2222 (45 samples)
Injected packet rate average = 0.0743283 (45 samples)
	minimum = 0.0275941 (45 samples)
	maximum = 0.206631 (45 samples)
Accepted packet rate average = 0.0743283 (45 samples)
	minimum = 0.025421 (45 samples)
	maximum = 0.112608 (45 samples)
Injected flit rate average = 0.0792523 (45 samples)
	minimum = 0.0359179 (45 samples)
	maximum = 0.206801 (45 samples)
Accepted flit rate average = 0.0792523 (45 samples)
	minimum = 0.0344796 (45 samples)
	maximum = 0.112608 (45 samples)
Injected packet size average = 1.06625 (45 samples)
Accepted packet size average = 1.06625 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 45 sec (4665 sec)
gpgpu_simulation_rate = 47106 (inst/sec)
gpgpu_simulation_rate = 284 (cycle/sec)
gpgpu_silicon_slowdown = 3521126x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
kernel_stream_id = 63811
gpu_sim_cycle = 27017
gpu_sim_insn = 19880
gpu_ipc =       0.7358
gpu_tot_sim_cycle = 1356541
gpu_tot_sim_insn = 219770240
gpu_tot_ipc =     162.0078
gpu_tot_issued_cta = 9296
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.3519% 
max_total_param_size = 0
gpu_stall_dramfull = 162011
gpu_stall_icnt2sh    = 277213
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3876
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7857
L2_BW  =       0.1682 GB/Sec
L2_BW_total  =      42.3431 GB/Sec
gpu_total_sim_rate=46355

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3600272
	L1I_total_cache_misses = 54366
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41466
L1D_cache:
	L1D_cache_core[0]: Access = 39783, Miss = 24165, Miss_rate = 0.607, Pending_hits = 2353, Reservation_fails = 17201
	L1D_cache_core[1]: Access = 39860, Miss = 24019, Miss_rate = 0.603, Pending_hits = 2422, Reservation_fails = 14627
	L1D_cache_core[2]: Access = 40790, Miss = 24786, Miss_rate = 0.608, Pending_hits = 2341, Reservation_fails = 14544
	L1D_cache_core[3]: Access = 40262, Miss = 24205, Miss_rate = 0.601, Pending_hits = 2516, Reservation_fails = 14168
	L1D_cache_core[4]: Access = 40421, Miss = 24246, Miss_rate = 0.600, Pending_hits = 2717, Reservation_fails = 15625
	L1D_cache_core[5]: Access = 40455, Miss = 24426, Miss_rate = 0.604, Pending_hits = 2418, Reservation_fails = 13754
	L1D_cache_core[6]: Access = 40055, Miss = 24319, Miss_rate = 0.607, Pending_hits = 2620, Reservation_fails = 15588
	L1D_cache_core[7]: Access = 40232, Miss = 24056, Miss_rate = 0.598, Pending_hits = 3087, Reservation_fails = 15504
	L1D_cache_core[8]: Access = 39575, Miss = 23936, Miss_rate = 0.605, Pending_hits = 2293, Reservation_fails = 18677
	L1D_cache_core[9]: Access = 39510, Miss = 24138, Miss_rate = 0.611, Pending_hits = 2498, Reservation_fails = 18206
	L1D_cache_core[10]: Access = 39495, Miss = 24143, Miss_rate = 0.611, Pending_hits = 2493, Reservation_fails = 17242
	L1D_cache_core[11]: Access = 40439, Miss = 24524, Miss_rate = 0.606, Pending_hits = 2551, Reservation_fails = 15377
	L1D_cache_core[12]: Access = 39577, Miss = 23922, Miss_rate = 0.604, Pending_hits = 2841, Reservation_fails = 19460
	L1D_cache_core[13]: Access = 39928, Miss = 24397, Miss_rate = 0.611, Pending_hits = 2270, Reservation_fails = 18725
	L1D_cache_core[14]: Access = 39434, Miss = 24213, Miss_rate = 0.614, Pending_hits = 2505, Reservation_fails = 17238
	L1D_total_cache_accesses = 599816
	L1D_total_cache_misses = 363495
	L1D_total_cache_miss_rate = 0.6060
	L1D_total_cache_pending_hits = 37925
	L1D_total_cache_reservation_fails = 245936
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 217416
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2240
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14877
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 240039
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4163
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3906
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2820
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10365
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 244202

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 22055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10142
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3906
ctas_completed 9296, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38376, 19881, 11439, 11439, 11439, 11439, 11439, 11439, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 
gpgpu_n_tot_thrd_icount = 227770368
gpgpu_n_tot_w_icount = 7117824
gpgpu_n_stall_shd_mem = 403422
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 352832
gpgpu_n_mem_write_global = 154120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7131136
gpgpu_n_store_insn = 2465920
gpgpu_n_shmem_insn = 80007296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921216
gpgpu_n_shmem_bkconflict = 88704
gpgpu_n_l1cache_bkconflict = 29278
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29278
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1409107	W0_Idle:9971602	W0_Scoreboard:8743789	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:429416	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3637980	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2822656 {8:352832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11096640 {72:154120,}
traffic_breakdown_coretomem[INST_ACC_R] = 150816 {8:18852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56453120 {40:1411328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465920 {8:308240,}
traffic_breakdown_memtocore[INST_ACC_R] = 3016320 {40:75408,}
maxmflatency = 1572 
max_icnt2mem_latency = 1502 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 281 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 59 
mrq_lat_table:69737 	19535 	20085 	23853 	56297 	70160 	69460 	28847 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	929804 	642124 	136153 	11517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17735 	895 	191 	444440 	24976 	24854 	11111 	1352 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209172 	254257 	231605 	279653 	580648 	164220 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	996 	479 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     22192     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     17105     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     20150     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     15890     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.316883 10.865823 10.077441 12.045592  8.315403 11.358586  9.566860 11.382872  8.570071 11.504630  8.996667 10.349727 10.016461 10.501475 11.131455 13.274509 
dram[1]: 11.131343 12.038660 12.156997 12.588406 11.294444 10.892858 11.371901 11.758454 10.249434 11.566160 10.465466 11.083566 10.916364 10.985250 12.400000 14.019305 
dram[2]: 10.821608  7.911330 12.318886 10.215017 11.590206  8.767442 11.409548  9.083102 11.177928  8.327945 10.410666  8.117460 10.868502 10.230125 12.676579 11.352657 
dram[3]: 11.475369 10.554930 12.606936 12.115646 11.111872 11.313020 11.866505 11.518208 11.850780 10.702830 11.561798  9.631124 10.903226 11.000000 13.191336 11.917695 
dram[4]:  8.000000 10.821883  9.662379 12.240000  8.421053 11.123762  9.471098 11.288557  8.772616 11.244898  9.030612  9.802083 10.062241 11.482201 11.473170 12.700375 
dram[5]: 10.994253 12.711429 12.717241 12.676646 11.317073 11.559610 12.963414 12.497369 10.488688 11.847381 10.447762 11.404130 11.416357 12.525951 12.740425 14.601660 
average row locality = 364979/33339 = 10.947509
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       905      1322       938      1337      1073      1536      1039      1534      1140      1688       864      1275       774      1190       742      1131 
dram[1]:      1117      1451      1185      1463      1361      1668      1380      1652      1496      1828      1153      1354      1004      1276       957      1223 
dram[2]:      1324       917      1347       930      1530      1076      1544      1026      1684      1143      1314       817      1193       775      1140       735 
dram[3]:      1446      1129      1472      1177      1664      1369      1662      1372      1824      1505      1402      1101      1274      1004      1234       949 
dram[4]:       904      1326       938      1338      1063      1531      1030      1538      1131      1684       855      1263       767      1190       740      1131 
dram[5]:      1230      1336      1298      1346      1476      1548      1498      1530      1607      1708      1233      1255      1088      1177      1050      1123 
total dram writes = 120067
bank skew: 1828/735 = 2.49
chip skew: 21584/18429 = 1.17
average mf latency per bank:
dram[0]:       5614      4375      5179      4562      4345      3686      4692      3639      4164      3281      4141      4046      4123      3899      4344      4001
dram[1]:       4517      4258      4368      4447      4005      3834      4169      3968      3592      3237      3867      3506      3656      3451      3738      3674
dram[2]:       4450      5180      4525      5394      3807      4198      3647      4640      3388      3831      4080      4077      4010      3853      4071      4294
dram[3]:       4594      4386      4387      4471      3879      4040      4056      4515      3317      3710      3521      4150      3525      3799      3714      3915
dram[4]:       5650      4360      5230      4650      4433      3766      4736      3734      4125      3339      3959      4284      4013      3808      4443      4072
dram[5]:       4011      4539      3947      4910      3713      4066      3804      4425      3346      3445      3515      3841      3410      3681      3312      4015
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1253430 n_nop=1182086 n_act=5532 n_pre=5516 n_ref_event=0 n_req=56974 n_rd=42056 n_rd_L2_A=0 n_write=0 n_wr_bk=18488 bw_util=0.09661
n_activity=270780 dram_eff=0.4472
bk0: 2470a 1222417i bk1: 3242a 1218316i bk2: 2224a 1227348i bk3: 2880a 1221633i bk4: 2522a 1221743i bk5: 3282a 1217281i bk6: 2432a 1225919i bk7: 3284a 1218947i bk8: 2680a 1221589i bk9: 3634a 1214399i bk10: 1992a 1226929i bk11: 2760a 1219631i bk12: 1812a 1229300i bk13: 2620a 1222988i bk14: 1756a 1232212i bk15: 2466a 1225406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903096
Row_Buffer_Locality_read = 0.950613
Row_Buffer_Locality_write = 0.769138
Bank_Level_Parallism = 2.378322
Bank_Level_Parallism_Col = 2.310538
Bank_Level_Parallism_Ready = 1.240222
write_to_read_ratio_blp_rw_average = 0.504028
GrpLevelPara = 1.704237 

BW Util details:
bwutil = 0.096605 
total_CMD = 1253430 
util_bw = 121088 
Wasted_Col = 77432 
Wasted_Row = 31985 
Idle = 1022925 

BW Util Bottlenecks: 
RCDc_limit = 18242 
RCDWRc_limit = 14672 
WTRc_limit = 14704 
RTWc_limit = 59508 
CCDLc_limit = 46462 
rwq = 0 
CCDLc_limit_alone = 31163 
WTRc_limit_alone = 13252 
RTWc_limit_alone = 45661 

Commands details: 
total_CMD = 1253430 
n_nop = 1182086 
Read = 42056 
Write = 0 
L2_Alloc = 0 
L2_WB = 18488 
n_act = 5532 
n_pre = 5516 
n_ref = 0 
n_req = 56974 
total_req = 60544 

Dual Bus Interface Util: 
issued_total_row = 11048 
issued_total_col = 60544 
Row_Bus_Util =  0.008814 
CoL_Bus_Util = 0.048303 
Either_Row_CoL_Bus_Util = 0.056919 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.003476 
queue_avg = 2.017812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1253430 n_nop=1173375 n_act=5662 n_pre=5646 n_ref_event=0 n_req=64834 n_rd=47454 n_rd_L2_A=0 n_write=0 n_wr_bk=21568 bw_util=0.1101
n_activity=286768 dram_eff=0.4814
bk0: 2838a 1218363i bk1: 3498a 1214402i bk2: 2610a 1221963i bk3: 3134a 1217821i bk4: 2990a 1215229i bk5: 3538a 1208537i bk6: 3028a 1218195i bk7: 3512a 1213935i bk8: 3332a 1213674i bk9: 3862a 1209943i bk10: 2564a 1219859i bk11: 2872a 1215208i bk12: 2212a 1221884i bk13: 2702a 1218459i bk14: 2142a 1225308i bk15: 2620a 1222573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912885
Row_Buffer_Locality_read = 0.955873
Row_Buffer_Locality_write = 0.795512
Bank_Level_Parallism = 2.597516
Bank_Level_Parallism_Col = 2.530303
Bank_Level_Parallism_Ready = 1.280902
write_to_read_ratio_blp_rw_average = 0.525249
GrpLevelPara = 1.836739 

BW Util details:
bwutil = 0.110133 
total_CMD = 1253430 
util_bw = 138044 
Wasted_Col = 80664 
Wasted_Row = 30402 
Idle = 1004320 

BW Util Bottlenecks: 
RCDc_limit = 17797 
RCDWRc_limit = 13943 
WTRc_limit = 17200 
RTWc_limit = 70708 
CCDLc_limit = 49409 
rwq = 0 
CCDLc_limit_alone = 32755 
WTRc_limit_alone = 15403 
RTWc_limit_alone = 55851 

Commands details: 
total_CMD = 1253430 
n_nop = 1173375 
Read = 47454 
Write = 0 
L2_Alloc = 0 
L2_WB = 21568 
n_act = 5662 
n_pre = 5646 
n_ref = 0 
n_req = 64834 
total_req = 69022 

Dual Bus Interface Util: 
issued_total_row = 11308 
issued_total_col = 69022 
Row_Bus_Util =  0.009022 
CoL_Bus_Util = 0.055066 
Either_Row_CoL_Bus_Util = 0.063869 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.003435 
queue_avg = 2.614802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1253430 n_nop=1181979 n_act=5577 n_pre=5561 n_ref_event=0 n_req=56990 n_rd=42070 n_rd_L2_A=0 n_write=0 n_wr_bk=18495 bw_util=0.09664
n_activity=271562 dram_eff=0.446
bk0: 3256a 1216923i bk1: 2470a 1222707i bk2: 2890a 1222240i bk3: 2228a 1227643i bk4: 3286a 1216828i bk5: 2512a 1222438i bk6: 3300a 1218781i bk7: 2428a 1225188i bk8: 3630a 1214360i bk9: 2676a 1220353i bk10: 2848a 1220205i bk11: 1888a 1227033i bk12: 2612a 1222503i bk13: 1822a 1230217i bk14: 2486a 1225396i bk15: 1738a 1232648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902386
Row_Buffer_Locality_read = 0.950749
Row_Buffer_Locality_write = 0.766019
Bank_Level_Parallism = 2.373163
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.248662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.096639 
total_CMD = 1253430 
util_bw = 121130 
Wasted_Col = 77463 
Wasted_Row = 32629 
Idle = 1022208 

BW Util Bottlenecks: 
RCDc_limit = 18316 
RCDWRc_limit = 14726 
WTRc_limit = 13626 
RTWc_limit = 59141 
CCDLc_limit = 45357 
rwq = 0 
CCDLc_limit_alone = 30789 
WTRc_limit_alone = 12245 
RTWc_limit_alone = 45954 

Commands details: 
total_CMD = 1253430 
n_nop = 1181979 
Read = 42070 
Write = 0 
L2_Alloc = 0 
L2_WB = 18495 
n_act = 5577 
n_pre = 5561 
n_ref = 0 
n_req = 56990 
total_req = 60565 

Dual Bus Interface Util: 
issued_total_row = 11138 
issued_total_col = 60565 
Row_Bus_Util =  0.008886 
CoL_Bus_Util = 0.048319 
Either_Row_CoL_Bus_Util = 0.057004 
Issued_on_Two_Bus_Simul_Util = 0.000201 
issued_two_Eff = 0.003527 
queue_avg = 1.977962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1253430 n_nop=1173271 n_act=5694 n_pre=5678 n_ref_event=4567177155082382276 n_req=64870 n_rd=47478 n_rd_L2_A=0 n_write=0 n_wr_bk=21584 bw_util=0.1102
n_activity=286529 dram_eff=0.4821
bk0: 3490a 1212321i bk1: 2848a 1217678i bk2: 3148a 1216165i bk3: 2614a 1222244i bk4: 3528a 1208373i bk5: 3002a 1214848i bk6: 3528a 1213227i bk7: 3016a 1218724i bk8: 3854a 1209909i bk9: 3342a 1213346i bk10: 2972a 1217004i bk11: 2462a 1218483i bk12: 2698a 1217397i bk13: 2212a 1223453i bk14: 2636a 1222840i bk15: 2128a 1225893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912456
Row_Buffer_Locality_read = 0.955769
Row_Buffer_Locality_write = 0.794216
Bank_Level_Parallism = 2.614717
Bank_Level_Parallism_Col = 2.694769
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.526688
GrpLevelPara = 1.837622 

BW Util details:
bwutil = 0.110197 
total_CMD = 1253430 
util_bw = 138124 
Wasted_Col = 80113 
Wasted_Row = 30620 
Idle = 1004573 

BW Util Bottlenecks: 
RCDc_limit = 17712 
RCDWRc_limit = 13949 
WTRc_limit = 16673 
RTWc_limit = 70934 
CCDLc_limit = 49314 
rwq = 0 
CCDLc_limit_alone = 32269 
WTRc_limit_alone = 14983 
RTWc_limit_alone = 55579 

Commands details: 
total_CMD = 1253430 
n_nop = 1173271 
Read = 47478 
Write = 0 
L2_Alloc = 0 
L2_WB = 21584 
n_act = 5694 
n_pre = 5678 
n_ref = 4567177155082382276 
n_req = 64870 
total_req = 69062 

Dual Bus Interface Util: 
issued_total_row = 11372 
issued_total_col = 69062 
Row_Bus_Util =  0.009073 
CoL_Bus_Util = 0.055098 
Either_Row_CoL_Bus_Util = 0.063952 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.003431 
queue_avg = 2.530113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53011
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1253430 n_nop=1182300 n_act=5544 n_pre=5528 n_ref_event=0 n_req=56779 n_rd=41900 n_rd_L2_A=0 n_write=0 n_wr_bk=18429 bw_util=0.09626
n_activity=270308 dram_eff=0.4464
bk0: 2460a 1222853i bk1: 3198a 1217636i bk2: 2236a 1227541i bk3: 2894a 1222397i bk4: 2488a 1222000i bk5: 3280a 1216691i bk6: 2426a 1225234i bk7: 3300a 1217652i bk8: 2666a 1222749i bk9: 3624a 1214404i bk10: 1956a 1228374i bk11: 2748a 1219907i bk12: 1808a 1230410i bk13: 2606a 1224808i bk14: 1738a 1233030i bk15: 2472a 1224898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902622
Row_Buffer_Locality_read = 0.950430
Row_Buffer_Locality_write = 0.767995
Bank_Level_Parallism = 2.366865
Bank_Level_Parallism_Col = 2.296800
Bank_Level_Parallism_Ready = 1.229415
write_to_read_ratio_blp_rw_average = 0.504270
GrpLevelPara = 1.700798 

BW Util details:
bwutil = 0.096262 
total_CMD = 1253430 
util_bw = 120658 
Wasted_Col = 76949 
Wasted_Row = 32011 
Idle = 1023812 

BW Util Bottlenecks: 
RCDc_limit = 18498 
RCDWRc_limit = 14701 
WTRc_limit = 14449 
RTWc_limit = 57594 
CCDLc_limit = 44676 
rwq = 0 
CCDLc_limit_alone = 29996 
WTRc_limit_alone = 12993 
RTWc_limit_alone = 44370 

Commands details: 
total_CMD = 1253430 
n_nop = 1182300 
Read = 41900 
Write = 0 
L2_Alloc = 0 
L2_WB = 18429 
n_act = 5544 
n_pre = 5528 
n_ref = 0 
n_req = 56779 
total_req = 60329 

Dual Bus Interface Util: 
issued_total_row = 11072 
issued_total_col = 60329 
Row_Bus_Util =  0.008833 
CoL_Bus_Util = 0.048131 
Either_Row_CoL_Bus_Util = 0.056748 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.003810 
queue_avg = 1.983341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1356616 -   mf: uid=6380082, sid4294967295:w4294967295, part=5, addr=0xc00abc00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1356516), 
Ready @ 1356622 -   mf: uid=6380083, sid4294967295:w4294967295, part=5, addr=0xc00ad400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1356522), 
Ready @ 1356628 -   mf: uid=6380084, sid4294967295:w4294967295, part=5, addr=0xc00aec00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1356528), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1253430 n_nop=1174172 n_act=5414 n_pre=5398 n_ref_event=0 n_req=64532 n_rd=47194 n_rd_L2_A=0 n_write=0 n_wr_bk=21503 bw_util=0.1096
n_activity=279731 dram_eff=0.4912
bk0: 2824a 1215158i bk1: 3388a 1215630i bk2: 2622a 1220891i bk3: 3142a 1217494i bk4: 2984a 1212222i bk5: 3526a 1210537i bk6: 3034a 1216046i bk7: 3516a 1213999i bk8: 3334a 1211268i bk9: 3848a 1209308i bk10: 2494a 1216717i bk11: 2858a 1217958i bk12: 2194a 1221022i bk13: 2694a 1218665i bk14: 2128a 1222195i bk15: 2608a 1222174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916336
Row_Buffer_Locality_read = 0.957791
Row_Buffer_Locality_write = 0.803495
Bank_Level_Parallism = 2.727258
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.280303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.109614 
total_CMD = 1253430 
util_bw = 137394 
Wasted_Col = 79759 
Wasted_Row = 25427 
Idle = 1010850 

BW Util Bottlenecks: 
RCDc_limit = 16772 
RCDWRc_limit = 12831 
WTRc_limit = 17520 
RTWc_limit = 79284 
CCDLc_limit = 45948 
rwq = 0 
CCDLc_limit_alone = 31654 
WTRc_limit_alone = 16026 
RTWc_limit_alone = 66484 

Commands details: 
total_CMD = 1253430 
n_nop = 1174172 
Read = 47194 
Write = 0 
L2_Alloc = 0 
L2_WB = 21503 
n_act = 5414 
n_pre = 5398 
n_ref = 0 
n_req = 64532 
total_req = 68697 

Dual Bus Interface Util: 
issued_total_row = 10812 
issued_total_col = 68697 
Row_Bus_Util =  0.008626 
CoL_Bus_Util = 0.054807 
Either_Row_CoL_Bus_Util = 0.063233 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.003167 
queue_avg = 2.474962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47496

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131860, Miss = 23850, Miss_rate = 0.181, Pending_hits = 9806, Reservation_fails = 8399
L2_cache_bank[1]: Access = 158278, Miss = 31506, Miss_rate = 0.199, Pending_hits = 12749, Reservation_fails = 10442
L2_cache_bank[2]: Access = 145322, Miss = 28464, Miss_rate = 0.196, Pending_hits = 12046, Reservation_fails = 9488
L2_cache_bank[3]: Access = 164160, Miss = 33792, Miss_rate = 0.206, Pending_hits = 13447, Reservation_fails = 13623
L2_cache_bank[4]: Access = 157072, Miss = 31652, Miss_rate = 0.202, Pending_hits = 12490, Reservation_fails = 8428
L2_cache_bank[5]: Access = 132416, Miss = 23696, Miss_rate = 0.179, Pending_hits = 9930, Reservation_fails = 10785
L2_cache_bank[6]: Access = 162884, Miss = 33942, Miss_rate = 0.208, Pending_hits = 12845, Reservation_fails = 8834
L2_cache_bank[7]: Access = 146654, Miss = 28376, Miss_rate = 0.193, Pending_hits = 12037, Reservation_fails = 10955
L2_cache_bank[8]: Access = 130610, Miss = 23710, Miss_rate = 0.182, Pending_hits = 9551, Reservation_fails = 7998
L2_cache_bank[9]: Access = 157454, Miss = 31448, Miss_rate = 0.200, Pending_hits = 12526, Reservation_fails = 9542
L2_cache_bank[10]: Access = 145744, Miss = 28356, Miss_rate = 0.195, Pending_hits = 11909, Reservation_fails = 9547
L2_cache_bank[11]: Access = 162552, Miss = 33640, Miss_rate = 0.207, Pending_hits = 12811, Reservation_fails = 8106
L2_total_cache_accesses = 1795006
L2_total_cache_misses = 352432
L2_total_cache_miss_rate = 0.1963
L2_total_cache_pending_hits = 142147
L2_total_cache_reservation_fails = 116147
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3361
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5060
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 176
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1231
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 102
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 176
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 101280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20730
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5372
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 91
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1231
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1795006
icnt_total_pkts_simt_to_mem=679939
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.4
	minimum = 5
	maximum = 12
Network latency average = 5.17838
	minimum = 5
	maximum = 7
Slowest packet = 2320776
Flit latency average = 5.09
	minimum = 5
	maximum = 7
Slowest flit = 2474932
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253613
	minimum = 0 (at node 0)
	maximum = 0.00159159 (at node 4)
Accepted packet rate average = 0.000253613
	minimum = 0 (at node 0)
	maximum = 0.00525595 (at node 4)
Injected flit rate average = 0.000274176
	minimum = 0 (at node 0)
	maximum = 0.0021468 (at node 4)
Accepted flit rate average= 0.000274176
	minimum = 0 (at node 0)
	maximum = 0.00525595 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3519 (46 samples)
	minimum = 5 (46 samples)
	maximum = 220.891 (46 samples)
Network latency average = 19.1683 (46 samples)
	minimum = 5 (46 samples)
	maximum = 217.935 (46 samples)
Flit latency average = 18.4305 (46 samples)
	minimum = 5 (46 samples)
	maximum = 217.435 (46 samples)
Fragmentation average = 0.00238988 (46 samples)
	minimum = 0 (46 samples)
	maximum = 77.5 (46 samples)
Injected packet rate average = 0.0727179 (46 samples)
	minimum = 0.0269942 (46 samples)
	maximum = 0.202174 (46 samples)
Accepted packet rate average = 0.0727179 (46 samples)
	minimum = 0.0248683 (46 samples)
	maximum = 0.110275 (46 samples)
Injected flit rate average = 0.0775354 (46 samples)
	minimum = 0.0351371 (46 samples)
	maximum = 0.202352 (46 samples)
Accepted flit rate average = 0.0775354 (46 samples)
	minimum = 0.0337301 (46 samples)
	maximum = 0.110275 (46 samples)
Injected packet size average = 1.06625 (46 samples)
Accepted packet size average = 1.06625 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 1 sec (4741 sec)
gpgpu_simulation_rate = 46355 (inst/sec)
gpgpu_simulation_rate = 286 (cycle/sec)
gpgpu_silicon_slowdown = 3496503x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (16,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 47 '_Z13lud_perimeterPfii'
Destroy streams for kernel 47: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 47 
kernel_stream_id = 63811
gpu_sim_cycle = 28136
gpu_sim_insn = 314880
gpu_ipc =      11.1914
gpu_tot_sim_cycle = 1384677
gpu_tot_sim_insn = 220085120
gpu_tot_ipc =     158.9433
gpu_tot_issued_cta = 9312
gpu_occupancy = 2.2225% 
gpu_tot_occupancy = 32.4186% 
max_total_param_size = 0
gpu_stall_dramfull = 162011
gpu_stall_icnt2sh    = 277213
partiton_level_parallism =       0.0859
partiton_level_parallism_total  =       0.3815
partiton_level_parallism_util =       1.0662
partiton_level_parallism_util_total  =       1.7802
L2_BW  =       9.8675 GB/Sec
L2_BW_total  =      41.6832 GB/Sec
gpu_total_sim_rate=45604

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3610032
	L1I_total_cache_misses = 55605
	L1I_total_cache_miss_rate = 0.0154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41466
L1D_cache:
	L1D_cache_core[0]: Access = 39862, Miss = 24213, Miss_rate = 0.607, Pending_hits = 2353, Reservation_fails = 17201
	L1D_cache_core[1]: Access = 39939, Miss = 24067, Miss_rate = 0.603, Pending_hits = 2422, Reservation_fails = 14627
	L1D_cache_core[2]: Access = 40869, Miss = 24834, Miss_rate = 0.608, Pending_hits = 2341, Reservation_fails = 14544
	L1D_cache_core[3]: Access = 40341, Miss = 24253, Miss_rate = 0.601, Pending_hits = 2516, Reservation_fails = 14168
	L1D_cache_core[4]: Access = 40500, Miss = 24294, Miss_rate = 0.600, Pending_hits = 2717, Reservation_fails = 15625
	L1D_cache_core[5]: Access = 40613, Miss = 24506, Miss_rate = 0.603, Pending_hits = 2426, Reservation_fails = 13754
	L1D_cache_core[6]: Access = 40134, Miss = 24367, Miss_rate = 0.607, Pending_hits = 2620, Reservation_fails = 15588
	L1D_cache_core[7]: Access = 40311, Miss = 24104, Miss_rate = 0.598, Pending_hits = 3087, Reservation_fails = 15504
	L1D_cache_core[8]: Access = 39654, Miss = 23984, Miss_rate = 0.605, Pending_hits = 2293, Reservation_fails = 18677
	L1D_cache_core[9]: Access = 39589, Miss = 24186, Miss_rate = 0.611, Pending_hits = 2498, Reservation_fails = 18206
	L1D_cache_core[10]: Access = 39574, Miss = 24191, Miss_rate = 0.611, Pending_hits = 2493, Reservation_fails = 17242
	L1D_cache_core[11]: Access = 40518, Miss = 24572, Miss_rate = 0.606, Pending_hits = 2551, Reservation_fails = 15377
	L1D_cache_core[12]: Access = 39656, Miss = 23970, Miss_rate = 0.604, Pending_hits = 2841, Reservation_fails = 19460
	L1D_cache_core[13]: Access = 40007, Miss = 24445, Miss_rate = 0.611, Pending_hits = 2270, Reservation_fails = 18725
	L1D_cache_core[14]: Access = 39513, Miss = 24261, Miss_rate = 0.614, Pending_hits = 2505, Reservation_fails = 17238
	L1D_total_cache_accesses = 601080
	L1D_total_cache_misses = 364247
	L1D_total_cache_miss_rate = 0.6060
	L1D_total_cache_pending_hits = 37933
	L1D_total_cache_reservation_fails = 245936
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 217560
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2248
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 15021
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 248560
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5402
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3906
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2890
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31040
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 15021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10861
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 253962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 22055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10142
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3906
ctas_completed 9312, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39582, 19881, 11439, 11439, 11439, 11439, 11439, 11439, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10974, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 
gpgpu_n_tot_thrd_icount = 228387840
gpgpu_n_tot_w_icount = 7137120
gpgpu_n_stall_shd_mem = 407006
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353584
gpgpu_n_mem_write_global = 154616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7143424
gpgpu_n_store_insn = 2473856
gpgpu_n_shmem_insn = 80109184
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6924288
gpgpu_n_shmem_bkconflict = 92288
gpgpu_n_l1cache_bkconflict = 29278
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29278
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1410455	W0_Idle:10575423	W0_Scoreboard:8961326	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646632
single_issue_nums: WS0:3656070	WS1:3481050	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2828672 {8:353584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11132352 {72:154616,}
traffic_breakdown_coretomem[INST_ACC_R] = 160168 {8:20021,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56573440 {40:1414336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2473856 {8:309232,}
traffic_breakdown_memtocore[INST_ACC_R] = 3203360 {40:80084,}
maxmflatency = 1572 
max_icnt2mem_latency = 1502 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 281 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 59 
mrq_lat_table:70064 	19623 	20150 	23854 	56330 	70160 	69460 	28847 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	933695 	642233 	136153 	11517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18865 	927 	198 	445688 	24976 	24854 	11111 	1352 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212941 	254448 	231645 	279653 	580648 	164220 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1028 	479 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.299742 10.833754 10.077441 12.045592  8.364304 11.419192  9.566860 11.382872  8.570071 11.504630  8.996667 10.349727 10.057613 10.536873 11.131455 13.274509 
dram[1]: 11.094955 12.000000 12.156997 12.588406 11.350000 10.946428 11.371901 11.758454 10.249434 11.566160 10.465466 11.083566 10.952727 11.020649 12.400000 14.019305 
dram[2]: 10.792500  7.884804 12.318886 10.215017 11.641752  8.819121 11.409548  9.083102 11.177928  8.327945 10.410666  8.117460 10.899082 10.271967 12.676579 11.352657 
dram[3]: 11.443627 10.509804 12.606936 12.115646 11.157535 11.368421 11.866505 11.518208 11.850780 10.702830 11.561798  9.631124 10.932551 11.036630 13.191336 11.917695 
dram[4]:  7.992500 10.779747  9.662379 12.240000  8.481203 11.173267  9.471098 11.288557  8.772616 11.244898  9.030612  9.802083 10.107883 11.514564 11.473170 12.700375 
dram[5]: 10.934473 12.676136 12.680412 12.682634 11.382113 11.592233 12.963414 12.497369 10.488688 11.822727 10.447762 11.385294 11.457249 12.574394 12.753192 14.630706 
average row locality = 365493/33367 = 10.953727
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       907      1323       938      1337      1073      1536      1039      1534      1140      1688       864      1275       784      1202       742      1131 
dram[1]:      1119      1452      1185      1463      1361      1668      1380      1652      1496      1828      1153      1354      1014      1288       957      1223 
dram[2]:      1326       918      1347       930      1530      1076      1544      1026      1684      1143      1314       817      1203       785      1140       735 
dram[3]:      1448      1130      1472      1177      1664      1369      1662      1372      1824      1505      1402      1101      1284      1014      1234       949 
dram[4]:       905      1327       938      1338      1063      1531      1030      1538      1131      1684       855      1263       778      1200       740      1131 
dram[5]:      1238      1345      1300      1348      1476      1553      1498      1530      1607      1709      1233      1260      1099      1191      1053      1130 
total dram writes = 120253
bank skew: 1828/735 = 2.49
chip skew: 21607/18452 = 1.17
average mf latency per bank:
dram[0]:       5601      4371      5179      4562      4364      3702      4692      3639      4164      3281      4141      4046      4071      3860      4344      4001
dram[1]:       4509      4260      4368      4451      4020      3877      4169      3976      3592      3244      3867      3512      3620      3424      3738      3679
dram[2]:       4443      5174      4525      5394      3820      4217      3647      4640      3388      3831      4080      4077      3977      3804      4071      4294
dram[3]:       4592      4382      4391      4471      3925      4055      4063      4515      3324      3710      3527      4150      3503      3761      3719      3915
dram[4]:       5644      4356      5230      4650      4454      3780      4736      3734      4125      3339      3959      4284      3957      3776      4443      4072
dram[5]:       3987      4511      3942      4906      3731      4095      3807      4431      3348      3448      3518      3830      3378      3641      3304      3993
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1396      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1393      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1279427 n_nop=1207990 n_act=5536 n_pre=5520 n_ref_event=0 n_req=57059 n_rd=42116 n_rd_L2_A=0 n_write=0 n_wr_bk=18513 bw_util=0.09478
n_activity=271492 dram_eff=0.4466
bk0: 2478a 1248360i bk1: 3250a 1244256i bk2: 2224a 1253341i bk3: 2880a 1247629i bk4: 2542a 1247716i bk5: 3306a 1243248i bk6: 2432a 1251916i bk7: 3284a 1244944i bk8: 2680a 1247586i bk9: 3634a 1240396i bk10: 1992a 1252926i bk11: 2760a 1245628i bk12: 1812a 1255177i bk13: 2620a 1248846i bk14: 1756a 1258210i bk15: 2466a 1251405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903170
Row_Buffer_Locality_read = 0.950636
Row_Buffer_Locality_write = 0.769390
Bank_Level_Parallism = 2.376341
Bank_Level_Parallism_Col = 2.308650
Bank_Level_Parallism_Ready = 1.239888
write_to_read_ratio_blp_rw_average = 0.504388
GrpLevelPara = 1.702935 

BW Util details:
bwutil = 0.094775 
total_CMD = 1279427 
util_bw = 121258 
Wasted_Col = 77645 
Wasted_Row = 32029 
Idle = 1048495 

BW Util Bottlenecks: 
RCDc_limit = 18266 
RCDWRc_limit = 14686 
WTRc_limit = 14704 
RTWc_limit = 59677 
CCDLc_limit = 46557 
rwq = 0 
CCDLc_limit_alone = 31206 
WTRc_limit_alone = 13252 
RTWc_limit_alone = 45778 

Commands details: 
total_CMD = 1279427 
n_nop = 1207990 
Read = 42116 
Write = 0 
L2_Alloc = 0 
L2_WB = 18513 
n_act = 5536 
n_pre = 5520 
n_ref = 0 
n_req = 57059 
total_req = 60629 

Dual Bus Interface Util: 
issued_total_row = 11056 
issued_total_col = 60629 
Row_Bus_Util =  0.008641 
CoL_Bus_Util = 0.047388 
Either_Row_CoL_Bus_Util = 0.055835 
Issued_on_Two_Bus_Simul_Util = 0.000194 
issued_two_Eff = 0.003472 
queue_avg = 1.976964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97696
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1279427 n_nop=1199279 n_act=5666 n_pre=5650 n_ref_event=0 n_req=64919 n_rd=47514 n_rd_L2_A=0 n_write=0 n_wr_bk=21593 bw_util=0.108
n_activity=287465 dram_eff=0.4808
bk0: 2846a 1244307i bk1: 3506a 1240342i bk2: 2610a 1247956i bk3: 3134a 1243816i bk4: 3010a 1241199i bk5: 3562a 1234504i bk6: 3028a 1244191i bk7: 3512a 1239931i bk8: 3332a 1239671i bk9: 3862a 1235940i bk10: 2564a 1245856i bk11: 2872a 1241205i bk12: 2212a 1247762i bk13: 2702a 1244318i bk14: 2142a 1251307i bk15: 2620a 1248573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912938
Row_Buffer_Locality_read = 0.955887
Row_Buffer_Locality_write = 0.795691
Bank_Level_Parallism = 2.595331
Bank_Level_Parallism_Col = 2.528236
Bank_Level_Parallism_Ready = 1.280559
write_to_read_ratio_blp_rw_average = 0.525536
GrpLevelPara = 1.835343 

BW Util details:
bwutil = 0.108028 
total_CMD = 1279427 
util_bw = 138214 
Wasted_Col = 80877 
Wasted_Row = 30446 
Idle = 1029890 

BW Util Bottlenecks: 
RCDc_limit = 17821 
RCDWRc_limit = 13957 
WTRc_limit = 17200 
RTWc_limit = 70877 
CCDLc_limit = 49505 
rwq = 0 
CCDLc_limit_alone = 32799 
WTRc_limit_alone = 15403 
RTWc_limit_alone = 55968 

Commands details: 
total_CMD = 1279427 
n_nop = 1199279 
Read = 47514 
Write = 0 
L2_Alloc = 0 
L2_WB = 21593 
n_act = 5666 
n_pre = 5650 
n_ref = 0 
n_req = 64919 
total_req = 69107 

Dual Bus Interface Util: 
issued_total_row = 11316 
issued_total_col = 69107 
Row_Bus_Util =  0.008845 
CoL_Bus_Util = 0.054014 
Either_Row_CoL_Bus_Util = 0.062644 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.003431 
queue_avg = 2.561823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56182
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1279427 n_nop=1207893 n_act=5581 n_pre=5565 n_ref_event=0 n_req=57065 n_rd=42122 n_rd_L2_A=0 n_write=0 n_wr_bk=18518 bw_util=0.09479
n_activity=272180 dram_eff=0.4456
bk0: 3264a 1242868i bk1: 2474a 1248652i bk2: 2890a 1248233i bk3: 2228a 1253637i bk4: 3306a 1242799i bk5: 2532a 1248409i bk6: 3300a 1244776i bk7: 2428a 1251185i bk8: 3630a 1240357i bk9: 2676a 1246350i bk10: 2848a 1246202i bk11: 1888a 1253032i bk12: 2612a 1248384i bk13: 1822a 1256116i bk14: 2486a 1251395i bk15: 1738a 1258648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902445
Row_Buffer_Locality_read = 0.950762
Row_Buffer_Locality_write = 0.766245
Bank_Level_Parallism = 2.371395
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.248357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094792 
total_CMD = 1279427 
util_bw = 121280 
Wasted_Col = 77650 
Wasted_Row = 32673 
Idle = 1047824 

BW Util Bottlenecks: 
RCDc_limit = 18340 
RCDWRc_limit = 14740 
WTRc_limit = 13626 
RTWc_limit = 59284 
CCDLc_limit = 45436 
rwq = 0 
CCDLc_limit_alone = 30824 
WTRc_limit_alone = 12245 
RTWc_limit_alone = 46053 

Commands details: 
total_CMD = 1279427 
n_nop = 1207893 
Read = 42122 
Write = 0 
L2_Alloc = 0 
L2_WB = 18518 
n_act = 5581 
n_pre = 5565 
n_ref = 0 
n_req = 57065 
total_req = 60640 

Dual Bus Interface Util: 
issued_total_row = 11146 
issued_total_col = 60640 
Row_Bus_Util =  0.008712 
CoL_Bus_Util = 0.047396 
Either_Row_CoL_Bus_Util = 0.055911 
Issued_on_Two_Bus_Simul_Util = 0.000197 
issued_two_Eff = 0.003523 
queue_avg = 1.937915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93792
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1279427 n_nop=1199185 n_act=5698 n_pre=5682 n_ref_event=4567177155082382276 n_req=64945 n_rd=47530 n_rd_L2_A=0 n_write=0 n_wr_bk=21607 bw_util=0.1081
n_activity=287114 dram_eff=0.4816
bk0: 3498a 1238266i bk1: 2852a 1243624i bk2: 3148a 1242156i bk3: 2614a 1248238i bk4: 3548a 1234342i bk5: 3022a 1240819i bk6: 3528a 1239222i bk7: 3016a 1244719i bk8: 3854a 1235905i bk9: 3342a 1239343i bk10: 2972a 1243002i bk11: 2462a 1244482i bk12: 2698a 1243276i bk13: 2212a 1249352i bk14: 2636a 1248839i bk15: 2128a 1251894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912495
Row_Buffer_Locality_read = 0.955775
Row_Buffer_Locality_write = 0.794373
Bank_Level_Parallism = 2.612875
Bank_Level_Parallism_Col = 2.692712
Bank_Level_Parallism_Ready = 1.291353
write_to_read_ratio_blp_rw_average = 0.526922
GrpLevelPara = 1.836406 

BW Util details:
bwutil = 0.108075 
total_CMD = 1279427 
util_bw = 138274 
Wasted_Col = 80297 
Wasted_Row = 30652 
Idle = 1030204 

BW Util Bottlenecks: 
RCDc_limit = 17736 
RCDWRc_limit = 13961 
WTRc_limit = 16673 
RTWc_limit = 71077 
CCDLc_limit = 49395 
rwq = 0 
CCDLc_limit_alone = 32306 
WTRc_limit_alone = 14983 
RTWc_limit_alone = 55678 

Commands details: 
total_CMD = 1279427 
n_nop = 1199185 
Read = 47530 
Write = 0 
L2_Alloc = 0 
L2_WB = 21607 
n_act = 5698 
n_pre = 5682 
n_ref = 4567177155082382276 
n_req = 64945 
total_req = 69137 

Dual Bus Interface Util: 
issued_total_row = 11380 
issued_total_col = 69137 
Row_Bus_Util =  0.008895 
CoL_Bus_Util = 0.054037 
Either_Row_CoL_Bus_Util = 0.062717 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.003427 
queue_avg = 2.478850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47885
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1279427 n_nop=1208216 n_act=5547 n_pre=5531 n_ref_event=0 n_req=56854 n_rd=41952 n_rd_L2_A=0 n_write=0 n_wr_bk=18452 bw_util=0.09442
n_activity=270907 dram_eff=0.4459
bk0: 2464a 1248828i bk1: 3202a 1243583i bk2: 2236a 1253534i bk3: 2894a 1248392i bk4: 2512a 1247966i bk5: 3300a 1242663i bk6: 2426a 1251229i bk7: 3300a 1243647i bk8: 2666a 1248745i bk9: 3624a 1240401i bk10: 1956a 1254371i bk11: 2748a 1245905i bk12: 1808a 1256270i bk13: 2606a 1250707i bk14: 1738a 1259029i bk15: 2472a 1250898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902698
Row_Buffer_Locality_read = 0.950467
Row_Buffer_Locality_write = 0.768219
Bank_Level_Parallism = 2.365196
Bank_Level_Parallism_Col = 2.295189
Bank_Level_Parallism_Ready = 1.229132
write_to_read_ratio_blp_rw_average = 0.504654
GrpLevelPara = 1.699661 

BW Util details:
bwutil = 0.094424 
total_CMD = 1279427 
util_bw = 120808 
Wasted_Col = 77134 
Wasted_Row = 32045 
Idle = 1049440 

BW Util Bottlenecks: 
RCDc_limit = 18510 
RCDWRc_limit = 14715 
WTRc_limit = 14449 
RTWc_limit = 57750 
CCDLc_limit = 44760 
rwq = 0 
CCDLc_limit_alone = 30032 
WTRc_limit_alone = 12993 
RTWc_limit_alone = 44478 

Commands details: 
total_CMD = 1279427 
n_nop = 1208216 
Read = 41952 
Write = 0 
L2_Alloc = 0 
L2_WB = 18452 
n_act = 5547 
n_pre = 5531 
n_ref = 0 
n_req = 56854 
total_req = 60404 

Dual Bus Interface Util: 
issued_total_row = 11078 
issued_total_col = 60404 
Row_Bus_Util =  0.008659 
CoL_Bus_Util = 0.047212 
Either_Row_CoL_Bus_Util = 0.055659 
Issued_on_Two_Bus_Simul_Util = 0.000212 
issued_two_Eff = 0.003806 
queue_avg = 1.943129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94313
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1384679 -   mf: uid=6400112, sid4294967295:w4294967295, part=5, addr=0xc00b8700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1384579), 
Ready @ 1384756 -   mf: uid=6400113, sid4294967295:w4294967295, part=5, addr=0xc00e7c00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1384656), 
Ready @ 1384768 -   mf: uid=6400114, sid4294967295:w4294967295, part=5, addr=0xc00d0700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1384668), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1279427 n_nop=1200032 n_act=5423 n_pre=5407 n_ref_event=0 n_req=64651 n_rd=47246 n_rd_L2_A=0 n_write=0 n_wr_bk=21570 bw_util=0.1076
n_activity=280544 dram_eff=0.4906
bk0: 2828a 1241062i bk1: 3392a 1241575i bk2: 2622a 1246864i bk3: 3142a 1243487i bk4: 3008a 1238185i bk5: 3546a 1236485i bk6: 3034a 1242040i bk7: 3516a 1239994i bk8: 3334a 1237266i bk9: 3848a 1235285i bk10: 2494a 1242715i bk11: 2858a 1243934i bk12: 2194a 1246917i bk13: 2694a 1244541i bk14: 2128a 1248193i bk15: 2608a 1248176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916351
Row_Buffer_Locality_read = 0.957795
Row_Buffer_Locality_write = 0.803849
Bank_Level_Parallism = 2.724788
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.279837
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107573 
total_CMD = 1279427 
util_bw = 137632 
Wasted_Col = 79969 
Wasted_Row = 25474 
Idle = 1036352 

BW Util Bottlenecks: 
RCDc_limit = 16796 
RCDWRc_limit = 12862 
WTRc_limit = 17520 
RTWc_limit = 79440 
CCDLc_limit = 46032 
rwq = 0 
CCDLc_limit_alone = 31698 
WTRc_limit_alone = 16026 
RTWc_limit_alone = 66600 

Commands details: 
total_CMD = 1279427 
n_nop = 1200032 
Read = 47246 
Write = 0 
L2_Alloc = 0 
L2_WB = 21570 
n_act = 5423 
n_pre = 5407 
n_ref = 0 
n_req = 64651 
total_req = 68816 

Dual Bus Interface Util: 
issued_total_row = 10830 
issued_total_col = 68816 
Row_Bus_Util =  0.008465 
CoL_Bus_Util = 0.053787 
Either_Row_CoL_Bus_Util = 0.062055 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.003161 
queue_avg = 2.424824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42482

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132400, Miss = 23888, Miss_rate = 0.180, Pending_hits = 9850, Reservation_fails = 8624
L2_cache_bank[1]: Access = 158894, Miss = 31548, Miss_rate = 0.199, Pending_hits = 12793, Reservation_fails = 10549
L2_cache_bank[2]: Access = 145802, Miss = 28502, Miss_rate = 0.195, Pending_hits = 12090, Reservation_fails = 9728
L2_cache_bank[3]: Access = 165586, Miss = 33834, Miss_rate = 0.204, Pending_hits = 13495, Reservation_fails = 13862
L2_cache_bank[4]: Access = 157552, Miss = 31690, Miss_rate = 0.201, Pending_hits = 12534, Reservation_fails = 8668
L2_cache_bank[5]: Access = 132896, Miss = 23730, Miss_rate = 0.179, Pending_hits = 9958, Reservation_fails = 10918
L2_cache_bank[6]: Access = 164234, Miss = 33980, Miss_rate = 0.207, Pending_hits = 12889, Reservation_fails = 9074
L2_cache_bank[7]: Access = 147134, Miss = 28410, Miss_rate = 0.193, Pending_hits = 12069, Reservation_fails = 11088
L2_cache_bank[8]: Access = 131106, Miss = 23748, Miss_rate = 0.181, Pending_hits = 9575, Reservation_fails = 8103
L2_cache_bank[9]: Access = 157934, Miss = 31482, Miss_rate = 0.199, Pending_hits = 12558, Reservation_fails = 9675
L2_cache_bank[10]: Access = 146296, Miss = 28394, Miss_rate = 0.194, Pending_hits = 11945, Reservation_fails = 9680
L2_cache_bank[11]: Access = 163848, Miss = 33762, Miss_rate = 0.206, Pending_hits = 12843, Reservation_fails = 8238
L2_total_cache_accesses = 1803682
L2_total_cache_misses = 352968
L2_total_cache_miss_rate = 0.1957
L2_total_cache_pending_hits = 142599
L2_total_cache_reservation_fails = 118207
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3601
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16050
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9452
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 388
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 52
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3291
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 156
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 388
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 104288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21722
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 91
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3291
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1803682
icnt_total_pkts_simt_to_mem=682852
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.2242
	minimum = 5
	maximum = 19
Network latency average = 5.22185
	minimum = 5
	maximum = 19
Slowest packet = 2320828
Flit latency average = 5.2014
	minimum = 5
	maximum = 19
Slowest flit = 2486473
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146024
	minimum = 0.0055445 (at node 4)
	maximum = 0.0506824 (at node 18)
Accepted packet rate average = 0.0146024
	minimum = 0.00462042 (at node 17)
	maximum = 0.0268695 (at node 5)
Injected flit rate average = 0.0152553
	minimum = 0.00664629 (at node 4)
	maximum = 0.0506824 (at node 18)
Accepted flit rate average= 0.0152553
	minimum = 0.00533125 (at node 17)
	maximum = 0.0268695 (at node 5)
Injected packet length average = 1.04471
Accepted packet length average = 1.04471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.03 (47 samples)
	minimum = 5 (47 samples)
	maximum = 216.596 (47 samples)
Network latency average = 18.8715 (47 samples)
	minimum = 5 (47 samples)
	maximum = 213.702 (47 samples)
Flit latency average = 18.1491 (47 samples)
	minimum = 5 (47 samples)
	maximum = 213.213 (47 samples)
Fragmentation average = 0.00233903 (47 samples)
	minimum = 0 (47 samples)
	maximum = 75.8511 (47 samples)
Injected packet rate average = 0.0714814 (47 samples)
	minimum = 0.0265379 (47 samples)
	maximum = 0.198951 (47 samples)
Accepted packet rate average = 0.0714814 (47 samples)
	minimum = 0.0244375 (47 samples)
	maximum = 0.1085 (47 samples)
Injected flit rate average = 0.0762103 (47 samples)
	minimum = 0.0345309 (47 samples)
	maximum = 0.199125 (47 samples)
Accepted flit rate average = 0.0762103 (47 samples)
	minimum = 0.0331258 (47 samples)
	maximum = 0.1085 (47 samples)
Injected packet size average = 1.06615 (47 samples)
Accepted packet size average = 1.06615 (47 samples)
Hops average = 1 (47 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 26 sec (4826 sec)
gpgpu_simulation_rate = 45604 (inst/sec)
gpgpu_simulation_rate = 286 (cycle/sec)
gpgpu_silicon_slowdown = 3496503x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (16,16,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 48 '_Z12lud_internalPfii'
Destroy streams for kernel 48: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 48 
kernel_stream_id = 63811
gpu_sim_cycle = 12483
gpu_sim_insn = 6094848
gpu_ipc =     488.2519
gpu_tot_sim_cycle = 1397160
gpu_tot_sim_insn = 226179968
gpu_tot_ipc =     161.8855
gpu_tot_issued_cta = 9568
gpu_occupancy = 75.6357% 
gpu_tot_occupancy = 32.9674% 
max_total_param_size = 0
gpu_stall_dramfull = 170829
gpu_stall_icnt2sh    = 286699
partiton_level_parallism =       1.1545
partiton_level_parallism_total  =       0.3884
partiton_level_parallism_util =       1.8345
partiton_level_parallism_util_total  =       1.7816
L2_BW  =     126.7798 GB/Sec
L2_BW_total  =      42.4435 GB/Sec
gpu_total_sim_rate=46348

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3706288
	L1I_total_cache_misses = 57254
	L1I_total_cache_miss_rate = 0.0154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44030
L1D_cache:
	L1D_cache_core[0]: Access = 40950, Miss = 24885, Miss_rate = 0.608, Pending_hits = 2438, Reservation_fails = 18188
	L1D_cache_core[1]: Access = 41027, Miss = 24799, Miss_rate = 0.604, Pending_hits = 2490, Reservation_fails = 15660
	L1D_cache_core[2]: Access = 41893, Miss = 25520, Miss_rate = 0.609, Pending_hits = 2375, Reservation_fails = 15977
	L1D_cache_core[3]: Access = 41493, Miss = 25009, Miss_rate = 0.603, Pending_hits = 2594, Reservation_fails = 15031
	L1D_cache_core[4]: Access = 41588, Miss = 24960, Miss_rate = 0.600, Pending_hits = 2847, Reservation_fails = 16520
	L1D_cache_core[5]: Access = 41829, Miss = 25224, Miss_rate = 0.603, Pending_hits = 2548, Reservation_fails = 14534
	L1D_cache_core[6]: Access = 41222, Miss = 25081, Miss_rate = 0.608, Pending_hits = 2704, Reservation_fails = 16023
	L1D_cache_core[7]: Access = 41335, Miss = 24760, Miss_rate = 0.599, Pending_hits = 3152, Reservation_fails = 15504
	L1D_cache_core[8]: Access = 40870, Miss = 24747, Miss_rate = 0.606, Pending_hits = 2393, Reservation_fails = 18737
	L1D_cache_core[9]: Access = 40549, Miss = 24798, Miss_rate = 0.612, Pending_hits = 2594, Reservation_fails = 18695
	L1D_cache_core[10]: Access = 40726, Miss = 24936, Miss_rate = 0.612, Pending_hits = 2566, Reservation_fails = 18256
	L1D_cache_core[11]: Access = 41670, Miss = 25300, Miss_rate = 0.607, Pending_hits = 2664, Reservation_fails = 15889
	L1D_cache_core[12]: Access = 40744, Miss = 24662, Miss_rate = 0.605, Pending_hits = 2911, Reservation_fails = 20499
	L1D_cache_core[13]: Access = 41095, Miss = 25174, Miss_rate = 0.613, Pending_hits = 2333, Reservation_fails = 19737
	L1D_cache_core[14]: Access = 40473, Miss = 24887, Miss_rate = 0.615, Pending_hits = 2588, Reservation_fails = 18504
	L1D_total_cache_accesses = 617464
	L1D_total_cache_misses = 374742
	L1D_total_cache_miss_rate = 0.6069
	L1D_total_cache_pending_hits = 39197
	L1D_total_cache_reservation_fails = 257754
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223704
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3511
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21165
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 343167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7051
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6470
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4464
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43328
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14957
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 350218

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 27860
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6470
ctas_completed 9568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39954, 20253, 11811, 11811, 11811, 11811, 11811, 11811, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 
gpgpu_n_tot_thrd_icount = 234482688
gpgpu_n_tot_w_icount = 7327584
gpgpu_n_stall_shd_mem = 415797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 363825
gpgpu_n_mem_write_global = 158712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340032
gpgpu_n_store_insn = 2539392
gpgpu_n_shmem_insn = 82337408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120896
gpgpu_n_shmem_bkconflict = 92288
gpgpu_n_l1cache_bkconflict = 29877
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29877
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1452525	W0_Idle:10585613	W0_Scoreboard:9079860	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3751302	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2910600 {8:363825,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11427264 {72:158712,}
traffic_breakdown_coretomem[INST_ACC_R] = 160768 {8:20096,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58212000 {40:1455300,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539392 {8:317424,}
traffic_breakdown_memtocore[INST_ACC_R] = 3215360 {40:80384,}
maxmflatency = 1572 
max_icnt2mem_latency = 1539 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 282 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 60 
mrq_lat_table:71892 	20094 	20639 	24419 	57295 	71086 	70127 	28981 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	959371 	657426 	142900 	13057 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18923 	943 	199 	457096 	26021 	26073 	11648 	1410 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216742 	260936 	237206 	286687 	602832 	168308 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1035 	493 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.418605 10.952141 10.187291 12.132931  8.255320 11.353960  9.622159 11.423267  8.674473 11.513637  9.078947 10.402702 10.234568 10.660767 11.356808 13.462745 
dram[1]: 11.231454 12.120513 12.090301 12.632184 11.357924 10.849345 11.416216 11.763033 10.326622 11.573561 10.491124 11.063014 11.109091 11.144543 12.604256 14.204633 
dram[2]: 10.907500  7.970732 12.368098 10.325424 11.527638  8.731830 11.477723  9.146341 11.242222  8.432802 10.461741  8.184953 11.030581 10.451883 12.855019 11.584541 
dram[3]: 11.556373 10.593315 12.686782 12.050000 11.116591 11.376021 11.812797 11.592286 11.801743 10.776744 11.594444  9.675214 11.058651 11.194139 13.364621 12.115227 
dram[4]:  8.110000 10.853905  9.769968 12.289634  8.432763 11.182927  9.582386 11.357843  8.877109 11.258352  9.114094  9.840206 10.282158 11.653722 11.707317 12.880150 
dram[5]: 11.051282 12.786932 12.688135 12.758928 11.398396 11.574162 12.979042 12.531088 10.560267 11.753333 10.511834 11.308357 11.617101 12.692041 12.957447 14.800830 
average row locality = 371538/33734 = 11.013755
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       921      1338       959      1358      1100      1561      1071      1566      1172      1720       881      1292       795      1212       758      1147 
dram[1]:      1133      1467      1206      1484      1388      1693      1412      1684      1528      1860      1170      1369      1025      1298       973      1239 
dram[2]:      1340       933      1368       951      1557      1103      1576      1058      1716      1175      1331       831      1214       796      1156       751 
dram[3]:      1462      1145      1493      1198      1691      1396      1694      1404      1856      1537      1416      1115      1295      1025      1250       965 
dram[4]:       920      1342       959      1359      1088      1558      1062      1570      1163      1716       872      1277       788      1211       756      1147 
dram[5]:      1247      1352      1321      1367      1499      1571      1517      1554      1638      1732      1242      1273      1110      1193      1069      1139 
total dram writes = 122190
bank skew: 1860/751 = 2.48
chip skew: 21942/18788 = 1.17
average mf latency per bank:
dram[0]:       5553      4348      5101      4517      4450      3831      4622      3615      4110      3262      4122      4036      4058      3857      4289      3979
dram[1]:       4483      4427      4322      4573      4112      4406      4128      4302      3565      3588      3857      3869      3610      3559      3711      3842
dram[2]:       4421      5126      4480      5310      3908      4329      3623      4576      3368      3797      4067      4096      3969      3794      4047      4238
dram[3]:       4704      4353      4430      4425      4182      4145      4296      4464      3596      3682      3849      4144      3596      3750      3829      3884
dram[4]:       5591      4331      5153      4604      4614      3866      4670      3706      4082      3320      3967      4273      3955      3770      4386      4048
dram[5]:       3989      4701      3911      5017      3864      4570      3810      4806      3331      3820      3539      4219      3375      3793      3291      4180
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1290961 n_nop=1218378 n_act=5599 n_pre=5583 n_ref_event=0 n_req=58081 n_rd=42800 n_rd_L2_A=0 n_write=0 n_wr_bk=18851 bw_util=0.09551
n_activity=276405 dram_eff=0.4461
bk0: 2510a 1259644i bk1: 3282a 1255356i bk2: 2256a 1264645i bk3: 2912a 1258759i bk4: 2586a 1258598i bk5: 3346a 1254314i bk6: 2496a 1262806i bk7: 3348a 1255959i bk8: 2744a 1258542i bk9: 3698a 1251235i bk10: 2036a 1263946i bk11: 2804a 1256504i bk12: 1844a 1266412i bk13: 2652a 1260302i bk14: 1788a 1269368i bk15: 2498a 1262795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903790
Row_Buffer_Locality_read = 0.950864
Row_Buffer_Locality_write = 0.771939
Bank_Level_Parallism = 2.372908
Bank_Level_Parallism_Col = 2.306309
Bank_Level_Parallism_Ready = 1.238728
write_to_read_ratio_blp_rw_average = 0.505316
GrpLevelPara = 1.701426 

BW Util details:
bwutil = 0.095512 
total_CMD = 1290961 
util_bw = 123302 
Wasted_Col = 78945 
Wasted_Row = 32468 
Idle = 1056246 

BW Util Bottlenecks: 
RCDc_limit = 18490 
RCDWRc_limit = 14889 
WTRc_limit = 14943 
RTWc_limit = 60708 
CCDLc_limit = 47293 
rwq = 0 
CCDLc_limit_alone = 31655 
WTRc_limit_alone = 13477 
RTWc_limit_alone = 46536 

Commands details: 
total_CMD = 1290961 
n_nop = 1218378 
Read = 42800 
Write = 0 
L2_Alloc = 0 
L2_WB = 18851 
n_act = 5599 
n_pre = 5583 
n_ref = 0 
n_req = 58081 
total_req = 61651 

Dual Bus Interface Util: 
issued_total_row = 11182 
issued_total_col = 61651 
Row_Bus_Util =  0.008662 
CoL_Bus_Util = 0.047756 
Either_Row_CoL_Bus_Util = 0.056224 
Issued_on_Two_Bus_Simul_Util = 0.000194 
issued_two_Eff = 0.003444 
queue_avg = 1.977632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97763
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 1397186 -   mf: uid=6573453, sid4294967295:w4294967295, part=1, addr=0xc009c800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1397086), 
Ready @ 1397252 -   mf: uid=6573456, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1397152), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1290961 n_nop=1209667 n_act=5730 n_pre=5715 n_ref_event=0 n_req=65939 n_rd=48198 n_rd_L2_A=0 n_write=0 n_wr_bk=21928 bw_util=0.1086
n_activity=292767 dram_eff=0.4791
bk0: 2878a 1255670i bk1: 3538a 1251618i bk2: 2642a 1259111i bk3: 3166a 1255112i bk4: 3054a 1252269i bk5: 3602a 1245448i bk6: 3092a 1255270i bk7: 3576a 1250873i bk8: 3396a 1250696i bk9: 3926a 1246820i bk10: 2608a 1256971i bk11: 2916a 1252207i bk12: 2244a 1258938i bk13: 2734a 1255641i bk14: 2174a 1262544i bk15: 2652a 1259813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913299
Row_Buffer_Locality_read = 0.956035
Row_Buffer_Locality_write = 0.797193
Bank_Level_Parallism = 2.583448
Bank_Level_Parallism_Col = 2.517343
Bank_Level_Parallism_Ready = 1.277870
write_to_read_ratio_blp_rw_average = 0.525784
GrpLevelPara = 1.827935 

BW Util details:
bwutil = 0.108642 
total_CMD = 1290961 
util_bw = 140252 
Wasted_Col = 82456 
Wasted_Row = 30956 
Idle = 1037297 

BW Util Bottlenecks: 
RCDc_limit = 18050 
RCDWRc_limit = 14167 
WTRc_limit = 17480 
RTWc_limit = 72098 
CCDLc_limit = 50439 
rwq = 0 
CCDLc_limit_alone = 33335 
WTRc_limit_alone = 15660 
RTWc_limit_alone = 56814 

Commands details: 
total_CMD = 1290961 
n_nop = 1209667 
Read = 48198 
Write = 0 
L2_Alloc = 0 
L2_WB = 21928 
n_act = 5730 
n_pre = 5715 
n_ref = 0 
n_req = 65939 
total_req = 70126 

Dual Bus Interface Util: 
issued_total_row = 11445 
issued_total_col = 70126 
Row_Bus_Util =  0.008865 
CoL_Bus_Util = 0.054321 
Either_Row_CoL_Bus_Util = 0.062972 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.003407 
queue_avg = 2.555675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55568
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1290961 n_nop=1218277 n_act=5644 n_pre=5628 n_ref_event=0 n_req=58091 n_rd=42810 n_rd_L2_A=0 n_write=0 n_wr_bk=18856 bw_util=0.09554
n_activity=277168 dram_eff=0.445
bk0: 3296a 1253975i bk1: 2510a 1259900i bk2: 2922a 1259364i bk3: 2260a 1264994i bk4: 3350a 1253787i bk5: 2576a 1259235i bk6: 3364a 1255766i bk7: 2492a 1261921i bk8: 3694a 1251198i bk9: 2740a 1257249i bk10: 2892a 1257099i bk11: 1928a 1264067i bk12: 2644a 1259788i bk13: 1854a 1267447i bk14: 2518a 1262756i bk15: 1770a 1269887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903083
Row_Buffer_Locality_read = 0.951016
Row_Buffer_Locality_write = 0.768798
Bank_Level_Parallism = 2.368680
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.247431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.095535 
total_CMD = 1290961 
util_bw = 123332 
Wasted_Col = 78983 
Wasted_Row = 33097 
Idle = 1055549 

BW Util Bottlenecks: 
RCDc_limit = 18547 
RCDWRc_limit = 14931 
WTRc_limit = 13843 
RTWc_limit = 60432 
CCDLc_limit = 46206 
rwq = 0 
CCDLc_limit_alone = 31295 
WTRc_limit_alone = 12446 
RTWc_limit_alone = 46918 

Commands details: 
total_CMD = 1290961 
n_nop = 1218277 
Read = 42810 
Write = 0 
L2_Alloc = 0 
L2_WB = 18856 
n_act = 5644 
n_pre = 5628 
n_ref = 0 
n_req = 58091 
total_req = 61666 

Dual Bus Interface Util: 
issued_total_row = 11272 
issued_total_col = 61666 
Row_Bus_Util =  0.008731 
CoL_Bus_Util = 0.047768 
Either_Row_CoL_Bus_Util = 0.056302 
Issued_on_Two_Bus_Simul_Util = 0.000197 
issued_two_Eff = 0.003495 
queue_avg = 1.939379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93938
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1397183 -   mf: uid=6573452, sid4294967295:w4294967295, part=3, addr=0xc009d000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1397083), 
Ready @ 1397244 -   mf: uid=6573454, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1397144), 
Ready @ 1397249 -   mf: uid=6573455, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1397149), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1290961 n_nop=1209569 n_act=5762 n_pre=5746 n_ref_event=4567177155082382276 n_req=65968 n_rd=48218 n_rd_L2_A=0 n_write=0 n_wr_bk=21942 bw_util=0.1087
n_activity=292571 dram_eff=0.4796
bk0: 3530a 1249646i bk1: 2888a 1254972i bk2: 3180a 1253459i bk3: 2646a 1259280i bk4: 3592a 1245310i bk5: 3066a 1251878i bk6: 3592a 1250087i bk7: 3080a 1255801i bk8: 3918a 1246719i bk9: 3406a 1250302i bk10: 3016a 1254085i bk11: 2502a 1255570i bk12: 2730a 1254629i bk13: 2244a 1260611i bk14: 2668a 1260157i bk15: 2160a 1263195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912882
Row_Buffer_Locality_read = 0.955929
Row_Buffer_Locality_write = 0.795944
Bank_Level_Parallism = 2.597801
Bank_Level_Parallism_Col = 2.676831
Bank_Level_Parallism_Ready = 1.288224
write_to_read_ratio_blp_rw_average = 0.526248
GrpLevelPara = 1.828764 

BW Util details:
bwutil = 0.108694 
total_CMD = 1290961 
util_bw = 140320 
Wasted_Col = 82023 
Wasted_Row = 31224 
Idle = 1037394 

BW Util Bottlenecks: 
RCDc_limit = 17962 
RCDWRc_limit = 14183 
WTRc_limit = 17171 
RTWc_limit = 72202 
CCDLc_limit = 50241 
rwq = 0 
CCDLc_limit_alone = 32811 
WTRc_limit_alone = 15435 
RTWc_limit_alone = 56508 

Commands details: 
total_CMD = 1290961 
n_nop = 1209569 
Read = 48218 
Write = 0 
L2_Alloc = 0 
L2_WB = 21942 
n_act = 5762 
n_pre = 5746 
n_ref = 4567177155082382276 
n_req = 65968 
total_req = 70160 

Dual Bus Interface Util: 
issued_total_row = 11508 
issued_total_col = 70160 
Row_Bus_Util =  0.008914 
CoL_Bus_Util = 0.054347 
Either_Row_CoL_Bus_Util = 0.063048 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.003391 
queue_avg = 2.475754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1290961 n_nop=1218616 n_act=5604 n_pre=5588 n_ref_event=0 n_req=57874 n_rd=42636 n_rd_L2_A=0 n_write=0 n_wr_bk=18788 bw_util=0.09516
n_activity=275874 dram_eff=0.4453
bk0: 2496a 1260086i bk1: 3238a 1254621i bk2: 2268a 1264811i bk3: 2926a 1259515i bk4: 2552a 1259007i bk5: 3344a 1253726i bk6: 2490a 1262244i bk7: 3364a 1254584i bk8: 2730a 1259636i bk9: 3688a 1251250i bk10: 2000a 1265338i bk11: 2788a 1256884i bk12: 1840a 1267655i bk13: 2638a 1262170i bk14: 1770a 1270256i bk15: 2504a 1262269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903428
Row_Buffer_Locality_read = 0.950793
Row_Buffer_Locality_write = 0.770902
Bank_Level_Parallism = 2.360670
Bank_Level_Parallism_Col = 2.292043
Bank_Level_Parallism_Ready = 1.228419
write_to_read_ratio_blp_rw_average = 0.505188
GrpLevelPara = 1.697779 

BW Util details:
bwutil = 0.095160 
total_CMD = 1290961 
util_bw = 122848 
Wasted_Col = 78448 
Wasted_Row = 32475 
Idle = 1057190 

BW Util Bottlenecks: 
RCDc_limit = 18706 
RCDWRc_limit = 14894 
WTRc_limit = 14742 
RTWc_limit = 58713 
CCDLc_limit = 45495 
rwq = 0 
CCDLc_limit_alone = 30479 
WTRc_limit_alone = 13265 
RTWc_limit_alone = 45174 

Commands details: 
total_CMD = 1290961 
n_nop = 1218616 
Read = 42636 
Write = 0 
L2_Alloc = 0 
L2_WB = 18788 
n_act = 5604 
n_pre = 5588 
n_ref = 0 
n_req = 57874 
total_req = 61424 

Dual Bus Interface Util: 
issued_total_row = 11192 
issued_total_col = 61424 
Row_Bus_Util =  0.008670 
CoL_Bus_Util = 0.047580 
Either_Row_CoL_Bus_Util = 0.056040 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.003746 
queue_avg = 1.946617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94662
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1290961 n_nop=1210524 n_act=5478 n_pre=5462 n_ref_event=0 n_req=65585 n_rd=47926 n_rd_L2_A=0 n_write=0 n_wr_bk=21824 bw_util=0.1081
n_activity=285110 dram_eff=0.4893
bk0: 2860a 1252417i bk1: 3424a 1252905i bk2: 2654a 1257935i bk3: 3174a 1254739i bk4: 3048a 1249156i bk5: 3590a 1247397i bk6: 3098a 1253089i bk7: 3580a 1250920i bk8: 3398a 1248233i bk9: 3912a 1246067i bk10: 2538a 1253996i bk11: 2898a 1255083i bk12: 2226a 1258113i bk13: 2726a 1255980i bk14: 2160a 1259390i bk15: 2640a 1259631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916704
Row_Buffer_Locality_read = 0.957977
Row_Buffer_Locality_write = 0.804689
Bank_Level_Parallism = 2.713982
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.277647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108059 
total_CMD = 1290961 
util_bw = 139500 
Wasted_Col = 81516 
Wasted_Row = 25726 
Idle = 1044219 

BW Util Bottlenecks: 
RCDc_limit = 16988 
RCDWRc_limit = 13028 
WTRc_limit = 17763 
RTWc_limit = 80933 
CCDLc_limit = 46654 
rwq = 0 
CCDLc_limit_alone = 32203 
WTRc_limit_alone = 16263 
RTWc_limit_alone = 67982 

Commands details: 
total_CMD = 1290961 
n_nop = 1210524 
Read = 47926 
Write = 0 
L2_Alloc = 0 
L2_WB = 21824 
n_act = 5478 
n_pre = 5462 
n_ref = 0 
n_req = 65585 
total_req = 69750 

Dual Bus Interface Util: 
issued_total_row = 10940 
issued_total_col = 69750 
Row_Bus_Util =  0.008474 
CoL_Bus_Util = 0.054030 
Either_Row_CoL_Bus_Util = 0.062308 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.003145 
queue_avg = 2.416117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135324, Miss = 24404, Miss_rate = 0.180, Pending_hits = 9887, Reservation_fails = 8629
L2_cache_bank[1]: Access = 162146, Miss = 32058, Miss_rate = 0.198, Pending_hits = 12988, Reservation_fails = 10553
L2_cache_bank[2]: Access = 148822, Miss = 29018, Miss_rate = 0.195, Pending_hits = 12174, Reservation_fails = 9735
L2_cache_bank[3]: Access = 172922, Miss = 34344, Miss_rate = 0.199, Pending_hits = 13530, Reservation_fails = 13876
L2_cache_bank[4]: Access = 160620, Miss = 32206, Miss_rate = 0.201, Pending_hits = 12714, Reservation_fails = 8676
L2_cache_bank[5]: Access = 135912, Miss = 24244, Miss_rate = 0.178, Pending_hits = 9990, Reservation_fails = 11050
L2_cache_bank[6]: Access = 171402, Miss = 34496, Miss_rate = 0.201, Pending_hits = 12940, Reservation_fails = 9087
L2_cache_bank[7]: Access = 150254, Miss = 28924, Miss_rate = 0.193, Pending_hits = 12161, Reservation_fails = 11093
L2_cache_bank[8]: Access = 134182, Miss = 24258, Miss_rate = 0.181, Pending_hits = 9608, Reservation_fails = 8106
L2_cache_bank[9]: Access = 161034, Miss = 31996, Miss_rate = 0.199, Pending_hits = 12766, Reservation_fails = 9679
L2_cache_bank[10]: Access = 149480, Miss = 28904, Miss_rate = 0.193, Pending_hits = 12024, Reservation_fails = 9684
L2_cache_bank[11]: Access = 171040, Miss = 34102, Miss_rate = 0.199, Pending_hits = 12879, Reservation_fails = 8250
L2_total_cache_accesses = 1853138
L2_total_cache_misses = 358954
L2_total_cache_miss_rate = 0.1937
L2_total_cache_pending_hits = 143661
L2_total_cache_reservation_fails = 118418
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4635
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9712
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 55
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3421
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 416
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 29914
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10348
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 172
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3421
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1853138
icnt_total_pkts_simt_to_mem=701360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.9586
	minimum = 5
	maximum = 654
Network latency average = 51.06
	minimum = 5
	maximum = 654
Slowest packet = 2339122
Flit latency average = 48.6274
	minimum = 5
	maximum = 654
Slowest flit = 2493738
Fragmentation average = 0.0116647
	minimum = 0
	maximum = 254
Injected packet rate average = 0.189496
	minimum = 0.0678523 (at node 9)
	maximum = 0.587679 (at node 18)
Accepted packet rate average = 0.189496
	minimum = 0.0723384 (at node 15)
	maximum = 0.292878 (at node 8)
Injected flit rate average = 0.201649
	minimum = 0.0870784 (at node 9)
	maximum = 0.587679 (at node 18)
Accepted flit rate average= 0.201649
	minimum = 0.0998959 (at node 15)
	maximum = 0.292878 (at node 8)
Injected packet length average = 1.06413
Accepted packet length average = 1.06413
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7577 (48 samples)
	minimum = 5 (48 samples)
	maximum = 225.708 (48 samples)
Network latency average = 19.5421 (48 samples)
	minimum = 5 (48 samples)
	maximum = 222.875 (48 samples)
Flit latency average = 18.784 (48 samples)
	minimum = 5 (48 samples)
	maximum = 222.396 (48 samples)
Fragmentation average = 0.00253331 (48 samples)
	minimum = 0 (48 samples)
	maximum = 79.5625 (48 samples)
Injected packet rate average = 0.0739401 (48 samples)
	minimum = 0.0273986 (48 samples)
	maximum = 0.207049 (48 samples)
Accepted packet rate average = 0.0739401 (48 samples)
	minimum = 0.0254355 (48 samples)
	maximum = 0.112341 (48 samples)
Injected flit rate average = 0.0788236 (48 samples)
	minimum = 0.0356256 (48 samples)
	maximum = 0.207219 (48 samples)
Accepted flit rate average = 0.0788236 (48 samples)
	minimum = 0.0345169 (48 samples)
	maximum = 0.112341 (48 samples)
Injected packet size average = 1.06605 (48 samples)
Accepted packet size average = 1.06605 (48 samples)
Hops average = 1 (48 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 20 sec (4880 sec)
gpgpu_simulation_rate = 46348 (inst/sec)
gpgpu_simulation_rate = 286 (cycle/sec)
gpgpu_silicon_slowdown = 3496503x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 49 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 49: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 49 
kernel_stream_id = 63811
gpu_sim_cycle = 29016
gpu_sim_insn = 19880
gpu_ipc =       0.6851
gpu_tot_sim_cycle = 1426176
gpu_tot_sim_insn = 226199848
gpu_tot_ipc =     158.6058
gpu_tot_issued_cta = 9569
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.9045% 
max_total_param_size = 0
gpu_stall_dramfull = 170829
gpu_stall_icnt2sh    = 286699
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.3805
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7815
L2_BW  =       0.1566 GB/Sec
L2_BW_total  =      41.5832 GB/Sec
gpu_total_sim_rate=45586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3707960
	L1I_total_cache_misses = 57266
	L1I_total_cache_miss_rate = 0.0154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44030
L1D_cache:
	L1D_cache_core[0]: Access = 40950, Miss = 24885, Miss_rate = 0.608, Pending_hits = 2438, Reservation_fails = 18188
	L1D_cache_core[1]: Access = 41027, Miss = 24799, Miss_rate = 0.604, Pending_hits = 2490, Reservation_fails = 15660
	L1D_cache_core[2]: Access = 41893, Miss = 25520, Miss_rate = 0.609, Pending_hits = 2375, Reservation_fails = 15977
	L1D_cache_core[3]: Access = 41493, Miss = 25009, Miss_rate = 0.603, Pending_hits = 2594, Reservation_fails = 15031
	L1D_cache_core[4]: Access = 41619, Miss = 24976, Miss_rate = 0.600, Pending_hits = 2847, Reservation_fails = 16520
	L1D_cache_core[5]: Access = 41829, Miss = 25224, Miss_rate = 0.603, Pending_hits = 2548, Reservation_fails = 14534
	L1D_cache_core[6]: Access = 41222, Miss = 25081, Miss_rate = 0.608, Pending_hits = 2704, Reservation_fails = 16023
	L1D_cache_core[7]: Access = 41335, Miss = 24760, Miss_rate = 0.599, Pending_hits = 3152, Reservation_fails = 15504
	L1D_cache_core[8]: Access = 40870, Miss = 24747, Miss_rate = 0.606, Pending_hits = 2393, Reservation_fails = 18737
	L1D_cache_core[9]: Access = 40549, Miss = 24798, Miss_rate = 0.612, Pending_hits = 2594, Reservation_fails = 18695
	L1D_cache_core[10]: Access = 40726, Miss = 24936, Miss_rate = 0.612, Pending_hits = 2566, Reservation_fails = 18256
	L1D_cache_core[11]: Access = 41670, Miss = 25300, Miss_rate = 0.607, Pending_hits = 2664, Reservation_fails = 15889
	L1D_cache_core[12]: Access = 40744, Miss = 24662, Miss_rate = 0.605, Pending_hits = 2911, Reservation_fails = 20499
	L1D_cache_core[13]: Access = 41095, Miss = 25174, Miss_rate = 0.613, Pending_hits = 2333, Reservation_fails = 19737
	L1D_cache_core[14]: Access = 40473, Miss = 24887, Miss_rate = 0.615, Pending_hits = 2588, Reservation_fails = 18504
	L1D_total_cache_accesses = 617495
	L1D_total_cache_misses = 374758
	L1D_total_cache_miss_rate = 0.6069
	L1D_total_cache_pending_hits = 39197
	L1D_total_cache_reservation_fails = 257754
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223710
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3511
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 344827
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7063
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6470
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4464
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43344
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14972
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 351890

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 27860
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6470
ctas_completed 9569, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39954, 20253, 11811, 11811, 11811, 11811, 11811, 11811, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 
gpgpu_n_tot_thrd_icount = 234577056
gpgpu_n_tot_w_icount = 7330533
gpgpu_n_stall_shd_mem = 416301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 363841
gpgpu_n_mem_write_global = 158727
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340288
gpgpu_n_store_insn = 2539632
gpgpu_n_shmem_insn = 82342104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120992
gpgpu_n_shmem_bkconflict = 92792
gpgpu_n_l1cache_bkconflict = 29877
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29877
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1452525	W0_Idle:10618665	W0_Scoreboard:9101889	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:448591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3754251	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2910728 {8:363841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11428344 {72:158727,}
traffic_breakdown_coretomem[INST_ACC_R] = 160864 {8:20108,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58214560 {40:1455364,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539632 {8:317454,}
traffic_breakdown_memtocore[INST_ACC_R] = 3217280 {40:80432,}
maxmflatency = 1572 
max_icnt2mem_latency = 1539 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 282 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 59 
mrq_lat_table:71950 	20111 	20653 	24419 	57301 	71086 	70127 	28981 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	959449 	657442 	142900 	13057 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18935 	943 	199 	457127 	26021 	26073 	11648 	1410 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216836 	260936 	237206 	286687 	602832 	168308 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1050 	493 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        68       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.418605 10.952141 10.187291 12.132931  8.283688 11.353960  9.656250 11.423267  8.674473 11.513637  9.078947 10.402702 10.246914 10.660767 11.370892 13.462745 
dram[1]: 11.231454 12.120513 12.090301 12.632184 11.357924 10.849345 11.416216 11.763033 10.326622 11.573561 10.491124 11.068493 11.109091 11.144543 12.604256 14.204633 
dram[2]: 10.907500  7.970732 12.368098 10.325424 11.527638  8.761905 11.477723  9.168022 11.242222  8.432802 10.461741  8.184953 11.030581 10.464436 12.855019 11.594203 
dram[3]: 11.556373 10.593315 12.686782 12.050000 11.116591 11.376021 11.812797 11.592286 11.801743 10.776744 11.602777  9.675214 11.058651 11.194139 13.364621 12.115227 
dram[4]:  8.099751 10.853905  9.769968 12.289634  8.452323 11.182927  9.616477 11.357843  8.877109 11.258352  9.114094  9.840206 10.294606 11.653722 11.721951 12.880150 
dram[5]: 11.031250 12.786932 12.688135 12.758928 11.398396 11.574162 12.979042 12.531088 10.560267 11.753333 10.511834 11.308357 11.617101 12.695501 12.957447 14.800830 
average row locality = 371633/33736 = 11.015918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       921      1338       959      1358      1100      1561      1071      1566      1172      1720       881      1292       798      1212       761      1147 
dram[1]:      1133      1467      1206      1484      1388      1693      1412      1684      1528      1860      1170      1371      1025      1298       973      1239 
dram[2]:      1340       933      1368       951      1557      1103      1576      1058      1716      1175      1331       831      1214       799      1156       753 
dram[3]:      1462      1145      1493      1198      1691      1396      1694      1404      1856      1537      1419      1115      1295      1025      1250       965 
dram[4]:       920      1342       959      1359      1088      1558      1062      1570      1163      1716       872      1277       791      1211       759      1147 
dram[5]:      1247      1352      1321      1367      1499      1571      1517      1554      1638      1732      1242      1273      1110      1194      1069      1139 
total dram writes = 122213
bank skew: 1860/753 = 2.47
chip skew: 21945/18794 = 1.17
average mf latency per bank:
dram[0]:       5553      4348      5101      4517      4453      3831      4626      3615      4110      3262      4122      4036      4043      3857      4272      3979
dram[1]:       4483      4427      4322      4573      4112      4406      4128      4302      3565      3588      3857      3863      3610      3559      3711      3842
dram[2]:       4421      5126      4480      5310      3908      4333      3623      4578      3368      3797      4067      4096      3969      3780      4047      4227
dram[3]:       4704      4353      4430      4425      4182      4145      4296      4464      3596      3682      3841      4144      3596      3750      3829      3884
dram[4]:       5591      4331      5153      4604      4616      3866      4674      3706      4082      3320      3967      4273      3940      3770      4369      4048
dram[5]:       3989      4701      3911      5017      3864      4570      3810      4806      3331      3820      3539      4219      3375      3790      3291      4180
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317771 n_nop=1245158 n_act=5599 n_pre=5583 n_ref_event=0 n_req=58111 n_rd=42824 n_rd_L2_A=0 n_write=0 n_wr_bk=18857 bw_util=0.09361
n_activity=276597 dram_eff=0.446
bk0: 2510a 1286454i bk1: 3282a 1282166i bk2: 2256a 1291455i bk3: 2912a 1285569i bk4: 2598a 1285393i bk5: 3346a 1281124i bk6: 2508a 1289603i bk7: 3348a 1282769i bk8: 2744a 1285352i bk9: 3698a 1278045i bk10: 2036a 1290756i bk11: 2804a 1283314i bk12: 1844a 1293162i bk13: 2652a 1287112i bk14: 1788a 1296118i bk15: 2498a 1289605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903839
Row_Buffer_Locality_read = 0.950892
Row_Buffer_Locality_write = 0.772029
Bank_Level_Parallism = 2.372323
Bank_Level_Parallism_Col = 2.305656
Bank_Level_Parallism_Ready = 1.238613
write_to_read_ratio_blp_rw_average = 0.505504
GrpLevelPara = 1.700948 

BW Util details:
bwutil = 0.093614 
total_CMD = 1317771 
util_bw = 123362 
Wasted_Col = 79023 
Wasted_Row = 32468 
Idle = 1082918 

BW Util Bottlenecks: 
RCDc_limit = 18490 
RCDWRc_limit = 14889 
WTRc_limit = 14943 
RTWc_limit = 60786 
CCDLc_limit = 47333 
rwq = 0 
CCDLc_limit_alone = 31671 
WTRc_limit_alone = 13477 
RTWc_limit_alone = 46590 

Commands details: 
total_CMD = 1317771 
n_nop = 1245158 
Read = 42824 
Write = 0 
L2_Alloc = 0 
L2_WB = 18857 
n_act = 5599 
n_pre = 5583 
n_ref = 0 
n_req = 58111 
total_req = 61681 

Dual Bus Interface Util: 
issued_total_row = 11182 
issued_total_col = 61681 
Row_Bus_Util =  0.008486 
CoL_Bus_Util = 0.046807 
Either_Row_CoL_Bus_Util = 0.055103 
Issued_on_Two_Bus_Simul_Util = 0.000190 
issued_two_Eff = 0.003443 
queue_avg = 1.937409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93741
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317771 n_nop=1236473 n_act=5731 n_pre=5715 n_ref_event=0 n_req=65941 n_rd=48198 n_rd_L2_A=0 n_write=0 n_wr_bk=21931 bw_util=0.1064
n_activity=292825 dram_eff=0.479
bk0: 2878a 1282480i bk1: 3538a 1278428i bk2: 2642a 1285921i bk3: 3166a 1281922i bk4: 3054a 1279079i bk5: 3602a 1272258i bk6: 3092a 1282080i bk7: 3576a 1277683i bk8: 3396a 1277506i bk9: 3926a 1273630i bk10: 2608a 1283781i bk11: 2916a 1279003i bk12: 2244a 1285748i bk13: 2734a 1282451i bk14: 2174a 1289354i bk15: 2652a 1286623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913301
Row_Buffer_Locality_read = 0.956035
Row_Buffer_Locality_write = 0.797216
Bank_Level_Parallism = 2.583340
Bank_Level_Parallism_Col = 2.517279
Bank_Level_Parallism_Ready = 1.277859
write_to_read_ratio_blp_rw_average = 0.525804
GrpLevelPara = 1.827900 

BW Util details:
bwutil = 0.106436 
total_CMD = 1317771 
util_bw = 140258 
Wasted_Col = 82463 
Wasted_Row = 30963 
Idle = 1064087 

BW Util Bottlenecks: 
RCDc_limit = 18050 
RCDWRc_limit = 14174 
WTRc_limit = 17480 
RTWc_limit = 72098 
CCDLc_limit = 50439 
rwq = 0 
CCDLc_limit_alone = 33335 
WTRc_limit_alone = 15660 
RTWc_limit_alone = 56814 

Commands details: 
total_CMD = 1317771 
n_nop = 1236473 
Read = 48198 
Write = 0 
L2_Alloc = 0 
L2_WB = 21931 
n_act = 5731 
n_pre = 5715 
n_ref = 0 
n_req = 65941 
total_req = 70129 

Dual Bus Interface Util: 
issued_total_row = 11446 
issued_total_col = 70129 
Row_Bus_Util =  0.008686 
CoL_Bus_Util = 0.053218 
Either_Row_CoL_Bus_Util = 0.061694 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.003407 
queue_avg = 2.503680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317771 n_nop=1245062 n_act=5644 n_pre=5628 n_ref_event=0 n_req=58116 n_rd=42830 n_rd_L2_A=0 n_write=0 n_wr_bk=18861 bw_util=0.09363
n_activity=277328 dram_eff=0.4449
bk0: 3296a 1280785i bk1: 2510a 1286710i bk2: 2922a 1286174i bk3: 2260a 1291804i bk4: 3350a 1280597i bk5: 2588a 1286030i bk6: 3364a 1282576i bk7: 2500a 1288721i bk8: 3694a 1278008i bk9: 2740a 1284059i bk10: 2892a 1283909i bk11: 1928a 1290877i bk12: 2644a 1286598i bk13: 1854a 1294197i bk14: 2518a 1289566i bk15: 1770a 1296657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903125
Row_Buffer_Locality_read = 0.951039
Row_Buffer_Locality_write = 0.768873
Bank_Level_Parallism = 2.368203
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.247332
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093629 
total_CMD = 1317771 
util_bw = 123382 
Wasted_Col = 79048 
Wasted_Row = 33097 
Idle = 1082244 

BW Util Bottlenecks: 
RCDc_limit = 18547 
RCDWRc_limit = 14931 
WTRc_limit = 13843 
RTWc_limit = 60497 
CCDLc_limit = 46241 
rwq = 0 
CCDLc_limit_alone = 31310 
WTRc_limit_alone = 12446 
RTWc_limit_alone = 46963 

Commands details: 
total_CMD = 1317771 
n_nop = 1245062 
Read = 42830 
Write = 0 
L2_Alloc = 0 
L2_WB = 18861 
n_act = 5644 
n_pre = 5628 
n_ref = 0 
n_req = 58116 
total_req = 61691 

Dual Bus Interface Util: 
issued_total_row = 11272 
issued_total_col = 61691 
Row_Bus_Util =  0.008554 
CoL_Bus_Util = 0.046815 
Either_Row_CoL_Bus_Util = 0.055176 
Issued_on_Two_Bus_Simul_Util = 0.000193 
issued_two_Eff = 0.003493 
queue_avg = 1.899938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317771 n_nop=1236376 n_act=5762 n_pre=5746 n_ref_event=4567177155082382276 n_req=65971 n_rd=48218 n_rd_L2_A=0 n_write=0 n_wr_bk=21945 bw_util=0.1065
n_activity=292598 dram_eff=0.4796
bk0: 3530a 1276456i bk1: 2888a 1281782i bk2: 3180a 1280269i bk3: 2646a 1286090i bk4: 3592a 1272120i bk5: 3066a 1278688i bk6: 3592a 1276897i bk7: 3080a 1282611i bk8: 3918a 1273529i bk9: 3406a 1277112i bk10: 3016a 1280895i bk11: 2502a 1282380i bk12: 2730a 1281439i bk13: 2244a 1287421i bk14: 2668a 1286967i bk15: 2160a 1290005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912886
Row_Buffer_Locality_read = 0.955929
Row_Buffer_Locality_write = 0.795978
Bank_Level_Parallism = 2.597782
Bank_Level_Parallism_Col = 2.676807
Bank_Level_Parallism_Ready = 1.288212
write_to_read_ratio_blp_rw_average = 0.526254
GrpLevelPara = 1.828752 

BW Util details:
bwutil = 0.106487 
total_CMD = 1317771 
util_bw = 140326 
Wasted_Col = 82023 
Wasted_Row = 31224 
Idle = 1064198 

BW Util Bottlenecks: 
RCDc_limit = 17962 
RCDWRc_limit = 14183 
WTRc_limit = 17171 
RTWc_limit = 72202 
CCDLc_limit = 50241 
rwq = 0 
CCDLc_limit_alone = 32811 
WTRc_limit_alone = 15435 
RTWc_limit_alone = 56508 

Commands details: 
total_CMD = 1317771 
n_nop = 1236376 
Read = 48218 
Write = 0 
L2_Alloc = 0 
L2_WB = 21945 
n_act = 5762 
n_pre = 5746 
n_ref = 4567177155082382276 
n_req = 65971 
total_req = 70163 

Dual Bus Interface Util: 
issued_total_row = 11508 
issued_total_col = 70163 
Row_Bus_Util =  0.008733 
CoL_Bus_Util = 0.053244 
Either_Row_CoL_Bus_Util = 0.061767 
Issued_on_Two_Bus_Simul_Util = 0.000209 
issued_two_Eff = 0.003391 
queue_avg = 2.425385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317771 n_nop=1245394 n_act=5605 n_pre=5589 n_ref_event=0 n_req=57904 n_rd=42660 n_rd_L2_A=0 n_write=0 n_wr_bk=18794 bw_util=0.09327
n_activity=276086 dram_eff=0.4452
bk0: 2500a 1286866i bk1: 3238a 1281429i bk2: 2268a 1291620i bk3: 2926a 1286324i bk4: 2560a 1285806i bk5: 3344a 1280535i bk6: 2502a 1289038i bk7: 3364a 1281394i bk8: 2730a 1286446i bk9: 3688a 1278060i bk10: 2000a 1292148i bk11: 2788a 1283695i bk12: 1840a 1294426i bk13: 2638a 1288981i bk14: 1770a 1297007i bk15: 2504a 1289080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903461
Row_Buffer_Locality_read = 0.950797
Row_Buffer_Locality_write = 0.770992
Bank_Level_Parallism = 2.359997
Bank_Level_Parallism_Col = 2.291365
Bank_Level_Parallism_Ready = 1.228309
write_to_read_ratio_blp_rw_average = 0.505288
GrpLevelPara = 1.697301 

BW Util details:
bwutil = 0.093270 
total_CMD = 1317771 
util_bw = 122908 
Wasted_Col = 78528 
Wasted_Row = 32485 
Idle = 1083850 

BW Util Bottlenecks: 
RCDc_limit = 18718 
RCDWRc_limit = 14894 
WTRc_limit = 14742 
RTWc_limit = 58778 
CCDLc_limit = 45533 
rwq = 0 
CCDLc_limit_alone = 30497 
WTRc_limit_alone = 13265 
RTWc_limit_alone = 45219 

Commands details: 
total_CMD = 1317771 
n_nop = 1245394 
Read = 42660 
Write = 0 
L2_Alloc = 0 
L2_WB = 18794 
n_act = 5605 
n_pre = 5589 
n_ref = 0 
n_req = 57904 
total_req = 61454 

Dual Bus Interface Util: 
issued_total_row = 11194 
issued_total_col = 61454 
Row_Bus_Util =  0.008495 
CoL_Bus_Util = 0.046635 
Either_Row_CoL_Bus_Util = 0.054924 
Issued_on_Two_Bus_Simul_Util = 0.000206 
issued_two_Eff = 0.003744 
queue_avg = 1.907083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317771 n_nop=1237327 n_act=5479 n_pre=5463 n_ref_event=0 n_req=65590 n_rd=47930 n_rd_L2_A=0 n_write=0 n_wr_bk=21825 bw_util=0.1059
n_activity=285162 dram_eff=0.4892
bk0: 2864a 1279197i bk1: 3424a 1279713i bk2: 2654a 1284744i bk3: 3174a 1281548i bk4: 3048a 1275965i bk5: 3590a 1274206i bk6: 3098a 1279899i bk7: 3580a 1277730i bk8: 3398a 1275043i bk9: 3912a 1272877i bk10: 2538a 1280806i bk11: 2898a 1281893i bk12: 2226a 1284924i bk13: 2726a 1282791i bk14: 2160a 1286201i bk15: 2640a 1286442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916695
Row_Buffer_Locality_read = 0.957960
Row_Buffer_Locality_write = 0.804700
Bank_Level_Parallism = 2.713747
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.277627
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105868 
total_CMD = 1317771 
util_bw = 139510 
Wasted_Col = 81531 
Wasted_Row = 25736 
Idle = 1070994 

BW Util Bottlenecks: 
RCDc_limit = 17000 
RCDWRc_limit = 13028 
WTRc_limit = 17763 
RTWc_limit = 80933 
CCDLc_limit = 46657 
rwq = 0 
CCDLc_limit_alone = 32206 
WTRc_limit_alone = 16263 
RTWc_limit_alone = 67982 

Commands details: 
total_CMD = 1317771 
n_nop = 1237327 
Read = 47930 
Write = 0 
L2_Alloc = 0 
L2_WB = 21825 
n_act = 5479 
n_pre = 5463 
n_ref = 0 
n_req = 65590 
total_req = 69755 

Dual Bus Interface Util: 
issued_total_row = 10942 
issued_total_col = 69755 
Row_Bus_Util =  0.008303 
CoL_Bus_Util = 0.052934 
Either_Row_CoL_Bus_Util = 0.061046 
Issued_on_Two_Bus_Simul_Util = 0.000192 
issued_two_Eff = 0.003145 
queue_avg = 2.367018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36702

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135366, Miss = 24428, Miss_rate = 0.180, Pending_hits = 9887, Reservation_fails = 8629
L2_cache_bank[1]: Access = 162146, Miss = 32058, Miss_rate = 0.198, Pending_hits = 12988, Reservation_fails = 10553
L2_cache_bank[2]: Access = 148830, Miss = 29018, Miss_rate = 0.195, Pending_hits = 12174, Reservation_fails = 9735
L2_cache_bank[3]: Access = 172922, Miss = 34344, Miss_rate = 0.199, Pending_hits = 13530, Reservation_fails = 13876
L2_cache_bank[4]: Access = 160628, Miss = 32206, Miss_rate = 0.201, Pending_hits = 12714, Reservation_fails = 8676
L2_cache_bank[5]: Access = 135942, Miss = 24264, Miss_rate = 0.178, Pending_hits = 9990, Reservation_fails = 11050
L2_cache_bank[6]: Access = 171410, Miss = 34496, Miss_rate = 0.201, Pending_hits = 12940, Reservation_fails = 9087
L2_cache_bank[7]: Access = 150254, Miss = 28924, Miss_rate = 0.193, Pending_hits = 12161, Reservation_fails = 11093
L2_cache_bank[8]: Access = 134220, Miss = 24282, Miss_rate = 0.181, Pending_hits = 9608, Reservation_fails = 8106
L2_cache_bank[9]: Access = 161034, Miss = 31996, Miss_rate = 0.199, Pending_hits = 12766, Reservation_fails = 9679
L2_cache_bank[10]: Access = 149488, Miss = 28908, Miss_rate = 0.193, Pending_hits = 12024, Reservation_fails = 9684
L2_cache_bank[11]: Access = 171040, Miss = 34102, Miss_rate = 0.199, Pending_hits = 12879, Reservation_fails = 8250
L2_total_cache_accesses = 1853280
L2_total_cache_misses = 359026
L2_total_cache_miss_rate = 0.1937
L2_total_cache_pending_hits = 143661
L2_total_cache_reservation_fails = 118418
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4635
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9752
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 57
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3421
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 416
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 29944
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10396
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 172
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3421
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1853280
icnt_total_pkts_simt_to_mem=701418
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2395922
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2554498
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00023614
	minimum = 0 (at node 0)
	maximum = 0.00148194 (at node 4)
Accepted packet rate average = 0.00023614
	minimum = 0 (at node 0)
	maximum = 0.00489385 (at node 4)
Injected flit rate average = 0.000255287
	minimum = 0 (at node 0)
	maximum = 0.0019989 (at node 4)
Accepted flit rate average= 0.000255287
	minimum = 0 (at node 0)
	maximum = 0.00489385 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4423 (49 samples)
	minimum = 5 (49 samples)
	maximum = 221.347 (49 samples)
Network latency average = 19.247 (49 samples)
	minimum = 5 (49 samples)
	maximum = 218.449 (49 samples)
Flit latency average = 18.5027 (49 samples)
	minimum = 5 (49 samples)
	maximum = 217.959 (49 samples)
Fragmentation average = 0.00248161 (49 samples)
	minimum = 0 (49 samples)
	maximum = 77.9388 (49 samples)
Injected packet rate average = 0.0724359 (49 samples)
	minimum = 0.0268394 (49 samples)
	maximum = 0.202854 (49 samples)
Accepted packet rate average = 0.0724359 (49 samples)
	minimum = 0.0249164 (49 samples)
	maximum = 0.110149 (49 samples)
Injected flit rate average = 0.0772201 (49 samples)
	minimum = 0.0348986 (49 samples)
	maximum = 0.203031 (49 samples)
Accepted flit rate average = 0.0772201 (49 samples)
	minimum = 0.0338124 (49 samples)
	maximum = 0.110149 (49 samples)
Injected packet size average = 1.06605 (49 samples)
Accepted packet size average = 1.06605 (49 samples)
Hops average = 1 (49 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 42 sec (4962 sec)
gpgpu_simulation_rate = 45586 (inst/sec)
gpgpu_simulation_rate = 287 (cycle/sec)
gpgpu_silicon_slowdown = 3484320x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 50 '_Z13lud_perimeterPfii'
Destroy streams for kernel 50: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 50 
kernel_stream_id = 63811
gpu_sim_cycle = 30200
gpu_sim_insn = 295200
gpu_ipc =       9.7748
gpu_tot_sim_cycle = 1456376
gpu_tot_sim_insn = 226495048
gpu_tot_ipc =     155.5196
gpu_tot_issued_cta = 9584
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.0161% 
max_total_param_size = 0
gpu_stall_dramfull = 170829
gpu_stall_icnt2sh    = 286699
partiton_level_parallism =       0.0774
partiton_level_parallism_total  =       0.3742
partiton_level_parallism_util =       1.0470
partiton_level_parallism_util_total  =       1.7762
L2_BW  =       8.9240 GB/Sec
L2_BW_total  =      40.9060 GB/Sec
gpu_total_sim_rate=44832

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3717110
	L1I_total_cache_misses = 58435
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44030
L1D_cache:
	L1D_cache_core[0]: Access = 41029, Miss = 24933, Miss_rate = 0.608, Pending_hits = 2438, Reservation_fails = 18188
	L1D_cache_core[1]: Access = 41106, Miss = 24847, Miss_rate = 0.604, Pending_hits = 2490, Reservation_fails = 15660
	L1D_cache_core[2]: Access = 41972, Miss = 25568, Miss_rate = 0.609, Pending_hits = 2375, Reservation_fails = 15977
	L1D_cache_core[3]: Access = 41572, Miss = 25057, Miss_rate = 0.603, Pending_hits = 2594, Reservation_fails = 15031
	L1D_cache_core[4]: Access = 41698, Miss = 25024, Miss_rate = 0.600, Pending_hits = 2847, Reservation_fails = 16520
	L1D_cache_core[5]: Access = 41908, Miss = 25256, Miss_rate = 0.603, Pending_hits = 2548, Reservation_fails = 14534
	L1D_cache_core[6]: Access = 41301, Miss = 25137, Miss_rate = 0.609, Pending_hits = 2704, Reservation_fails = 16023
	L1D_cache_core[7]: Access = 41414, Miss = 24808, Miss_rate = 0.599, Pending_hits = 3152, Reservation_fails = 15504
	L1D_cache_core[8]: Access = 40949, Miss = 24795, Miss_rate = 0.606, Pending_hits = 2393, Reservation_fails = 18737
	L1D_cache_core[9]: Access = 40628, Miss = 24846, Miss_rate = 0.612, Pending_hits = 2594, Reservation_fails = 18695
	L1D_cache_core[10]: Access = 40805, Miss = 24984, Miss_rate = 0.612, Pending_hits = 2566, Reservation_fails = 18256
	L1D_cache_core[11]: Access = 41749, Miss = 25348, Miss_rate = 0.607, Pending_hits = 2664, Reservation_fails = 15889
	L1D_cache_core[12]: Access = 40823, Miss = 24710, Miss_rate = 0.605, Pending_hits = 2911, Reservation_fails = 20499
	L1D_cache_core[13]: Access = 41174, Miss = 25222, Miss_rate = 0.613, Pending_hits = 2333, Reservation_fails = 19737
	L1D_cache_core[14]: Access = 40552, Miss = 24935, Miss_rate = 0.615, Pending_hits = 2588, Reservation_fails = 18504
	L1D_total_cache_accesses = 618680
	L1D_total_cache_misses = 375470
	L1D_total_cache_miss_rate = 0.6069
	L1D_total_cache_pending_hits = 39197
	L1D_total_cache_reservation_fails = 257754
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 223845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3511
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 352808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6470
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4464
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15437
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 361040

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 27860
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6470
ctas_completed 9584, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41160, 20253, 11811, 11811, 11811, 11811, 11811, 11811, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 
gpgpu_n_tot_thrd_icount = 235155936
gpgpu_n_tot_w_icount = 7348623
gpgpu_n_stall_shd_mem = 419661
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364545
gpgpu_n_mem_write_global = 159192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7351808
gpgpu_n_store_insn = 2547072
gpgpu_n_shmem_insn = 82437624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7123872
gpgpu_n_shmem_bkconflict = 96152
gpgpu_n_l1cache_bkconflict = 29877
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29877
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1453290	W0_Idle:11234368	W0_Scoreboard:9313383	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837501
single_issue_nums: WS0:3772341	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916360 {8:364545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11461824 {72:159192,}
traffic_breakdown_coretomem[INST_ACC_R] = 170216 {8:21277,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58327200 {40:1458180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2547072 {8:318384,}
traffic_breakdown_memtocore[INST_ACC_R] = 3404320 {40:85108,}
maxmflatency = 1572 
max_icnt2mem_latency = 1539 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 282 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 59 
mrq_lat_table:72441 	20255 	20768 	24438 	57374 	71094 	70127 	28981 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	962970 	657667 	142900 	13057 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20085 	957 	204 	458296 	26021 	26073 	11648 	1410 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220561 	260957 	237206 	286687 	602832 	168308 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1086 	498 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.446154 10.944724 10.247492 12.132931  8.273585 11.373762  9.694051 11.452971  8.749414 11.513637  9.134869 10.402702 10.411523 10.678466 11.441315 13.486275 
dram[1]: 11.221893 12.109975 12.090301 12.632184 11.390711 10.866812 11.448648 11.791470 10.326622 11.573561 10.491124 11.068493 11.134545 11.162242 12.629787 14.227799 
dram[2]: 10.900249  7.997573 12.368098 10.366101 11.557789  8.750000 11.507425  9.213513 11.242222  8.505694 10.461741  8.228840 11.051988 10.631799 12.877323 11.642512 
dram[3]: 11.547677 10.575000 12.686782 12.050000 11.143497 11.408719 11.841232 11.614326 11.801743 10.776744 11.602777  9.675214 11.079179 11.219780 13.386282 12.131687 
dram[4]:  8.126551 10.836683  9.827477 12.289634  8.441463 11.212195  9.654391 11.377451  8.954217 11.258352  9.171141  9.840206 10.456431 11.676375 11.795122 12.895131 
dram[5]: 11.042614 12.762039 12.688135 12.758928 11.389334 11.574162 13.014970 12.531088 10.560267 11.753333 10.511834 11.308357 11.628253 12.705882 12.970213 14.813278 
average row locality = 372483/33758 = 11.033917
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       933      1338       965      1358      1104      1561      1074      1566      1172      1720       886      1292       806      1218       764      1153 
dram[1]:      1133      1467      1206      1484      1388      1693      1412      1684      1528      1860      1170      1371      1032      1304       979      1245 
dram[2]:      1340       944      1368       955      1557      1107      1576      1060      1716      1175      1331       837      1221       807      1162       755 
dram[3]:      1462      1145      1493      1198      1691      1396      1694      1404      1856      1537      1419      1115      1302      1032      1256       969 
dram[4]:       931      1342       965      1359      1092      1558      1065      1570      1163      1716       877      1277       798      1218       762      1151 
dram[5]:      1247      1352      1321      1367      1499      1571      1517      1554      1638      1732      1242      1273      1113      1197      1072      1142 
total dram writes = 122427
bank skew: 1860/755 = 2.46
chip skew: 21969/18844 = 1.17
average mf latency per bank:
dram[0]:       5490      4348      5078      4517      4469      3837      4651      3623      4124      3262      4110      4036      4015      3838      4265      3958
dram[1]:       4483      4427      4322      4573      4120      4411      4136      4309      3565      3588      3857      3863      3585      3542      3689      3823
dram[2]:       4421      5075      4480      5295      3915      4349      3631      4601      3368      3811      4067      4077      3947      3755      4026      4226
dram[3]:       4704      4353      4430      4425      4189      4154      4303      4470      3596      3682      3841      4144      3577      3725      3811      3868
dram[4]:       5534      4331      5129      4604      4623      3874      4700      3712      4096      3320      3956      4273      3918      3748      4362      4034
dram[5]:       3989      4701      3911      5017      3870      4576      3818      4810      3331      3820      3539      4219      3366      3781      3282      4169
maximum mf latency per bank:
dram[0]:        752      1232       987      1304      1040      1246      1109       986      1045      1353       925      1214       779      1212       820      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1047      1260      1016      1206       955      1430       799      1148       653
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1081       951       938      1272       829      1268       785      1371       730      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345675 n_nop=1272825 n_act=5605 n_pre=5589 n_ref_event=0 n_req=58336 n_rd=42996 n_rd_L2_A=0 n_write=0 n_wr_bk=18910 bw_util=0.09201
n_activity=278261 dram_eff=0.4449
bk0: 2534a 1314076i bk1: 3290a 1310032i bk2: 2268a 1319215i bk3: 2912a 1313471i bk4: 2598a 1313275i bk5: 3354a 1309016i bk6: 2528a 1317460i bk7: 3360a 1310656i bk8: 2776a 1313215i bk9: 3698a 1305947i bk10: 2048a 1318545i bk11: 2804a 1311218i bk12: 1876a 1320838i bk13: 2652a 1314960i bk14: 1800a 1323952i bk15: 2498a 1317453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904107
Row_Buffer_Locality_read = 0.951019
Row_Buffer_Locality_write = 0.772621
Bank_Level_Parallism = 2.367193
Bank_Level_Parallism_Col = 2.300364
Bank_Level_Parallism_Ready = 1.237769
write_to_read_ratio_blp_rw_average = 0.506160
GrpLevelPara = 1.697484 

BW Util details:
bwutil = 0.092007 
total_CMD = 1345675 
util_bw = 123812 
Wasted_Col = 79634 
Wasted_Row = 32533 
Idle = 1109696 

BW Util Bottlenecks: 
RCDc_limit = 18526 
RCDWRc_limit = 14910 
WTRc_limit = 15020 
RTWc_limit = 61256 
CCDLc_limit = 47584 
rwq = 0 
CCDLc_limit_alone = 31784 
WTRc_limit_alone = 13546 
RTWc_limit_alone = 46930 

Commands details: 
total_CMD = 1345675 
n_nop = 1272825 
Read = 42996 
Write = 0 
L2_Alloc = 0 
L2_WB = 18910 
n_act = 5605 
n_pre = 5589 
n_ref = 0 
n_req = 58336 
total_req = 61906 

Dual Bus Interface Util: 
issued_total_row = 11194 
issued_total_col = 61906 
Row_Bus_Util =  0.008319 
CoL_Bus_Util = 0.046004 
Either_Row_CoL_Bus_Util = 0.054136 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.003432 
queue_avg = 1.897818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89782
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345675 n_nop=1264288 n_act=5733 n_pre=5717 n_ref_event=0 n_req=66026 n_rd=48258 n_rd_L2_A=0 n_write=0 n_wr_bk=21956 bw_util=0.1044
n_activity=293455 dram_eff=0.4785
bk0: 2886a 1310351i bk1: 3546a 1306295i bk2: 2642a 1313822i bk3: 3166a 1309824i bk4: 3066a 1306967i bk5: 3610a 1300152i bk6: 3104a 1309969i bk7: 3588a 1305572i bk8: 3396a 1305410i bk9: 3926a 1301534i bk10: 2608a 1311685i bk11: 2916a 1306907i bk12: 2244a 1313573i bk13: 2734a 1310296i bk14: 2174a 1317199i bk15: 2652a 1314469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913383
Row_Buffer_Locality_read = 0.956049
Row_Buffer_Locality_write = 0.797501
Bank_Level_Parallism = 2.581460
Bank_Level_Parallism_Col = 2.515358
Bank_Level_Parallism_Ready = 1.277525
write_to_read_ratio_blp_rw_average = 0.526059
GrpLevelPara = 1.826593 

BW Util details:
bwutil = 0.104355 
total_CMD = 1345675 
util_bw = 140428 
Wasted_Col = 82662 
Wasted_Row = 30983 
Idle = 1091602 

BW Util Bottlenecks: 
RCDc_limit = 18074 
RCDWRc_limit = 14174 
WTRc_limit = 17480 
RTWc_limit = 72267 
CCDLc_limit = 50534 
rwq = 0 
CCDLc_limit_alone = 33378 
WTRc_limit_alone = 15660 
RTWc_limit_alone = 56931 

Commands details: 
total_CMD = 1345675 
n_nop = 1264288 
Read = 48258 
Write = 0 
L2_Alloc = 0 
L2_WB = 21956 
n_act = 5733 
n_pre = 5717 
n_ref = 0 
n_req = 66026 
total_req = 70214 

Dual Bus Interface Util: 
issued_total_row = 11450 
issued_total_col = 70214 
Row_Bus_Util =  0.008509 
CoL_Bus_Util = 0.052178 
Either_Row_CoL_Bus_Util = 0.060480 
Issued_on_Two_Bus_Simul_Util = 0.000206 
issued_two_Eff = 0.003403 
queue_avg = 2.451909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45191
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345675 n_nop=1272746 n_act=5649 n_pre=5633 n_ref_event=0 n_req=58326 n_rd=42990 n_rd_L2_A=0 n_write=0 n_wr_bk=18911 bw_util=0.092
n_activity=278872 dram_eff=0.4439
bk0: 3304a 1308658i bk1: 2526a 1314349i bk2: 2922a 1314075i bk3: 2268a 1319618i bk4: 3362a 1308487i bk5: 2588a 1313890i bk6: 3376a 1310463i bk7: 2524a 1316574i bk8: 3694a 1305909i bk9: 2772a 1311921i bk10: 2892a 1311812i bk11: 1936a 1318652i bk12: 2644a 1314423i bk13: 1886a 1321903i bk14: 2518a 1317412i bk15: 1778a 1324516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903388
Row_Buffer_Locality_read = 0.951175
Row_Buffer_Locality_write = 0.769431
Bank_Level_Parallism = 2.363694
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.246500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.092000 
total_CMD = 1345675 
util_bw = 123802 
Wasted_Col = 79625 
Wasted_Row = 33135 
Idle = 1109113 

BW Util Bottlenecks: 
RCDc_limit = 18571 
RCDWRc_limit = 14951 
WTRc_limit = 13888 
RTWc_limit = 60983 
CCDLc_limit = 46492 
rwq = 0 
CCDLc_limit_alone = 31419 
WTRc_limit_alone = 12486 
RTWc_limit_alone = 47312 

Commands details: 
total_CMD = 1345675 
n_nop = 1272746 
Read = 42990 
Write = 0 
L2_Alloc = 0 
L2_WB = 18911 
n_act = 5649 
n_pre = 5633 
n_ref = 0 
n_req = 58326 
total_req = 61901 

Dual Bus Interface Util: 
issued_total_row = 11282 
issued_total_col = 61901 
Row_Bus_Util =  0.008384 
CoL_Bus_Util = 0.046000 
Either_Row_CoL_Bus_Util = 0.054195 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.003483 
queue_avg = 1.860940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345675 n_nop=1264196 n_act=5764 n_pre=5748 n_ref_event=4567177155082382276 n_req=66051 n_rd=48274 n_rd_L2_A=0 n_write=0 n_wr_bk=21969 bw_util=0.1044
n_activity=293196 dram_eff=0.4792
bk0: 3538a 1304326i bk1: 2892a 1309654i bk2: 3180a 1308170i bk3: 2646a 1313992i bk4: 3604a 1300008i bk5: 3078a 1306577i bk6: 3604a 1304785i bk7: 3088a 1310504i bk8: 3918a 1301433i bk9: 3406a 1305016i bk10: 3016a 1308800i bk11: 2502a 1310285i bk12: 2730a 1309264i bk13: 2244a 1315266i bk14: 2668a 1314812i bk15: 2160a 1317871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912961
Row_Buffer_Locality_read = 0.955939
Row_Buffer_Locality_write = 0.796254
Bank_Level_Parallism = 2.595982
Bank_Level_Parallism_Col = 2.674760
Bank_Level_Parallism_Ready = 1.287887
write_to_read_ratio_blp_rw_average = 0.526486
GrpLevelPara = 1.827524 

BW Util details:
bwutil = 0.104398 
total_CMD = 1345675 
util_bw = 140486 
Wasted_Col = 82209 
Wasted_Row = 31244 
Idle = 1091736 

BW Util Bottlenecks: 
RCDc_limit = 17986 
RCDWRc_limit = 14183 
WTRc_limit = 17171 
RTWc_limit = 72358 
CCDLc_limit = 50329 
rwq = 0 
CCDLc_limit_alone = 32851 
WTRc_limit_alone = 15435 
RTWc_limit_alone = 56616 

Commands details: 
total_CMD = 1345675 
n_nop = 1264196 
Read = 48274 
Write = 0 
L2_Alloc = 0 
L2_WB = 21969 
n_act = 5764 
n_pre = 5748 
n_ref = 4567177155082382276 
n_req = 66051 
total_req = 70243 

Dual Bus Interface Util: 
issued_total_row = 11512 
issued_total_col = 70243 
Row_Bus_Util =  0.008555 
CoL_Bus_Util = 0.052199 
Either_Row_CoL_Bus_Util = 0.060549 
Issued_on_Two_Bus_Simul_Util = 0.000205 
issued_two_Eff = 0.003387 
queue_avg = 2.375232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345675 n_nop=1273078 n_act=5610 n_pre=5594 n_ref_event=0 n_req=58114 n_rd=42820 n_rd_L2_A=0 n_write=0 n_wr_bk=18844 bw_util=0.09165
n_activity=277605 dram_eff=0.4443
bk0: 2516a 1314487i bk1: 3242a 1309300i bk2: 2280a 1319377i bk3: 2926a 1314225i bk4: 2560a 1313688i bk5: 3356a 1308421i bk6: 2522a 1316896i bk7: 3372a 1309285i bk8: 2762a 1314310i bk9: 3688a 1305963i bk10: 2012a 1319938i bk11: 2788a 1311600i bk12: 1872a 1322153i bk13: 2638a 1316828i bk14: 1782a 1324842i bk15: 2504a 1316949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903724
Row_Buffer_Locality_read = 0.950934
Row_Buffer_Locality_write = 0.771544
Bank_Level_Parallism = 2.355365
Bank_Level_Parallism_Col = 2.286355
Bank_Level_Parallism_Ready = 1.227537
write_to_read_ratio_blp_rw_average = 0.506009
GrpLevelPara = 1.693903 

BW Util details:
bwutil = 0.091648 
total_CMD = 1345675 
util_bw = 123328 
Wasted_Col = 79110 
Wasted_Row = 32521 
Idle = 1110716 

BW Util Bottlenecks: 
RCDc_limit = 18742 
RCDWRc_limit = 14915 
WTRc_limit = 14813 
RTWc_limit = 59238 
CCDLc_limit = 45778 
rwq = 0 
CCDLc_limit_alone = 30605 
WTRc_limit_alone = 13328 
RTWc_limit_alone = 45550 

Commands details: 
total_CMD = 1345675 
n_nop = 1273078 
Read = 42820 
Write = 0 
L2_Alloc = 0 
L2_WB = 18844 
n_act = 5610 
n_pre = 5594 
n_ref = 0 
n_req = 58114 
total_req = 61664 

Dual Bus Interface Util: 
issued_total_row = 11204 
issued_total_col = 61664 
Row_Bus_Util =  0.008326 
CoL_Bus_Util = 0.045824 
Either_Row_CoL_Bus_Util = 0.053948 
Issued_on_Two_Bus_Simul_Util = 0.000201 
issued_two_Eff = 0.003733 
queue_avg = 1.868076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86808
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345675 n_nop=1265187 n_act=5481 n_pre=5465 n_ref_event=0 n_req=65630 n_rd=47958 n_rd_L2_A=0 n_write=0 n_wr_bk=21837 bw_util=0.1037
n_activity=285481 dram_eff=0.489
bk0: 2868a 1307097i bk1: 3428a 1307587i bk2: 2654a 1312646i bk3: 3174a 1309451i bk4: 3056a 1303833i bk5: 3590a 1302108i bk6: 3110a 1307788i bk7: 3580a 1305634i bk8: 3398a 1302947i bk9: 3912a 1300781i bk10: 2538a 1308710i bk11: 2898a 1309797i bk12: 2226a 1312828i bk13: 2726a 1310656i bk14: 2160a 1314106i bk15: 2640a 1314287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916715
Row_Buffer_Locality_read = 0.957942
Row_Buffer_Locality_write = 0.804833
Bank_Level_Parallism = 2.712626
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.277469
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103732 
total_CMD = 1345675 
util_bw = 139590 
Wasted_Col = 81626 
Wasted_Row = 25756 
Idle = 1098703 

BW Util Bottlenecks: 
RCDc_limit = 17024 
RCDWRc_limit = 13028 
WTRc_limit = 17763 
RTWc_limit = 80998 
CCDLc_limit = 46677 
rwq = 0 
CCDLc_limit_alone = 32226 
WTRc_limit_alone = 16263 
RTWc_limit_alone = 68047 

Commands details: 
total_CMD = 1345675 
n_nop = 1265187 
Read = 47958 
Write = 0 
L2_Alloc = 0 
L2_WB = 21837 
n_act = 5481 
n_pre = 5465 
n_ref = 0 
n_req = 65630 
total_req = 69795 

Dual Bus Interface Util: 
issued_total_row = 10946 
issued_total_col = 69795 
Row_Bus_Util =  0.008134 
CoL_Bus_Util = 0.051866 
Either_Row_CoL_Bus_Util = 0.059812 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.003143 
queue_avg = 2.318058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136704, Miss = 24582, Miss_rate = 0.180, Pending_hits = 9899, Reservation_fails = 8760
L2_cache_bank[1]: Access = 162746, Miss = 32096, Miss_rate = 0.197, Pending_hits = 13030, Reservation_fails = 10658
L2_cache_bank[2]: Access = 149326, Miss = 29060, Miss_rate = 0.195, Pending_hits = 12222, Reservation_fails = 9944
L2_cache_bank[3]: Access = 173522, Miss = 34382, Miss_rate = 0.198, Pending_hits = 13574, Reservation_fails = 14114
L2_cache_bank[4]: Access = 161124, Miss = 32248, Miss_rate = 0.200, Pending_hits = 12762, Reservation_fails = 8917
L2_cache_bank[5]: Access = 137152, Miss = 24402, Miss_rate = 0.178, Pending_hits = 10002, Reservation_fails = 11180
L2_cache_bank[6]: Access = 171906, Miss = 34538, Miss_rate = 0.201, Pending_hits = 12988, Reservation_fails = 9327
L2_cache_bank[7]: Access = 150734, Miss = 28958, Miss_rate = 0.192, Pending_hits = 12193, Reservation_fails = 11228
L2_cache_bank[8]: Access = 135430, Miss = 24428, Miss_rate = 0.180, Pending_hits = 9620, Reservation_fails = 8238
L2_cache_bank[9]: Access = 161514, Miss = 32030, Miss_rate = 0.198, Pending_hits = 12798, Reservation_fails = 9812
L2_cache_bank[10]: Access = 150024, Miss = 28942, Miss_rate = 0.193, Pending_hits = 12056, Reservation_fails = 9788
L2_cache_bank[11]: Access = 171520, Miss = 34106, Miss_rate = 0.199, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1861702
L2_total_cache_misses = 359772
L2_total_cache_miss_rate = 0.1932
L2_total_cache_pending_hits = 144035
L2_total_cache_reservation_fails = 120349
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4807
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14154
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 618
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 75
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5352
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 225
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 618
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 148132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30874
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 172
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5352
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1861702
icnt_total_pkts_simt_to_mem=704221
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06487
	minimum = 5
	maximum = 18
Network latency average = 5.06487
	minimum = 5
	maximum = 18
Slowest packet = 2395974
Flit latency average = 5.02682
	minimum = 5
	maximum = 18
Slowest flit = 2554701
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.013196
	minimum = 0.00466887 (at node 5)
	maximum = 0.0443046 (at node 15)
Accepted packet rate average = 0.013196
	minimum = 0.00430464 (at node 22)
	maximum = 0.0187417 (at node 0)
Injected flit rate average = 0.0137662
	minimum = 0.00569536 (at node 5)
	maximum = 0.0443046 (at node 15)
Accepted flit rate average= 0.0137662
	minimum = 0.00496689 (at node 22)
	maximum = 0.0187417 (at node 0)
Injected packet length average = 1.04322
Accepted packet length average = 1.04322
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1348 (50 samples)
	minimum = 5 (50 samples)
	maximum = 217.28 (50 samples)
Network latency average = 18.9634 (50 samples)
	minimum = 5 (50 samples)
	maximum = 214.44 (50 samples)
Flit latency average = 18.2332 (50 samples)
	minimum = 5 (50 samples)
	maximum = 213.96 (50 samples)
Fragmentation average = 0.00243198 (50 samples)
	minimum = 0 (50 samples)
	maximum = 76.38 (50 samples)
Injected packet rate average = 0.0712511 (50 samples)
	minimum = 0.026396 (50 samples)
	maximum = 0.199683 (50 samples)
Accepted packet rate average = 0.0712511 (50 samples)
	minimum = 0.0245041 (50 samples)
	maximum = 0.10832 (50 samples)
Injected flit rate average = 0.0759511 (50 samples)
	minimum = 0.0343145 (50 samples)
	maximum = 0.199857 (50 samples)
Accepted flit rate average = 0.0759511 (50 samples)
	minimum = 0.0332355 (50 samples)
	maximum = 0.10832 (50 samples)
Injected packet size average = 1.06596 (50 samples)
Accepted packet size average = 1.06596 (50 samples)
Hops average = 1 (50 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 12 sec (5052 sec)
gpgpu_simulation_rate = 44832 (inst/sec)
gpgpu_simulation_rate = 288 (cycle/sec)
gpgpu_silicon_slowdown = 3472222x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 51 '_Z12lud_internalPfii'
Destroy streams for kernel 51: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 51 
kernel_stream_id = 63811
gpu_sim_cycle = 10878
gpu_sim_insn = 5356800
gpu_ipc =     492.4435
gpu_tot_sim_cycle = 1467254
gpu_tot_sim_insn = 231851848
gpu_tot_ipc =     158.0175
gpu_tot_issued_cta = 9809
gpu_occupancy = 74.5213% 
gpu_tot_occupancy = 32.4666% 
max_total_param_size = 0
gpu_stall_dramfull = 177564
gpu_stall_icnt2sh    = 293879
partiton_level_parallism =       1.1031
partiton_level_parallism_total  =       0.3796
partiton_level_parallism_util =       1.8440
partiton_level_parallism_util_total  =       1.7776
L2_BW  =     120.0103 GB/Sec
L2_BW_total  =      41.4924 GB/Sec
gpu_total_sim_rate=45470

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3801710
	L1I_total_cache_misses = 60129
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 46893
L1D_cache:
	L1D_cache_core[0]: Access = 41989, Miss = 25516, Miss_rate = 0.608, Pending_hits = 2544, Reservation_fails = 18491
	L1D_cache_core[1]: Access = 42066, Miss = 25465, Miss_rate = 0.605, Pending_hits = 2586, Reservation_fails = 16695
	L1D_cache_core[2]: Access = 42932, Miss = 26122, Miss_rate = 0.608, Pending_hits = 2482, Reservation_fails = 17019
	L1D_cache_core[3]: Access = 42404, Miss = 25555, Miss_rate = 0.603, Pending_hits = 2707, Reservation_fails = 16878
	L1D_cache_core[4]: Access = 42722, Miss = 25652, Miss_rate = 0.600, Pending_hits = 2938, Reservation_fails = 16832
	L1D_cache_core[5]: Access = 42804, Miss = 25704, Miss_rate = 0.601, Pending_hits = 2640, Reservation_fails = 15422
	L1D_cache_core[6]: Access = 42261, Miss = 25679, Miss_rate = 0.608, Pending_hits = 2839, Reservation_fails = 16180
	L1D_cache_core[7]: Access = 42374, Miss = 25374, Miss_rate = 0.599, Pending_hits = 3230, Reservation_fails = 15907
	L1D_cache_core[8]: Access = 41909, Miss = 25374, Miss_rate = 0.605, Pending_hits = 2506, Reservation_fails = 19674
	L1D_cache_core[9]: Access = 41588, Miss = 25440, Miss_rate = 0.612, Pending_hits = 2706, Reservation_fails = 19557
	L1D_cache_core[10]: Access = 41765, Miss = 25496, Miss_rate = 0.610, Pending_hits = 2771, Reservation_fails = 19175
	L1D_cache_core[11]: Access = 42773, Miss = 25968, Miss_rate = 0.607, Pending_hits = 2736, Reservation_fails = 16267
	L1D_cache_core[12]: Access = 41783, Miss = 25285, Miss_rate = 0.605, Pending_hits = 3030, Reservation_fails = 21803
	L1D_cache_core[13]: Access = 42070, Miss = 25758, Miss_rate = 0.612, Pending_hits = 2438, Reservation_fails = 21061
	L1D_cache_core[14]: Access = 41640, Miss = 25577, Miss_rate = 0.614, Pending_hits = 2745, Reservation_fails = 18822
	L1D_total_cache_accesses = 633080
	L1D_total_cache_misses = 383965
	L1D_total_cache_miss_rate = 0.6065
	L1D_total_cache_pending_hits = 40898
	L1D_total_cache_reservation_fails = 269783
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 229245
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 56043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5212
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26706
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 435714
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9926
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9333
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6083
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 54864
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19037
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 445640

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31968
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 24071
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9333
ctas_completed 9809, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41439, 20532, 12090, 12090, 12090, 12090, 12090, 12090, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 240512736
gpgpu_n_tot_w_icount = 7516023
gpgpu_n_stall_shd_mem = 427485
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372869
gpgpu_n_mem_write_global = 162792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524608
gpgpu_n_store_insn = 2604672
gpgpu_n_shmem_insn = 84396024
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296672
gpgpu_n_shmem_bkconflict = 96152
gpgpu_n_l1cache_bkconflict = 30501
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30501
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1491049	W0_Idle:11244935	W0_Scoreboard:9412097	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3856041	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2982952 {8:372869,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11721024 {72:162792,}
traffic_breakdown_coretomem[INST_ACC_R] = 170816 {8:21352,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59659040 {40:1491476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604672 {8:325584,}
traffic_breakdown_memtocore[INST_ACC_R] = 3416320 {40:85408,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 283 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 59 
mrq_lat_table:73912 	20613 	21161 	24832 	57898 	71583 	70528 	29089 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	986803 	667851 	147352 	15084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20145 	972 	204 	468018 	26671 	27115 	12023 	1543 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	224007 	266349 	242366 	293835 	617415 	173075 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1095 	507 	34 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.446154 11.037594 10.264215 12.277946  8.202797 11.286407  9.648876 11.470732  8.747100 11.560538  9.110390 10.440000 10.444445 10.808260 11.478873 13.662745 
dram[1]: 11.330383 12.201530 12.210000 12.770115 11.354838 10.821506 11.481383 11.803739 10.401766 11.578616 10.561403 11.140922 11.276363 11.277287 12.821277 14.401545 
dram[2]: 10.992537  7.987894 12.515337 10.386440 11.493827  8.714641 11.552567  9.176944 11.269147  8.516930 10.524804  8.195046 11.186544 10.665272 13.044610 11.681159 
dram[3]: 11.636585 10.689751 12.824713 12.169436 11.092715 11.344920 11.852804 11.595687 11.800857 10.848624 11.670330  9.707865 11.199413 11.362638 13.548737 12.320988 
dram[4]:  8.126551 10.939850  9.843451 12.435976  8.406779 11.131579  9.609550 11.461165  8.935561 11.260394  9.145696  9.892858 10.489627 11.818770 11.834146 13.067416 
dram[5]: 11.124646 12.748588 12.823729 12.782738 11.357895 11.570406 13.130953 12.540051 10.620309 11.762750 10.549707 11.242857 11.754647 12.719723 13.140426 14.834024 
average row locality = 376621/34006 = 11.075133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       933      1354       970      1374      1115      1584      1087      1590      1194      1746       903      1314       814      1230       772      1166 
dram[1]:      1149      1483      1222      1500      1411      1716      1441      1708      1560      1891      1192      1398      1039      1311       992      1258 
dram[2]:      1356       944      1384       961      1580      1119      1600      1074      1743      1198      1353       851      1233       815      1175       763 
dram[3]:      1478      1161      1509      1214      1714      1420      1718      1434      1886      1569      1446      1135      1311      1039      1269       983 
dram[4]:       931      1358       970      1375      1103      1582      1078      1594      1183      1743       894      1297       806      1230       770      1165 
dram[5]:      1255      1360      1329      1375      1512      1581      1530      1570      1654      1748      1253      1284      1115      1201      1080      1147 
total dram writes = 123925
bank skew: 1891/763 = 2.48
chip skew: 22286/19079 = 1.17
average mf latency per bank:
dram[0]:       5724      4320      5309      4488      4715      3832      5094      3652      4486      3258      4683      4005      4466      3829      4402      3939
dram[1]:       4452      4402      4298      4547      4140      4408      4164      4337      3547      3569      3844      3825      3611      3554      3674      3811
dram[2]:       4393      5297      4451      5506      3922      4565      3660      5020      3360      4192      4035      4678      3935      4221      4007      4359
dram[3]:       4677      4320      4407      4397      4210      4167      4336      4468      3578      3661      3805      4129      3583      3748      3801      3846
dram[4]:       5741      4305      5312      4574      4750      3877      5014      3726      4415      3313      4497      4239      4460      3738      4480      4012
dram[5]:       3991      4694      3915      5008      3892      4624      3881      4836      3347      3821      3555      4217      3399      3799      3289      4180
maximum mf latency per bank:
dram[0]:        776      1232       987      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212       820      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148       769
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371       730      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1355726 n_nop=1282212 n_act=5647 n_pre=5631 n_ref_event=0 n_req=58916 n_rd=43340 n_rd_L2_A=0 n_write=0 n_wr_bk=19146 bw_util=0.09218
n_activity=281738 dram_eff=0.4436
bk0: 2534a 1324128i bk1: 3322a 1319889i bk2: 2268a 1329263i bk3: 2944a 1323268i bk4: 2598a 1323173i bk5: 3386a 1318420i bk6: 2528a 1327403i bk7: 3412a 1320313i bk8: 2788a 1322971i bk9: 3762a 1315508i bk10: 2060a 1328373i bk11: 2848a 1320856i bk12: 1876a 1330865i bk13: 2684a 1324924i bk14: 1800a 1333991i bk15: 2530a 1327194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904338
Row_Buffer_Locality_read = 0.951177
Row_Buffer_Locality_write = 0.774011
Bank_Level_Parallism = 2.360835
Bank_Level_Parallism_Col = 2.295299
Bank_Level_Parallism_Ready = 1.236235
write_to_read_ratio_blp_rw_average = 0.507122
GrpLevelPara = 1.694923 

BW Util details:
bwutil = 0.092181 
total_CMD = 1355726 
util_bw = 124972 
Wasted_Col = 80544 
Wasted_Row = 32960 
Idle = 1117250 

BW Util Bottlenecks: 
RCDc_limit = 18638 
RCDWRc_limit = 15076 
WTRc_limit = 15136 
RTWc_limit = 61989 
CCDLc_limit = 48045 
rwq = 0 
CCDLc_limit_alone = 32075 
WTRc_limit_alone = 13655 
RTWc_limit_alone = 47500 

Commands details: 
total_CMD = 1355726 
n_nop = 1282212 
Read = 43340 
Write = 0 
L2_Alloc = 0 
L2_WB = 19146 
n_act = 5647 
n_pre = 5631 
n_ref = 0 
n_req = 58916 
total_req = 62486 

Dual Bus Interface Util: 
issued_total_row = 11278 
issued_total_col = 62486 
Row_Bus_Util =  0.008319 
CoL_Bus_Util = 0.046090 
Either_Row_CoL_Bus_Util = 0.054225 
Issued_on_Two_Bus_Simul_Util = 0.000184 
issued_two_Eff = 0.003401 
queue_avg = 1.891275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1355726 n_nop=1273284 n_act=5783 n_pre=5767 n_ref_event=0 n_req=66981 n_rd=48898 n_rd_L2_A=0 n_write=0 n_wr_bk=22271 bw_util=0.105
n_activity=298112 dram_eff=0.4775
bk0: 2918a 1320031i bk1: 3578a 1316067i bk2: 2674a 1323550i bk3: 3198a 1319481i bk4: 3098a 1316533i bk5: 3642a 1309628i bk6: 3156a 1319308i bk7: 3640a 1315226i bk8: 3460a 1314823i bk9: 3990a 1310945i bk10: 2652a 1321365i bk11: 2960a 1316470i bk12: 2276a 1323537i bk13: 2766a 1320258i bk14: 2206a 1327105i bk15: 2684a 1324283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913871
Row_Buffer_Locality_read = 0.956338
Row_Buffer_Locality_write = 0.799038
Bank_Level_Parallism = 2.572893
Bank_Level_Parallism_Col = 2.508036
Bank_Level_Parallism_Ready = 1.275506
write_to_read_ratio_blp_rw_average = 0.526415
GrpLevelPara = 1.823092 

BW Util details:
bwutil = 0.104990 
total_CMD = 1355726 
util_bw = 142338 
Wasted_Col = 84058 
Wasted_Row = 31371 
Idle = 1097959 

BW Util Bottlenecks: 
RCDc_limit = 18219 
RCDWRc_limit = 14361 
WTRc_limit = 17793 
RTWc_limit = 73522 
CCDLc_limit = 51304 
rwq = 0 
CCDLc_limit_alone = 33850 
WTRc_limit_alone = 15939 
RTWc_limit_alone = 57922 

Commands details: 
total_CMD = 1355726 
n_nop = 1273284 
Read = 48898 
Write = 0 
L2_Alloc = 0 
L2_WB = 22271 
n_act = 5783 
n_pre = 5767 
n_ref = 0 
n_req = 66981 
total_req = 71169 

Dual Bus Interface Util: 
issued_total_row = 11550 
issued_total_col = 71169 
Row_Bus_Util =  0.008519 
CoL_Bus_Util = 0.052495 
Either_Row_CoL_Bus_Util = 0.060810 
Issued_on_Two_Bus_Simul_Util = 0.000204 
issued_two_Eff = 0.003360 
queue_avg = 2.449759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44976
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1355726 n_nop=1282133 n_act=5688 n_pre=5672 n_ref_event=0 n_req=58912 n_rd=43338 n_rd_L2_A=0 n_write=0 n_wr_bk=19149 bw_util=0.09218
n_activity=282382 dram_eff=0.4426
bk0: 3336a 1318443i bk1: 2530a 1324377i bk2: 2954a 1323909i bk3: 2268a 1329657i bk4: 3394a 1317896i bk5: 2588a 1323845i bk6: 3428a 1320093i bk7: 2524a 1326510i bk8: 3758a 1315418i bk9: 2788a 1321658i bk10: 2936a 1321527i bk11: 1944a 1328328i bk12: 2676a 1324374i bk13: 1886a 1331941i bk14: 2550a 1327155i bk15: 1778a 1334564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903687
Row_Buffer_Locality_read = 0.951313
Row_Buffer_Locality_write = 0.771157
Bank_Level_Parallism = 2.358566
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.244889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.092182 
total_CMD = 1355726 
util_bw = 124974 
Wasted_Col = 80528 
Wasted_Row = 33521 
Idle = 1116703 

BW Util Bottlenecks: 
RCDc_limit = 18690 
RCDWRc_limit = 15093 
WTRc_limit = 14022 
RTWc_limit = 61764 
CCDLc_limit = 46972 
rwq = 0 
CCDLc_limit_alone = 31718 
WTRc_limit_alone = 12610 
RTWc_limit_alone = 47922 

Commands details: 
total_CMD = 1355726 
n_nop = 1282133 
Read = 43338 
Write = 0 
L2_Alloc = 0 
L2_WB = 19149 
n_act = 5688 
n_pre = 5672 
n_ref = 0 
n_req = 58912 
total_req = 62487 

Dual Bus Interface Util: 
issued_total_row = 11360 
issued_total_col = 62487 
Row_Bus_Util =  0.008379 
CoL_Bus_Util = 0.046091 
Either_Row_CoL_Bus_Util = 0.054283 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.003451 
queue_avg = 1.855805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1355726 n_nop=1273178 n_act=5818 n_pre=5802 n_ref_event=4567177155082382276 n_req=67012 n_rd=48918 n_rd_L2_A=0 n_write=0 n_wr_bk=22286 bw_util=0.105
n_activity=298007 dram_eff=0.4779
bk0: 3570a 1314128i bk1: 2928a 1319441i bk2: 3212a 1317780i bk3: 2678a 1323736i bk4: 3636a 1309510i bk5: 3110a 1316111i bk6: 3656a 1314459i bk7: 3144a 1319746i bk8: 3982a 1310864i bk9: 3470a 1314531i bk10: 3060a 1318373i bk11: 2542a 1319942i bk12: 2762a 1319114i bk13: 2276a 1325200i bk14: 2700a 1324519i bk15: 2192a 1327723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913404
Row_Buffer_Locality_read = 0.956192
Row_Buffer_Locality_write = 0.797723
Bank_Level_Parallism = 2.585600
Bank_Level_Parallism_Col = 2.663875
Bank_Level_Parallism_Ready = 1.285617
write_to_read_ratio_blp_rw_average = 0.526637
GrpLevelPara = 1.823161 

BW Util details:
bwutil = 0.105042 
total_CMD = 1355726 
util_bw = 142408 
Wasted_Col = 83723 
Wasted_Row = 31732 
Idle = 1097863 

BW Util Bottlenecks: 
RCDc_limit = 18153 
RCDWRc_limit = 14385 
WTRc_limit = 17534 
RTWc_limit = 73554 
CCDLc_limit = 51061 
rwq = 0 
CCDLc_limit_alone = 33312 
WTRc_limit_alone = 15753 
RTWc_limit_alone = 57586 

Commands details: 
total_CMD = 1355726 
n_nop = 1273178 
Read = 48918 
Write = 0 
L2_Alloc = 0 
L2_WB = 22286 
n_act = 5818 
n_pre = 5802 
n_ref = 4567177155082382276 
n_req = 67012 
total_req = 71204 

Dual Bus Interface Util: 
issued_total_row = 11620 
issued_total_col = 71204 
Row_Bus_Util =  0.008571 
CoL_Bus_Util = 0.052521 
Either_Row_CoL_Bus_Util = 0.060888 
Issued_on_Two_Bus_Simul_Util = 0.000204 
issued_two_Eff = 0.003344 
queue_avg = 2.373653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37365
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1355726 n_nop=1282474 n_act=5649 n_pre=5633 n_ref_event=0 n_req=58693 n_rd=43164 n_rd_L2_A=0 n_write=0 n_wr_bk=19079 bw_util=0.09182
n_activity=280981 dram_eff=0.443
bk0: 2516a 1324544i bk1: 3278a 1319134i bk2: 2280a 1329422i bk3: 2958a 1323981i bk4: 2560a 1323628i bk5: 3388a 1317918i bk6: 2522a 1326884i bk7: 3428a 1318968i bk8: 2770a 1324101i bk9: 3752a 1315440i bk10: 2024a 1329667i bk11: 2828a 1321372i bk12: 1872a 1332180i bk13: 2670a 1326792i bk14: 1782a 1334885i bk15: 2536a 1326730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904009
Row_Buffer_Locality_read = 0.951140
Row_Buffer_Locality_write = 0.773005
Bank_Level_Parallism = 2.350994
Bank_Level_Parallism_Col = 2.282525
Bank_Level_Parallism_Ready = 1.225988
write_to_read_ratio_blp_rw_average = 0.507037
GrpLevelPara = 1.692201 

BW Util details:
bwutil = 0.091822 
total_CMD = 1355726 
util_bw = 124486 
Wasted_Col = 79875 
Wasted_Row = 32837 
Idle = 1118528 

BW Util Bottlenecks: 
RCDc_limit = 18815 
RCDWRc_limit = 15069 
WTRc_limit = 14909 
RTWc_limit = 59851 
CCDLc_limit = 46189 
rwq = 0 
CCDLc_limit_alone = 30863 
WTRc_limit_alone = 13410 
RTWc_limit_alone = 46024 

Commands details: 
total_CMD = 1355726 
n_nop = 1282474 
Read = 43164 
Write = 0 
L2_Alloc = 0 
L2_WB = 19079 
n_act = 5649 
n_pre = 5633 
n_ref = 0 
n_req = 58693 
total_req = 62243 

Dual Bus Interface Util: 
issued_total_row = 11282 
issued_total_col = 62243 
Row_Bus_Util =  0.008322 
CoL_Bus_Util = 0.045911 
Either_Row_CoL_Bus_Util = 0.054032 
Issued_on_Two_Bus_Simul_Util = 0.000201 
issued_two_Eff = 0.003727 
queue_avg = 1.861769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86177
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1355726 n_nop=1274713 n_act=5505 n_pre=5489 n_ref_event=0 n_req=66107 n_rd=48278 n_rd_L2_A=0 n_write=0 n_wr_bk=21994 bw_util=0.1037
n_activity=288244 dram_eff=0.4876
bk0: 2900a 1316981i bk1: 3428a 1317492i bk2: 2686a 1322544i bk3: 3174a 1319361i bk4: 3088a 1313596i bk5: 3590a 1312014i bk6: 3162a 1317579i bk7: 3580a 1315444i bk8: 3462a 1312581i bk9: 3912a 1310702i bk10: 2582a 1318541i bk11: 2898a 1319740i bk12: 2258a 1322788i bk13: 2726a 1320700i bk14: 2192a 1324100i bk15: 2640a 1324300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916953
Row_Buffer_Locality_read = 0.958138
Row_Buffer_Locality_write = 0.805429
Bank_Level_Parallism = 2.703948
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.275771
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103667 
total_CMD = 1355726 
util_bw = 140544 
Wasted_Col = 82476 
Wasted_Row = 25939 
Idle = 1106767 

BW Util Bottlenecks: 
RCDc_limit = 17066 
RCDWRc_limit = 13140 
WTRc_limit = 17953 
RTWc_limit = 81618 
CCDLc_limit = 47019 
rwq = 0 
CCDLc_limit_alone = 32491 
WTRc_limit_alone = 16443 
RTWc_limit_alone = 68600 

Commands details: 
total_CMD = 1355726 
n_nop = 1274713 
Read = 48278 
Write = 0 
L2_Alloc = 0 
L2_WB = 21994 
n_act = 5505 
n_pre = 5489 
n_ref = 0 
n_req = 66107 
total_req = 70272 

Dual Bus Interface Util: 
issued_total_row = 10994 
issued_total_col = 70272 
Row_Bus_Util =  0.008109 
CoL_Bus_Util = 0.051833 
Either_Row_CoL_Bus_Util = 0.059756 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.003123 
queue_avg = 2.307297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142220, Miss = 24766, Miss_rate = 0.174, Pending_hits = 9923, Reservation_fails = 8760
L2_cache_bank[1]: Access = 165302, Miss = 32566, Miss_rate = 0.197, Pending_hits = 13193, Reservation_fails = 10663
L2_cache_bank[2]: Access = 152090, Miss = 29540, Miss_rate = 0.194, Pending_hits = 12298, Reservation_fails = 9948
L2_cache_bank[3]: Access = 176250, Miss = 34862, Miss_rate = 0.198, Pending_hits = 13634, Reservation_fails = 14116
L2_cache_bank[4]: Access = 163800, Miss = 32718, Miss_rate = 0.200, Pending_hits = 12922, Reservation_fails = 8918
L2_cache_bank[5]: Access = 142708, Miss = 24590, Miss_rate = 0.172, Pending_hits = 10033, Reservation_fails = 11314
L2_cache_bank[6]: Access = 174794, Miss = 35018, Miss_rate = 0.200, Pending_hits = 13047, Reservation_fails = 9327
L2_cache_bank[7]: Access = 153470, Miss = 29442, Miss_rate = 0.192, Pending_hits = 12265, Reservation_fails = 11228
L2_cache_bank[8]: Access = 140842, Miss = 24608, Miss_rate = 0.175, Pending_hits = 9648, Reservation_fails = 8238
L2_cache_bank[9]: Access = 164126, Miss = 32502, Miss_rate = 0.198, Pending_hits = 12956, Reservation_fails = 9816
L2_cache_bank[10]: Access = 152648, Miss = 29422, Miss_rate = 0.193, Pending_hits = 12113, Reservation_fails = 9791
L2_cache_bank[11]: Access = 174248, Miss = 34106, Miss_rate = 0.196, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1902498
L2_total_cache_misses = 364140
L2_total_cache_miss_rate = 0.1914
L2_total_cache_pending_hits = 144923
L2_total_cache_reservation_fails = 120502
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 158576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5668
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4694
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4694
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14415
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 645
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5486
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 234
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 645
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 181428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38074
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15372
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 191
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5486
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1902498
icnt_total_pkts_simt_to_mem=719820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.2376
	minimum = 5
	maximum = 317
Network latency average = 48.8034
	minimum = 5
	maximum = 317
Slowest packet = 2449252
Flit latency average = 46.204
	minimum = 5
	maximum = 317
Slowest flit = 2610992
Fragmentation average = 0.0174827
	minimum = 0
	maximum = 308
Injected packet rate average = 0.179755
	minimum = 0.0622357 (at node 5)
	maximum = 0.510756 (at node 20)
Accepted packet rate average = 0.179755
	minimum = 0.073451 (at node 16)
	maximum = 0.27836 (at node 4)
Injected flit rate average = 0.192012
	minimum = 0.0828277 (at node 5)
	maximum = 0.510756 (at node 20)
Accepted flit rate average= 0.192012
	minimum = 0.102868 (at node 16)
	maximum = 0.27836 (at node 4)
Injected packet length average = 1.06819
Accepted packet length average = 1.06819
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7642 (51 samples)
	minimum = 5 (51 samples)
	maximum = 219.235 (51 samples)
Network latency average = 19.5485 (51 samples)
	minimum = 5 (51 samples)
	maximum = 216.451 (51 samples)
Flit latency average = 18.7817 (51 samples)
	minimum = 5 (51 samples)
	maximum = 215.98 (51 samples)
Fragmentation average = 0.00272709 (51 samples)
	minimum = 0 (51 samples)
	maximum = 80.9216 (51 samples)
Injected packet rate average = 0.0733786 (51 samples)
	minimum = 0.0270987 (51 samples)
	maximum = 0.205783 (51 samples)
Accepted packet rate average = 0.0733786 (51 samples)
	minimum = 0.0254639 (51 samples)
	maximum = 0.111655 (51 samples)
Injected flit rate average = 0.0782268 (51 samples)
	minimum = 0.0352658 (51 samples)
	maximum = 0.205953 (51 samples)
Accepted flit rate average = 0.0782268 (51 samples)
	minimum = 0.0346009 (51 samples)
	maximum = 0.111655 (51 samples)
Injected packet size average = 1.06607 (51 samples)
Accepted packet size average = 1.06607 (51 samples)
Hops average = 1 (51 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 59 sec (5099 sec)
gpgpu_simulation_rate = 45470 (inst/sec)
gpgpu_simulation_rate = 287 (cycle/sec)
gpgpu_silicon_slowdown = 3484320x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 52 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 52: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 52 
kernel_stream_id = 63811
gpu_sim_cycle = 29332
gpu_sim_insn = 19880
gpu_ipc =       0.6778
gpu_tot_sim_cycle = 1496586
gpu_tot_sim_insn = 231871728
gpu_tot_ipc =     154.9338
gpu_tot_issued_cta = 9810
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.4066% 
max_total_param_size = 0
gpu_stall_dramfull = 177564
gpu_stall_icnt2sh    = 293879
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.3722
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7775
L2_BW  =       0.1549 GB/Sec
L2_BW_total  =      40.6822 GB/Sec
gpu_total_sim_rate=44745

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3803382
	L1I_total_cache_misses = 60141
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 46893
L1D_cache:
	L1D_cache_core[0]: Access = 41989, Miss = 25516, Miss_rate = 0.608, Pending_hits = 2544, Reservation_fails = 18491
	L1D_cache_core[1]: Access = 42066, Miss = 25465, Miss_rate = 0.605, Pending_hits = 2586, Reservation_fails = 16695
	L1D_cache_core[2]: Access = 42932, Miss = 26122, Miss_rate = 0.608, Pending_hits = 2482, Reservation_fails = 17019
	L1D_cache_core[3]: Access = 42404, Miss = 25555, Miss_rate = 0.603, Pending_hits = 2707, Reservation_fails = 16878
	L1D_cache_core[4]: Access = 42722, Miss = 25652, Miss_rate = 0.600, Pending_hits = 2938, Reservation_fails = 16832
	L1D_cache_core[5]: Access = 42804, Miss = 25704, Miss_rate = 0.601, Pending_hits = 2640, Reservation_fails = 15422
	L1D_cache_core[6]: Access = 42261, Miss = 25679, Miss_rate = 0.608, Pending_hits = 2839, Reservation_fails = 16180
	L1D_cache_core[7]: Access = 42374, Miss = 25374, Miss_rate = 0.599, Pending_hits = 3230, Reservation_fails = 15907
	L1D_cache_core[8]: Access = 41909, Miss = 25374, Miss_rate = 0.605, Pending_hits = 2506, Reservation_fails = 19674
	L1D_cache_core[9]: Access = 41588, Miss = 25440, Miss_rate = 0.612, Pending_hits = 2706, Reservation_fails = 19557
	L1D_cache_core[10]: Access = 41765, Miss = 25496, Miss_rate = 0.610, Pending_hits = 2771, Reservation_fails = 19175
	L1D_cache_core[11]: Access = 42773, Miss = 25968, Miss_rate = 0.607, Pending_hits = 2736, Reservation_fails = 16267
	L1D_cache_core[12]: Access = 41814, Miss = 25301, Miss_rate = 0.605, Pending_hits = 3030, Reservation_fails = 21803
	L1D_cache_core[13]: Access = 42070, Miss = 25758, Miss_rate = 0.612, Pending_hits = 2438, Reservation_fails = 21061
	L1D_cache_core[14]: Access = 41640, Miss = 25577, Miss_rate = 0.614, Pending_hits = 2745, Reservation_fails = 18822
	L1D_total_cache_accesses = 633111
	L1D_total_cache_misses = 383981
	L1D_total_cache_miss_rate = 0.6065
	L1D_total_cache_pending_hits = 40898
	L1D_total_cache_reservation_fails = 269783
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 229251
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 56043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5212
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 437374
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9938
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9333
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6083
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 54880
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19052
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 447312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31968
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 24071
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9333
ctas_completed 9810, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41439, 20532, 12090, 12090, 12090, 12090, 12090, 12090, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 240607104
gpgpu_n_tot_w_icount = 7518972
gpgpu_n_stall_shd_mem = 427989
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372885
gpgpu_n_mem_write_global = 162807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524864
gpgpu_n_store_insn = 2604912
gpgpu_n_shmem_insn = 84400720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296768
gpgpu_n_shmem_bkconflict = 96656
gpgpu_n_l1cache_bkconflict = 30501
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96656
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30501
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1491049	W0_Idle:11278277	W0_Scoreboard:9434468	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:466587	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3858990	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2983080 {8:372885,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11722104 {72:162807,}
traffic_breakdown_coretomem[INST_ACC_R] = 170912 {8:21364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59661600 {40:1491540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604912 {8:325614,}
traffic_breakdown_memtocore[INST_ACC_R] = 3418240 {40:85456,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 283 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 59 
mrq_lat_table:73948 	20615 	21162 	24848 	57933 	71583 	70528 	29089 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	986849 	667899 	147352 	15084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20157 	972 	204 	468049 	26671 	27115 	12023 	1543 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	224101 	266349 	242366 	293835 	617415 	173075 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1097 	519 	34 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.446154 11.037594 10.264215 12.277946  8.202797 11.286407  9.719101 11.470732  8.747100 11.560538  9.110390 10.440000 10.444445 10.808260 11.478873 13.662745 
dram[1]: 11.330383 12.201530 12.210000 12.770115 11.354838 10.821506 11.481383 11.803739 10.401766 11.578616 10.561403 11.140922 11.276363 11.277287 12.821277 14.401545 
dram[2]: 10.992537  7.987894 12.515337 10.386440 11.493827  8.714641 11.552567  9.257373 11.269147  8.516930 10.524804  8.195046 11.186544 10.665272 13.044610 11.681159 
dram[3]: 11.636585 10.689751 12.824713 12.169436 11.092715 11.344920 11.852804 11.595687 11.800857 10.848624 11.670330  9.707865 11.199413 11.362638 13.548737 12.320988 
dram[4]:  8.136477 10.939850  9.843451 12.435976  8.406779 11.131579  9.679775 11.461165  8.937947 11.260394  9.145696  9.892858 10.489627 11.818770 11.834146 13.067416 
dram[5]: 11.104520 12.748588 12.823729 12.782738 11.357895 11.570406 13.130953 12.540051 10.620309 11.762750 10.549707 11.242857 11.754647 12.723184 13.140426 14.834024 
average row locality = 376711/34007 = 11.077455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       933      1354       970      1374      1115      1584      1092      1590      1194      1746       903      1314       814      1230       772      1166 
dram[1]:      1149      1483      1222      1500      1411      1716      1441      1708      1560      1891      1192      1398      1039      1311       992      1258 
dram[2]:      1356       944      1384       961      1580      1119      1600      1080      1743      1198      1353       851      1233       815      1175       763 
dram[3]:      1478      1161      1509      1214      1714      1420      1718      1434      1886      1569      1446      1135      1311      1039      1269       983 
dram[4]:       931      1358       970      1375      1103      1582      1083      1594      1184      1743       894      1297       806      1230       770      1165 
dram[5]:      1255      1360      1329      1375      1512      1581      1530      1570      1654      1748      1253      1284      1115      1202      1080      1147 
total dram writes = 123943
bank skew: 1891/763 = 2.48
chip skew: 22286/19085 = 1.17
average mf latency per bank:
dram[0]:       5724      4320      5309      4488      4715      3832      5077      3652      4486      3258      4683      4005      4466      3829      4402      3939
dram[1]:       4452      4402      4298      4547      4140      4408      4164      4337      3547      3569      3844      3825      3611      3554      3674      3811
dram[2]:       4393      5297      4451      5506      3922      4565      3660      4999      3360      4192      4035      4678      3935      4221      4007      4359
dram[3]:       4677      4320      4407      4397      4210      4167      4336      4468      3578      3661      3805      4129      3583      3748      3801      3846
dram[4]:       5741      4305      5312      4574      4750      3877      4997      3726      4411      3313      4497      4239      4460      3738      4480      4012
dram[5]:       3991      4694      3915      5008      3892      4624      3881      4836      3347      3821      3555      4217      3399      3796      3289      4180
maximum mf latency per bank:
dram[0]:        776      1232       987      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212       820      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148       769
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371       730      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382828 n_nop=1309289 n_act=5647 n_pre=5631 n_ref_event=0 n_req=58941 n_rd=43360 n_rd_L2_A=0 n_write=0 n_wr_bk=19151 bw_util=0.09041
n_activity=281943 dram_eff=0.4434
bk0: 2534a 1351230i bk1: 3322a 1346991i bk2: 2268a 1356365i bk3: 2944a 1350370i bk4: 2598a 1350275i bk5: 3386a 1345522i bk6: 2548a 1354380i bk7: 3412a 1347415i bk8: 2788a 1350073i bk9: 3762a 1342610i bk10: 2060a 1355475i bk11: 2848a 1347958i bk12: 1876a 1357967i bk13: 2684a 1352026i bk14: 1800a 1361093i bk15: 2530a 1354296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904379
Row_Buffer_Locality_read = 0.951199
Row_Buffer_Locality_write = 0.774084
Bank_Level_Parallism = 2.359965
Bank_Level_Parallism_Col = 2.294312
Bank_Level_Parallism_Ready = 1.236142
write_to_read_ratio_blp_rw_average = 0.507041
GrpLevelPara = 1.694393 

BW Util details:
bwutil = 0.090410 
total_CMD = 1382828 
util_bw = 125022 
Wasted_Col = 80649 
Wasted_Row = 32960 
Idle = 1144197 

BW Util Bottlenecks: 
RCDc_limit = 18638 
RCDWRc_limit = 15076 
WTRc_limit = 15181 
RTWc_limit = 62039 
CCDLc_limit = 48065 
rwq = 0 
CCDLc_limit_alone = 32085 
WTRc_limit_alone = 13695 
RTWc_limit_alone = 47545 

Commands details: 
total_CMD = 1382828 
n_nop = 1309289 
Read = 43360 
Write = 0 
L2_Alloc = 0 
L2_WB = 19151 
n_act = 5647 
n_pre = 5631 
n_ref = 0 
n_req = 58941 
total_req = 62511 

Dual Bus Interface Util: 
issued_total_row = 11278 
issued_total_col = 62511 
Row_Bus_Util =  0.008156 
CoL_Bus_Util = 0.045205 
Either_Row_CoL_Bus_Util = 0.053180 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.003400 
queue_avg = 1.854403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8544
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382828 n_nop=1300386 n_act=5783 n_pre=5767 n_ref_event=0 n_req=66981 n_rd=48898 n_rd_L2_A=0 n_write=0 n_wr_bk=22271 bw_util=0.1029
n_activity=298112 dram_eff=0.4775
bk0: 2918a 1347133i bk1: 3578a 1343169i bk2: 2674a 1350652i bk3: 3198a 1346583i bk4: 3098a 1343635i bk5: 3642a 1336730i bk6: 3156a 1346410i bk7: 3640a 1342328i bk8: 3460a 1341925i bk9: 3990a 1338047i bk10: 2652a 1348467i bk11: 2960a 1343572i bk12: 2276a 1350639i bk13: 2766a 1347360i bk14: 2206a 1354207i bk15: 2684a 1351385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913871
Row_Buffer_Locality_read = 0.956338
Row_Buffer_Locality_write = 0.799038
Bank_Level_Parallism = 2.572893
Bank_Level_Parallism_Col = 2.508036
Bank_Level_Parallism_Ready = 1.275506
write_to_read_ratio_blp_rw_average = 0.526415
GrpLevelPara = 1.823092 

BW Util details:
bwutil = 0.102933 
total_CMD = 1382828 
util_bw = 142338 
Wasted_Col = 84058 
Wasted_Row = 31371 
Idle = 1125061 

BW Util Bottlenecks: 
RCDc_limit = 18219 
RCDWRc_limit = 14361 
WTRc_limit = 17793 
RTWc_limit = 73522 
CCDLc_limit = 51304 
rwq = 0 
CCDLc_limit_alone = 33850 
WTRc_limit_alone = 15939 
RTWc_limit_alone = 57922 

Commands details: 
total_CMD = 1382828 
n_nop = 1300386 
Read = 48898 
Write = 0 
L2_Alloc = 0 
L2_WB = 22271 
n_act = 5783 
n_pre = 5767 
n_ref = 0 
n_req = 66981 
total_req = 71169 

Dual Bus Interface Util: 
issued_total_row = 11550 
issued_total_col = 71169 
Row_Bus_Util =  0.008352 
CoL_Bus_Util = 0.051466 
Either_Row_CoL_Bus_Util = 0.059618 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.003360 
queue_avg = 2.401746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40175
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382828 n_nop=1309205 n_act=5688 n_pre=5672 n_ref_event=0 n_req=58942 n_rd=43362 n_rd_L2_A=0 n_write=0 n_wr_bk=19155 bw_util=0.09042
n_activity=282628 dram_eff=0.4424
bk0: 3336a 1345545i bk1: 2530a 1351479i bk2: 2954a 1351011i bk3: 2268a 1356759i bk4: 3394a 1344998i bk5: 2588a 1350947i bk6: 3428a 1347195i bk7: 2548a 1353462i bk8: 3758a 1342520i bk9: 2788a 1348760i bk10: 2936a 1348629i bk11: 1944a 1355430i bk12: 2676a 1351476i bk13: 1886a 1359043i bk14: 2550a 1354257i bk15: 1778a 1361666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903736
Row_Buffer_Locality_read = 0.951340
Row_Buffer_Locality_write = 0.771245
Bank_Level_Parallism = 2.357526
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.244773
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.090419 
total_CMD = 1382828 
util_bw = 125034 
Wasted_Col = 80654 
Wasted_Row = 33521 
Idle = 1143619 

BW Util Bottlenecks: 
RCDc_limit = 18690 
RCDWRc_limit = 15093 
WTRc_limit = 14076 
RTWc_limit = 61824 
CCDLc_limit = 46996 
rwq = 0 
CCDLc_limit_alone = 31730 
WTRc_limit_alone = 12658 
RTWc_limit_alone = 47976 

Commands details: 
total_CMD = 1382828 
n_nop = 1309205 
Read = 43362 
Write = 0 
L2_Alloc = 0 
L2_WB = 19155 
n_act = 5688 
n_pre = 5672 
n_ref = 0 
n_req = 58942 
total_req = 62517 

Dual Bus Interface Util: 
issued_total_row = 11360 
issued_total_col = 62517 
Row_Bus_Util =  0.008215 
CoL_Bus_Util = 0.045210 
Either_Row_CoL_Bus_Util = 0.053241 
Issued_on_Two_Bus_Simul_Util = 0.000184 
issued_two_Eff = 0.003450 
queue_avg = 1.819672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81967
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382828 n_nop=1300280 n_act=5818 n_pre=5802 n_ref_event=4567177155082382276 n_req=67012 n_rd=48918 n_rd_L2_A=0 n_write=0 n_wr_bk=22286 bw_util=0.103
n_activity=298007 dram_eff=0.4779
bk0: 3570a 1341230i bk1: 2928a 1346543i bk2: 3212a 1344882i bk3: 2678a 1350838i bk4: 3636a 1336612i bk5: 3110a 1343213i bk6: 3656a 1341561i bk7: 3144a 1346848i bk8: 3982a 1337966i bk9: 3470a 1341633i bk10: 3060a 1345475i bk11: 2542a 1347044i bk12: 2762a 1346216i bk13: 2276a 1352302i bk14: 2700a 1351621i bk15: 2192a 1354825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913404
Row_Buffer_Locality_read = 0.956192
Row_Buffer_Locality_write = 0.797723
Bank_Level_Parallism = 2.585600
Bank_Level_Parallism_Col = 2.663875
Bank_Level_Parallism_Ready = 1.285617
write_to_read_ratio_blp_rw_average = 0.526637
GrpLevelPara = 1.823161 

BW Util details:
bwutil = 0.102983 
total_CMD = 1382828 
util_bw = 142408 
Wasted_Col = 83723 
Wasted_Row = 31732 
Idle = 1124965 

BW Util Bottlenecks: 
RCDc_limit = 18153 
RCDWRc_limit = 14385 
WTRc_limit = 17534 
RTWc_limit = 73554 
CCDLc_limit = 51061 
rwq = 0 
CCDLc_limit_alone = 33312 
WTRc_limit_alone = 15753 
RTWc_limit_alone = 57586 

Commands details: 
total_CMD = 1382828 
n_nop = 1300280 
Read = 48918 
Write = 0 
L2_Alloc = 0 
L2_WB = 22286 
n_act = 5818 
n_pre = 5802 
n_ref = 4567177155082382276 
n_req = 67012 
total_req = 71204 

Dual Bus Interface Util: 
issued_total_row = 11620 
issued_total_col = 71204 
Row_Bus_Util =  0.008403 
CoL_Bus_Util = 0.051492 
Either_Row_CoL_Bus_Util = 0.059695 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.003344 
queue_avg = 2.327132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32713
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382828 n_nop=1309546 n_act=5649 n_pre=5633 n_ref_event=0 n_req=58723 n_rd=43188 n_rd_L2_A=0 n_write=0 n_wr_bk=19085 bw_util=0.09007
n_activity=281218 dram_eff=0.4429
bk0: 2520a 1351641i bk1: 3278a 1346236i bk2: 2280a 1356524i bk3: 2958a 1351083i bk4: 2560a 1350730i bk5: 3388a 1345020i bk6: 2542a 1353861i bk7: 3428a 1346070i bk8: 2770a 1351183i bk9: 3752a 1342542i bk10: 2024a 1356769i bk11: 2828a 1348474i bk12: 1872a 1359282i bk13: 2670a 1353894i bk14: 1782a 1361987i bk15: 2536a 1353832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904058
Row_Buffer_Locality_read = 0.951167
Row_Buffer_Locality_write = 0.773093
Bank_Level_Parallism = 2.350032
Bank_Level_Parallism_Col = 2.281438
Bank_Level_Parallism_Ready = 1.225880
write_to_read_ratio_blp_rw_average = 0.506985
GrpLevelPara = 1.691592 

BW Util details:
bwutil = 0.090066 
total_CMD = 1382828 
util_bw = 124546 
Wasted_Col = 79993 
Wasted_Row = 32837 
Idle = 1145452 

BW Util Bottlenecks: 
RCDc_limit = 18815 
RCDWRc_limit = 15069 
WTRc_limit = 14954 
RTWc_limit = 59914 
CCDLc_limit = 46216 
rwq = 0 
CCDLc_limit_alone = 30876 
WTRc_limit_alone = 13450 
RTWc_limit_alone = 46078 

Commands details: 
total_CMD = 1382828 
n_nop = 1309546 
Read = 43188 
Write = 0 
L2_Alloc = 0 
L2_WB = 19085 
n_act = 5649 
n_pre = 5633 
n_ref = 0 
n_req = 58723 
total_req = 62273 

Dual Bus Interface Util: 
issued_total_row = 11282 
issued_total_col = 62273 
Row_Bus_Util =  0.008159 
CoL_Bus_Util = 0.045033 
Either_Row_CoL_Bus_Util = 0.052994 
Issued_on_Two_Bus_Simul_Util = 0.000197 
issued_two_Eff = 0.003725 
queue_avg = 1.825475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382828 n_nop=1301808 n_act=5506 n_pre=5490 n_ref_event=0 n_req=66112 n_rd=48282 n_rd_L2_A=0 n_write=0 n_wr_bk=21995 bw_util=0.1016
n_activity=288296 dram_eff=0.4875
bk0: 2904a 1344053i bk1: 3428a 1344592i bk2: 2686a 1349646i bk3: 3174a 1346463i bk4: 3088a 1340698i bk5: 3590a 1339116i bk6: 3162a 1344681i bk7: 3580a 1342546i bk8: 3462a 1339683i bk9: 3912a 1337804i bk10: 2582a 1345643i bk11: 2898a 1346842i bk12: 2258a 1349890i bk13: 2726a 1347802i bk14: 2192a 1351202i bk15: 2640a 1351402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916944
Row_Buffer_Locality_read = 0.958121
Row_Buffer_Locality_write = 0.805440
Bank_Level_Parallism = 2.703715
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.275751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101642 
total_CMD = 1382828 
util_bw = 140554 
Wasted_Col = 82491 
Wasted_Row = 25949 
Idle = 1133834 

BW Util Bottlenecks: 
RCDc_limit = 17078 
RCDWRc_limit = 13140 
WTRc_limit = 17953 
RTWc_limit = 81618 
CCDLc_limit = 47022 
rwq = 0 
CCDLc_limit_alone = 32494 
WTRc_limit_alone = 16443 
RTWc_limit_alone = 68600 

Commands details: 
total_CMD = 1382828 
n_nop = 1301808 
Read = 48282 
Write = 0 
L2_Alloc = 0 
L2_WB = 21995 
n_act = 5506 
n_pre = 5490 
n_ref = 0 
n_req = 66112 
total_req = 70277 

Dual Bus Interface Util: 
issued_total_row = 10996 
issued_total_col = 70277 
Row_Bus_Util =  0.007952 
CoL_Bus_Util = 0.050821 
Either_Row_CoL_Bus_Util = 0.058590 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.003123 
queue_avg = 2.262131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142258, Miss = 24786, Miss_rate = 0.174, Pending_hits = 9923, Reservation_fails = 8760
L2_cache_bank[1]: Access = 165302, Miss = 32566, Miss_rate = 0.197, Pending_hits = 13193, Reservation_fails = 10663
L2_cache_bank[2]: Access = 152098, Miss = 29540, Miss_rate = 0.194, Pending_hits = 12298, Reservation_fails = 9948
L2_cache_bank[3]: Access = 176250, Miss = 34862, Miss_rate = 0.198, Pending_hits = 13634, Reservation_fails = 14116
L2_cache_bank[4]: Access = 163808, Miss = 32718, Miss_rate = 0.200, Pending_hits = 12922, Reservation_fails = 8918
L2_cache_bank[5]: Access = 142742, Miss = 24614, Miss_rate = 0.172, Pending_hits = 10033, Reservation_fails = 11314
L2_cache_bank[6]: Access = 174802, Miss = 35018, Miss_rate = 0.200, Pending_hits = 13047, Reservation_fails = 9327
L2_cache_bank[7]: Access = 153470, Miss = 29442, Miss_rate = 0.192, Pending_hits = 12265, Reservation_fails = 11228
L2_cache_bank[8]: Access = 140880, Miss = 24632, Miss_rate = 0.175, Pending_hits = 9648, Reservation_fails = 8238
L2_cache_bank[9]: Access = 164126, Miss = 32502, Miss_rate = 0.198, Pending_hits = 12956, Reservation_fails = 9816
L2_cache_bank[10]: Access = 152656, Miss = 29426, Miss_rate = 0.193, Pending_hits = 12113, Reservation_fails = 9791
L2_cache_bank[11]: Access = 174248, Miss = 34106, Miss_rate = 0.196, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1902640
L2_total_cache_misses = 364212
L2_total_cache_miss_rate = 0.1914
L2_total_cache_pending_hits = 144923
L2_total_cache_reservation_fails = 120502
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 158576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5668
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4694
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4694
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14455
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 645
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 80
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5486
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 240
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 645
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 181492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38104
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15420
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 191
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5486
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1902640
icnt_total_pkts_simt_to_mem=719878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2459662
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2622318
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000233596
	minimum = 0 (at node 0)
	maximum = 0.00146598 (at node 12)
Accepted packet rate average = 0.000233596
	minimum = 0 (at node 0)
	maximum = 0.00484113 (at node 12)
Injected flit rate average = 0.000252537
	minimum = 0 (at node 0)
	maximum = 0.00197736 (at node 12)
Accepted flit rate average= 0.000252537
	minimum = 0 (at node 0)
	maximum = 0.00484113 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4669 (52 samples)
	minimum = 5 (52 samples)
	maximum = 215.25 (52 samples)
Network latency average = 19.2702 (52 samples)
	minimum = 5 (52 samples)
	maximum = 212.404 (52 samples)
Flit latency average = 18.5166 (52 samples)
	minimum = 5 (52 samples)
	maximum = 211.923 (52 samples)
Fragmentation average = 0.00267465 (52 samples)
	minimum = 0 (52 samples)
	maximum = 79.3654 (52 samples)
Injected packet rate average = 0.071972 (52 samples)
	minimum = 0.0265776 (52 samples)
	maximum = 0.201853 (52 samples)
Accepted packet rate average = 0.071972 (52 samples)
	minimum = 0.0249742 (52 samples)
	maximum = 0.1096 (52 samples)
Injected flit rate average = 0.0767273 (52 samples)
	minimum = 0.0345876 (52 samples)
	maximum = 0.20203 (52 samples)
Accepted flit rate average = 0.0767273 (52 samples)
	minimum = 0.0339355 (52 samples)
	maximum = 0.1096 (52 samples)
Injected packet size average = 1.06607 (52 samples)
Accepted packet size average = 1.06607 (52 samples)
Hops average = 1 (52 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 22 sec (5182 sec)
gpgpu_simulation_rate = 44745 (inst/sec)
gpgpu_simulation_rate = 288 (cycle/sec)
gpgpu_silicon_slowdown = 3472222x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 53 '_Z13lud_perimeterPfii'
Destroy streams for kernel 53: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 53 
kernel_stream_id = 63811
gpu_sim_cycle = 30227
gpu_sim_insn = 275520
gpu_ipc =       9.1150
gpu_tot_sim_cycle = 1526813
gpu_tot_sim_insn = 232147248
gpu_tot_ipc =     152.0469
gpu_tot_issued_cta = 9824
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.6165% 
max_total_param_size = 0
gpu_stall_dramfull = 177564
gpu_stall_icnt2sh    = 293879
partiton_level_parallism =       0.0727
partiton_level_parallism_total  =       0.3663
partiton_level_parallism_util =       1.0437
partiton_level_parallism_util_total  =       1.7726
L2_BW  =       8.3888 GB/Sec
L2_BW_total  =      40.0429 GB/Sec
gpu_total_sim_rate=44034

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3811922
	L1I_total_cache_misses = 61233
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 46893
L1D_cache:
	L1D_cache_core[0]: Access = 42068, Miss = 25564, Miss_rate = 0.608, Pending_hits = 2544, Reservation_fails = 18491
	L1D_cache_core[1]: Access = 42145, Miss = 25513, Miss_rate = 0.605, Pending_hits = 2586, Reservation_fails = 16695
	L1D_cache_core[2]: Access = 43011, Miss = 26170, Miss_rate = 0.608, Pending_hits = 2482, Reservation_fails = 17019
	L1D_cache_core[3]: Access = 42483, Miss = 25603, Miss_rate = 0.603, Pending_hits = 2707, Reservation_fails = 16878
	L1D_cache_core[4]: Access = 42801, Miss = 25700, Miss_rate = 0.600, Pending_hits = 2938, Reservation_fails = 16832
	L1D_cache_core[5]: Access = 42883, Miss = 25752, Miss_rate = 0.601, Pending_hits = 2640, Reservation_fails = 15422
	L1D_cache_core[6]: Access = 42340, Miss = 25727, Miss_rate = 0.608, Pending_hits = 2839, Reservation_fails = 16180
	L1D_cache_core[7]: Access = 42453, Miss = 25422, Miss_rate = 0.599, Pending_hits = 3230, Reservation_fails = 15907
	L1D_cache_core[8]: Access = 41988, Miss = 25422, Miss_rate = 0.605, Pending_hits = 2506, Reservation_fails = 19674
	L1D_cache_core[9]: Access = 41667, Miss = 25488, Miss_rate = 0.612, Pending_hits = 2706, Reservation_fails = 19557
	L1D_cache_core[10]: Access = 41844, Miss = 25544, Miss_rate = 0.610, Pending_hits = 2771, Reservation_fails = 19175
	L1D_cache_core[11]: Access = 42852, Miss = 26016, Miss_rate = 0.607, Pending_hits = 2736, Reservation_fails = 16267
	L1D_cache_core[12]: Access = 41814, Miss = 25301, Miss_rate = 0.605, Pending_hits = 3030, Reservation_fails = 21803
	L1D_cache_core[13]: Access = 42149, Miss = 25806, Miss_rate = 0.612, Pending_hits = 2438, Reservation_fails = 21061
	L1D_cache_core[14]: Access = 41719, Miss = 25633, Miss_rate = 0.614, Pending_hits = 2745, Reservation_fails = 18822
	L1D_total_cache_accesses = 634217
	L1D_total_cache_misses = 384661
	L1D_total_cache_miss_rate = 0.6065
	L1D_total_cache_pending_hits = 40898
	L1D_total_cache_reservation_fails = 269783
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 229377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 46045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 56043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5212
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26838
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 444822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11030
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9333
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6083
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19486
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 455852

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31968
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 24071
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9333
ctas_completed 9824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42645, 20532, 12090, 12090, 12090, 12090, 12090, 12090, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 241147392
gpgpu_n_tot_w_icount = 7535856
gpgpu_n_stall_shd_mem = 431125
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373557
gpgpu_n_mem_write_global = 163241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7535616
gpgpu_n_store_insn = 2611856
gpgpu_n_shmem_insn = 84489872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7299456
gpgpu_n_shmem_bkconflict = 99792
gpgpu_n_l1cache_bkconflict = 30501
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30501
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1491763	W0_Idle:11861069	W0_Scoreboard:9629296	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7005279
single_issue_nums: WS0:3875874	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2988456 {8:373557,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11753352 {72:163241,}
traffic_breakdown_coretomem[INST_ACC_R] = 179648 {8:22456,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59769120 {40:1494228,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2611856 {8:326482,}
traffic_breakdown_memtocore[INST_ACC_R] = 3592960 {40:89824,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 283 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 59 
mrq_lat_table:74297 	20688 	21216 	24907 	58084 	71597 	70528 	29089 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	990157 	668147 	147352 	15084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21234 	982 	209 	469155 	26671 	27115 	12023 	1543 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227651 	266355 	242366 	293835 	617415 	173075 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1129 	528 	34 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.410127 11.030000 10.324414 12.277946  8.202797 11.286407  9.719101 11.470732  8.832947 11.565022  9.230519 10.425532 10.609054 10.808260 11.572770 13.662745 
dram[1]: 11.320588 12.190840 12.210000 12.770115 11.354838 10.821506 11.534575 11.803739 10.401766 11.580712 10.590643 11.154471 11.283636 11.280236 12.821277 14.401545 
dram[2]: 10.985111  7.985577 12.515337 10.427118 11.493827  8.714641 11.552567  9.257373 11.248908  8.600451 10.537859  8.312694 11.186544 10.832636 13.044610 11.753623 
dram[3]: 11.627737 10.671270 12.824713 12.169436 11.092715 11.344920 11.852804 11.660378 11.805140 10.848624 11.684066  9.711485 11.199413 11.366301 13.548737 12.320988 
dram[4]:  8.120689 10.922500  9.900958 12.435976  8.406779 11.131579  9.679775 11.461165  9.026253 11.262582  9.268212  9.905612 10.655602 11.818770 11.931707 13.067416 
dram[5]: 11.115819 12.748588 12.823729 12.782738 11.357895 11.570406 13.190476 12.540051 10.620309 11.762750 10.564327 11.257143 11.754647 12.726644 13.140426 14.834024 
average row locality = 377411/34028 = 11.091189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       941      1354       976      1374      1115      1584      1092      1590      1199      1748       908      1319       822      1230       780      1166 
dram[1]:      1149      1483      1222      1500      1411      1716      1441      1708      1560      1892      1202      1403      1041      1312       992      1258 
dram[2]:      1356       951      1384       965      1580      1119      1600      1080      1745      1203      1358       857      1233       823      1175       770 
dram[3]:      1478      1161      1509      1214      1714      1420      1718      1434      1888      1569      1451      1146      1311      1040      1269       983 
dram[4]:       937      1358       976      1375      1103      1582      1083      1594      1189      1744       899      1302       814      1230       778      1165 
dram[5]:      1255      1360      1329      1375      1512      1581      1530      1570      1654      1748      1258      1289      1115      1203      1080      1147 
total dram writes = 124127
bank skew: 1892/770 = 2.46
chip skew: 22305/19129 = 1.17
average mf latency per bank:
dram[0]:       5684      4320      5284      4488      4721      3832      5123      3661      4481      3254      4672      3990      4436      3829      4367      3939
dram[1]:       4452      4402      4298      4547      4140      4408      4178      4346      3547      3567      3812      3812      3604      3551      3674      3811
dram[2]:       4393      5267      4451      5491      3922      4570      3670      5054      3356      4188      4020      4660      3935      4192      4007      4329
dram[3]:       4677      4320      4407      4397      4210      4167      4345      4485      3574      3661      3792      4089      3583      3744      3801      3846
dram[4]:       5712      4305      5288      4574      4756      3877      5044      3737      4407      3311      4486      4223      4429      3738      4444      4012
dram[5]:       3991      4694      3915      5008      3892      4624      3894      4847      3347      3821      3541      4201      3399      3792      3289      4180
maximum mf latency per bank:
dram[0]:        776      1232       987      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212       820      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148       769
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371       730      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1410757 n_nop=1337009 n_act=5654 n_pre=5638 n_ref_event=0 n_req=59136 n_rd=43508 n_rd_L2_A=0 n_write=0 n_wr_bk=19198 bw_util=0.0889
n_activity=283564 dram_eff=0.4423
bk0: 2554a 1378897i bk1: 3330a 1374876i bk2: 2280a 1384151i bk3: 2944a 1378294i bk4: 2598a 1378199i bk5: 3386a 1373447i bk6: 2548a 1382307i bk7: 3412a 1375342i bk8: 2820a 1377864i bk9: 3762a 1370520i bk10: 2092a 1383269i bk11: 2848a 1375870i bk12: 1908a 1385696i bk13: 2684a 1379959i bk14: 1812a 1388952i bk15: 2530a 1382232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904576
Row_Buffer_Locality_read = 0.951296
Row_Buffer_Locality_write = 0.774507
Bank_Level_Parallism = 2.354394
Bank_Level_Parallism_Col = 2.288397
Bank_Level_Parallism_Ready = 1.235476
write_to_read_ratio_blp_rw_average = 0.506940
GrpLevelPara = 1.690892 

BW Util details:
bwutil = 0.088897 
total_CMD = 1410757 
util_bw = 125412 
Wasted_Col = 81316 
Wasted_Row = 33024 
Idle = 1171005 

BW Util Bottlenecks: 
RCDc_limit = 18674 
RCDWRc_limit = 15104 
WTRc_limit = 15381 
RTWc_limit = 62418 
CCDLc_limit = 48248 
rwq = 0 
CCDLc_limit_alone = 32176 
WTRc_limit_alone = 13872 
RTWc_limit_alone = 47855 

Commands details: 
total_CMD = 1410757 
n_nop = 1337009 
Read = 43508 
Write = 0 
L2_Alloc = 0 
L2_WB = 19198 
n_act = 5654 
n_pre = 5638 
n_ref = 0 
n_req = 59136 
total_req = 62706 

Dual Bus Interface Util: 
issued_total_row = 11292 
issued_total_col = 62706 
Row_Bus_Util =  0.008004 
CoL_Bus_Util = 0.044448 
Either_Row_CoL_Bus_Util = 0.052275 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.003390 
queue_avg = 1.818860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1410757 n_nop=1328256 n_act=5785 n_pre=5769 n_ref_event=0 n_req=67036 n_rd=48934 n_rd_L2_A=0 n_write=0 n_wr_bk=22290 bw_util=0.101
n_activity=298548 dram_eff=0.4771
bk0: 2926a 1375028i bk1: 3586a 1371061i bk2: 2674a 1378578i bk3: 3198a 1374511i bk4: 3098a 1371563i bk5: 3642a 1364658i bk6: 3176a 1374313i bk7: 3640a 1370256i bk8: 3460a 1369853i bk9: 3990a 1365975i bk10: 2652a 1376297i bk11: 2960a 1371502i bk12: 2276a 1378549i bk13: 2766a 1375270i bk14: 2206a 1382137i bk15: 2684a 1379316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913912
Row_Buffer_Locality_read = 0.956329
Row_Buffer_Locality_write = 0.799249
Bank_Level_Parallism = 2.571685
Bank_Level_Parallism_Col = 2.506854
Bank_Level_Parallism_Ready = 1.275295
write_to_read_ratio_blp_rw_average = 0.526514
GrpLevelPara = 1.822306 

BW Util details:
bwutil = 0.100973 
total_CMD = 1410757 
util_bw = 142448 
Wasted_Col = 84179 
Wasted_Row = 31391 
Idle = 1152739 

BW Util Bottlenecks: 
RCDc_limit = 18243 
RCDWRc_limit = 14361 
WTRc_limit = 17793 
RTWc_limit = 73613 
CCDLc_limit = 51359 
rwq = 0 
CCDLc_limit_alone = 33877 
WTRc_limit_alone = 15939 
RTWc_limit_alone = 57985 

Commands details: 
total_CMD = 1410757 
n_nop = 1328256 
Read = 48934 
Write = 0 
L2_Alloc = 0 
L2_WB = 22290 
n_act = 5785 
n_pre = 5769 
n_ref = 0 
n_req = 67036 
total_req = 71224 

Dual Bus Interface Util: 
issued_total_row = 11554 
issued_total_col = 71224 
Row_Bus_Util =  0.008190 
CoL_Bus_Util = 0.050486 
Either_Row_CoL_Bus_Util = 0.058480 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.003358 
queue_avg = 2.354321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1410757 n_nop=1336944 n_act=5693 n_pre=5677 n_ref_event=0 n_req=59122 n_rd=43498 n_rd_L2_A=0 n_write=0 n_wr_bk=19199 bw_util=0.08888
n_activity=284063 dram_eff=0.4414
bk0: 3344a 1373427i bk1: 2546a 1379215i bk2: 2954a 1378936i bk3: 2276a 1384593i bk4: 3394a 1372924i bk5: 2588a 1378875i bk6: 3428a 1375124i bk7: 2548a 1381392i bk8: 3758a 1370405i bk9: 2820a 1376548i bk10: 2936a 1376556i bk11: 1976a 1383191i bk12: 2676a 1379405i bk13: 1918a 1386771i bk14: 2550a 1382188i bk15: 1786a 1389546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903944
Row_Buffer_Locality_read = 0.951446
Row_Buffer_Locality_write = 0.771697
Bank_Level_Parallism = 2.352635
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.244108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088884 
total_CMD = 1410757 
util_bw = 125394 
Wasted_Col = 81266 
Wasted_Row = 33558 
Idle = 1170539 

BW Util Bottlenecks: 
RCDc_limit = 18712 
RCDWRc_limit = 15112 
WTRc_limit = 14284 
RTWc_limit = 62176 
CCDLc_limit = 47156 
rwq = 0 
CCDLc_limit_alone = 31806 
WTRc_limit_alone = 12844 
RTWc_limit_alone = 48266 

Commands details: 
total_CMD = 1410757 
n_nop = 1336944 
Read = 43498 
Write = 0 
L2_Alloc = 0 
L2_WB = 19199 
n_act = 5693 
n_pre = 5677 
n_ref = 0 
n_req = 59122 
total_req = 62697 

Dual Bus Interface Util: 
issued_total_row = 11370 
issued_total_col = 62697 
Row_Bus_Util =  0.008060 
CoL_Bus_Util = 0.044442 
Either_Row_CoL_Bus_Util = 0.052322 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.003441 
queue_avg = 1.784662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78466
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1410757 n_nop=1328148 n_act=5821 n_pre=5805 n_ref_event=4567177155082382276 n_req=67067 n_rd=48954 n_rd_L2_A=0 n_write=0 n_wr_bk=22305 bw_util=0.101
n_activity=298464 dram_eff=0.4775
bk0: 3578a 1369125i bk1: 2932a 1374440i bk2: 3212a 1372808i bk3: 2678a 1378765i bk4: 3636a 1364539i bk5: 3110a 1371141i bk6: 3656a 1369490i bk7: 3168a 1374749i bk8: 3982a 1365875i bk9: 3470a 1369562i bk10: 3060a 1373405i bk11: 2542a 1374854i bk12: 2762a 1374145i bk13: 2276a 1380231i bk14: 2700a 1379551i bk15: 2192a 1382756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913430
Row_Buffer_Locality_read = 0.956183
Row_Buffer_Locality_write = 0.797880
Bank_Level_Parallism = 2.584379
Bank_Level_Parallism_Col = 2.662552
Bank_Level_Parallism_Ready = 1.285398
write_to_read_ratio_blp_rw_average = 0.526706
GrpLevelPara = 1.822402 

BW Util details:
bwutil = 0.101022 
total_CMD = 1410757 
util_bw = 142518 
Wasted_Col = 83841 
Wasted_Row = 31755 
Idle = 1152643 

BW Util Bottlenecks: 
RCDc_limit = 18177 
RCDWRc_limit = 14392 
WTRc_limit = 17534 
RTWc_limit = 73639 
CCDLc_limit = 51110 
rwq = 0 
CCDLc_limit_alone = 33337 
WTRc_limit_alone = 15753 
RTWc_limit_alone = 57647 

Commands details: 
total_CMD = 1410757 
n_nop = 1328148 
Read = 48954 
Write = 0 
L2_Alloc = 0 
L2_WB = 22305 
n_act = 5821 
n_pre = 5805 
n_ref = 4567177155082382276 
n_req = 67067 
total_req = 71259 

Dual Bus Interface Util: 
issued_total_row = 11626 
issued_total_col = 71259 
Row_Bus_Util =  0.008241 
CoL_Bus_Util = 0.050511 
Either_Row_CoL_Bus_Util = 0.058557 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.003341 
queue_avg = 2.281183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28118
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1410757 n_nop=1337287 n_act=5653 n_pre=5637 n_ref_event=0 n_req=58903 n_rd=43324 n_rd_L2_A=0 n_write=0 n_wr_bk=19129 bw_util=0.08854
n_activity=282696 dram_eff=0.4418
bk0: 2532a 1379406i bk1: 3282a 1374132i bk2: 2292a 1384313i bk3: 2958a 1379009i bk4: 2560a 1378657i bk5: 3388a 1372948i bk6: 2542a 1381790i bk7: 3428a 1373999i bk8: 2802a 1378967i bk9: 3752a 1370471i bk10: 2056a 1384558i bk11: 2828a 1376403i bk12: 1904a 1387015i bk13: 2670a 1381825i bk14: 1794a 1389843i bk15: 2536a 1381764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904283
Row_Buffer_Locality_read = 0.951274
Row_Buffer_Locality_write = 0.773605
Bank_Level_Parallism = 2.344846
Bank_Level_Parallism_Col = 2.275883
Bank_Level_Parallism_Ready = 1.225251
write_to_read_ratio_blp_rw_average = 0.506901
GrpLevelPara = 1.688353 

BW Util details:
bwutil = 0.088538 
total_CMD = 1410757 
util_bw = 124906 
Wasted_Col = 80608 
Wasted_Row = 32880 
Idle = 1172363 

BW Util Bottlenecks: 
RCDc_limit = 18839 
RCDWRc_limit = 15083 
WTRc_limit = 15140 
RTWc_limit = 60264 
CCDLc_limit = 46380 
rwq = 0 
CCDLc_limit_alone = 30956 
WTRc_limit_alone = 13616 
RTWc_limit_alone = 46364 

Commands details: 
total_CMD = 1410757 
n_nop = 1337287 
Read = 43324 
Write = 0 
L2_Alloc = 0 
L2_WB = 19129 
n_act = 5653 
n_pre = 5637 
n_ref = 0 
n_req = 58903 
total_req = 62453 

Dual Bus Interface Util: 
issued_total_row = 11290 
issued_total_col = 62453 
Row_Bus_Util =  0.008003 
CoL_Bus_Util = 0.044269 
Either_Row_CoL_Bus_Util = 0.052078 
Issued_on_Two_Bus_Simul_Util = 0.000194 
issued_two_Eff = 0.003716 
queue_avg = 1.790279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1410757 n_nop=1329702 n_act=5506 n_pre=5490 n_ref_event=0 n_req=66147 n_rd=48306 n_rd_L2_A=0 n_write=0 n_wr_bk=22006 bw_util=0.09968
n_activity=288543 dram_eff=0.4874
bk0: 2908a 1371977i bk1: 3428a 1372521i bk2: 2686a 1377575i bk3: 3174a 1374392i bk4: 3088a 1368627i bk5: 3590a 1367045i bk6: 3182a 1372586i bk7: 3580a 1370475i bk8: 3462a 1367612i bk9: 3912a 1365733i bk10: 2582a 1373572i bk11: 2898a 1374671i bk12: 2258a 1377819i bk13: 2726a 1375711i bk14: 2192a 1379131i bk15: 2640a 1379331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916988
Row_Buffer_Locality_read = 0.958142
Row_Buffer_Locality_write = 0.805560
Bank_Level_Parallism = 2.702955
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.275615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099680 
total_CMD = 1410757 
util_bw = 140624 
Wasted_Col = 82569 
Wasted_Row = 25949 
Idle = 1161615 

BW Util Bottlenecks: 
RCDc_limit = 17078 
RCDWRc_limit = 13140 
WTRc_limit = 17953 
RTWc_limit = 81696 
CCDLc_limit = 47039 
rwq = 0 
CCDLc_limit_alone = 32511 
WTRc_limit_alone = 16443 
RTWc_limit_alone = 68678 

Commands details: 
total_CMD = 1410757 
n_nop = 1329702 
Read = 48306 
Write = 0 
L2_Alloc = 0 
L2_WB = 22006 
n_act = 5506 
n_pre = 5490 
n_ref = 0 
n_req = 66147 
total_req = 70312 

Dual Bus Interface Util: 
issued_total_row = 10996 
issued_total_col = 70312 
Row_Bus_Util =  0.007794 
CoL_Bus_Util = 0.049840 
Either_Row_CoL_Bus_Util = 0.057455 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.003121 
queue_avg = 2.217361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 143440, Miss = 24936, Miss_rate = 0.174, Pending_hits = 9947, Reservation_fails = 9018
L2_cache_bank[1]: Access = 165870, Miss = 32584, Miss_rate = 0.196, Pending_hits = 13217, Reservation_fails = 10904
L2_cache_bank[2]: Access = 152554, Miss = 29578, Miss_rate = 0.194, Pending_hits = 12342, Reservation_fails = 10184
L2_cache_bank[3]: Access = 176818, Miss = 34880, Miss_rate = 0.197, Pending_hits = 13658, Reservation_fails = 14355
L2_cache_bank[4]: Access = 164264, Miss = 32736, Miss_rate = 0.199, Pending_hits = 12946, Reservation_fails = 9175
L2_cache_bank[5]: Access = 143926, Miss = 24752, Miss_rate = 0.172, Pending_hits = 10045, Reservation_fails = 11447
L2_cache_bank[6]: Access = 175258, Miss = 35036, Miss_rate = 0.200, Pending_hits = 13071, Reservation_fails = 9568
L2_cache_bank[7]: Access = 153942, Miss = 29480, Miss_rate = 0.192, Pending_hits = 12301, Reservation_fails = 11361
L2_cache_bank[8]: Access = 142006, Miss = 24774, Miss_rate = 0.174, Pending_hits = 9660, Reservation_fails = 8371
L2_cache_bank[9]: Access = 164598, Miss = 32516, Miss_rate = 0.198, Pending_hits = 12968, Reservation_fails = 9949
L2_cache_bank[10]: Access = 153168, Miss = 29460, Miss_rate = 0.192, Pending_hits = 12145, Reservation_fails = 9898
L2_cache_bank[11]: Access = 174720, Miss = 34106, Miss_rate = 0.195, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1910564
L2_total_cache_misses = 364838
L2_total_cache_miss_rate = 0.1910
L2_total_cache_pending_hits = 145191
L2_total_cache_reservation_fails = 122613
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 160752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5732
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29474
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18551
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 849
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7597
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 849
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 184180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38972
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19788
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 191
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 229
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7597
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1910564
icnt_total_pkts_simt_to_mem=722510
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06679
	minimum = 5
	maximum = 18
Network latency average = 5.06679
	minimum = 5
	maximum = 18
Slowest packet = 2459722
Flit latency average = 5.03221
	minimum = 5
	maximum = 18
Slowest flit = 2622529
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0124025
	minimum = 0 (at node 12)
	maximum = 0.0391703 (at node 20)
Accepted packet rate average = 0.0124025
	minimum = 0 (at node 12)
	maximum = 0.018725 (at node 0)
Injected flit rate average = 0.0129342
	minimum = 0 (at node 12)
	maximum = 0.0391703 (at node 20)
Accepted flit rate average= 0.0129342
	minimum = 0 (at node 12)
	maximum = 0.018725 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1763 (53 samples)
	minimum = 5 (53 samples)
	maximum = 211.528 (53 samples)
Network latency average = 19.0022 (53 samples)
	minimum = 5 (53 samples)
	maximum = 208.736 (53 samples)
Flit latency average = 18.2622 (53 samples)
	minimum = 5 (53 samples)
	maximum = 208.264 (53 samples)
Fragmentation average = 0.00262418 (53 samples)
	minimum = 0 (53 samples)
	maximum = 77.8679 (53 samples)
Injected packet rate average = 0.070848 (53 samples)
	minimum = 0.0260762 (53 samples)
	maximum = 0.198784 (53 samples)
Accepted packet rate average = 0.070848 (53 samples)
	minimum = 0.024503 (53 samples)
	maximum = 0.107886 (53 samples)
Injected flit rate average = 0.0755236 (53 samples)
	minimum = 0.033935 (53 samples)
	maximum = 0.198957 (53 samples)
Accepted flit rate average = 0.0755236 (53 samples)
	minimum = 0.0332952 (53 samples)
	maximum = 0.107886 (53 samples)
Injected packet size average = 1.06599 (53 samples)
Accepted packet size average = 1.06599 (53 samples)
Hops average = 1 (53 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 52 sec (5272 sec)
gpgpu_simulation_rate = 44034 (inst/sec)
gpgpu_simulation_rate = 289 (cycle/sec)
gpgpu_silicon_slowdown = 3460207x
GPGPU-Sim uArch: Shader 12 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 54 '_Z12lud_internalPfii'
Destroy streams for kernel 54: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 54 
kernel_stream_id = 63811
gpu_sim_cycle = 9521
gpu_sim_insn = 4666368
gpu_ipc =     490.1132
gpu_tot_sim_cycle = 1536334
gpu_tot_sim_insn = 236813616
gpu_tot_ipc =     154.1420
gpu_tot_issued_cta = 10020
gpu_occupancy = 73.9905% 
gpu_tot_occupancy = 31.9947% 
max_total_param_size = 0
gpu_stall_dramfull = 182854
gpu_stall_icnt2sh    = 300751
partiton_level_parallism =       1.1631
partiton_level_parallism_total  =       0.3712
partiton_level_parallism_util =       1.9077
partiton_level_parallism_util_total  =       1.7750
L2_BW  =     127.7983 GB/Sec
L2_BW_total  =      40.5868 GB/Sec
gpu_total_sim_rate=44572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3885618
	L1I_total_cache_misses = 62757
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 49356
L1D_cache:
	L1D_cache_core[0]: Access = 42964, Miss = 26124, Miss_rate = 0.608, Pending_hits = 2635, Reservation_fails = 19026
	L1D_cache_core[1]: Access = 42977, Miss = 26076, Miss_rate = 0.607, Pending_hits = 2636, Reservation_fails = 17778
	L1D_cache_core[2]: Access = 43779, Miss = 26655, Miss_rate = 0.609, Pending_hits = 2562, Reservation_fails = 17859
	L1D_cache_core[3]: Access = 43315, Miss = 26163, Miss_rate = 0.604, Pending_hits = 2762, Reservation_fails = 17541
	L1D_cache_core[4]: Access = 43633, Miss = 26180, Miss_rate = 0.600, Pending_hits = 3052, Reservation_fails = 17134
	L1D_cache_core[5]: Access = 43587, Miss = 26200, Miss_rate = 0.601, Pending_hits = 2704, Reservation_fails = 16272
	L1D_cache_core[6]: Access = 43236, Miss = 26323, Miss_rate = 0.609, Pending_hits = 2911, Reservation_fails = 17544
	L1D_cache_core[7]: Access = 43285, Miss = 26000, Miss_rate = 0.601, Pending_hits = 3293, Reservation_fails = 16871
	L1D_cache_core[8]: Access = 42756, Miss = 25902, Miss_rate = 0.606, Pending_hits = 2554, Reservation_fails = 20476
	L1D_cache_core[9]: Access = 42499, Miss = 26062, Miss_rate = 0.613, Pending_hits = 2742, Reservation_fails = 20439
	L1D_cache_core[10]: Access = 42740, Miss = 26102, Miss_rate = 0.611, Pending_hits = 2831, Reservation_fails = 19608
	L1D_cache_core[11]: Access = 43684, Miss = 26544, Miss_rate = 0.608, Pending_hits = 2816, Reservation_fails = 17144
	L1D_cache_core[12]: Access = 42710, Miss = 25813, Miss_rate = 0.604, Pending_hits = 3141, Reservation_fails = 22026
	L1D_cache_core[13]: Access = 43045, Miss = 26380, Miss_rate = 0.613, Pending_hits = 2502, Reservation_fails = 21803
	L1D_cache_core[14]: Access = 42551, Miss = 26147, Miss_rate = 0.614, Pending_hits = 2825, Reservation_fails = 19446
	L1D_total_cache_accesses = 646761
	L1D_total_cache_misses = 392671
	L1D_total_cache_miss_rate = 0.6071
	L1D_total_cache_pending_hits = 41966
	L1D_total_cache_reservation_fails = 280967
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 234081
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31542
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 516994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12554
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11796
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7533
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64960
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22622
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 529548

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 35795
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31424
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11796
ctas_completed 10020, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42924, 20811, 12369, 12369, 12369, 12369, 12369, 12369, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 245813760
gpgpu_n_tot_w_icount = 7681680
gpgpu_n_stall_shd_mem = 437636
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381421
gpgpu_n_mem_write_global = 166377
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686144
gpgpu_n_store_insn = 2662032
gpgpu_n_shmem_insn = 86195856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7449984
gpgpu_n_shmem_bkconflict = 99792
gpgpu_n_l1cache_bkconflict = 30740
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30740
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1523342	W0_Idle:11871605	W0_Scoreboard:9716257	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3948786	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3051368 {8:381421,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11979144 {72:166377,}
traffic_breakdown_coretomem[INST_ACC_R] = 180240 {8:22530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61027360 {40:1525684,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662032 {8:332754,}
traffic_breakdown_memtocore[INST_ACC_R] = 3604800 {40:90120,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 284 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 60 
mrq_lat_table:75564 	21038 	21576 	25250 	58564 	72044 	70819 	29129 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1010999 	679735 	150792 	16942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21294 	996 	209 	478293 	27244 	27991 	12316 	1657 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	230303 	271260 	246978 	298991 	633429 	177464 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1137 	536 	37 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.417722 11.122194 10.341137 12.422960  8.206977 11.325301  9.709497 11.495169  8.863426 11.588495  9.249191 10.421466 10.609054 10.926253 11.572770 13.839215 
dram[1]: 11.428152 12.281726 12.370000 12.908046 11.458445 10.882227 11.500000 11.824074 10.474945 11.635611 10.644508 11.198391 11.349091 11.410029 12.906383 14.575290 
dram[2]: 11.076733  7.966507 12.662577 10.447457 11.560197  8.720297 11.548309  9.248000 11.236052  8.637387 10.532134  8.317902 11.308868 10.832636 13.211896 11.758454 
dram[3]: 11.716020 10.785124 12.962644 12.312292 11.153846 11.420213 11.872685 11.638298 11.858351 10.918552 11.722826  9.742382 11.325513 11.435898 13.711191 12.407408 
dram[4]:  8.130542 11.024938  9.916933 12.582317  8.410628 11.173397  9.670391 11.510843  9.045238 11.251613  9.287128  9.944445 10.655602 11.948220 11.931707 13.239700 
dram[5]: 11.197183 12.771187 12.959322 12.806547 11.348958 11.561905 13.278932 12.508997 10.655773 11.746137 10.601156 11.210227 11.784387 12.747405 13.212766 14.867220 
average row locality = 380989/34199 = 11.140355
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       944      1370       981      1390      1125      1602      1108      1614      1209      1780       911      1336       822      1238       780      1179 
dram[1]:      1165      1499      1238      1516      1429      1734      1465      1732      1592      1924      1219      1420      1047      1324      1000      1271 
dram[2]:      1372       955      1400       971      1598      1130      1624      1095      1777      1212      1375       859      1241       823      1188       771 
dram[3]:      1494      1177      1525      1229      1732      1439      1742      1456      1920      1601      1468      1160      1322      1047      1282       992 
dram[4]:       941      1374       981      1391      1113      1601      1099      1617      1198      1777       902      1317       814      1238       778      1179 
dram[5]:      1263      1368      1337      1383      1522      1589      1541      1583      1670      1764      1269      1295      1115      1209      1081      1155 
total dram writes = 125405
bank skew: 1924/771 = 2.50
chip skew: 22586/19320 = 1.17
average mf latency per bank:
dram[0]:       5815      4295      5472      4461      4880      3811      5331      3742      4763      3236      5115      3981      5045      3848      4840      3931
dram[1]:       4423      4378      4273      4525      4117      4384      4249      4383      3528      3545      3806      3799      3630      3546      3688      3798
dram[2]:       4366      5390      4426      5669      3899      4717      3747      5257      3335      4462      4011      5119      3954      4789      3997      4718
dram[3]:       4651      4294      4386      4372      4185      4142      4382      4604      3553      3639      3780      4082      3580      3764      3787      3858
dram[4]:       5833      4280      5471      4549      4919      3852      5237      3837      4678      3288      4925      4210      5039      3750      4912      3994
dram[5]:       3994      4690      3917      5006      3892      4621      4003      4946      3364      3819      3553      4212      3441      3804      3331      4177
maximum mf latency per bank:
dram[0]:        776      1232       987      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419554 n_nop=1345257 n_act=5679 n_pre=5663 n_ref_event=0 n_req=59635 n_rd=43816 n_rd_L2_A=0 n_write=0 n_wr_bk=19389 bw_util=0.08905
n_activity=286395 dram_eff=0.4414
bk0: 2554a 1387673i bk1: 3362a 1383475i bk2: 2280a 1392928i bk3: 2976a 1386879i bk4: 2598a 1386952i bk5: 3418a 1382007i bk6: 2548a 1391051i bk7: 3444a 1383793i bk8: 2832a 1386562i bk9: 3810a 1378812i bk10: 2104a 1391962i bk11: 2892a 1384321i bk12: 1908a 1394472i bk13: 2716a 1388570i bk14: 1812a 1397742i bk15: 2562a 1390861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904955
Row_Buffer_Locality_read = 0.951525
Row_Buffer_Locality_write = 0.775966
Bank_Level_Parallism = 2.348450
Bank_Level_Parallism_Col = 2.282923
Bank_Level_Parallism_Ready = 1.234147
write_to_read_ratio_blp_rw_average = 0.507222
GrpLevelPara = 1.687405 

BW Util details:
bwutil = 0.089049 
total_CMD = 1419554 
util_bw = 126410 
Wasted_Col = 82073 
Wasted_Row = 33248 
Idle = 1177823 

BW Util Bottlenecks: 
RCDc_limit = 18728 
RCDWRc_limit = 15218 
WTRc_limit = 15553 
RTWc_limit = 62937 
CCDLc_limit = 48672 
rwq = 0 
CCDLc_limit_alone = 32425 
WTRc_limit_alone = 14025 
RTWc_limit_alone = 48218 

Commands details: 
total_CMD = 1419554 
n_nop = 1345257 
Read = 43816 
Write = 0 
L2_Alloc = 0 
L2_WB = 19389 
n_act = 5679 
n_pre = 5663 
n_ref = 0 
n_req = 59635 
total_req = 63205 

Dual Bus Interface Util: 
issued_total_row = 11342 
issued_total_col = 63205 
Row_Bus_Util =  0.007990 
CoL_Bus_Util = 0.044525 
Either_Row_CoL_Bus_Util = 0.052338 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.003365 
queue_avg = 1.812003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.812
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419554 n_nop=1336138 n_act=5820 n_pre=5804 n_ref_event=0 n_req=67881 n_rd=49494 n_rd_L2_A=0 n_write=0 n_wr_bk=22575 bw_util=0.1015
n_activity=302419 dram_eff=0.4766
bk0: 2958a 1383528i bk1: 3618a 1379466i bk2: 2706a 1387108i bk3: 3230a 1383118i bk4: 3130a 1380059i bk5: 3674a 1373200i bk6: 3208a 1382781i bk7: 3672a 1378681i bk8: 3524a 1378076i bk9: 4054a 1374267i bk10: 2696a 1384761i bk11: 3004a 1379886i bk12: 2288a 1387006i bk13: 2798a 1383835i bk14: 2218a 1390706i bk15: 2716a 1387865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914468
Row_Buffer_Locality_read = 0.956641
Row_Buffer_Locality_write = 0.800946
Bank_Level_Parallism = 2.566661
Bank_Level_Parallism_Col = 2.502405
Bank_Level_Parallism_Ready = 1.273260
write_to_read_ratio_blp_rw_average = 0.526990
GrpLevelPara = 1.819772 

BW Util details:
bwutil = 0.101538 
total_CMD = 1419554 
util_bw = 144138 
Wasted_Col = 85233 
Wasted_Row = 31626 
Idle = 1158557 

BW Util Bottlenecks: 
RCDc_limit = 18339 
RCDWRc_limit = 14470 
WTRc_limit = 18022 
RTWc_limit = 74644 
CCDLc_limit = 51991 
rwq = 0 
CCDLc_limit_alone = 34261 
WTRc_limit_alone = 16140 
RTWc_limit_alone = 58796 

Commands details: 
total_CMD = 1419554 
n_nop = 1336138 
Read = 49494 
Write = 0 
L2_Alloc = 0 
L2_WB = 22575 
n_act = 5820 
n_pre = 5804 
n_ref = 0 
n_req = 67881 
total_req = 72069 

Dual Bus Interface Util: 
issued_total_row = 11624 
issued_total_col = 72069 
Row_Bus_Util =  0.008188 
CoL_Bus_Util = 0.050769 
Either_Row_CoL_Bus_Util = 0.058762 
Issued_on_Two_Bus_Simul_Util = 0.000195 
issued_two_Eff = 0.003321 
queue_avg = 2.353267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419554 n_nop=1345175 n_act=5722 n_pre=5706 n_ref_event=0 n_req=59630 n_rd=43814 n_rd_L2_A=0 n_write=0 n_wr_bk=19391 bw_util=0.08905
n_activity=287138 dram_eff=0.4402
bk0: 3376a 1382028i bk1: 2550a 1387913i bk2: 2986a 1387503i bk3: 2276a 1393352i bk4: 3426a 1381435i bk5: 2588a 1387581i bk6: 3460a 1383593i bk7: 2548a 1390091i bk8: 3810a 1378597i bk9: 2836a 1385272i bk10: 2980a 1384987i bk11: 1984a 1391930i bk12: 2708a 1387993i bk13: 1918a 1395561i bk14: 2582a 1390810i bk15: 1786a 1398342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904276
Row_Buffer_Locality_read = 0.951636
Row_Buffer_Locality_write = 0.773078
Bank_Level_Parallism = 2.345794
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.242629
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089049 
total_CMD = 1419554 
util_bw = 126410 
Wasted_Col = 82184 
Wasted_Row = 33833 
Idle = 1177127 

BW Util Bottlenecks: 
RCDc_limit = 18792 
RCDWRc_limit = 15245 
WTRc_limit = 14475 
RTWc_limit = 62844 
CCDLc_limit = 47571 
rwq = 0 
CCDLc_limit_alone = 32053 
WTRc_limit_alone = 13016 
RTWc_limit_alone = 48785 

Commands details: 
total_CMD = 1419554 
n_nop = 1345175 
Read = 43814 
Write = 0 
L2_Alloc = 0 
L2_WB = 19391 
n_act = 5722 
n_pre = 5706 
n_ref = 0 
n_req = 59630 
total_req = 63205 

Dual Bus Interface Util: 
issued_total_row = 11428 
issued_total_col = 63205 
Row_Bus_Util =  0.008050 
CoL_Bus_Util = 0.044525 
Either_Row_CoL_Bus_Util = 0.052396 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.003415 
queue_avg = 1.777586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419554 n_nop=1336048 n_act=5856 n_pre=5840 n_ref_event=4567177155082382276 n_req=67896 n_rd=49502 n_rd_L2_A=0 n_write=0 n_wr_bk=22586 bw_util=0.1016
n_activity=302395 dram_eff=0.4768
bk0: 3610a 1377520i bk1: 2968a 1382941i bk2: 3244a 1381344i bk3: 2706a 1387377i bk4: 3668a 1373006i bk5: 3142a 1379548i bk6: 3688a 1378019i bk7: 3196a 1383089i bk8: 4046a 1374171i bk9: 3534a 1377656i bk10: 3104a 1381861i bk11: 2578a 1383348i bk12: 2794a 1382677i bk13: 2288a 1388701i bk14: 2732a 1388081i bk15: 2204a 1391361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913971
Row_Buffer_Locality_read = 0.956487
Row_Buffer_Locality_write = 0.799554
Bank_Level_Parallism = 2.579338
Bank_Level_Parallism_Col = 2.656365
Bank_Level_Parallism_Ready = 1.283833
write_to_read_ratio_blp_rw_average = 0.527289
GrpLevelPara = 1.819923 

BW Util details:
bwutil = 0.101564 
total_CMD = 1419554 
util_bw = 144176 
Wasted_Col = 84969 
Wasted_Row = 31996 
Idle = 1158413 

BW Util Bottlenecks: 
RCDc_limit = 18269 
RCDWRc_limit = 14491 
WTRc_limit = 17839 
RTWc_limit = 74805 
CCDLc_limit = 51757 
rwq = 0 
CCDLc_limit_alone = 33697 
WTRc_limit_alone = 16033 
RTWc_limit_alone = 58551 

Commands details: 
total_CMD = 1419554 
n_nop = 1336048 
Read = 49502 
Write = 0 
L2_Alloc = 0 
L2_WB = 22586 
n_act = 5856 
n_pre = 5840 
n_ref = 4567177155082382276 
n_req = 67896 
total_req = 72088 

Dual Bus Interface Util: 
issued_total_row = 11696 
issued_total_col = 72088 
Row_Bus_Util =  0.008239 
CoL_Bus_Util = 0.050782 
Either_Row_CoL_Bus_Util = 0.058826 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.003329 
queue_avg = 2.280359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28036
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419554 n_nop=1345538 n_act=5677 n_pre=5661 n_ref_event=0 n_req=59402 n_rd=43632 n_rd_L2_A=0 n_write=0 n_wr_bk=19320 bw_util=0.08869
n_activity=285530 dram_eff=0.4409
bk0: 2532a 1388158i bk1: 3318a 1382751i bk2: 2292a 1393112i bk3: 2990a 1387592i bk4: 2560a 1387416i bk5: 3420a 1381399i bk6: 2542a 1390426i bk7: 3460a 1382380i bk8: 2810a 1387720i bk9: 3804a 1378705i bk10: 2068a 1393295i bk11: 2868a 1384946i bk12: 1904a 1395795i bk13: 2702a 1390408i bk14: 1794a 1398636i bk15: 2568a 1390377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904683
Row_Buffer_Locality_read = 0.951503
Row_Buffer_Locality_write = 0.775143
Bank_Level_Parallism = 2.338934
Bank_Level_Parallism_Col = 2.270188
Bank_Level_Parallism_Ready = 1.223901
write_to_read_ratio_blp_rw_average = 0.507573
GrpLevelPara = 1.684716 

BW Util details:
bwutil = 0.088693 
total_CMD = 1419554 
util_bw = 125904 
Wasted_Col = 81476 
Wasted_Row = 33072 
Idle = 1179102 

BW Util Bottlenecks: 
RCDc_limit = 18898 
RCDWRc_limit = 15186 
WTRc_limit = 15302 
RTWc_limit = 60952 
CCDLc_limit = 46839 
rwq = 0 
CCDLc_limit_alone = 31213 
WTRc_limit_alone = 13758 
RTWc_limit_alone = 46870 

Commands details: 
total_CMD = 1419554 
n_nop = 1345538 
Read = 43632 
Write = 0 
L2_Alloc = 0 
L2_WB = 19320 
n_act = 5677 
n_pre = 5661 
n_ref = 0 
n_req = 59402 
total_req = 62952 

Dual Bus Interface Util: 
issued_total_row = 11338 
issued_total_col = 62952 
Row_Bus_Util =  0.007987 
CoL_Bus_Util = 0.044346 
Either_Row_CoL_Bus_Util = 0.052140 
Issued_on_Two_Bus_Simul_Util = 0.000193 
issued_two_Eff = 0.003702 
queue_avg = 1.783342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1419554 n_nop=1338055 n_act=5529 n_pre=5513 n_ref_event=0 n_req=66545 n_rd=48566 n_rd_L2_A=0 n_write=0 n_wr_bk=22144 bw_util=0.09962
n_activity=290668 dram_eff=0.4865
bk0: 2940a 1380681i bk1: 3428a 1381163i bk2: 2718a 1386278i bk3: 3174a 1383119i bk4: 3120a 1377186i bk5: 3590a 1375757i bk6: 3214a 1381153i bk7: 3580a 1379107i bk8: 3526a 1375949i bk9: 3912a 1374188i bk10: 2626a 1382088i bk11: 2898a 1383388i bk12: 2266a 1386586i bk13: 2726a 1384294i bk14: 2208a 1387863i bk15: 2640a 1387971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917139
Row_Buffer_Locality_read = 0.958304
Row_Buffer_Locality_write = 0.805940
Bank_Level_Parallism = 2.699115
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.274876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099623 
total_CMD = 1419554 
util_bw = 141420 
Wasted_Col = 83147 
Wasted_Row = 26146 
Idle = 1168841 

BW Util Bottlenecks: 
RCDc_limit = 17110 
RCDWRc_limit = 13246 
WTRc_limit = 18037 
RTWc_limit = 82330 
CCDLc_limit = 47310 
rwq = 0 
CCDLc_limit_alone = 32726 
WTRc_limit_alone = 16526 
RTWc_limit_alone = 69257 

Commands details: 
total_CMD = 1419554 
n_nop = 1338055 
Read = 48566 
Write = 0 
L2_Alloc = 0 
L2_WB = 22144 
n_act = 5529 
n_pre = 5513 
n_ref = 0 
n_req = 66545 
total_req = 70710 

Dual Bus Interface Util: 
issued_total_row = 11042 
issued_total_col = 70710 
Row_Bus_Util =  0.007778 
CoL_Bus_Util = 0.049811 
Either_Row_CoL_Bus_Util = 0.057412 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.003104 
queue_avg = 2.207117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20712

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148180, Miss = 25110, Miss_rate = 0.169, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 168450, Miss = 33018, Miss_rate = 0.196, Pending_hits = 13315, Reservation_fails = 10905
L2_cache_bank[2]: Access = 155174, Miss = 29988, Miss_rate = 0.193, Pending_hits = 12460, Reservation_fails = 10186
L2_cache_bank[3]: Access = 179330, Miss = 35330, Miss_rate = 0.197, Pending_hits = 13765, Reservation_fails = 14360
L2_cache_bank[4]: Access = 166848, Miss = 33174, Miss_rate = 0.199, Pending_hits = 13050, Reservation_fails = 9176
L2_cache_bank[5]: Access = 148774, Miss = 24928, Miss_rate = 0.168, Pending_hits = 10090, Reservation_fails = 11581
L2_cache_bank[6]: Access = 177770, Miss = 35486, Miss_rate = 0.200, Pending_hits = 13181, Reservation_fails = 9573
L2_cache_bank[7]: Access = 156826, Miss = 29876, Miss_rate = 0.191, Pending_hits = 12411, Reservation_fails = 11362
L2_cache_bank[8]: Access = 146718, Miss = 24944, Miss_rate = 0.170, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 167370, Miss = 32952, Miss_rate = 0.197, Pending_hits = 13072, Reservation_fails = 9949
L2_cache_bank[10]: Access = 155792, Miss = 29870, Miss_rate = 0.192, Pending_hits = 12247, Reservation_fails = 9899
L2_cache_bank[11]: Access = 177356, Miss = 34106, Miss_rate = 0.192, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1948588
L2_total_cache_misses = 368782
L2_total_cache_miss_rate = 0.1893
L2_total_cache_pending_hits = 146167
L2_total_cache_reservation_fails = 122782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6688
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5571
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5571
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18815
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 869
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 100
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7731
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 300
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 869
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 215636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45244
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20084
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 207
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7731
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1948588
icnt_total_pkts_simt_to_mem=736720
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.0006
	minimum = 5
	maximum = 291
Network latency average = 51.257
	minimum = 5
	maximum = 291
Slowest packet = 2478836
Flit latency average = 48.4531
	minimum = 5
	maximum = 291
Slowest flit = 2642077
Fragmentation average = 0.00411422
	minimum = 0
	maximum = 143
Injected packet rate average = 0.190993
	minimum = 0.0660645 (at node 5)
	maximum = 0.50919 (at node 20)
Accepted packet rate average = 0.190993
	minimum = 0.0817141 (at node 18)
	maximum = 0.297868 (at node 6)
Injected flit rate average = 0.203192
	minimum = 0.0845499 (at node 5)
	maximum = 0.50919 (at node 20)
Accepted flit rate average= 0.203192
	minimum = 0.113223 (at node 18)
	maximum = 0.297868 (at node 6)
Injected packet length average = 1.06387
Accepted packet length average = 1.06387
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8212 (54 samples)
	minimum = 5 (54 samples)
	maximum = 213 (54 samples)
Network latency average = 19.5996 (54 samples)
	minimum = 5 (54 samples)
	maximum = 210.259 (54 samples)
Flit latency average = 18.8213 (54 samples)
	minimum = 5 (54 samples)
	maximum = 209.796 (54 samples)
Fragmentation average = 0.00265178 (54 samples)
	minimum = 0 (54 samples)
	maximum = 79.0741 (54 samples)
Injected packet rate average = 0.073073 (54 samples)
	minimum = 0.0268167 (54 samples)
	maximum = 0.204532 (54 samples)
Accepted packet rate average = 0.073073 (54 samples)
	minimum = 0.0255625 (54 samples)
	maximum = 0.111404 (54 samples)
Injected flit rate average = 0.0778879 (54 samples)
	minimum = 0.0348723 (54 samples)
	maximum = 0.204702 (54 samples)
Accepted flit rate average = 0.0778879 (54 samples)
	minimum = 0.0347753 (54 samples)
	maximum = 0.111404 (54 samples)
Injected packet size average = 1.06589 (54 samples)
Accepted packet size average = 1.06589 (54 samples)
Hops average = 1 (54 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 33 sec (5313 sec)
gpgpu_simulation_rate = 44572 (inst/sec)
gpgpu_simulation_rate = 289 (cycle/sec)
gpgpu_silicon_slowdown = 3460207x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 55 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 55: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 55 
kernel_stream_id = 63811
gpu_sim_cycle = 27016
gpu_sim_insn = 19880
gpu_ipc =       0.7359
gpu_tot_sim_cycle = 1563350
gpu_tot_sim_insn = 236833496
gpu_tot_ipc =     151.4910
gpu_tot_issued_cta = 10021
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.9423% 
max_total_param_size = 0
gpu_stall_dramfull = 182854
gpu_stall_icnt2sh    = 300751
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3648
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7749
L2_BW  =       0.1682 GB/Sec
L2_BW_total  =      39.8883 GB/Sec
gpu_total_sim_rate=43939

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3887290
	L1I_total_cache_misses = 62769
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 49356
L1D_cache:
	L1D_cache_core[0]: Access = 42964, Miss = 26124, Miss_rate = 0.608, Pending_hits = 2635, Reservation_fails = 19026
	L1D_cache_core[1]: Access = 42977, Miss = 26076, Miss_rate = 0.607, Pending_hits = 2636, Reservation_fails = 17778
	L1D_cache_core[2]: Access = 43779, Miss = 26655, Miss_rate = 0.609, Pending_hits = 2562, Reservation_fails = 17859
	L1D_cache_core[3]: Access = 43315, Miss = 26163, Miss_rate = 0.604, Pending_hits = 2762, Reservation_fails = 17541
	L1D_cache_core[4]: Access = 43633, Miss = 26180, Miss_rate = 0.600, Pending_hits = 3052, Reservation_fails = 17134
	L1D_cache_core[5]: Access = 43587, Miss = 26200, Miss_rate = 0.601, Pending_hits = 2704, Reservation_fails = 16272
	L1D_cache_core[6]: Access = 43236, Miss = 26323, Miss_rate = 0.609, Pending_hits = 2911, Reservation_fails = 17544
	L1D_cache_core[7]: Access = 43285, Miss = 26000, Miss_rate = 0.601, Pending_hits = 3293, Reservation_fails = 16871
	L1D_cache_core[8]: Access = 42756, Miss = 25902, Miss_rate = 0.606, Pending_hits = 2554, Reservation_fails = 20476
	L1D_cache_core[9]: Access = 42530, Miss = 26078, Miss_rate = 0.613, Pending_hits = 2742, Reservation_fails = 20439
	L1D_cache_core[10]: Access = 42740, Miss = 26102, Miss_rate = 0.611, Pending_hits = 2831, Reservation_fails = 19608
	L1D_cache_core[11]: Access = 43684, Miss = 26544, Miss_rate = 0.608, Pending_hits = 2816, Reservation_fails = 17144
	L1D_cache_core[12]: Access = 42710, Miss = 25813, Miss_rate = 0.604, Pending_hits = 3141, Reservation_fails = 22026
	L1D_cache_core[13]: Access = 43045, Miss = 26380, Miss_rate = 0.613, Pending_hits = 2502, Reservation_fails = 21803
	L1D_cache_core[14]: Access = 42551, Miss = 26147, Miss_rate = 0.614, Pending_hits = 2825, Reservation_fails = 19446
	L1D_total_cache_accesses = 646792
	L1D_total_cache_misses = 392687
	L1D_total_cache_miss_rate = 0.6071
	L1D_total_cache_pending_hits = 41966
	L1D_total_cache_reservation_fails = 280967
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 234087
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31548
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 518654
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12566
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11796
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7533
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22637
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 531220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 35795
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31424
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11796
ctas_completed 10021, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42924, 20811, 12369, 12369, 12369, 12369, 12369, 12369, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 245908128
gpgpu_n_tot_w_icount = 7684629
gpgpu_n_stall_shd_mem = 438140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381437
gpgpu_n_mem_write_global = 166392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686400
gpgpu_n_store_insn = 2662272
gpgpu_n_shmem_insn = 86200552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7450080
gpgpu_n_shmem_bkconflict = 100296
gpgpu_n_l1cache_bkconflict = 30740
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 100296
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30740
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1523342	W0_Idle:11902657	W0_Scoreboard:9736286	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:483404	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3951735	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3051496 {8:381437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11980224 {72:166392,}
traffic_breakdown_coretomem[INST_ACC_R] = 180336 {8:22542,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61029920 {40:1525748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662272 {8:332784,}
traffic_breakdown_memtocore[INST_ACC_R] = 3606720 {40:90168,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 284 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 60 
mrq_lat_table:75567 	21039 	21576 	25250 	58570 	72044 	70819 	29129 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1011093 	679735 	150792 	16942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21306 	996 	209 	478324 	27244 	27991 	12316 	1657 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	230397 	271260 	246978 	298991 	633429 	177464 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1148 	536 	37 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.417722 11.122194 10.341137 12.422960  8.206977 11.325301  9.709497 11.495169  8.863426 11.588495  9.249191 10.421466 10.609054 10.926253 11.572770 13.839215 
dram[1]: 11.428152 12.281726 12.370000 12.908046 11.458445 10.882227 11.500000 11.824074 10.474945 11.635611 10.644508 11.198391 11.349091 11.410029 12.906383 14.575290 
dram[2]: 11.076733  7.966507 12.662577 10.447457 11.560197  8.720297 11.548309  9.248000 11.236052  8.637387 10.532134  8.317902 11.308868 10.832636 13.211896 11.758454 
dram[3]: 11.716020 10.785124 12.962644 12.312292 11.153846 11.420213 11.872685 11.638298 11.858351 10.918552 11.722826  9.742382 11.325513 11.435898 13.711191 12.407408 
dram[4]:  8.120393 11.024938  9.916933 12.582317  8.410628 11.173397  9.670391 11.510843  9.026128 11.251613  9.287128  9.944445 10.655602 11.948220 11.931707 13.239700 
dram[5]: 11.176967 12.771187 12.959322 12.806547 11.348958 11.561905 13.278932 12.508997 10.655773 11.746137 10.601156 11.210227 11.788104 12.747405 13.212766 14.867220 
average row locality = 380999/34202 = 11.139670
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       944      1370       981      1390      1125      1602      1108      1614      1209      1780       911      1336       822      1238       780      1179 
dram[1]:      1165      1499      1238      1516      1429      1734      1465      1732      1592      1924      1219      1420      1047      1324      1000      1271 
dram[2]:      1372       955      1400       971      1598      1130      1624      1095      1777      1212      1375       859      1241       823      1188       771 
dram[3]:      1494      1177      1525      1229      1732      1439      1742      1456      1920      1601      1468      1160      1322      1047      1282       992 
dram[4]:       941      1374       981      1391      1113      1601      1099      1617      1199      1777       902      1317       814      1238       778      1179 
dram[5]:      1263      1368      1337      1383      1522      1589      1541      1583      1670      1764      1269      1295      1116      1209      1081      1155 
total dram writes = 125407
bank skew: 1924/771 = 2.50
chip skew: 22586/19321 = 1.17
average mf latency per bank:
dram[0]:       5815      4295      5472      4461      4880      3811      5331      3742      4767      3236      5115      3981      5045      3848      4840      3931
dram[1]:       4423      4378      4273      4525      4117      4384      4249      4383      3528      3545      3806      3799      3630      3546      3688      3798
dram[2]:       4366      5390      4426      5669      3899      4717      3747      5257      3335      4465      4011      5119      3954      4789      3997      4718
dram[3]:       4651      4294      4386      4372      4185      4142      4382      4604      3553      3639      3780      4082      3580      3764      3787      3858
dram[4]:       5833      4280      5471      4549      4919      3852      5237      3837      4678      3288      4925      4210      5039      3750      4912      3994
dram[5]:       3994      4690      3917      5006      3892      4621      4003      4946      3364      3819      3553      4212      3438      3804      3331      4177
maximum mf latency per bank:
dram[0]:        776      1232       987      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1444516 n_nop=1370219 n_act=5679 n_pre=5663 n_ref_event=0 n_req=59635 n_rd=43816 n_rd_L2_A=0 n_write=0 n_wr_bk=19389 bw_util=0.08751
n_activity=286395 dram_eff=0.4414
bk0: 2554a 1412635i bk1: 3362a 1408437i bk2: 2280a 1417890i bk3: 2976a 1411841i bk4: 2598a 1411914i bk5: 3418a 1406969i bk6: 2548a 1416013i bk7: 3444a 1408755i bk8: 2832a 1411524i bk9: 3810a 1403774i bk10: 2104a 1416924i bk11: 2892a 1409283i bk12: 1908a 1419434i bk13: 2716a 1413532i bk14: 1812a 1422704i bk15: 2562a 1415823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904955
Row_Buffer_Locality_read = 0.951525
Row_Buffer_Locality_write = 0.775966
Bank_Level_Parallism = 2.348450
Bank_Level_Parallism_Col = 2.282923
Bank_Level_Parallism_Ready = 1.234147
write_to_read_ratio_blp_rw_average = 0.507222
GrpLevelPara = 1.687405 

BW Util details:
bwutil = 0.087510 
total_CMD = 1444516 
util_bw = 126410 
Wasted_Col = 82073 
Wasted_Row = 33248 
Idle = 1202785 

BW Util Bottlenecks: 
RCDc_limit = 18728 
RCDWRc_limit = 15218 
WTRc_limit = 15553 
RTWc_limit = 62937 
CCDLc_limit = 48672 
rwq = 0 
CCDLc_limit_alone = 32425 
WTRc_limit_alone = 14025 
RTWc_limit_alone = 48218 

Commands details: 
total_CMD = 1444516 
n_nop = 1370219 
Read = 43816 
Write = 0 
L2_Alloc = 0 
L2_WB = 19389 
n_act = 5679 
n_pre = 5663 
n_ref = 0 
n_req = 59635 
total_req = 63205 

Dual Bus Interface Util: 
issued_total_row = 11342 
issued_total_col = 63205 
Row_Bus_Util =  0.007852 
CoL_Bus_Util = 0.043755 
Either_Row_CoL_Bus_Util = 0.051434 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.003365 
queue_avg = 1.780691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78069
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1444516 n_nop=1361100 n_act=5820 n_pre=5804 n_ref_event=0 n_req=67881 n_rd=49494 n_rd_L2_A=0 n_write=0 n_wr_bk=22575 bw_util=0.09978
n_activity=302419 dram_eff=0.4766
bk0: 2958a 1408490i bk1: 3618a 1404428i bk2: 2706a 1412070i bk3: 3230a 1408080i bk4: 3130a 1405021i bk5: 3674a 1398162i bk6: 3208a 1407743i bk7: 3672a 1403643i bk8: 3524a 1403038i bk9: 4054a 1399229i bk10: 2696a 1409723i bk11: 3004a 1404848i bk12: 2288a 1411968i bk13: 2798a 1408797i bk14: 2218a 1415668i bk15: 2716a 1412827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914468
Row_Buffer_Locality_read = 0.956641
Row_Buffer_Locality_write = 0.800946
Bank_Level_Parallism = 2.566661
Bank_Level_Parallism_Col = 2.502405
Bank_Level_Parallism_Ready = 1.273260
write_to_read_ratio_blp_rw_average = 0.526990
GrpLevelPara = 1.819772 

BW Util details:
bwutil = 0.099783 
total_CMD = 1444516 
util_bw = 144138 
Wasted_Col = 85233 
Wasted_Row = 31626 
Idle = 1183519 

BW Util Bottlenecks: 
RCDc_limit = 18339 
RCDWRc_limit = 14470 
WTRc_limit = 18022 
RTWc_limit = 74644 
CCDLc_limit = 51991 
rwq = 0 
CCDLc_limit_alone = 34261 
WTRc_limit_alone = 16140 
RTWc_limit_alone = 58796 

Commands details: 
total_CMD = 1444516 
n_nop = 1361100 
Read = 49494 
Write = 0 
L2_Alloc = 0 
L2_WB = 22575 
n_act = 5820 
n_pre = 5804 
n_ref = 0 
n_req = 67881 
total_req = 72069 

Dual Bus Interface Util: 
issued_total_row = 11624 
issued_total_col = 72069 
Row_Bus_Util =  0.008047 
CoL_Bus_Util = 0.049891 
Either_Row_CoL_Bus_Util = 0.057747 
Issued_on_Two_Bus_Simul_Util = 0.000192 
issued_two_Eff = 0.003321 
queue_avg = 2.312602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3126
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1444516 n_nop=1370137 n_act=5722 n_pre=5706 n_ref_event=0 n_req=59630 n_rd=43814 n_rd_L2_A=0 n_write=0 n_wr_bk=19391 bw_util=0.08751
n_activity=287138 dram_eff=0.4402
bk0: 3376a 1406990i bk1: 2550a 1412875i bk2: 2986a 1412465i bk3: 2276a 1418314i bk4: 3426a 1406397i bk5: 2588a 1412543i bk6: 3460a 1408555i bk7: 2548a 1415053i bk8: 3810a 1403559i bk9: 2836a 1410234i bk10: 2980a 1409949i bk11: 1984a 1416892i bk12: 2708a 1412955i bk13: 1918a 1420523i bk14: 2582a 1415772i bk15: 1786a 1423304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904276
Row_Buffer_Locality_read = 0.951636
Row_Buffer_Locality_write = 0.773078
Bank_Level_Parallism = 2.345794
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.242629
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.087510 
total_CMD = 1444516 
util_bw = 126410 
Wasted_Col = 82184 
Wasted_Row = 33833 
Idle = 1202089 

BW Util Bottlenecks: 
RCDc_limit = 18792 
RCDWRc_limit = 15245 
WTRc_limit = 14475 
RTWc_limit = 62844 
CCDLc_limit = 47571 
rwq = 0 
CCDLc_limit_alone = 32053 
WTRc_limit_alone = 13016 
RTWc_limit_alone = 48785 

Commands details: 
total_CMD = 1444516 
n_nop = 1370137 
Read = 43814 
Write = 0 
L2_Alloc = 0 
L2_WB = 19391 
n_act = 5722 
n_pre = 5706 
n_ref = 0 
n_req = 59630 
total_req = 63205 

Dual Bus Interface Util: 
issued_total_row = 11428 
issued_total_col = 63205 
Row_Bus_Util =  0.007911 
CoL_Bus_Util = 0.043755 
Either_Row_CoL_Bus_Util = 0.051491 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.003415 
queue_avg = 1.746868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74687
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1444516 n_nop=1361010 n_act=5856 n_pre=5840 n_ref_event=4567177155082382276 n_req=67896 n_rd=49502 n_rd_L2_A=0 n_write=0 n_wr_bk=22586 bw_util=0.09981
n_activity=302395 dram_eff=0.4768
bk0: 3610a 1402482i bk1: 2968a 1407903i bk2: 3244a 1406306i bk3: 2706a 1412339i bk4: 3668a 1397968i bk5: 3142a 1404510i bk6: 3688a 1402981i bk7: 3196a 1408051i bk8: 4046a 1399133i bk9: 3534a 1402618i bk10: 3104a 1406823i bk11: 2578a 1408310i bk12: 2794a 1407639i bk13: 2288a 1413663i bk14: 2732a 1413043i bk15: 2204a 1416323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913971
Row_Buffer_Locality_read = 0.956487
Row_Buffer_Locality_write = 0.799554
Bank_Level_Parallism = 2.579338
Bank_Level_Parallism_Col = 2.656365
Bank_Level_Parallism_Ready = 1.283833
write_to_read_ratio_blp_rw_average = 0.527289
GrpLevelPara = 1.819923 

BW Util details:
bwutil = 0.099809 
total_CMD = 1444516 
util_bw = 144176 
Wasted_Col = 84969 
Wasted_Row = 31996 
Idle = 1183375 

BW Util Bottlenecks: 
RCDc_limit = 18269 
RCDWRc_limit = 14491 
WTRc_limit = 17839 
RTWc_limit = 74805 
CCDLc_limit = 51757 
rwq = 0 
CCDLc_limit_alone = 33697 
WTRc_limit_alone = 16033 
RTWc_limit_alone = 58551 

Commands details: 
total_CMD = 1444516 
n_nop = 1361010 
Read = 49502 
Write = 0 
L2_Alloc = 0 
L2_WB = 22586 
n_act = 5856 
n_pre = 5840 
n_ref = 4567177155082382276 
n_req = 67896 
total_req = 72088 

Dual Bus Interface Util: 
issued_total_row = 11696 
issued_total_col = 72088 
Row_Bus_Util =  0.008097 
CoL_Bus_Util = 0.049905 
Either_Row_CoL_Bus_Util = 0.057809 
Issued_on_Two_Bus_Simul_Util = 0.000192 
issued_two_Eff = 0.003329 
queue_avg = 2.240953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1444516 n_nop=1370491 n_act=5679 n_pre=5663 n_ref_event=0 n_req=59407 n_rd=43636 n_rd_L2_A=0 n_write=0 n_wr_bk=19321 bw_util=0.08717
n_activity=285588 dram_eff=0.4409
bk0: 2536a 1413090i bk1: 3318a 1407712i bk2: 2292a 1418074i bk3: 2990a 1412555i bk4: 2560a 1412379i bk5: 3420a 1406362i bk6: 2542a 1415389i bk7: 3460a 1407343i bk8: 2810a 1412638i bk9: 3804a 1403666i bk10: 2068a 1418256i bk11: 2868a 1409907i bk12: 1904a 1420756i bk13: 2702a 1415369i bk14: 1794a 1423597i bk15: 2568a 1415339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904658
Row_Buffer_Locality_read = 0.951485
Row_Buffer_Locality_write = 0.775094
Bank_Level_Parallism = 2.338813
Bank_Level_Parallism_Col = 2.270052
Bank_Level_Parallism_Ready = 1.223884
write_to_read_ratio_blp_rw_average = 0.507587
GrpLevelPara = 1.684602 

BW Util details:
bwutil = 0.087167 
total_CMD = 1444516 
util_bw = 125914 
Wasted_Col = 81501 
Wasted_Row = 33084 
Idle = 1204017 

BW Util Bottlenecks: 
RCDc_limit = 18910 
RCDWRc_limit = 15192 
WTRc_limit = 15302 
RTWc_limit = 60965 
CCDLc_limit = 46846 
rwq = 0 
CCDLc_limit_alone = 31216 
WTRc_limit_alone = 13758 
RTWc_limit_alone = 46879 

Commands details: 
total_CMD = 1444516 
n_nop = 1370491 
Read = 43636 
Write = 0 
L2_Alloc = 0 
L2_WB = 19321 
n_act = 5679 
n_pre = 5663 
n_ref = 0 
n_req = 59407 
total_req = 62957 

Dual Bus Interface Util: 
issued_total_row = 11342 
issued_total_col = 62957 
Row_Bus_Util =  0.007852 
CoL_Bus_Util = 0.043583 
Either_Row_CoL_Bus_Util = 0.051246 
Issued_on_Two_Bus_Simul_Util = 0.000190 
issued_two_Eff = 0.003701 
queue_avg = 1.752577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1444516 n_nop=1363010 n_act=5530 n_pre=5514 n_ref_event=0 n_req=66550 n_rd=48570 n_rd_L2_A=0 n_write=0 n_wr_bk=22145 bw_util=0.09791
n_activity=290720 dram_eff=0.4865
bk0: 2944a 1405613i bk1: 3428a 1406123i bk2: 2718a 1411240i bk3: 3174a 1408081i bk4: 3120a 1402148i bk5: 3590a 1400719i bk6: 3214a 1406115i bk7: 3580a 1404069i bk8: 3526a 1400911i bk9: 3912a 1399150i bk10: 2626a 1407050i bk11: 2898a 1408350i bk12: 2266a 1411548i bk13: 2726a 1409256i bk14: 2208a 1412825i bk15: 2640a 1412933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917130
Row_Buffer_Locality_read = 0.958287
Row_Buffer_Locality_write = 0.805951
Bank_Level_Parallism = 2.698884
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.274857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.097908 
total_CMD = 1444516 
util_bw = 141430 
Wasted_Col = 83162 
Wasted_Row = 26156 
Idle = 1193768 

BW Util Bottlenecks: 
RCDc_limit = 17122 
RCDWRc_limit = 13246 
WTRc_limit = 18037 
RTWc_limit = 82330 
CCDLc_limit = 47313 
rwq = 0 
CCDLc_limit_alone = 32729 
WTRc_limit_alone = 16526 
RTWc_limit_alone = 69257 

Commands details: 
total_CMD = 1444516 
n_nop = 1363010 
Read = 48570 
Write = 0 
L2_Alloc = 0 
L2_WB = 22145 
n_act = 5530 
n_pre = 5514 
n_ref = 0 
n_req = 66550 
total_req = 70715 

Dual Bus Interface Util: 
issued_total_row = 11044 
issued_total_col = 70715 
Row_Bus_Util =  0.007645 
CoL_Bus_Util = 0.048954 
Either_Row_CoL_Bus_Util = 0.056424 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.003104 
queue_avg = 2.169029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16903

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148218, Miss = 25110, Miss_rate = 0.169, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 168450, Miss = 33018, Miss_rate = 0.196, Pending_hits = 13315, Reservation_fails = 10905
L2_cache_bank[2]: Access = 155182, Miss = 29988, Miss_rate = 0.193, Pending_hits = 12460, Reservation_fails = 10186
L2_cache_bank[3]: Access = 179330, Miss = 35330, Miss_rate = 0.197, Pending_hits = 13765, Reservation_fails = 14360
L2_cache_bank[4]: Access = 166856, Miss = 33174, Miss_rate = 0.199, Pending_hits = 13050, Reservation_fails = 9176
L2_cache_bank[5]: Access = 148804, Miss = 24928, Miss_rate = 0.168, Pending_hits = 10090, Reservation_fails = 11581
L2_cache_bank[6]: Access = 177778, Miss = 35486, Miss_rate = 0.200, Pending_hits = 13181, Reservation_fails = 9573
L2_cache_bank[7]: Access = 156826, Miss = 29876, Miss_rate = 0.191, Pending_hits = 12411, Reservation_fails = 11362
L2_cache_bank[8]: Access = 146760, Miss = 24948, Miss_rate = 0.170, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 167370, Miss = 32952, Miss_rate = 0.197, Pending_hits = 13072, Reservation_fails = 9949
L2_cache_bank[10]: Access = 155800, Miss = 29874, Miss_rate = 0.192, Pending_hits = 12247, Reservation_fails = 9899
L2_cache_bank[11]: Access = 177356, Miss = 34106, Miss_rate = 0.192, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1948730
L2_total_cache_misses = 368790
L2_total_cache_miss_rate = 0.1892
L2_total_cache_pending_hits = 146167
L2_total_cache_reservation_fails = 122782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6688
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5571
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5571
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18855
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 869
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7731
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 869
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 215700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45274
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20132
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 207
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7731
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1948730
icnt_total_pkts_simt_to_mem=736778
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2519067
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2685308
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253622
	minimum = 0 (at node 0)
	maximum = 0.00159165 (at node 9)
Accepted packet rate average = 0.000253622
	minimum = 0 (at node 0)
	maximum = 0.00525614 (at node 9)
Injected flit rate average = 0.000274186
	minimum = 0 (at node 0)
	maximum = 0.00214688 (at node 9)
Accepted flit rate average= 0.000274186
	minimum = 0 (at node 0)
	maximum = 0.00525614 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5391 (55 samples)
	minimum = 5 (55 samples)
	maximum = 209.345 (55 samples)
Network latency average = 19.3356 (55 samples)
	minimum = 5 (55 samples)
	maximum = 206.545 (55 samples)
Flit latency average = 18.57 (55 samples)
	minimum = 5 (55 samples)
	maximum = 206.073 (55 samples)
Fragmentation average = 0.00260356 (55 samples)
	minimum = 0 (55 samples)
	maximum = 77.6364 (55 samples)
Injected packet rate average = 0.071749 (55 samples)
	minimum = 0.0263291 (55 samples)
	maximum = 0.200842 (55 samples)
Accepted packet rate average = 0.071749 (55 samples)
	minimum = 0.0250977 (55 samples)
	maximum = 0.109474 (55 samples)
Injected flit rate average = 0.0764767 (55 samples)
	minimum = 0.0342383 (55 samples)
	maximum = 0.20102 (55 samples)
Accepted flit rate average = 0.0764767 (55 samples)
	minimum = 0.0341431 (55 samples)
	maximum = 0.109474 (55 samples)
Injected packet size average = 1.06589 (55 samples)
Accepted packet size average = 1.06589 (55 samples)
Hops average = 1 (55 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 50 sec (5390 sec)
gpgpu_simulation_rate = 43939 (inst/sec)
gpgpu_simulation_rate = 290 (cycle/sec)
gpgpu_silicon_slowdown = 3448275x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 56 '_Z13lud_perimeterPfii'
Destroy streams for kernel 56: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 56 
kernel_stream_id = 63811
gpu_sim_cycle = 27754
gpu_sim_insn = 255840
gpu_ipc =       9.2181
gpu_tot_sim_cycle = 1591104
gpu_tot_sim_insn = 237089336
gpu_tot_ipc =     149.0093
gpu_tot_issued_cta = 10034
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.2880% 
max_total_param_size = 0
gpu_stall_dramfull = 182854
gpu_stall_icnt2sh    = 300751
partiton_level_parallism =       0.0729
partiton_level_parallism_total  =       0.3598
partiton_level_parallism_util =       1.0300
partiton_level_parallism_util_total  =       1.7704
L2_BW  =       8.4053 GB/Sec
L2_BW_total  =      39.3391 GB/Sec
gpu_total_sim_rate=43311

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3895220
	L1I_total_cache_misses = 63782
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 49356
L1D_cache:
	L1D_cache_core[0]: Access = 43043, Miss = 26172, Miss_rate = 0.608, Pending_hits = 2635, Reservation_fails = 19026
	L1D_cache_core[1]: Access = 43056, Miss = 26124, Miss_rate = 0.607, Pending_hits = 2636, Reservation_fails = 17778
	L1D_cache_core[2]: Access = 43858, Miss = 26703, Miss_rate = 0.609, Pending_hits = 2562, Reservation_fails = 17859
	L1D_cache_core[3]: Access = 43394, Miss = 26211, Miss_rate = 0.604, Pending_hits = 2762, Reservation_fails = 17541
	L1D_cache_core[4]: Access = 43712, Miss = 26228, Miss_rate = 0.600, Pending_hits = 3052, Reservation_fails = 17134
	L1D_cache_core[5]: Access = 43666, Miss = 26248, Miss_rate = 0.601, Pending_hits = 2704, Reservation_fails = 16272
	L1D_cache_core[6]: Access = 43315, Miss = 26371, Miss_rate = 0.609, Pending_hits = 2911, Reservation_fails = 17544
	L1D_cache_core[7]: Access = 43364, Miss = 26048, Miss_rate = 0.601, Pending_hits = 3293, Reservation_fails = 16871
	L1D_cache_core[8]: Access = 42756, Miss = 25902, Miss_rate = 0.606, Pending_hits = 2554, Reservation_fails = 20476
	L1D_cache_core[9]: Access = 42530, Miss = 26078, Miss_rate = 0.613, Pending_hits = 2742, Reservation_fails = 20439
	L1D_cache_core[10]: Access = 42819, Miss = 26134, Miss_rate = 0.610, Pending_hits = 2831, Reservation_fails = 19608
	L1D_cache_core[11]: Access = 43763, Miss = 26592, Miss_rate = 0.608, Pending_hits = 2816, Reservation_fails = 17144
	L1D_cache_core[12]: Access = 42789, Miss = 25861, Miss_rate = 0.604, Pending_hits = 3141, Reservation_fails = 22026
	L1D_cache_core[13]: Access = 43124, Miss = 26428, Miss_rate = 0.613, Pending_hits = 2502, Reservation_fails = 21803
	L1D_cache_core[14]: Access = 42630, Miss = 26195, Miss_rate = 0.614, Pending_hits = 2825, Reservation_fails = 19446
	L1D_total_cache_accesses = 647819
	L1D_total_cache_misses = 393295
	L1D_total_cache_miss_rate = 0.6071
	L1D_total_cache_pending_hits = 41966
	L1D_total_cache_reservation_fails = 280967
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 234204
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31665
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 525571
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13579
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11796
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7533
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65600
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23040
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 539150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 35795
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31424
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11796
ctas_completed 10034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44130, 20811, 12369, 12369, 12369, 12369, 12369, 12369, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 246409824
gpgpu_n_tot_w_icount = 7700307
gpgpu_n_stall_shd_mem = 441052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 382045
gpgpu_n_mem_write_global = 166795
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7696384
gpgpu_n_store_insn = 2668720
gpgpu_n_shmem_insn = 86283336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7452576
gpgpu_n_shmem_bkconflict = 103208
gpgpu_n_l1cache_bkconflict = 30740
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30740
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1524005	W0_Idle:12404168	W0_Scoreboard:9909628	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151454
single_issue_nums: WS0:3967413	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3056360 {8:382045,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12009240 {72:166795,}
traffic_breakdown_coretomem[INST_ACC_R] = 188440 {8:23555,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61127200 {40:1528180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2668720 {8:333590,}
traffic_breakdown_memtocore[INST_ACC_R] = 3768800 {40:94220,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 283 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 59 
mrq_lat_table:75778 	21099 	21622 	25250 	58597 	72044 	70819 	29129 	5917 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1014261 	679805 	150792 	16942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22305 	1007 	212 	479335 	27244 	27991 	12316 	1657 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	233635 	271260 	246978 	298991 	633429 	177464 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1184 	536 	37 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.416667 11.089330 10.341137 12.422960  8.206977 11.325301  9.709497 11.495169  8.847575 11.641593  9.249191 10.421466 10.617284 10.961652 11.572770 13.839215 
dram[1]: 11.390671 12.242424 12.370000 12.908046 11.458445 10.882227 11.500000 11.824074 10.518518 11.685300 10.644508 11.198391 11.385454 11.445428 12.906383 14.575290 
dram[2]: 11.046798  7.957041 12.662577 10.447457 11.560197  8.720297 11.548309  9.248000 11.278970  8.620225 10.532134  8.317902 11.339450 10.836820 13.211896 11.758454 
dram[3]: 11.683575 10.739726 12.962644 12.312292 11.153846 11.420213 11.872685 11.638298 11.900634 10.963800 11.722826  9.742382 11.354838 11.472528 13.711191 12.407408 
dram[4]:  8.130221 10.982631  9.916933 12.582317  8.410628 11.173397  9.670391 11.510843  9.028503 11.294623  9.287128  9.944445 10.659751 11.980582 11.931707 13.239700 
dram[5]: 11.188202 12.774012 12.959322 12.806547 11.348958 11.561905 13.278932 12.508997 10.708061 11.746137 10.601156 11.210227 11.806691 12.768167 13.212766 14.867220 
average row locality = 381343/34220 = 11.143864
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       944      1371       981      1390      1125      1602      1108      1614      1211      1780       911      1336       824      1250       780      1179 
dram[1]:      1167      1500      1238      1516      1429      1734      1465      1732      1592      1924      1219      1420      1057      1336      1000      1271 
dram[2]:      1374       955      1400       971      1598      1130      1624      1095      1777      1213      1375       859      1251       824      1188       771 
dram[3]:      1496      1178      1525      1229      1732      1439      1742      1456      1920      1601      1468      1160      1332      1057      1282       992 
dram[4]:       941      1375       981      1391      1113      1601      1099      1617      1200      1777       902      1317       815      1248       778      1179 
dram[5]:      1263      1369      1337      1383      1522      1589      1541      1583      1670      1764      1269      1295      1121      1215      1081      1155 
total dram writes = 125511
bank skew: 1924/771 = 2.50
chip skew: 22609/19334 = 1.17
average mf latency per bank:
dram[0]:       5821      4291      5478      4461      4885      3811      5336      3742      4795      3249      5125      3981      5040      3811      4848      3931
dram[1]:       4415      4375      4273      4525      4117      4384      4249      4383      3541      3558      3806      3799      3596      3515      3688      3798
dram[2]:       4360      5396      4426      5675      3899      4723      3747      5263      3347      4498      4011      5128      3923      4790      3997      4726
dram[3]:       4645      4290      4386      4372      4185      4142      4382      4604      3563      3651      3780      4082      3553      3728      3787      3858
dram[4]:       5840      4277      5477      4549      4925      3852      5242      3837      4716      3299      4934      4210      5041      3720      4920      3994
dram[5]:       3994      4687      3917      5006      3892      4621      4003      4946      3378      3828      3553      4212      3423      3786      3331      4177
maximum mf latency per bank:
dram[0]:        776      1232       987      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291       785      1347      1041      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:        786      1264      1028      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470160 n_nop=1395798 n_act=5683 n_pre=5667 n_ref_event=0 n_req=59692 n_rd=43856 n_rd_L2_A=0 n_write=0 n_wr_bk=19406 bw_util=0.08606
n_activity=286879 dram_eff=0.441
bk0: 2562a 1438245i bk1: 3370a 1434026i bk2: 2280a 1443532i bk3: 2976a 1437485i bk4: 2598a 1437558i bk5: 3418a 1432613i bk6: 2548a 1441657i bk7: 3444a 1434400i bk8: 2832a 1437104i bk9: 3834a 1429390i bk10: 2104a 1442567i bk11: 2892a 1434926i bk12: 1908a 1445077i bk13: 2716a 1439038i bk14: 1812a 1448348i bk15: 2562a 1441468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904979
Row_Buffer_Locality_read = 0.951523
Row_Buffer_Locality_write = 0.776080
Bank_Level_Parallism = 2.347263
Bank_Level_Parallism_Col = 2.281748
Bank_Level_Parallism_Ready = 1.233938
write_to_read_ratio_blp_rw_average = 0.507453
GrpLevelPara = 1.686571 

BW Util details:
bwutil = 0.086061 
total_CMD = 1470160 
util_bw = 126524 
Wasted_Col = 82224 
Wasted_Row = 33282 
Idle = 1228130 

BW Util Bottlenecks: 
RCDc_limit = 18752 
RCDWRc_limit = 15231 
WTRc_limit = 15553 
RTWc_limit = 63054 
CCDLc_limit = 48735 
rwq = 0 
CCDLc_limit_alone = 32452 
WTRc_limit_alone = 14025 
RTWc_limit_alone = 48299 

Commands details: 
total_CMD = 1470160 
n_nop = 1395798 
Read = 43856 
Write = 0 
L2_Alloc = 0 
L2_WB = 19406 
n_act = 5683 
n_pre = 5667 
n_ref = 0 
n_req = 59692 
total_req = 63262 

Dual Bus Interface Util: 
issued_total_row = 11350 
issued_total_col = 63262 
Row_Bus_Util =  0.007720 
CoL_Bus_Util = 0.043031 
Either_Row_CoL_Bus_Util = 0.050581 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.003362 
queue_avg = 1.749749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74975
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470160 n_nop=1386651 n_act=5824 n_pre=5808 n_ref_event=0 n_req=67966 n_rd=49554 n_rd_L2_A=0 n_write=0 n_wr_bk=22600 bw_util=0.09816
n_activity=303112 dram_eff=0.4761
bk0: 2966a 1434081i bk1: 3626a 1430015i bk2: 2706a 1437710i bk3: 3230a 1433722i bk4: 3130a 1430664i bk5: 3674a 1423806i bk6: 3208a 1433387i bk7: 3672a 1429287i bk8: 3544a 1428660i bk9: 4078a 1424844i bk10: 2696a 1435367i bk11: 3004a 1430492i bk12: 2288a 1437495i bk13: 2798a 1434302i bk14: 2218a 1441313i bk15: 2716a 1438473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914516
Row_Buffer_Locality_read = 0.956653
Row_Buffer_Locality_write = 0.801108
Bank_Level_Parallism = 2.564629
Bank_Level_Parallism_Col = 2.500484
Bank_Level_Parallism_Ready = 1.272941
write_to_read_ratio_blp_rw_average = 0.527262
GrpLevelPara = 1.818476 

BW Util details:
bwutil = 0.098158 
total_CMD = 1470160 
util_bw = 144308 
Wasted_Col = 85446 
Wasted_Row = 31670 
Idle = 1208736 

BW Util Bottlenecks: 
RCDc_limit = 18363 
RCDWRc_limit = 14484 
WTRc_limit = 18022 
RTWc_limit = 74813 
CCDLc_limit = 52084 
rwq = 0 
CCDLc_limit_alone = 34302 
WTRc_limit_alone = 16140 
RTWc_limit_alone = 58913 

Commands details: 
total_CMD = 1470160 
n_nop = 1386651 
Read = 49554 
Write = 0 
L2_Alloc = 0 
L2_WB = 22600 
n_act = 5824 
n_pre = 5808 
n_ref = 0 
n_req = 67966 
total_req = 72154 

Dual Bus Interface Util: 
issued_total_row = 11632 
issued_total_col = 72154 
Row_Bus_Util =  0.007912 
CoL_Bus_Util = 0.049079 
Either_Row_CoL_Bus_Util = 0.056803 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.003317 
queue_avg = 2.272394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27239
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470160 n_nop=1395727 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59676 n_rd=43846 n_rd_L2_A=0 n_write=0 n_wr_bk=19405 bw_util=0.08605
n_activity=287536 dram_eff=0.44
bk0: 3384a 1432580i bk1: 2554a 1438485i bk2: 2986a 1438106i bk3: 2276a 1443957i bk4: 3426a 1432040i bk5: 2588a 1438187i bk6: 3460a 1434199i bk7: 2548a 1440697i bk8: 3830a 1429180i bk9: 2836a 1435834i bk10: 2980a 1435593i bk11: 1984a 1442536i bk12: 2708a 1438479i bk13: 1918a 1446167i bk14: 2582a 1441416i bk15: 1786a 1448950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904283
Row_Buffer_Locality_read = 0.951626
Row_Buffer_Locality_write = 0.773152
Bank_Level_Parallism = 2.344806
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.242454
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086046 
total_CMD = 1470160 
util_bw = 126502 
Wasted_Col = 82309 
Wasted_Row = 33865 
Idle = 1227484 

BW Util Bottlenecks: 
RCDc_limit = 18816 
RCDWRc_limit = 15258 
WTRc_limit = 14475 
RTWc_limit = 62935 
CCDLc_limit = 47622 
rwq = 0 
CCDLc_limit_alone = 32076 
WTRc_limit_alone = 13016 
RTWc_limit_alone = 48848 

Commands details: 
total_CMD = 1470160 
n_nop = 1395727 
Read = 43846 
Write = 0 
L2_Alloc = 0 
L2_WB = 19405 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59676 
total_req = 63251 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63251 
Row_Bus_Util =  0.007779 
CoL_Bus_Util = 0.043023 
Either_Row_CoL_Bus_Util = 0.050629 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.003412 
queue_avg = 1.716514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71651
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470160 n_nop=1386571 n_act=5860 n_pre=5844 n_ref_event=4567177155082382276 n_req=67971 n_rd=49554 n_rd_L2_A=0 n_write=0 n_wr_bk=22609 bw_util=0.09817
n_activity=302975 dram_eff=0.4764
bk0: 3618a 1428070i bk1: 2972a 1433496i bk2: 3244a 1431944i bk3: 2706a 1437980i bk4: 3668a 1423609i bk5: 3142a 1430152i bk6: 3688a 1428623i bk7: 3196a 1433693i bk8: 4066a 1424752i bk9: 3554a 1428238i bk10: 3104a 1432468i bk11: 2578a 1433956i bk12: 2794a 1433166i bk13: 2288a 1439209i bk14: 2732a 1438689i bk15: 2204a 1441971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914007
Row_Buffer_Locality_read = 0.956492
Row_Buffer_Locality_write = 0.799696
Bank_Level_Parallism = 2.577645
Bank_Level_Parallism_Col = 2.654465
Bank_Level_Parallism_Ready = 1.283540
write_to_read_ratio_blp_rw_average = 0.527509
GrpLevelPara = 1.818792 

BW Util details:
bwutil = 0.098170 
total_CMD = 1470160 
util_bw = 144326 
Wasted_Col = 85153 
Wasted_Row = 32028 
Idle = 1208653 

BW Util Bottlenecks: 
RCDc_limit = 18293 
RCDWRc_limit = 14503 
WTRc_limit = 17839 
RTWc_limit = 74948 
CCDLc_limit = 51838 
rwq = 0 
CCDLc_limit_alone = 33734 
WTRc_limit_alone = 16033 
RTWc_limit_alone = 58650 

Commands details: 
total_CMD = 1470160 
n_nop = 1386571 
Read = 49554 
Write = 0 
L2_Alloc = 0 
L2_WB = 22609 
n_act = 5860 
n_pre = 5844 
n_ref = 4567177155082382276 
n_req = 67971 
total_req = 72163 

Dual Bus Interface Util: 
issued_total_row = 11704 
issued_total_col = 72163 
Row_Bus_Util =  0.007961 
CoL_Bus_Util = 0.049085 
Either_Row_CoL_Bus_Util = 0.056857 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.003326 
queue_avg = 2.201987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470160 n_nop=1396090 n_act=5681 n_pre=5665 n_ref_event=0 n_req=59448 n_rd=43664 n_rd_L2_A=0 n_write=0 n_wr_bk=19334 bw_util=0.0857
n_activity=285928 dram_eff=0.4407
bk0: 2540a 1438731i bk1: 3322a 1433307i bk2: 2292a 1443714i bk3: 2990a 1438197i bk4: 2560a 1438021i bk5: 3420a 1432004i bk6: 2542a 1441032i bk7: 3460a 1432986i bk8: 2810a 1438261i bk9: 3824a 1429285i bk10: 2068a 1443900i bk11: 2868a 1435552i bk12: 1904a 1446401i bk13: 2702a 1440914i bk14: 1794a 1449243i bk15: 2568a 1440985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904690
Row_Buffer_Locality_read = 0.951493
Row_Buffer_Locality_write = 0.775215
Bank_Level_Parallism = 2.337949
Bank_Level_Parallism_Col = 2.269231
Bank_Level_Parallism_Ready = 1.223739
write_to_read_ratio_blp_rw_average = 0.507742
GrpLevelPara = 1.684029 

BW Util details:
bwutil = 0.085702 
total_CMD = 1470160 
util_bw = 125996 
Wasted_Col = 81601 
Wasted_Row = 33104 
Idle = 1229459 

BW Util Bottlenecks: 
RCDc_limit = 18922 
RCDWRc_limit = 15199 
WTRc_limit = 15302 
RTWc_limit = 61043 
CCDLc_limit = 46891 
rwq = 0 
CCDLc_limit_alone = 31237 
WTRc_limit_alone = 13758 
RTWc_limit_alone = 46933 

Commands details: 
total_CMD = 1470160 
n_nop = 1396090 
Read = 43664 
Write = 0 
L2_Alloc = 0 
L2_WB = 19334 
n_act = 5681 
n_pre = 5665 
n_ref = 0 
n_req = 59448 
total_req = 62998 

Dual Bus Interface Util: 
issued_total_row = 11346 
issued_total_col = 62998 
Row_Bus_Util =  0.007718 
CoL_Bus_Util = 0.042851 
Either_Row_CoL_Bus_Util = 0.050382 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.003699 
queue_avg = 1.722075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1470160 n_nop=1388614 n_act=5530 n_pre=5514 n_ref_event=0 n_req=66590 n_rd=48598 n_rd_L2_A=0 n_write=0 n_wr_bk=22157 bw_util=0.09625
n_activity=290999 dram_eff=0.4863
bk0: 2948a 1431252i bk1: 3428a 1431767i bk2: 2718a 1436884i bk3: 3174a 1433725i bk4: 3120a 1427792i bk5: 3590a 1426363i bk6: 3214a 1431759i bk7: 3580a 1429713i bk8: 3550a 1426525i bk9: 3912a 1424794i bk10: 2626a 1432694i bk11: 2898a 1433994i bk12: 2266a 1437092i bk13: 2726a 1434860i bk14: 2208a 1438469i bk15: 2640a 1438577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917180
Row_Buffer_Locality_read = 0.958311
Row_Buffer_Locality_write = 0.806080
Bank_Level_Parallism = 2.698017
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.274702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.096255 
total_CMD = 1470160 
util_bw = 141510 
Wasted_Col = 83253 
Wasted_Row = 26156 
Idle = 1219241 

BW Util Bottlenecks: 
RCDc_limit = 17122 
RCDWRc_limit = 13246 
WTRc_limit = 18037 
RTWc_limit = 82421 
CCDLc_limit = 47354 
rwq = 0 
CCDLc_limit_alone = 32750 
WTRc_limit_alone = 16526 
RTWc_limit_alone = 69328 

Commands details: 
total_CMD = 1470160 
n_nop = 1388614 
Read = 48598 
Write = 0 
L2_Alloc = 0 
L2_WB = 22157 
n_act = 5530 
n_pre = 5514 
n_ref = 0 
n_req = 66590 
total_req = 70755 

Dual Bus Interface Util: 
issued_total_row = 11044 
issued_total_col = 70755 
Row_Bus_Util =  0.007512 
CoL_Bus_Util = 0.048127 
Either_Row_CoL_Bus_Util = 0.055467 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.003103 
queue_avg = 2.131214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13121

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149272, Miss = 25122, Miss_rate = 0.168, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 169002, Miss = 33060, Miss_rate = 0.196, Pending_hits = 13349, Reservation_fails = 10905
L2_cache_bank[2]: Access = 155614, Miss = 30026, Miss_rate = 0.193, Pending_hits = 12480, Reservation_fails = 10186
L2_cache_bank[3]: Access = 179882, Miss = 35372, Miss_rate = 0.197, Pending_hits = 13801, Reservation_fails = 14494
L2_cache_bank[4]: Access = 167288, Miss = 33212, Miss_rate = 0.199, Pending_hits = 13070, Reservation_fails = 9176
L2_cache_bank[5]: Access = 149800, Miss = 24934, Miss_rate = 0.166, Pending_hits = 10090, Reservation_fails = 11581
L2_cache_bank[6]: Access = 178210, Miss = 35524, Miss_rate = 0.199, Pending_hits = 13203, Reservation_fails = 9573
L2_cache_bank[7]: Access = 157258, Miss = 29910, Miss_rate = 0.190, Pending_hits = 12431, Reservation_fails = 11362
L2_cache_bank[8]: Access = 147808, Miss = 24954, Miss_rate = 0.169, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 167802, Miss = 32986, Miss_rate = 0.197, Pending_hits = 13092, Reservation_fails = 9949
L2_cache_bank[10]: Access = 156296, Miss = 29912, Miss_rate = 0.191, Pending_hits = 12271, Reservation_fails = 9899
L2_cache_bank[11]: Access = 177788, Miss = 34106, Miss_rate = 0.192, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1956020
L2_total_cache_misses = 369118
L2_total_cache_miss_rate = 0.1887
L2_total_cache_pending_hits = 146363
L2_total_cache_reservation_fails = 122916
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 191116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6860
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22815
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 893
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 119
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7865
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 357
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 893
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 218132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 207
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7865
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1956020
icnt_total_pkts_simt_to_mem=739205
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05379
	minimum = 5
	maximum = 16
Network latency average = 5.05379
	minimum = 5
	maximum = 16
Slowest packet = 2519123
Flit latency average = 5.01276
	minimum = 5
	maximum = 16
Slowest flit = 2685515
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0124293
	minimum = 0 (at node 8)
	maximum = 0.0379765 (at node 15)
Accepted packet rate average = 0.0124293
	minimum = 0 (at node 8)
	maximum = 0.0203935 (at node 0)
Injected flit rate average = 0.0129671
	minimum = 0 (at node 8)
	maximum = 0.0379765 (at node 15)
Accepted flit rate average= 0.0129671
	minimum = 0 (at node 8)
	maximum = 0.0203935 (at node 0)
Injected packet length average = 1.04327
Accepted packet length average = 1.04327
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2625 (56 samples)
	minimum = 5 (56 samples)
	maximum = 205.893 (56 samples)
Network latency average = 19.0806 (56 samples)
	minimum = 5 (56 samples)
	maximum = 203.143 (56 samples)
Flit latency average = 18.3279 (56 samples)
	minimum = 5 (56 samples)
	maximum = 202.679 (56 samples)
Fragmentation average = 0.00255707 (56 samples)
	minimum = 0 (56 samples)
	maximum = 76.25 (56 samples)
Injected packet rate average = 0.0706897 (56 samples)
	minimum = 0.0258589 (56 samples)
	maximum = 0.197934 (56 samples)
Accepted packet rate average = 0.0706897 (56 samples)
	minimum = 0.0246495 (56 samples)
	maximum = 0.107883 (56 samples)
Injected flit rate average = 0.0753426 (56 samples)
	minimum = 0.0336269 (56 samples)
	maximum = 0.198108 (56 samples)
Accepted flit rate average = 0.0753426 (56 samples)
	minimum = 0.0335334 (56 samples)
	maximum = 0.107883 (56 samples)
Injected packet size average = 1.06582 (56 samples)
Accepted packet size average = 1.06582 (56 samples)
Hops average = 1 (56 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 14 sec (5474 sec)
gpgpu_simulation_rate = 43311 (inst/sec)
gpgpu_simulation_rate = 290 (cycle/sec)
gpgpu_silicon_slowdown = 3448275x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 57 '_Z12lud_internalPfii'
Destroy streams for kernel 57: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 57 
kernel_stream_id = 63811
gpu_sim_cycle = 8723
gpu_sim_insn = 4023552
gpu_ipc =     461.2578
gpu_tot_sim_cycle = 1599827
gpu_tot_sim_insn = 241112888
gpu_tot_ipc =     150.7119
gpu_tot_issued_cta = 10203
gpu_occupancy = 73.6161% 
gpu_tot_occupancy = 31.6207% 
max_total_param_size = 0
gpu_stall_dramfull = 186688
gpu_stall_icnt2sh    = 308619
partiton_level_parallism =       1.1408
partiton_level_parallism_total  =       0.3640
partiton_level_parallism_util =       1.8775
partiton_level_parallism_util_total  =       1.7721
L2_BW  =     126.1804 GB/Sec
L2_BW_total  =      39.8126 GB/Sec
gpu_total_sim_rate=43751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3958764
	L1I_total_cache_misses = 65135
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51240
L1D_cache:
	L1D_cache_core[0]: Access = 43747, Miss = 26661, Miss_rate = 0.609, Pending_hits = 2652, Reservation_fails = 20505
	L1D_cache_core[1]: Access = 43888, Miss = 26673, Miss_rate = 0.608, Pending_hits = 2653, Reservation_fails = 18375
	L1D_cache_core[2]: Access = 44626, Miss = 27185, Miss_rate = 0.609, Pending_hits = 2596, Reservation_fails = 18559
	L1D_cache_core[3]: Access = 44098, Miss = 26714, Miss_rate = 0.606, Pending_hits = 2786, Reservation_fails = 18543
	L1D_cache_core[4]: Access = 44480, Miss = 26743, Miss_rate = 0.601, Pending_hits = 3052, Reservation_fails = 17507
	L1D_cache_core[5]: Access = 44306, Miss = 26712, Miss_rate = 0.603, Pending_hits = 2711, Reservation_fails = 17461
	L1D_cache_core[6]: Access = 44019, Miss = 26835, Miss_rate = 0.610, Pending_hits = 2911, Reservation_fails = 18127
	L1D_cache_core[7]: Access = 44132, Miss = 26559, Miss_rate = 0.602, Pending_hits = 3351, Reservation_fails = 17923
	L1D_cache_core[8]: Access = 43588, Miss = 26467, Miss_rate = 0.607, Pending_hits = 2570, Reservation_fails = 20890
	L1D_cache_core[9]: Access = 43298, Miss = 26568, Miss_rate = 0.614, Pending_hits = 2761, Reservation_fails = 22096
	L1D_cache_core[10]: Access = 43523, Miss = 26592, Miss_rate = 0.611, Pending_hits = 2834, Reservation_fails = 20756
	L1D_cache_core[11]: Access = 44403, Miss = 27040, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 18759
	L1D_cache_core[12]: Access = 43429, Miss = 26293, Miss_rate = 0.605, Pending_hits = 3157, Reservation_fails = 23442
	L1D_cache_core[13]: Access = 43828, Miss = 26912, Miss_rate = 0.614, Pending_hits = 2518, Reservation_fails = 22597
	L1D_cache_core[14]: Access = 43270, Miss = 26631, Miss_rate = 0.615, Pending_hits = 2857, Reservation_fails = 20575
	L1D_total_cache_accesses = 658635
	L1D_total_cache_misses = 400585
	L1D_total_cache_miss_rate = 0.6082
	L1D_total_cache_pending_hits = 42231
	L1D_total_cache_reservation_fails = 296115
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 238260
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 82374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6545
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 35721
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 587762
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14932
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13680
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8817
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 73712
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25744
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 602694

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 43514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38853
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13680
ctas_completed 10203, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44409, 21090, 12648, 12648, 12648, 12648, 12648, 12648, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 250433376
gpgpu_n_tot_w_icount = 7826043
gpgpu_n_stall_shd_mem = 448613
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389223
gpgpu_n_mem_write_global = 169499
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826176
gpgpu_n_store_insn = 2711984
gpgpu_n_shmem_insn = 87754312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582368
gpgpu_n_shmem_bkconflict = 103208
gpgpu_n_l1cache_bkconflict = 32893
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32893
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1553504	W0_Idle:12413415	W0_Scoreboard:9995082	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4030281	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3113784 {8:389223,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12203928 {72:169499,}
traffic_breakdown_coretomem[INST_ACC_R] = 188992 {8:23624,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62275680 {40:1556892,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2711984 {8:338998,}
traffic_breakdown_memtocore[INST_ACC_R] = 3779840 {40:94496,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 284 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 60 
mrq_lat_table:76646 	21335 	21853 	25485 	58897 	72422 	71144 	29208 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1033010 	690906 	154355 	17649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22350 	1021 	213 	487601 	27626 	28410 	12711 	1963 	466 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235973 	275282 	251208 	303642 	647449 	182311 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1194 	541 	40 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.143921 10.341137 12.567976  8.206977 11.440964  9.709497 11.440191  8.847575 11.580435  9.249191 10.406735 10.617284 11.056047 11.572770 13.890196 
dram[1]: 11.524781 12.361111 12.463333 13.045977 11.587132 10.985011 11.410852 11.795403 10.490364 11.580122 10.697143 11.188329 11.541819 11.569322 13.025532 14.760618 
dram[2]: 11.123153  7.952381 12.809816 10.447457 11.678133  8.720297 11.492823  9.248000 11.144351  8.620225 10.516540  8.317902 11.425076 10.841004 13.260223 11.758454 
dram[3]: 11.794686 10.820164 13.097701 12.405315 11.259340 11.547873 11.789474 11.560526 11.801242 10.926666 11.706989  9.783562 11.480938 11.630036 13.884477 12.563786 
dram[4]:  8.112745 11.017284  9.916933 12.728659  8.410628 11.287411  9.670391 11.471292  9.028503 11.159329  9.287128  9.905000 10.659751 12.071198 11.931707 13.269663 
dram[5]: 11.268908 12.793785 13.061017 12.830358 11.453125 11.580953 13.181818 12.484615 10.770065 11.727472 10.683908 11.177966 11.933085 12.795848 13.297873 14.900414 
average row locality = 383998/34365 = 11.174102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1381       981      1406      1125      1618      1108      1625      1211      1805       911      1348       824      1258       780      1188 
dram[1]:      1181      1515      1250      1532      1445      1750      1476      1743      1619      1949      1236      1433      1068      1346      1012      1287 
dram[2]:      1385       957      1416       971      1614      1130      1635      1095      1804      1213      1387       859      1259       825      1197       771 
dram[3]:      1510      1193      1540      1241      1748      1455      1753      1465      1947      1628      1481      1174      1343      1068      1298      1006 
dram[4]:       942      1387       981      1407      1113      1617      1099      1627      1200      1804       902      1325       815      1256       778      1187 
dram[5]:      1271      1376      1343      1391      1530      1597      1549      1586      1680      1779      1275      1306      1123      1223      1085      1163 
total dram writes = 126442
bank skew: 1949/771 = 2.53
chip skew: 22850/19440 = 1.18
average mf latency per bank:
dram[0]:       5958      4310      5533      4441      4959      3797      5414      3735      4962      3463      5418      3984      5416      3834      5252      3957
dram[1]:       4414      4366      4263      4506      4096      4365      4238      4372      3669      3679      3808      3798      3633      3514      3723      3795
dram[2]:       4370      5553      4403      5744      3881      4805      3741      5346      3503      4687      4015      5476      3945      5128      4024      5116
dram[3]:       4634      4278      4369      4360      4167      4121      4371      4596      3630      3784      3779      4082      3550      3752      3782      3873
dram[4]:       6040      4281      5529      4525      4984      3836      5303      3831      4874      3443      5287      4222      5400      3742      5301      4020
dram[5]:       4022      4689      3928      5000      3896      4617      4002      4954      3609      3915      3583      4210      3478      3785      3388      4180
maximum mf latency per bank:
dram[0]:       1218      1232       987      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291      1083      1347      1041      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:       1093      1264      1028      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478220 n_nop=1403536 n_act=5700 n_pre=5684 n_ref_event=0 n_req=59981 n_rd=44036 n_rd_L2_A=0 n_write=0 n_wr_bk=19515 bw_util=0.08598
n_activity=288795 dram_eff=0.4401
bk0: 2562a 1446285i bk1: 3382a 1441907i bk2: 2280a 1451592i bk3: 3008a 1445311i bk4: 2598a 1445624i bk5: 3450a 1440557i bk6: 2548a 1449728i bk7: 3456a 1442249i bk8: 2832a 1445169i bk9: 3874a 1437000i bk10: 2104a 1450617i bk11: 2916a 1442767i bk12: 1908a 1453125i bk13: 2740a 1447033i bk14: 1812a 1456402i bk15: 2566a 1449497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905153
Row_Buffer_Locality_read = 0.951608
Row_Buffer_Locality_write = 0.776858
Bank_Level_Parallism = 2.342510
Bank_Level_Parallism_Col = 2.277090
Bank_Level_Parallism_Ready = 1.233007
write_to_read_ratio_blp_rw_average = 0.507643
GrpLevelPara = 1.683779 

BW Util details:
bwutil = 0.085983 
total_CMD = 1478220 
util_bw = 127102 
Wasted_Col = 82801 
Wasted_Row = 33442 
Idle = 1234875 

BW Util Bottlenecks: 
RCDc_limit = 18809 
RCDWRc_limit = 15300 
WTRc_limit = 15660 
RTWc_limit = 63426 
CCDLc_limit = 49001 
rwq = 0 
CCDLc_limit_alone = 32612 
WTRc_limit_alone = 14118 
RTWc_limit_alone = 48579 

Commands details: 
total_CMD = 1478220 
n_nop = 1403536 
Read = 44036 
Write = 0 
L2_Alloc = 0 
L2_WB = 19515 
n_act = 5700 
n_pre = 5684 
n_ref = 0 
n_req = 59981 
total_req = 63551 

Dual Bus Interface Util: 
issued_total_row = 11384 
issued_total_col = 63551 
Row_Bus_Util =  0.007701 
CoL_Bus_Util = 0.042992 
Either_Row_CoL_Bus_Util = 0.050523 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.003361 
queue_avg = 1.743966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478220 n_nop=1393933 n_act=5858 n_pre=5842 n_ref_event=0 n_req=68676 n_rd=50022 n_rd_L2_A=0 n_write=0 n_wr_bk=22842 bw_util=0.09858
n_activity=306720 dram_eff=0.4751
bk0: 2998a 1441989i bk1: 3658a 1437722i bk2: 2722a 1445614i bk3: 3262a 1441486i bk4: 3162a 1438419i bk5: 3706a 1431619i bk6: 3220a 1441285i bk7: 3684a 1437186i bk8: 3588a 1436187i bk9: 4118a 1432285i bk10: 2740a 1443032i bk11: 3032a 1438248i bk12: 2320a 1445236i bk13: 2830a 1442005i bk14: 2234a 1449027i bk15: 2748a 1446098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914905
Row_Buffer_Locality_read = 0.956879
Row_Buffer_Locality_write = 0.802348
Bank_Level_Parallism = 2.558197
Bank_Level_Parallism_Col = 2.494526
Bank_Level_Parallism_Ready = 1.272014
write_to_read_ratio_blp_rw_average = 0.527275
GrpLevelPara = 1.815837 

BW Util details:
bwutil = 0.098583 
total_CMD = 1478220 
util_bw = 145728 
Wasted_Col = 86739 
Wasted_Row = 31948 
Idle = 1213805 

BW Util Bottlenecks: 
RCDc_limit = 18437 
RCDWRc_limit = 14610 
WTRc_limit = 18502 
RTWc_limit = 75923 
CCDLc_limit = 52532 
rwq = 0 
CCDLc_limit_alone = 34557 
WTRc_limit_alone = 16578 
RTWc_limit_alone = 59872 

Commands details: 
total_CMD = 1478220 
n_nop = 1393933 
Read = 50022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22842 
n_act = 5858 
n_pre = 5842 
n_ref = 0 
n_req = 68676 
total_req = 72864 

Dual Bus Interface Util: 
issued_total_row = 11700 
issued_total_col = 72864 
Row_Bus_Util =  0.007915 
CoL_Bus_Util = 0.049292 
Either_Row_CoL_Bus_Util = 0.057019 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.003286 
queue_avg = 2.275119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478220 n_nop=1403441 n_act=5747 n_pre=5731 n_ref_event=0 n_req=59981 n_rd=44038 n_rd_L2_A=0 n_write=0 n_wr_bk=19518 bw_util=0.08599
n_activity=289629 dram_eff=0.4389
bk0: 3404a 1440446i bk1: 2558a 1446521i bk2: 3018a 1445948i bk3: 2276a 1452021i bk4: 3458a 1439958i bk5: 2588a 1446260i bk6: 3472a 1442098i bk7: 2548a 1448761i bk8: 3874a 1436590i bk9: 2836a 1443884i bk10: 3004a 1443397i bk11: 1984a 1450582i bk12: 2728a 1446479i bk13: 1918a 1454196i bk14: 2586a 1449444i bk15: 1786a 1457010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904420
Row_Buffer_Locality_read = 0.951701
Row_Buffer_Locality_write = 0.773819
Bank_Level_Parallism = 2.339396
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.241425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.085990 
total_CMD = 1478220 
util_bw = 127112 
Wasted_Col = 82962 
Wasted_Row = 34090 
Idle = 1234056 

BW Util Bottlenecks: 
RCDc_limit = 18879 
RCDWRc_limit = 15342 
WTRc_limit = 14597 
RTWc_limit = 63354 
CCDLc_limit = 47925 
rwq = 0 
CCDLc_limit_alone = 32245 
WTRc_limit_alone = 13125 
RTWc_limit_alone = 49146 

Commands details: 
total_CMD = 1478220 
n_nop = 1403441 
Read = 44038 
Write = 0 
L2_Alloc = 0 
L2_WB = 19518 
n_act = 5747 
n_pre = 5731 
n_ref = 0 
n_req = 59981 
total_req = 63556 

Dual Bus Interface Util: 
issued_total_row = 11478 
issued_total_col = 63556 
Row_Bus_Util =  0.007765 
CoL_Bus_Util = 0.042995 
Either_Row_CoL_Bus_Util = 0.050587 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.003410 
queue_avg = 1.711088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478220 n_nop=1393840 n_act=5897 n_pre=5881 n_ref_event=4567177155082382276 n_req=68688 n_rd=50030 n_rd_L2_A=0 n_write=0 n_wr_bk=22850 bw_util=0.09861
n_activity=306732 dram_eff=0.4752
bk0: 3650a 1435796i bk1: 3008a 1441338i bk2: 3276a 1439756i bk3: 2722a 1445843i bk4: 3700a 1431293i bk5: 3174a 1437960i bk6: 3700a 1436517i bk7: 3204a 1441573i bk8: 4110a 1432255i bk9: 3598a 1435717i bk10: 3132a 1440241i bk11: 2618a 1441640i bk12: 2826a 1440962i bk13: 2320a 1447084i bk14: 2764a 1446332i bk15: 2228a 1449667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914366
Row_Buffer_Locality_read = 0.956726
Row_Buffer_Locality_write = 0.800783
Bank_Level_Parallism = 2.569758
Bank_Level_Parallism_Col = 2.645423
Bank_Level_Parallism_Ready = 1.282245
write_to_read_ratio_blp_rw_average = 0.527645
GrpLevelPara = 1.815153 

BW Util details:
bwutil = 0.098605 
total_CMD = 1478220 
util_bw = 145760 
Wasted_Col = 86478 
Wasted_Row = 32351 
Idle = 1213631 

BW Util Bottlenecks: 
RCDc_limit = 18384 
RCDWRc_limit = 14649 
WTRc_limit = 18286 
RTWc_limit = 76035 
CCDLc_limit = 52331 
rwq = 0 
CCDLc_limit_alone = 34005 
WTRc_limit_alone = 16437 
RTWc_limit_alone = 59558 

Commands details: 
total_CMD = 1478220 
n_nop = 1393840 
Read = 50030 
Write = 0 
L2_Alloc = 0 
L2_WB = 22850 
n_act = 5897 
n_pre = 5881 
n_ref = 4567177155082382276 
n_req = 68688 
total_req = 72880 

Dual Bus Interface Util: 
issued_total_row = 11778 
issued_total_col = 72880 
Row_Bus_Util =  0.007968 
CoL_Bus_Util = 0.049303 
Either_Row_CoL_Bus_Util = 0.057082 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.003295 
queue_avg = 2.205426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478220 n_nop=1403824 n_act=5703 n_pre=5687 n_ref_event=0 n_req=59730 n_rd=43840 n_rd_L2_A=0 n_write=0 n_wr_bk=19440 bw_util=0.08562
n_activity=288016 dram_eff=0.4394
bk0: 2540a 1446770i bk1: 3346a 1441131i bk2: 2292a 1451770i bk3: 3022a 1446043i bk4: 2560a 1446084i bk5: 3452a 1439931i bk6: 2542a 1449103i bk7: 3468a 1440835i bk8: 2810a 1446328i bk9: 3868a 1436713i bk10: 2068a 1451947i bk11: 2884a 1443422i bk12: 1904a 1454450i bk13: 2722a 1448917i bk14: 1794a 1457298i bk15: 2568a 1449042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904771
Row_Buffer_Locality_read = 0.951528
Row_Buffer_Locality_write = 0.775771
Bank_Level_Parallism = 2.332539
Bank_Level_Parallism_Col = 2.264471
Bank_Level_Parallism_Ready = 1.222860
write_to_read_ratio_blp_rw_average = 0.508122
GrpLevelPara = 1.681238 

BW Util details:
bwutil = 0.085616 
total_CMD = 1478220 
util_bw = 126560 
Wasted_Col = 82231 
Wasted_Row = 33363 
Idle = 1236066 

BW Util Bottlenecks: 
RCDc_limit = 19002 
RCDWRc_limit = 15286 
WTRc_limit = 15401 
RTWc_limit = 61434 
CCDLc_limit = 47147 
rwq = 0 
CCDLc_limit_alone = 31386 
WTRc_limit_alone = 13848 
RTWc_limit_alone = 47226 

Commands details: 
total_CMD = 1478220 
n_nop = 1403824 
Read = 43840 
Write = 0 
L2_Alloc = 0 
L2_WB = 19440 
n_act = 5703 
n_pre = 5687 
n_ref = 0 
n_req = 59730 
total_req = 63280 

Dual Bus Interface Util: 
issued_total_row = 11390 
issued_total_col = 63280 
Row_Bus_Util =  0.007705 
CoL_Bus_Util = 0.042808 
Either_Row_CoL_Bus_Util = 0.050328 
Issued_on_Two_Bus_Simul_Util = 0.000185 
issued_two_Eff = 0.003683 
queue_avg = 1.716149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71615
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1478220 n_nop=1396294 n_act=5544 n_pre=5528 n_ref_event=0 n_req=66942 n_rd=48830 n_rd_L2_A=0 n_write=0 n_wr_bk=22277 bw_util=0.09621
n_activity=292838 dram_eff=0.4856
bk0: 2980a 1439152i bk1: 3428a 1439825i bk2: 2742a 1444908i bk3: 3174a 1441740i bk4: 3152a 1435728i bk5: 3590a 1434308i bk6: 3226a 1439684i bk7: 3580a 1437691i bk8: 3590a 1434367i bk9: 3912a 1432588i bk10: 2670a 1440544i bk11: 2898a 1441888i bk12: 2298a 1444973i bk13: 2726a 1442812i bk14: 2224a 1446437i bk15: 2640a 1446513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917406
Row_Buffer_Locality_read = 0.958489
Row_Buffer_Locality_write = 0.806648
Bank_Level_Parallism = 2.693705
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.273573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.096206 
total_CMD = 1478220 
util_bw = 142214 
Wasted_Col = 83768 
Wasted_Row = 26284 
Idle = 1225954 

BW Util Bottlenecks: 
RCDc_limit = 17134 
RCDWRc_limit = 13315 
WTRc_limit = 18075 
RTWc_limit = 82992 
CCDLc_limit = 47660 
rwq = 0 
CCDLc_limit_alone = 32958 
WTRc_limit_alone = 16558 
RTWc_limit_alone = 69807 

Commands details: 
total_CMD = 1478220 
n_nop = 1396294 
Read = 48830 
Write = 0 
L2_Alloc = 0 
L2_WB = 22277 
n_act = 5544 
n_pre = 5528 
n_ref = 0 
n_req = 66942 
total_req = 71107 

Dual Bus Interface Util: 
issued_total_row = 11072 
issued_total_col = 71107 
Row_Bus_Util =  0.007490 
CoL_Bus_Util = 0.048103 
Either_Row_CoL_Bus_Util = 0.055422 
Issued_on_Two_Bus_Simul_Util = 0.000171 
issued_two_Eff = 0.003088 
queue_avg = 2.121780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 152680, Miss = 25126, Miss_rate = 0.165, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 171818, Miss = 33368, Miss_rate = 0.194, Pending_hits = 13391, Reservation_fails = 10905
L2_cache_bank[2]: Access = 158182, Miss = 30384, Miss_rate = 0.192, Pending_hits = 12618, Reservation_fails = 10192
L2_cache_bank[3]: Access = 182670, Miss = 35740, Miss_rate = 0.196, Pending_hits = 13936, Reservation_fails = 14494
L2_cache_bank[4]: Access = 169940, Miss = 33530, Miss_rate = 0.197, Pending_hits = 13120, Reservation_fails = 9176
L2_cache_bank[5]: Access = 153286, Miss = 24942, Miss_rate = 0.163, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 180834, Miss = 35896, Miss_rate = 0.199, Pending_hits = 13322, Reservation_fails = 9573
L2_cache_bank[7]: Access = 159914, Miss = 30268, Miss_rate = 0.189, Pending_hits = 12588, Reservation_fails = 11366
L2_cache_bank[8]: Access = 151218, Miss = 24956, Miss_rate = 0.165, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 170478, Miss = 33288, Miss_rate = 0.195, Pending_hits = 13159, Reservation_fails = 9949
L2_cache_bank[10]: Access = 159016, Miss = 30272, Miss_rate = 0.190, Pending_hits = 12378, Reservation_fails = 9902
L2_cache_bank[11]: Access = 180380, Miss = 34106, Miss_rate = 0.189, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1990416
L2_total_cache_misses = 371876
L2_total_cache_miss_rate = 0.1868
L2_total_cache_pending_hits = 147190
L2_total_cache_reservation_fails = 123037
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23059
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 913
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 122
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7973
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 366
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 913
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 246844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 51488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24460
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 220
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7973
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1990416
icnt_total_pkts_simt_to_mem=751860
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.4118
	minimum = 5
	maximum = 967
Network latency average = 58.336
	minimum = 5
	maximum = 967
Slowest packet = 2535775
Flit latency average = 55.3755
	minimum = 5
	maximum = 967
Slowest flit = 2702570
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.188293
	minimum = 0.0684398 (at node 12)
	maximum = 0.399633 (at node 20)
Accepted packet rate average = 0.188293
	minimum = 0.0896481 (at node 17)
	maximum = 0.298063 (at node 8)
Injected flit rate average = 0.199774
	minimum = 0.0867821 (at node 12)
	maximum = 0.399633 (at node 20)
Accepted flit rate average= 0.199774
	minimum = 0.109595 (at node 23)
	maximum = 0.298063 (at node 8)
Injected packet length average = 1.06097
Accepted packet length average = 1.06097
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.002 (57 samples)
	minimum = 5 (57 samples)
	maximum = 219.246 (57 samples)
Network latency average = 19.7692 (57 samples)
	minimum = 5 (57 samples)
	maximum = 216.544 (57 samples)
Flit latency average = 18.9779 (57 samples)
	minimum = 5 (57 samples)
	maximum = 216.088 (57 samples)
Fragmentation average = 0.00251221 (57 samples)
	minimum = 0 (57 samples)
	maximum = 74.9123 (57 samples)
Injected packet rate average = 0.0727529 (57 samples)
	minimum = 0.026606 (57 samples)
	maximum = 0.201473 (57 samples)
Accepted packet rate average = 0.0727529 (57 samples)
	minimum = 0.0257898 (57 samples)
	maximum = 0.11122 (57 samples)
Injected flit rate average = 0.0775256 (57 samples)
	minimum = 0.0345594 (57 samples)
	maximum = 0.201644 (57 samples)
Accepted flit rate average = 0.0775256 (57 samples)
	minimum = 0.0348678 (57 samples)
	maximum = 0.11122 (57 samples)
Injected packet size average = 1.0656 (57 samples)
Accepted packet size average = 1.0656 (57 samples)
Hops average = 1 (57 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 51 sec (5511 sec)
gpgpu_simulation_rate = 43751 (inst/sec)
gpgpu_simulation_rate = 290 (cycle/sec)
gpgpu_silicon_slowdown = 3448275x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 58 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 58: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 58 
kernel_stream_id = 63811
gpu_sim_cycle = 26866
gpu_sim_insn = 19880
gpu_ipc =       0.7400
gpu_tot_sim_cycle = 1626693
gpu_tot_sim_insn = 241132768
gpu_tot_ipc =     148.2350
gpu_tot_issued_cta = 10204
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.5709% 
max_total_param_size = 0
gpu_stall_dramfull = 186688
gpu_stall_icnt2sh    = 308619
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3580
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7720
L2_BW  =       0.1691 GB/Sec
L2_BW_total  =      39.1579 GB/Sec
gpu_total_sim_rate=43144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3960436
	L1I_total_cache_misses = 65147
	L1I_total_cache_miss_rate = 0.0164
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51240
L1D_cache:
	L1D_cache_core[0]: Access = 43747, Miss = 26661, Miss_rate = 0.609, Pending_hits = 2652, Reservation_fails = 20505
	L1D_cache_core[1]: Access = 43888, Miss = 26673, Miss_rate = 0.608, Pending_hits = 2653, Reservation_fails = 18375
	L1D_cache_core[2]: Access = 44626, Miss = 27185, Miss_rate = 0.609, Pending_hits = 2596, Reservation_fails = 18559
	L1D_cache_core[3]: Access = 44098, Miss = 26714, Miss_rate = 0.606, Pending_hits = 2786, Reservation_fails = 18543
	L1D_cache_core[4]: Access = 44480, Miss = 26743, Miss_rate = 0.601, Pending_hits = 3052, Reservation_fails = 17507
	L1D_cache_core[5]: Access = 44306, Miss = 26712, Miss_rate = 0.603, Pending_hits = 2711, Reservation_fails = 17461
	L1D_cache_core[6]: Access = 44019, Miss = 26835, Miss_rate = 0.610, Pending_hits = 2911, Reservation_fails = 18127
	L1D_cache_core[7]: Access = 44132, Miss = 26559, Miss_rate = 0.602, Pending_hits = 3351, Reservation_fails = 17923
	L1D_cache_core[8]: Access = 43588, Miss = 26467, Miss_rate = 0.607, Pending_hits = 2570, Reservation_fails = 20890
	L1D_cache_core[9]: Access = 43298, Miss = 26568, Miss_rate = 0.614, Pending_hits = 2761, Reservation_fails = 22096
	L1D_cache_core[10]: Access = 43523, Miss = 26592, Miss_rate = 0.611, Pending_hits = 2834, Reservation_fails = 20756
	L1D_cache_core[11]: Access = 44434, Miss = 27056, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 18759
	L1D_cache_core[12]: Access = 43429, Miss = 26293, Miss_rate = 0.605, Pending_hits = 3157, Reservation_fails = 23442
	L1D_cache_core[13]: Access = 43828, Miss = 26912, Miss_rate = 0.614, Pending_hits = 2518, Reservation_fails = 22597
	L1D_cache_core[14]: Access = 43270, Miss = 26631, Miss_rate = 0.615, Pending_hits = 2857, Reservation_fails = 20575
	L1D_total_cache_accesses = 658666
	L1D_total_cache_misses = 400601
	L1D_total_cache_miss_rate = 0.6082
	L1D_total_cache_pending_hits = 42231
	L1D_total_cache_reservation_fails = 296115
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 238266
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 82374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6545
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 35727
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 589422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14944
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13680
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8817
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25759
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 604366

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 43514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38853
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13680
ctas_completed 10204, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44409, 21090, 12648, 12648, 12648, 12648, 12648, 12648, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 250527744
gpgpu_n_tot_w_icount = 7828992
gpgpu_n_stall_shd_mem = 449117
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389239
gpgpu_n_mem_write_global = 169514
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826432
gpgpu_n_store_insn = 2712224
gpgpu_n_shmem_insn = 87759008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582464
gpgpu_n_shmem_bkconflict = 103712
gpgpu_n_l1cache_bkconflict = 32893
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32893
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1553504	W0_Idle:12444167	W0_Scoreboard:10015111	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:499042	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4033230	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3113912 {8:389239,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12205008 {72:169514,}
traffic_breakdown_coretomem[INST_ACC_R] = 189088 {8:23636,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62278240 {40:1556956,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2712224 {8:339028,}
traffic_breakdown_memtocore[INST_ACC_R] = 3781760 {40:94544,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 284 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 60 
mrq_lat_table:76648 	21335 	21853 	25485 	58900 	72422 	71144 	29208 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1033104 	690906 	154355 	17649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22362 	1021 	213 	487632 	27626 	28410 	12711 	1963 	466 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	236067 	275282 	251208 	303642 	647449 	182311 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1204 	541 	40 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.143921 10.341137 12.567976  8.206977 11.440964  9.709497 11.440191  8.847575 11.580435  9.249191 10.406735 10.617284 11.056047 11.572770 13.890196 
dram[1]: 11.524781 12.361111 12.463333 13.045977 11.587132 10.985011 11.410852 11.795403 10.490364 11.580122 10.697143 11.188329 11.541819 11.569322 13.025532 14.760618 
dram[2]: 11.123153  7.952381 12.809816 10.447457 11.678133  8.720297 11.492823  9.248000 11.144351  8.620225 10.516540  8.317902 11.425076 10.841004 13.260223 11.758454 
dram[3]: 11.794686 10.820164 13.097701 12.405315 11.259340 11.547873 11.789474 11.560526 11.801242 10.926666 11.706989  9.783562 11.480938 11.630036 13.884477 12.563786 
dram[4]:  8.112745 11.017284  9.916933 12.728659  8.410628 11.287411  9.670391 11.471292  9.028503 11.159329  9.287128  9.905000 10.659751 12.071198 11.931707 13.269663 
dram[5]: 11.248604 12.793785 13.061017 12.830358 11.453125 11.580953 13.181818 12.484615 10.770065 11.727472 10.683908 11.177966 11.936803 12.795848 13.297873 14.900414 
average row locality = 384003/34366 = 11.173922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1381       981      1406      1125      1618      1108      1625      1211      1805       911      1348       824      1258       780      1188 
dram[1]:      1181      1515      1250      1532      1445      1750      1476      1743      1619      1949      1236      1433      1068      1346      1012      1287 
dram[2]:      1385       957      1416       971      1614      1130      1635      1095      1804      1213      1387       859      1259       825      1197       771 
dram[3]:      1510      1193      1540      1241      1748      1455      1753      1465      1947      1628      1481      1174      1343      1068      1298      1006 
dram[4]:       942      1387       981      1407      1113      1617      1099      1627      1200      1804       902      1325       815      1256       778      1187 
dram[5]:      1271      1376      1343      1391      1530      1597      1549      1586      1680      1779      1275      1306      1124      1223      1085      1163 
total dram writes = 126443
bank skew: 1949/771 = 2.53
chip skew: 22850/19440 = 1.18
average mf latency per bank:
dram[0]:       5958      4310      5533      4441      4959      3797      5414      3735      4964      3463      5420      3984      5416      3834      5252      3957
dram[1]:       4414      4366      4263      4506      4096      4365      4238      4372      3669      3679      3808      3798      3633      3514      3723      3795
dram[2]:       4370      5553      4403      5744      3881      4805      3741      5346      3503      4689      4015      5478      3945      5128      4024      5116
dram[3]:       4634      4278      4369      4360      4167      4121      4371      4596      3630      3784      3779      4082      3550      3752      3782      3873
dram[4]:       6040      4281      5529      4525      4984      3836      5303      3831      4876      3443      5289      4222      5400      3742      5301      4020
dram[5]:       4022      4689      3928      5000      3896      4617      4002      4954      3609      3915      3583      4210      3475      3785      3388      4180
maximum mf latency per bank:
dram[0]:       1218      1232       987      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291      1083      1347      1041      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:       1093      1264      1028      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1503044 n_nop=1428360 n_act=5700 n_pre=5684 n_ref_event=0 n_req=59981 n_rd=44036 n_rd_L2_A=0 n_write=0 n_wr_bk=19515 bw_util=0.08456
n_activity=288795 dram_eff=0.4401
bk0: 2562a 1471109i bk1: 3382a 1466731i bk2: 2280a 1476416i bk3: 3008a 1470135i bk4: 2598a 1470448i bk5: 3450a 1465381i bk6: 2548a 1474552i bk7: 3456a 1467073i bk8: 2832a 1469993i bk9: 3874a 1461824i bk10: 2104a 1475441i bk11: 2916a 1467591i bk12: 1908a 1477949i bk13: 2740a 1471857i bk14: 1812a 1481226i bk15: 2566a 1474321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905153
Row_Buffer_Locality_read = 0.951608
Row_Buffer_Locality_write = 0.776858
Bank_Level_Parallism = 2.342510
Bank_Level_Parallism_Col = 2.277090
Bank_Level_Parallism_Ready = 1.233007
write_to_read_ratio_blp_rw_average = 0.507643
GrpLevelPara = 1.683779 

BW Util details:
bwutil = 0.084563 
total_CMD = 1503044 
util_bw = 127102 
Wasted_Col = 82801 
Wasted_Row = 33442 
Idle = 1259699 

BW Util Bottlenecks: 
RCDc_limit = 18809 
RCDWRc_limit = 15300 
WTRc_limit = 15660 
RTWc_limit = 63426 
CCDLc_limit = 49001 
rwq = 0 
CCDLc_limit_alone = 32612 
WTRc_limit_alone = 14118 
RTWc_limit_alone = 48579 

Commands details: 
total_CMD = 1503044 
n_nop = 1428360 
Read = 44036 
Write = 0 
L2_Alloc = 0 
L2_WB = 19515 
n_act = 5700 
n_pre = 5684 
n_ref = 0 
n_req = 59981 
total_req = 63551 

Dual Bus Interface Util: 
issued_total_row = 11384 
issued_total_col = 63551 
Row_Bus_Util =  0.007574 
CoL_Bus_Util = 0.042282 
Either_Row_CoL_Bus_Util = 0.049688 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.003361 
queue_avg = 1.715163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71516
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1503044 n_nop=1418757 n_act=5858 n_pre=5842 n_ref_event=0 n_req=68676 n_rd=50022 n_rd_L2_A=0 n_write=0 n_wr_bk=22842 bw_util=0.09696
n_activity=306720 dram_eff=0.4751
bk0: 2998a 1466813i bk1: 3658a 1462546i bk2: 2722a 1470438i bk3: 3262a 1466310i bk4: 3162a 1463243i bk5: 3706a 1456443i bk6: 3220a 1466109i bk7: 3684a 1462010i bk8: 3588a 1461011i bk9: 4118a 1457109i bk10: 2740a 1467856i bk11: 3032a 1463072i bk12: 2320a 1470060i bk13: 2830a 1466829i bk14: 2234a 1473851i bk15: 2748a 1470922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914905
Row_Buffer_Locality_read = 0.956879
Row_Buffer_Locality_write = 0.802348
Bank_Level_Parallism = 2.558197
Bank_Level_Parallism_Col = 2.494526
Bank_Level_Parallism_Ready = 1.272014
write_to_read_ratio_blp_rw_average = 0.527275
GrpLevelPara = 1.815837 

BW Util details:
bwutil = 0.096955 
total_CMD = 1503044 
util_bw = 145728 
Wasted_Col = 86739 
Wasted_Row = 31948 
Idle = 1238629 

BW Util Bottlenecks: 
RCDc_limit = 18437 
RCDWRc_limit = 14610 
WTRc_limit = 18502 
RTWc_limit = 75923 
CCDLc_limit = 52532 
rwq = 0 
CCDLc_limit_alone = 34557 
WTRc_limit_alone = 16578 
RTWc_limit_alone = 59872 

Commands details: 
total_CMD = 1503044 
n_nop = 1418757 
Read = 50022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22842 
n_act = 5858 
n_pre = 5842 
n_ref = 0 
n_req = 68676 
total_req = 72864 

Dual Bus Interface Util: 
issued_total_row = 11700 
issued_total_col = 72864 
Row_Bus_Util =  0.007784 
CoL_Bus_Util = 0.048478 
Either_Row_CoL_Bus_Util = 0.056078 
Issued_on_Two_Bus_Simul_Util = 0.000184 
issued_two_Eff = 0.003286 
queue_avg = 2.237543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1503044 n_nop=1428265 n_act=5747 n_pre=5731 n_ref_event=0 n_req=59981 n_rd=44038 n_rd_L2_A=0 n_write=0 n_wr_bk=19518 bw_util=0.08457
n_activity=289629 dram_eff=0.4389
bk0: 3404a 1465270i bk1: 2558a 1471345i bk2: 3018a 1470772i bk3: 2276a 1476845i bk4: 3458a 1464782i bk5: 2588a 1471084i bk6: 3472a 1466922i bk7: 2548a 1473585i bk8: 3874a 1461414i bk9: 2836a 1468708i bk10: 3004a 1468221i bk11: 1984a 1475406i bk12: 2728a 1471303i bk13: 1918a 1479020i bk14: 2586a 1474268i bk15: 1786a 1481834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904420
Row_Buffer_Locality_read = 0.951701
Row_Buffer_Locality_write = 0.773819
Bank_Level_Parallism = 2.339396
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.241425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.084570 
total_CMD = 1503044 
util_bw = 127112 
Wasted_Col = 82962 
Wasted_Row = 34090 
Idle = 1258880 

BW Util Bottlenecks: 
RCDc_limit = 18879 
RCDWRc_limit = 15342 
WTRc_limit = 14597 
RTWc_limit = 63354 
CCDLc_limit = 47925 
rwq = 0 
CCDLc_limit_alone = 32245 
WTRc_limit_alone = 13125 
RTWc_limit_alone = 49146 

Commands details: 
total_CMD = 1503044 
n_nop = 1428265 
Read = 44038 
Write = 0 
L2_Alloc = 0 
L2_WB = 19518 
n_act = 5747 
n_pre = 5731 
n_ref = 0 
n_req = 59981 
total_req = 63556 

Dual Bus Interface Util: 
issued_total_row = 11478 
issued_total_col = 63556 
Row_Bus_Util =  0.007637 
CoL_Bus_Util = 0.042285 
Either_Row_CoL_Bus_Util = 0.049752 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.003410 
queue_avg = 1.682828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1503044 n_nop=1418664 n_act=5897 n_pre=5881 n_ref_event=4567177155082382276 n_req=68688 n_rd=50030 n_rd_L2_A=0 n_write=0 n_wr_bk=22850 bw_util=0.09698
n_activity=306732 dram_eff=0.4752
bk0: 3650a 1460620i bk1: 3008a 1466162i bk2: 3276a 1464580i bk3: 2722a 1470667i bk4: 3700a 1456117i bk5: 3174a 1462784i bk6: 3700a 1461341i bk7: 3204a 1466397i bk8: 4110a 1457079i bk9: 3598a 1460541i bk10: 3132a 1465065i bk11: 2618a 1466464i bk12: 2826a 1465786i bk13: 2320a 1471908i bk14: 2764a 1471156i bk15: 2228a 1474491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914366
Row_Buffer_Locality_read = 0.956726
Row_Buffer_Locality_write = 0.800783
Bank_Level_Parallism = 2.569758
Bank_Level_Parallism_Col = 2.645423
Bank_Level_Parallism_Ready = 1.282245
write_to_read_ratio_blp_rw_average = 0.527645
GrpLevelPara = 1.815153 

BW Util details:
bwutil = 0.096977 
total_CMD = 1503044 
util_bw = 145760 
Wasted_Col = 86478 
Wasted_Row = 32351 
Idle = 1238455 

BW Util Bottlenecks: 
RCDc_limit = 18384 
RCDWRc_limit = 14649 
WTRc_limit = 18286 
RTWc_limit = 76035 
CCDLc_limit = 52331 
rwq = 0 
CCDLc_limit_alone = 34005 
WTRc_limit_alone = 16437 
RTWc_limit_alone = 59558 

Commands details: 
total_CMD = 1503044 
n_nop = 1418664 
Read = 50030 
Write = 0 
L2_Alloc = 0 
L2_WB = 22850 
n_act = 5897 
n_pre = 5881 
n_ref = 4567177155082382276 
n_req = 68688 
total_req = 72880 

Dual Bus Interface Util: 
issued_total_row = 11778 
issued_total_col = 72880 
Row_Bus_Util =  0.007836 
CoL_Bus_Util = 0.048488 
Either_Row_CoL_Bus_Util = 0.056139 
Issued_on_Two_Bus_Simul_Util = 0.000185 
issued_two_Eff = 0.003295 
queue_avg = 2.169002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.169
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1503044 n_nop=1428648 n_act=5703 n_pre=5687 n_ref_event=0 n_req=59730 n_rd=43840 n_rd_L2_A=0 n_write=0 n_wr_bk=19440 bw_util=0.0842
n_activity=288016 dram_eff=0.4394
bk0: 2540a 1471594i bk1: 3346a 1465955i bk2: 2292a 1476594i bk3: 3022a 1470867i bk4: 2560a 1470908i bk5: 3452a 1464755i bk6: 2542a 1473927i bk7: 3468a 1465659i bk8: 2810a 1471152i bk9: 3868a 1461537i bk10: 2068a 1476771i bk11: 2884a 1468246i bk12: 1904a 1479274i bk13: 2722a 1473741i bk14: 1794a 1482122i bk15: 2568a 1473866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904771
Row_Buffer_Locality_read = 0.951528
Row_Buffer_Locality_write = 0.775771
Bank_Level_Parallism = 2.332539
Bank_Level_Parallism_Col = 2.264471
Bank_Level_Parallism_Ready = 1.222860
write_to_read_ratio_blp_rw_average = 0.508122
GrpLevelPara = 1.681238 

BW Util details:
bwutil = 0.084202 
total_CMD = 1503044 
util_bw = 126560 
Wasted_Col = 82231 
Wasted_Row = 33363 
Idle = 1260890 

BW Util Bottlenecks: 
RCDc_limit = 19002 
RCDWRc_limit = 15286 
WTRc_limit = 15401 
RTWc_limit = 61434 
CCDLc_limit = 47147 
rwq = 0 
CCDLc_limit_alone = 31386 
WTRc_limit_alone = 13848 
RTWc_limit_alone = 47226 

Commands details: 
total_CMD = 1503044 
n_nop = 1428648 
Read = 43840 
Write = 0 
L2_Alloc = 0 
L2_WB = 19440 
n_act = 5703 
n_pre = 5687 
n_ref = 0 
n_req = 59730 
total_req = 63280 

Dual Bus Interface Util: 
issued_total_row = 11390 
issued_total_col = 63280 
Row_Bus_Util =  0.007578 
CoL_Bus_Util = 0.042101 
Either_Row_CoL_Bus_Util = 0.049497 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.003683 
queue_avg = 1.687806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68781
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1503044 n_nop=1421111 n_act=5545 n_pre=5529 n_ref_event=0 n_req=66947 n_rd=48834 n_rd_L2_A=0 n_write=0 n_wr_bk=22278 bw_util=0.09462
n_activity=292890 dram_eff=0.4856
bk0: 2984a 1463946i bk1: 3428a 1464647i bk2: 2742a 1469731i bk3: 3174a 1466564i bk4: 3152a 1460552i bk5: 3590a 1459132i bk6: 3226a 1464508i bk7: 3580a 1462515i bk8: 3590a 1459191i bk9: 3912a 1457412i bk10: 2670a 1465368i bk11: 2898a 1466712i bk12: 2298a 1469797i bk13: 2726a 1467636i bk14: 2224a 1471261i bk15: 2640a 1471338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917397
Row_Buffer_Locality_read = 0.958472
Row_Buffer_Locality_write = 0.806658
Bank_Level_Parallism = 2.693477
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.273554
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094624 
total_CMD = 1503044 
util_bw = 142224 
Wasted_Col = 83783 
Wasted_Row = 26294 
Idle = 1250743 

BW Util Bottlenecks: 
RCDc_limit = 17146 
RCDWRc_limit = 13315 
WTRc_limit = 18075 
RTWc_limit = 82992 
CCDLc_limit = 47663 
rwq = 0 
CCDLc_limit_alone = 32961 
WTRc_limit_alone = 16558 
RTWc_limit_alone = 69807 

Commands details: 
total_CMD = 1503044 
n_nop = 1421111 
Read = 48834 
Write = 0 
L2_Alloc = 0 
L2_WB = 22278 
n_act = 5545 
n_pre = 5529 
n_ref = 0 
n_req = 66947 
total_req = 71112 

Dual Bus Interface Util: 
issued_total_row = 11074 
issued_total_col = 71112 
Row_Bus_Util =  0.007368 
CoL_Bus_Util = 0.047312 
Either_Row_CoL_Bus_Util = 0.054511 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.003088 
queue_avg = 2.086787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08679

========= L2 cache stats =========
L2_cache_bank[0]: Access = 152722, Miss = 25126, Miss_rate = 0.165, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 171818, Miss = 33368, Miss_rate = 0.194, Pending_hits = 13391, Reservation_fails = 10905
L2_cache_bank[2]: Access = 158190, Miss = 30384, Miss_rate = 0.192, Pending_hits = 12618, Reservation_fails = 10192
L2_cache_bank[3]: Access = 182670, Miss = 35740, Miss_rate = 0.196, Pending_hits = 13936, Reservation_fails = 14494
L2_cache_bank[4]: Access = 169948, Miss = 33530, Miss_rate = 0.197, Pending_hits = 13120, Reservation_fails = 9176
L2_cache_bank[5]: Access = 153316, Miss = 24942, Miss_rate = 0.163, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 180842, Miss = 35896, Miss_rate = 0.198, Pending_hits = 13322, Reservation_fails = 9573
L2_cache_bank[7]: Access = 159914, Miss = 30268, Miss_rate = 0.189, Pending_hits = 12588, Reservation_fails = 11366
L2_cache_bank[8]: Access = 151256, Miss = 24956, Miss_rate = 0.165, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 170478, Miss = 33288, Miss_rate = 0.195, Pending_hits = 13159, Reservation_fails = 9949
L2_cache_bank[10]: Access = 159024, Miss = 30276, Miss_rate = 0.190, Pending_hits = 12378, Reservation_fails = 9902
L2_cache_bank[11]: Access = 180380, Miss = 34106, Miss_rate = 0.189, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1990558
L2_total_cache_misses = 371880
L2_total_cache_miss_rate = 0.1868
L2_total_cache_pending_hits = 147190
L2_total_cache_reservation_fails = 123037
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39254
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23103
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 913
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 123
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7973
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 369
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 913
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 246908
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 51518
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24508
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 220
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7973
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1990558
icnt_total_pkts_simt_to_mem=751918
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2572913
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2742276
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000255038
	minimum = 0 (at node 0)
	maximum = 0.00160054 (at node 11)
Accepted packet rate average = 0.000255038
	minimum = 0 (at node 0)
	maximum = 0.00528549 (at node 11)
Injected flit rate average = 0.000275717
	minimum = 0 (at node 0)
	maximum = 0.00215886 (at node 11)
Accepted flit rate average= 0.000275717
	minimum = 0 (at node 0)
	maximum = 0.00528549 (at node 11)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7313 (58 samples)
	minimum = 5 (58 samples)
	maximum = 215.672 (58 samples)
Network latency average = 19.516 (58 samples)
	minimum = 5 (58 samples)
	maximum = 212.914 (58 samples)
Flit latency average = 18.7369 (58 samples)
	minimum = 5 (58 samples)
	maximum = 212.448 (58 samples)
Fragmentation average = 0.0024689 (58 samples)
	minimum = 0 (58 samples)
	maximum = 73.6207 (58 samples)
Injected packet rate average = 0.0715029 (58 samples)
	minimum = 0.0261472 (58 samples)
	maximum = 0.198027 (58 samples)
Accepted packet rate average = 0.0715029 (58 samples)
	minimum = 0.0253452 (58 samples)
	maximum = 0.109393 (58 samples)
Injected flit rate average = 0.0761937 (58 samples)
	minimum = 0.0339636 (58 samples)
	maximum = 0.198204 (58 samples)
Accepted flit rate average = 0.0761937 (58 samples)
	minimum = 0.0342666 (58 samples)
	maximum = 0.109393 (58 samples)
Injected packet size average = 1.0656 (58 samples)
Accepted packet size average = 1.0656 (58 samples)
Hops average = 1 (58 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 9 sec (5589 sec)
gpgpu_simulation_rate = 43144 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
gpgpu_silicon_slowdown = 3436426x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 59 '_Z13lud_perimeterPfii'
Destroy streams for kernel 59: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 59 
kernel_stream_id = 63811
gpu_sim_cycle = 27888
gpu_sim_insn = 236160
gpu_ipc =       8.4682
gpu_tot_sim_cycle = 1654581
gpu_tot_sim_insn = 241368928
gpu_tot_ipc =     145.8792
gpu_tot_issued_cta = 10216
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.9706% 
max_total_param_size = 0
gpu_stall_dramfull = 186688
gpu_stall_icnt2sh    = 308619
partiton_level_parallism =       0.0676
partiton_level_parallism_total  =       0.3531
partiton_level_parallism_util =       1.0273
partiton_level_parallism_util_total  =       1.7679
L2_BW  =       7.7935 GB/Sec
L2_BW_total  =      38.6292 GB/Sec
gpu_total_sim_rate=42554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3967756
	L1I_total_cache_misses = 66083
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51240
L1D_cache:
	L1D_cache_core[0]: Access = 43826, Miss = 26709, Miss_rate = 0.609, Pending_hits = 2652, Reservation_fails = 20505
	L1D_cache_core[1]: Access = 43967, Miss = 26721, Miss_rate = 0.608, Pending_hits = 2653, Reservation_fails = 18375
	L1D_cache_core[2]: Access = 44705, Miss = 27233, Miss_rate = 0.609, Pending_hits = 2596, Reservation_fails = 18559
	L1D_cache_core[3]: Access = 44177, Miss = 26762, Miss_rate = 0.606, Pending_hits = 2786, Reservation_fails = 18543
	L1D_cache_core[4]: Access = 44559, Miss = 26791, Miss_rate = 0.601, Pending_hits = 3052, Reservation_fails = 17507
	L1D_cache_core[5]: Access = 44385, Miss = 26760, Miss_rate = 0.603, Pending_hits = 2711, Reservation_fails = 17461
	L1D_cache_core[6]: Access = 44098, Miss = 26883, Miss_rate = 0.610, Pending_hits = 2911, Reservation_fails = 18127
	L1D_cache_core[7]: Access = 44211, Miss = 26607, Miss_rate = 0.602, Pending_hits = 3351, Reservation_fails = 17923
	L1D_cache_core[8]: Access = 43667, Miss = 26515, Miss_rate = 0.607, Pending_hits = 2570, Reservation_fails = 20890
	L1D_cache_core[9]: Access = 43298, Miss = 26568, Miss_rate = 0.614, Pending_hits = 2761, Reservation_fails = 22096
	L1D_cache_core[10]: Access = 43523, Miss = 26592, Miss_rate = 0.611, Pending_hits = 2834, Reservation_fails = 20756
	L1D_cache_core[11]: Access = 44434, Miss = 27056, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 18759
	L1D_cache_core[12]: Access = 43508, Miss = 26341, Miss_rate = 0.605, Pending_hits = 3157, Reservation_fails = 23442
	L1D_cache_core[13]: Access = 43907, Miss = 26960, Miss_rate = 0.614, Pending_hits = 2518, Reservation_fails = 22597
	L1D_cache_core[14]: Access = 43349, Miss = 26679, Miss_rate = 0.615, Pending_hits = 2857, Reservation_fails = 20575
	L1D_total_cache_accesses = 659614
	L1D_total_cache_misses = 401177
	L1D_total_cache_miss_rate = 0.6082
	L1D_total_cache_pending_hits = 42231
	L1D_total_cache_reservation_fails = 296115
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 238374
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 82374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6545
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 35835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 595806
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15880
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13680
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8817
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 74304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26131
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 611686

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 43514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38853
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13680
ctas_completed 10216, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45615, 21090, 12648, 12648, 12648, 12648, 12648, 12648, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 250990848
gpgpu_n_tot_w_icount = 7843464
gpgpu_n_stall_shd_mem = 451805
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389815
gpgpu_n_mem_write_global = 169886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7835648
gpgpu_n_store_insn = 2718176
gpgpu_n_shmem_insn = 87835424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7584768
gpgpu_n_shmem_bkconflict = 106400
gpgpu_n_l1cache_bkconflict = 32893
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32893
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1554116	W0_Idle:12928082	W0_Scoreboard:10177848	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277514
single_issue_nums: WS0:4047702	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3118520 {8:389815,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12231792 {72:169886,}
traffic_breakdown_coretomem[INST_ACC_R] = 196576 {8:24572,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62370400 {40:1559260,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2718176 {8:339772,}
traffic_breakdown_memtocore[INST_ACC_R] = 3931520 {40:98288,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 284 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 60 
mrq_lat_table:76846 	21389 	21900 	25485 	58921 	72422 	71144 	29208 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1036085 	690973 	154355 	17649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23287 	1029 	216 	488580 	27626 	28410 	12711 	1963 	466 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	239115 	275282 	251208 	303642 	647449 	182311 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1236 	541 	40 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.136139 10.341137 12.567976  8.206977 11.440964  9.709497 11.440191  8.847575 11.597826  9.249191 10.437824 10.617284 11.073747 11.572770 13.913726 
dram[1]: 11.514535 12.350126 12.463333 13.045977 11.587132 10.985011 11.410852 11.795403 10.516060 11.596349 10.731428 11.220160 11.567273 11.587021 13.051064 14.783784 
dram[2]: 11.115479  7.952381 12.809816 10.447457 11.678133  8.720297 11.492823  9.248000 11.169456  8.620225 10.547073  8.317902 11.446484 10.841004 13.282528 11.758454 
dram[3]: 11.785542 10.801630 13.097701 12.405315 11.259340 11.547873 11.789474 11.560526 11.826087 10.953333 11.739247  9.805479 11.501467 11.655678 13.906137 12.580247 
dram[4]:  8.112745 11.000000  9.916933 12.728659  8.410628 11.287411  9.670391 11.471292  9.028503 11.184486  9.287128  9.925000 10.659751 12.093851 11.931707 13.284644 
dram[5]: 11.259776 12.793785 13.061017 12.830358 11.453125 11.580953 13.181818 12.484615 10.787418 11.727472 10.718390 11.177966 11.947955 12.802768 13.310638 14.912863 
average row locality = 384323/34373 = 11.180956
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1381       981      1406      1125      1618      1108      1625      1211      1805       911      1348       824      1264       780      1194 
dram[1]:      1181      1515      1250      1532      1445      1750      1476      1743      1619      1949      1236      1433      1075      1352      1018      1293 
dram[2]:      1385       957      1416       971      1614      1130      1635      1095      1804      1213      1387       859      1266       825      1203       771 
dram[3]:      1510      1193      1540      1241      1748      1455      1753      1465      1947      1628      1481      1174      1350      1075      1304      1010 
dram[4]:       942      1387       981      1407      1113      1617      1099      1627      1200      1804       902      1325       815      1263       778      1191 
dram[5]:      1271      1376      1343      1391      1530      1597      1549      1586      1680      1779      1275      1306      1127      1225      1088      1166 
total dram writes = 126539
bank skew: 1949/771 = 2.53
chip skew: 22874/19451 = 1.18
average mf latency per bank:
dram[0]:       5965      4310      5540      4441      4965      3797      5420      3735      4985      3467      5448      3993      5424      3816      5260      3937
dram[1]:       4414      4366      4263      4506      4096      4365      4238      4372      3676      3683      3818      3806      3609      3499      3701      3778
dram[2]:       4370      5560      4403      5751      3881      4810      3741      5352      3510      4710      4023      5500      3923      5136      4003      5124
dram[3]:       4634      4278      4369      4360      4167      4121      4371      4596      3635      3792      3788      4089      3531      3727      3765      3858
dram[4]:       6047      4281      5535      4525      4989      3836      5308      3831      4891      3450      5317      4228      5407      3721      5309      4007
dram[5]:       4022      4689      3928      5000      3896      4617      4002      4954      3614      3920      3592      4215      3466      3779      3379      4170
maximum mf latency per bank:
dram[0]:       1218      1232       987      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291      1083      1347      1041      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:       1093      1264      1028      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1528812 n_nop=1454086 n_act=5701 n_pre=5685 n_ref_event=0 n_req=60021 n_rd=44064 n_rd_L2_A=0 n_write=0 n_wr_bk=19527 bw_util=0.08319
n_activity=289094 dram_eff=0.4399
bk0: 2562a 1496878i bk1: 3390a 1492464i bk2: 2280a 1502182i bk3: 3008a 1495902i bk4: 2598a 1496215i bk5: 3450a 1491149i bk6: 2548a 1500320i bk7: 3456a 1492841i bk8: 2832a 1495761i bk9: 3882a 1487583i bk10: 2104a 1501209i bk11: 2928a 1493346i bk12: 1908a 1503717i bk13: 2740a 1497565i bk14: 1812a 1506994i bk15: 2566a 1500030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905200
Row_Buffer_Locality_read = 0.951616
Row_Buffer_Locality_write = 0.777026
Bank_Level_Parallism = 2.341742
Bank_Level_Parallism_Col = 2.276303
Bank_Level_Parallism_Ready = 1.232862
write_to_read_ratio_blp_rw_average = 0.507786
GrpLevelPara = 1.683237 

BW Util details:
bwutil = 0.083190 
total_CMD = 1528812 
util_bw = 127182 
Wasted_Col = 82894 
Wasted_Row = 33452 
Idle = 1285284 

BW Util Bottlenecks: 
RCDc_limit = 18821 
RCDWRc_limit = 15300 
WTRc_limit = 15661 
RTWc_limit = 63504 
CCDLc_limit = 49043 
rwq = 0 
CCDLc_limit_alone = 32630 
WTRc_limit_alone = 14119 
RTWc_limit_alone = 48633 

Commands details: 
total_CMD = 1528812 
n_nop = 1454086 
Read = 44064 
Write = 0 
L2_Alloc = 0 
L2_WB = 19527 
n_act = 5701 
n_pre = 5685 
n_ref = 0 
n_req = 60021 
total_req = 63591 

Dual Bus Interface Util: 
issued_total_row = 11386 
issued_total_col = 63591 
Row_Bus_Util =  0.007448 
CoL_Bus_Util = 0.041595 
Either_Row_CoL_Bus_Util = 0.048878 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.003359 
queue_avg = 1.686313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1528812 n_nop=1444436 n_act=5860 n_pre=5844 n_ref_event=0 n_req=68761 n_rd=50082 n_rd_L2_A=0 n_write=0 n_wr_bk=22867 bw_util=0.09543
n_activity=307350 dram_eff=0.4747
bk0: 3006a 1492547i bk1: 3666a 1488277i bk2: 2722a 1496203i bk3: 3262a 1492076i bk4: 3162a 1489010i bk5: 3706a 1482211i bk6: 3220a 1491877i bk7: 3684a 1487778i bk8: 3600a 1486765i bk9: 4126a 1482868i bk10: 2752a 1493609i bk11: 3044a 1488826i bk12: 2320a 1495749i bk13: 2830a 1492539i bk14: 2234a 1499560i bk15: 2748a 1496632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914981
Row_Buffer_Locality_read = 0.956891
Row_Buffer_Locality_write = 0.802613
Bank_Level_Parallism = 2.556434
Bank_Level_Parallism_Col = 2.492727
Bank_Level_Parallism_Ready = 1.271700
write_to_read_ratio_blp_rw_average = 0.527515
GrpLevelPara = 1.814609 

BW Util details:
bwutil = 0.095432 
total_CMD = 1528812 
util_bw = 145898 
Wasted_Col = 86938 
Wasted_Row = 31968 
Idle = 1264008 

BW Util Bottlenecks: 
RCDc_limit = 18461 
RCDWRc_limit = 14610 
WTRc_limit = 18502 
RTWc_limit = 76092 
CCDLc_limit = 52626 
rwq = 0 
CCDLc_limit_alone = 34599 
WTRc_limit_alone = 16578 
RTWc_limit_alone = 59989 

Commands details: 
total_CMD = 1528812 
n_nop = 1444436 
Read = 50082 
Write = 0 
L2_Alloc = 0 
L2_WB = 22867 
n_act = 5860 
n_pre = 5844 
n_ref = 0 
n_req = 68761 
total_req = 72949 

Dual Bus Interface Util: 
issued_total_row = 11704 
issued_total_col = 72949 
Row_Bus_Util =  0.007656 
CoL_Bus_Util = 0.047716 
Either_Row_CoL_Bus_Util = 0.055191 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.003283 
queue_avg = 2.199957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19996
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1528812 n_nop=1453986 n_act=5748 n_pre=5732 n_ref_event=0 n_req=60026 n_rd=44070 n_rd_L2_A=0 n_write=0 n_wr_bk=19531 bw_util=0.0832
n_activity=289960 dram_eff=0.4387
bk0: 3412a 1491003i bk1: 2558a 1497111i bk2: 3018a 1496539i bk3: 2276a 1502612i bk4: 3458a 1490549i bk5: 2588a 1496851i bk6: 3472a 1492690i bk7: 2548a 1499353i bk8: 3886a 1487167i bk9: 2836a 1494476i bk10: 3016a 1493974i bk11: 1984a 1501174i bk12: 2728a 1496992i bk13: 1918a 1504789i bk14: 2586a 1499977i bk15: 1786a 1507603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904475
Row_Buffer_Locality_read = 0.951713
Row_Buffer_Locality_write = 0.774004
Bank_Level_Parallism = 2.338557
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.241255
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.083203 
total_CMD = 1528812 
util_bw = 127202 
Wasted_Col = 83068 
Wasted_Row = 34100 
Idle = 1284442 

BW Util Bottlenecks: 
RCDc_limit = 18891 
RCDWRc_limit = 15342 
WTRc_limit = 14597 
RTWc_limit = 63445 
CCDLc_limit = 47977 
rwq = 0 
CCDLc_limit_alone = 32269 
WTRc_limit_alone = 13125 
RTWc_limit_alone = 49209 

Commands details: 
total_CMD = 1528812 
n_nop = 1453986 
Read = 44070 
Write = 0 
L2_Alloc = 0 
L2_WB = 19531 
n_act = 5748 
n_pre = 5732 
n_ref = 0 
n_req = 60026 
total_req = 63601 

Dual Bus Interface Util: 
issued_total_row = 11480 
issued_total_col = 63601 
Row_Bus_Util =  0.007509 
CoL_Bus_Util = 0.041602 
Either_Row_CoL_Bus_Util = 0.048944 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.003408 
queue_avg = 1.654529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1528812 n_nop=1444348 n_act=5899 n_pre=5883 n_ref_event=4567177155082382276 n_req=68768 n_rd=50086 n_rd_L2_A=0 n_write=0 n_wr_bk=22874 bw_util=0.09545
n_activity=307330 dram_eff=0.4748
bk0: 3658a 1486354i bk1: 3012a 1491898i bk2: 3276a 1490345i bk3: 2722a 1496433i bk4: 3700a 1481883i bk5: 3174a 1488551i bk6: 3700a 1487108i bk7: 3204a 1492165i bk8: 4122a 1482833i bk9: 3610a 1486295i bk10: 3144a 1490819i bk11: 2626a 1492223i bk12: 2826a 1491476i bk13: 2320a 1497617i bk14: 2764a 1496866i bk15: 2228a 1500221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914437
Row_Buffer_Locality_read = 0.956734
Row_Buffer_Locality_write = 0.801038
Bank_Level_Parallism = 2.568076
Bank_Level_Parallism_Col = 2.643516
Bank_Level_Parallism_Ready = 1.281938
write_to_read_ratio_blp_rw_average = 0.527862
GrpLevelPara = 1.814003 

BW Util details:
bwutil = 0.095447 
total_CMD = 1528812 
util_bw = 145920 
Wasted_Col = 86664 
Wasted_Row = 32371 
Idle = 1263857 

BW Util Bottlenecks: 
RCDc_limit = 18408 
RCDWRc_limit = 14649 
WTRc_limit = 18286 
RTWc_limit = 76191 
CCDLc_limit = 52418 
rwq = 0 
CCDLc_limit_alone = 34044 
WTRc_limit_alone = 16437 
RTWc_limit_alone = 59666 

Commands details: 
total_CMD = 1528812 
n_nop = 1444348 
Read = 50086 
Write = 0 
L2_Alloc = 0 
L2_WB = 22874 
n_act = 5899 
n_pre = 5883 
n_ref = 4567177155082382276 
n_req = 68768 
total_req = 72960 

Dual Bus Interface Util: 
issued_total_row = 11782 
issued_total_col = 72960 
Row_Bus_Util =  0.007707 
CoL_Bus_Util = 0.047723 
Either_Row_CoL_Bus_Util = 0.055248 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.003291 
queue_avg = 2.132567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1528812 n_nop=1454379 n_act=5704 n_pre=5688 n_ref_event=0 n_req=59765 n_rd=43864 n_rd_L2_A=0 n_write=0 n_wr_bk=19451 bw_util=0.08283
n_activity=288283 dram_eff=0.4393
bk0: 2540a 1497363i bk1: 3350a 1491693i bk2: 2292a 1502360i bk3: 3022a 1496634i bk4: 2560a 1496675i bk5: 3452a 1490522i bk6: 2542a 1499694i bk7: 3468a 1491427i bk8: 2810a 1496920i bk9: 3880a 1487291i bk10: 2068a 1502539i bk11: 2892a 1494004i bk12: 1904a 1505042i bk13: 2722a 1499451i bk14: 1794a 1507891i bk15: 2568a 1499595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904810
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.775926
Bank_Level_Parallism = 2.331878
Bank_Level_Parallism_Col = 2.263805
Bank_Level_Parallism_Ready = 1.222738
write_to_read_ratio_blp_rw_average = 0.508230
GrpLevelPara = 1.680774 

BW Util details:
bwutil = 0.082829 
total_CMD = 1528812 
util_bw = 126630 
Wasted_Col = 82311 
Wasted_Row = 33373 
Idle = 1286498 

BW Util Bottlenecks: 
RCDc_limit = 19014 
RCDWRc_limit = 15286 
WTRc_limit = 15401 
RTWc_limit = 61499 
CCDLc_limit = 47184 
rwq = 0 
CCDLc_limit_alone = 31403 
WTRc_limit_alone = 13848 
RTWc_limit_alone = 47271 

Commands details: 
total_CMD = 1528812 
n_nop = 1454379 
Read = 43864 
Write = 0 
L2_Alloc = 0 
L2_WB = 19451 
n_act = 5704 
n_pre = 5688 
n_ref = 0 
n_req = 59765 
total_req = 63315 

Dual Bus Interface Util: 
issued_total_row = 11392 
issued_total_col = 63315 
Row_Bus_Util =  0.007452 
CoL_Bus_Util = 0.041415 
Either_Row_CoL_Bus_Util = 0.048687 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.003681 
queue_avg = 1.659419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65942
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1528812 n_nop=1446844 n_act=5545 n_pre=5529 n_ref_event=0 n_req=66982 n_rd=48858 n_rd_L2_A=0 n_write=0 n_wr_bk=22289 bw_util=0.09307
n_activity=293137 dram_eff=0.4854
bk0: 2988a 1489709i bk1: 3428a 1490415i bk2: 2742a 1495499i bk3: 3174a 1492332i bk4: 3152a 1486320i bk5: 3590a 1484900i bk6: 3226a 1490276i bk7: 3580a 1488283i bk8: 3598a 1484949i bk9: 3912a 1483180i bk10: 2682a 1491121i bk11: 2898a 1492480i bk12: 2298a 1495505i bk13: 2726a 1493404i bk14: 2224a 1496969i bk15: 2640a 1497106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917441
Row_Buffer_Locality_read = 0.958492
Row_Buffer_Locality_write = 0.806776
Bank_Level_Parallism = 2.692736
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.273420
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093075 
total_CMD = 1528812 
util_bw = 142294 
Wasted_Col = 83861 
Wasted_Row = 26294 
Idle = 1276363 

BW Util Bottlenecks: 
RCDc_limit = 17146 
RCDWRc_limit = 13315 
WTRc_limit = 18075 
RTWc_limit = 83070 
CCDLc_limit = 47705 
rwq = 0 
CCDLc_limit_alone = 32979 
WTRc_limit_alone = 16558 
RTWc_limit_alone = 69861 

Commands details: 
total_CMD = 1528812 
n_nop = 1446844 
Read = 48858 
Write = 0 
L2_Alloc = 0 
L2_WB = 22289 
n_act = 5545 
n_pre = 5529 
n_ref = 0 
n_req = 66982 
total_req = 71147 

Dual Bus Interface Util: 
issued_total_row = 11074 
issued_total_col = 71147 
Row_Bus_Util =  0.007244 
CoL_Bus_Util = 0.046537 
Either_Row_CoL_Bus_Util = 0.053615 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.003087 
queue_avg = 2.051628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05163

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153730, Miss = 25126, Miss_rate = 0.163, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 172322, Miss = 33406, Miss_rate = 0.194, Pending_hits = 13435, Reservation_fails = 11144
L2_cache_bank[2]: Access = 158614, Miss = 30426, Miss_rate = 0.192, Pending_hits = 12666, Reservation_fails = 10415
L2_cache_bank[3]: Access = 183174, Miss = 35778, Miss_rate = 0.195, Pending_hits = 13980, Reservation_fails = 14730
L2_cache_bank[4]: Access = 170372, Miss = 33572, Miss_rate = 0.197, Pending_hits = 13168, Reservation_fails = 9416
L2_cache_bank[5]: Access = 154228, Miss = 24942, Miss_rate = 0.162, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 181266, Miss = 35938, Miss_rate = 0.198, Pending_hits = 13370, Reservation_fails = 9811
L2_cache_bank[7]: Access = 160322, Miss = 30302, Miss_rate = 0.189, Pending_hits = 12620, Reservation_fails = 11497
L2_cache_bank[8]: Access = 152168, Miss = 24956, Miss_rate = 0.164, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 170886, Miss = 33322, Miss_rate = 0.195, Pending_hits = 13191, Reservation_fails = 10082
L2_cache_bank[10]: Access = 159480, Miss = 30310, Miss_rate = 0.190, Pending_hits = 12410, Reservation_fails = 10008
L2_cache_bank[11]: Access = 180788, Miss = 34106, Miss_rate = 0.189, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 1997350
L2_total_cache_misses = 372184
L2_total_cache_miss_rate = 0.1863
L2_total_cache_pending_hits = 147518
L2_total_cache_reservation_fails = 124583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7839
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39918
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 26639
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1069
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 136
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9519
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 408
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1069
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 249212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 52262
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28252
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 220
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9519
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1997350
icnt_total_pkts_simt_to_mem=754174
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05417
	minimum = 5
	maximum = 16
Network latency average = 5.05417
	minimum = 5
	maximum = 16
Slowest packet = 2572970
Flit latency average = 5.01426
	minimum = 5
	maximum = 16
Slowest flit = 2742484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0115223
	minimum = 0 (at node 9)
	maximum = 0.0361446 (at node 15)
Accepted packet rate average = 0.0115223
	minimum = 0 (at node 9)
	maximum = 0.0202955 (at node 0)
Injected flit rate average = 0.0120163
	minimum = 0 (at node 9)
	maximum = 0.0361446 (at node 15)
Accepted flit rate average= 0.0120163
	minimum = 0 (at node 9)
	maximum = 0.0202955 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4656 (59 samples)
	minimum = 5 (59 samples)
	maximum = 212.288 (59 samples)
Network latency average = 19.2709 (59 samples)
	minimum = 5 (59 samples)
	maximum = 209.576 (59 samples)
Flit latency average = 18.5043 (59 samples)
	minimum = 5 (59 samples)
	maximum = 209.119 (59 samples)
Fragmentation average = 0.00242705 (59 samples)
	minimum = 0 (59 samples)
	maximum = 72.3729 (59 samples)
Injected packet rate average = 0.0704863 (59 samples)
	minimum = 0.0257041 (59 samples)
	maximum = 0.195283 (59 samples)
Accepted packet rate average = 0.0704863 (59 samples)
	minimum = 0.0249156 (59 samples)
	maximum = 0.107883 (59 samples)
Injected flit rate average = 0.075106 (59 samples)
	minimum = 0.0333879 (59 samples)
	maximum = 0.195457 (59 samples)
Accepted flit rate average = 0.075106 (59 samples)
	minimum = 0.0336858 (59 samples)
	maximum = 0.107883 (59 samples)
Injected packet size average = 1.06554 (59 samples)
Accepted packet size average = 1.06554 (59 samples)
Hops average = 1 (59 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 32 sec (5672 sec)
gpgpu_simulation_rate = 42554 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
gpgpu_silicon_slowdown = 3436426x
GPGPU-Sim uArch: Shader 9 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 60 '_Z12lud_internalPfii'
Destroy streams for kernel 60: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 60 
kernel_stream_id = 63811
gpu_sim_cycle = 7660
gpu_sim_insn = 3428352
gpu_ipc =     447.5655
gpu_tot_sim_cycle = 1662241
gpu_tot_sim_insn = 244797280
gpu_tot_ipc =     147.2694
gpu_tot_issued_cta = 10360
gpu_occupancy = 70.8801% 
gpu_tot_occupancy = 31.2361% 
max_total_param_size = 0
gpu_stall_dramfull = 190400
gpu_stall_icnt2sh    = 317252
partiton_level_parallism =       1.1051
partiton_level_parallism_total  =       0.3566
partiton_level_parallism_util =       1.8080
partiton_level_parallism_util_total  =       1.7684
L2_BW  =     122.2016 GB/Sec
L2_BW_total  =      39.0144 GB/Sec
gpu_total_sim_rate=42909

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4021900
	L1I_total_cache_misses = 67303
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51493
L1D_cache:
	L1D_cache_core[0]: Access = 44466, Miss = 27141, Miss_rate = 0.610, Pending_hits = 2679, Reservation_fails = 20961
	L1D_cache_core[1]: Access = 44543, Miss = 27128, Miss_rate = 0.609, Pending_hits = 2667, Reservation_fails = 19019
	L1D_cache_core[2]: Access = 45281, Miss = 27636, Miss_rate = 0.610, Pending_hits = 2609, Reservation_fails = 19561
	L1D_cache_core[3]: Access = 44817, Miss = 27218, Miss_rate = 0.607, Pending_hits = 2796, Reservation_fails = 18813
	L1D_cache_core[4]: Access = 45135, Miss = 27197, Miss_rate = 0.603, Pending_hits = 3054, Reservation_fails = 18850
	L1D_cache_core[5]: Access = 44897, Miss = 27112, Miss_rate = 0.604, Pending_hits = 2713, Reservation_fails = 18911
	L1D_cache_core[6]: Access = 44674, Miss = 27289, Miss_rate = 0.611, Pending_hits = 2936, Reservation_fails = 18818
	L1D_cache_core[7]: Access = 44851, Miss = 26997, Miss_rate = 0.602, Pending_hits = 3398, Reservation_fails = 18528
	L1D_cache_core[8]: Access = 44307, Miss = 26899, Miss_rate = 0.607, Pending_hits = 2619, Reservation_fails = 21731
	L1D_cache_core[9]: Access = 44002, Miss = 27061, Miss_rate = 0.615, Pending_hits = 2777, Reservation_fails = 22229
	L1D_cache_core[10]: Access = 44227, Miss = 27056, Miss_rate = 0.612, Pending_hits = 2860, Reservation_fails = 20861
	L1D_cache_core[11]: Access = 45074, Miss = 27459, Miss_rate = 0.609, Pending_hits = 2857, Reservation_fails = 20301
	L1D_cache_core[12]: Access = 44148, Miss = 26741, Miss_rate = 0.606, Pending_hits = 3205, Reservation_fails = 23720
	L1D_cache_core[13]: Access = 44483, Miss = 27374, Miss_rate = 0.615, Pending_hits = 2535, Reservation_fails = 23997
	L1D_cache_core[14]: Access = 43925, Miss = 27116, Miss_rate = 0.617, Pending_hits = 2859, Reservation_fails = 21405
	L1D_total_cache_accesses = 668830
	L1D_total_cache_misses = 407424
	L1D_total_cache_miss_rate = 0.6092
	L1D_total_cache_pending_hits = 42564
	L1D_total_cache_reservation_fails = 307705
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 241830
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6878
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39291
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 648730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17100
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13933
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9973
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81216
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28435
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 665830

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 49759
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44198
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13933
ctas_completed 10360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45801, 21276, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 254419200
gpgpu_n_tot_w_icount = 7950600
gpgpu_n_stall_shd_mem = 458023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395912
gpgpu_n_mem_write_global = 172190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946240
gpgpu_n_store_insn = 2755040
gpgpu_n_shmem_insn = 89088800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695360
gpgpu_n_shmem_bkconflict = 106400
gpgpu_n_l1cache_bkconflict = 34503
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34503
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1579232	W0_Idle:12934448	W0_Scoreboard:10257004	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4101270	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3167296 {8:395912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12397680 {72:172190,}
traffic_breakdown_coretomem[INST_ACC_R] = 197088 {8:24636,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63345920 {40:1583648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755040 {8:344380,}
traffic_breakdown_memtocore[INST_ACC_R] = 3941760 {40:98544,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 284 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77396 	21514 	22031 	25611 	59128 	72621 	71280 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1049358 	703113 	157333 	18254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23327 	1045 	216 	495654 	28046 	28818 	12903 	2219 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	240888 	278377 	253882 	306599 	660107 	188150 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1243 	548 	42 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.177778 10.341137 12.622356  8.206977 11.484338  9.709497 11.455847  8.847575 11.493563  9.249191 10.384615 10.617284 11.185841 11.572770 13.972549 
dram[1]: 11.533334 12.414573 12.473333 13.054598 11.707775 11.079229 11.457364 11.836782 10.494692 11.565392 10.669492 11.186842 11.709091 11.640118 13.114894 14.841699 
dram[2]: 11.169118  7.952381 12.865030 10.447457 11.734644  8.720297 11.508353  9.248000 11.076447  8.620225 10.493703  8.317902 11.562691 10.841004 13.338290 11.758454 
dram[3]: 11.836538 10.831978 13.106322 12.411961 11.358242 11.667553 11.830664 11.592105 11.818930 10.940529 11.670213  9.763587 11.557185 11.802197 13.960289 12.621399 
dram[4]:  8.112745 11.009780  9.916933 12.765244  8.410628 11.342043  9.670391 11.472553  9.028503 11.103519  9.287128  9.885856 10.659751 12.220065 11.931707 13.322098 
dram[5]: 11.256268 12.816384 13.061017 12.839286 11.557292 11.590476 13.225806 12.492308 10.818182 11.689278 10.730659 11.132023 12.089219 12.802768 13.374468 14.912863 
average row locality = 385799/34450 = 11.198810
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1393       981      1412      1125      1628      1108      1631      1211      1818       911      1357       824      1270       780      1197 
dram[1]:      1191      1529      1253      1535      1458      1762      1482      1749      1635      1964      1245      1442      1082      1354      1021      1296 
dram[2]:      1398       957      1422       971      1625      1130      1641      1095      1818      1213      1396       859      1272       825      1206       771 
dram[3]:      1523      1203      1543      1243      1761      1468      1759      1469      1963      1646      1490      1180      1353      1083      1307      1012 
dram[4]:       942      1400       981      1411      1113      1628      1099      1631      1200      1820       902      1331       815      1270       778      1193 
dram[5]:      1273      1384      1343      1394      1538      1601      1552      1589      1689      1785      1278      1312      1133      1225      1091      1166 
total dram writes = 127059
bank skew: 1964/771 = 2.55
chip skew: 23003/19514 = 1.18
average mf latency per bank:
dram[0]:       6214      4319      5677      4465      5012      3789      5505      3740      5095      3519      5634      4122      5675      3837      5622      3968
dram[1]:       4420      4356      4291      4520      4083      4356      4241      4374      3728      3715      3921      3903      3624      3527      3733      3805
dram[2]:       4375      5783      4428      5893      3872      4853      3746      5442      3596      4821      4153      5730      3942      5393      4034      5461
dram[3]:       4635      4293      4393      4400      4157      4107      4374      4603      3703      3839      3902      4171      3560      3742      3800      3900
dram[4]:       6336      4280      5676      4547      5040      3826      5396      3841      4997      3520      5498      4318      5663      3737      5684      4040
dram[5]:       4065      4700      3970      5020      3900      4625      4013      4963      3656      3996      3709      4294      3488      3817      3418      4214
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1535889 n_nop=1460964 n_act=5713 n_pre=5697 n_ref_event=0 n_req=60198 n_rd=44176 n_rd_L2_A=0 n_write=0 n_wr_bk=19592 bw_util=0.08304
n_activity=290230 dram_eff=0.4394
bk0: 2562a 1503955i bk1: 3406a 1499425i bk2: 2280a 1509256i bk3: 3020a 1502938i bk4: 2598a 1503295i bk5: 3458a 1498139i bk6: 2548a 1507402i bk7: 3468a 1499836i bk8: 2832a 1502846i bk9: 3890a 1494396i bk10: 2104a 1508280i bk11: 2940a 1500237i bk12: 1908a 1510784i bk13: 2772a 1504455i bk14: 1812a 1514066i bk15: 2578a 1507045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905279
Row_Buffer_Locality_read = 0.951693
Row_Buffer_Locality_write = 0.777306
Bank_Level_Parallism = 2.339380
Bank_Level_Parallism_Col = 2.273631
Bank_Level_Parallism_Ready = 1.232329
write_to_read_ratio_blp_rw_average = 0.507862
GrpLevelPara = 1.681973 

BW Util details:
bwutil = 0.083037 
total_CMD = 1535889 
util_bw = 127536 
Wasted_Col = 83261 
Wasted_Row = 33520 
Idle = 1291572 

BW Util Bottlenecks: 
RCDc_limit = 18840 
RCDWRc_limit = 15354 
WTRc_limit = 15776 
RTWc_limit = 63767 
CCDLc_limit = 49167 
rwq = 0 
CCDLc_limit_alone = 32700 
WTRc_limit_alone = 14221 
RTWc_limit_alone = 48855 

Commands details: 
total_CMD = 1535889 
n_nop = 1460964 
Read = 44176 
Write = 0 
L2_Alloc = 0 
L2_WB = 19592 
n_act = 5713 
n_pre = 5697 
n_ref = 0 
n_req = 60198 
total_req = 63768 

Dual Bus Interface Util: 
issued_total_row = 11410 
issued_total_col = 63768 
Row_Bus_Util =  0.007429 
CoL_Bus_Util = 0.041519 
Either_Row_CoL_Bus_Util = 0.048783 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.003377 
queue_avg = 1.680121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68012
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1535889 n_nop=1451101 n_act=5877 n_pre=5861 n_ref_event=0 n_req=69140 n_rd=50330 n_rd_L2_A=0 n_write=0 n_wr_bk=22998 bw_util=0.09549
n_activity=309335 dram_eff=0.4741
bk0: 3014a 1499448i bk1: 3690a 1495118i bk2: 2722a 1503227i bk3: 3262a 1499110i bk4: 3194a 1495856i bk5: 3738a 1489112i bk6: 3232a 1498896i bk7: 3696a 1494815i bk8: 3616a 1493511i bk9: 4142a 1489648i bk10: 2764a 1500435i bk11: 3056a 1495751i bk12: 2352a 1502678i bk13: 2846a 1499581i bk14: 2246a 1506612i bk15: 2760a 1503672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915201
Row_Buffer_Locality_read = 0.957024
Row_Buffer_Locality_write = 0.803296
Bank_Level_Parallism = 2.552199
Bank_Level_Parallism_Col = 2.488365
Bank_Level_Parallism_Ready = 1.271013
write_to_read_ratio_blp_rw_average = 0.527394
GrpLevelPara = 1.812363 

BW Util details:
bwutil = 0.095486 
total_CMD = 1535889 
util_bw = 146656 
Wasted_Col = 87587 
Wasted_Row = 32090 
Idle = 1269556 

BW Util Bottlenecks: 
RCDc_limit = 18501 
RCDWRc_limit = 14673 
WTRc_limit = 18672 
RTWc_limit = 76658 
CCDLc_limit = 52907 
rwq = 0 
CCDLc_limit_alone = 34770 
WTRc_limit_alone = 16730 
RTWc_limit_alone = 60463 

Commands details: 
total_CMD = 1535889 
n_nop = 1451101 
Read = 50330 
Write = 0 
L2_Alloc = 0 
L2_WB = 22998 
n_act = 5877 
n_pre = 5861 
n_ref = 0 
n_req = 69140 
total_req = 73328 

Dual Bus Interface Util: 
issued_total_row = 11738 
issued_total_col = 73328 
Row_Bus_Util =  0.007642 
CoL_Bus_Util = 0.047743 
Either_Row_CoL_Bus_Util = 0.055205 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.003279 
queue_avg = 2.195290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1535889 n_nop=1460851 n_act=5760 n_pre=5744 n_ref_event=0 n_req=60214 n_rd=44190 n_rd_L2_A=0 n_write=0 n_wr_bk=19599 bw_util=0.08306
n_activity=291127 dram_eff=0.4382
bk0: 3432a 1497920i bk1: 2558a 1504188i bk2: 3030a 1503558i bk3: 2276a 1509694i bk4: 3470a 1497495i bk5: 2588a 1503934i bk6: 3484a 1499679i bk7: 2548a 1506439i bk8: 3894a 1493962i bk9: 2836a 1501548i bk10: 3028a 1500874i bk11: 1984a 1508239i bk12: 2760a 1503901i bk13: 1918a 1511858i bk14: 2598a 1506988i bk15: 1786a 1514676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904574
Row_Buffer_Locality_read = 0.951799
Row_Buffer_Locality_write = 0.774338
Bank_Level_Parallism = 2.336088
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240643
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.083065 
total_CMD = 1535889 
util_bw = 127578 
Wasted_Col = 83461 
Wasted_Row = 34178 
Idle = 1290672 

BW Util Bottlenecks: 
RCDc_limit = 18910 
RCDWRc_limit = 15394 
WTRc_limit = 14721 
RTWc_limit = 63714 
CCDLc_limit = 48101 
rwq = 0 
CCDLc_limit_alone = 32334 
WTRc_limit_alone = 13235 
RTWc_limit_alone = 49433 

Commands details: 
total_CMD = 1535889 
n_nop = 1460851 
Read = 44190 
Write = 0 
L2_Alloc = 0 
L2_WB = 19599 
n_act = 5760 
n_pre = 5744 
n_ref = 0 
n_req = 60214 
total_req = 63789 

Dual Bus Interface Util: 
issued_total_row = 11504 
issued_total_col = 63789 
Row_Bus_Util =  0.007490 
CoL_Bus_Util = 0.041532 
Either_Row_CoL_Bus_Util = 0.048856 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.003398 
queue_avg = 1.648827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64883
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1535889 n_nop=1451024 n_act=5915 n_pre=5899 n_ref_event=4567177155082382276 n_req=69137 n_rd=50326 n_rd_L2_A=0 n_write=0 n_wr_bk=23003 bw_util=0.09549
n_activity=309317 dram_eff=0.4741
bk0: 3678a 1493166i bk1: 3024a 1498800i bk2: 3276a 1497356i bk3: 2722a 1503468i bk4: 3732a 1488727i bk5: 3206a 1495406i bk6: 3712a 1494136i bk7: 3212a 1499169i bk8: 4138a 1489666i bk9: 3630a 1493036i bk10: 3156a 1497711i bk11: 2634a 1499124i bk12: 2842a 1498517i bk13: 2352a 1504604i bk14: 2776a 1503925i bk15: 2236a 1507276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914662
Row_Buffer_Locality_read = 0.956861
Row_Buffer_Locality_write = 0.801765
Bank_Level_Parallism = 2.563838
Bank_Level_Parallism_Col = 2.638783
Bank_Level_Parallism_Ready = 1.281227
write_to_read_ratio_blp_rw_average = 0.527832
GrpLevelPara = 1.812033 

BW Util details:
bwutil = 0.095487 
total_CMD = 1535889 
util_bw = 146658 
Wasted_Col = 87270 
Wasted_Row = 32522 
Idle = 1269439 

BW Util Bottlenecks: 
RCDc_limit = 18448 
RCDWRc_limit = 14703 
WTRc_limit = 18451 
RTWc_limit = 76717 
CCDLc_limit = 52684 
rwq = 0 
CCDLc_limit_alone = 34187 
WTRc_limit_alone = 16581 
RTWc_limit_alone = 60090 

Commands details: 
total_CMD = 1535889 
n_nop = 1451024 
Read = 50326 
Write = 0 
L2_Alloc = 0 
L2_WB = 23003 
n_act = 5915 
n_pre = 5899 
n_ref = 4567177155082382276 
n_req = 69137 
total_req = 73329 

Dual Bus Interface Util: 
issued_total_row = 11814 
issued_total_col = 73329 
Row_Bus_Util =  0.007692 
CoL_Bus_Util = 0.047744 
Either_Row_CoL_Bus_Util = 0.055255 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.003276 
queue_avg = 2.126813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1535889 n_nop=1461255 n_act=5717 n_pre=5701 n_ref_event=0 n_req=59940 n_rd=43976 n_rd_L2_A=0 n_write=0 n_wr_bk=19514 bw_util=0.08268
n_activity=289439 dram_eff=0.4387
bk0: 2540a 1504444i bk1: 3374a 1498620i bk2: 2292a 1509435i bk3: 3030a 1503698i bk4: 2560a 1503752i bk5: 3464a 1497513i bk6: 2542a 1506777i bk7: 3476a 1498441i bk8: 2810a 1504004i bk9: 3892a 1494152i bk10: 2068a 1509610i bk11: 2900a 1500928i bk12: 1904a 1512106i bk13: 2754a 1506326i bk14: 1794a 1514968i bk15: 2576a 1506635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904872
Row_Buffer_Locality_read = 0.951587
Row_Buffer_Locality_write = 0.776184
Bank_Level_Parallism = 2.329156
Bank_Level_Parallism_Col = 2.260983
Bank_Level_Parallism_Ready = 1.222222
write_to_read_ratio_blp_rw_average = 0.508091
GrpLevelPara = 1.679379 

BW Util details:
bwutil = 0.082675 
total_CMD = 1535889 
util_bw = 126980 
Wasted_Col = 82647 
Wasted_Row = 33470 
Idle = 1292792 

BW Util Bottlenecks: 
RCDc_limit = 19046 
RCDWRc_limit = 15331 
WTRc_limit = 15501 
RTWc_limit = 61689 
CCDLc_limit = 47291 
rwq = 0 
CCDLc_limit_alone = 31462 
WTRc_limit_alone = 13936 
RTWc_limit_alone = 47425 

Commands details: 
total_CMD = 1535889 
n_nop = 1461255 
Read = 43976 
Write = 0 
L2_Alloc = 0 
L2_WB = 19514 
n_act = 5717 
n_pre = 5701 
n_ref = 0 
n_req = 59940 
total_req = 63490 

Dual Bus Interface Util: 
issued_total_row = 11418 
issued_total_col = 63490 
Row_Bus_Util =  0.007434 
CoL_Bus_Util = 0.041338 
Either_Row_CoL_Bus_Util = 0.048593 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.003671 
queue_avg = 1.653657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65366
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1535889 n_nop=1453719 n_act=5552 n_pre=5536 n_ref_event=0 n_req=67170 n_rd=48982 n_rd_L2_A=0 n_write=0 n_wr_bk=22353 bw_util=0.09289
n_activity=294128 dram_eff=0.4851
bk0: 2996a 1496694i bk1: 3428a 1497337i bk2: 2742a 1502575i bk3: 3174a 1499351i bk4: 3184a 1493307i bk5: 3590a 1491876i bk6: 3238a 1497317i bk7: 3580a 1495368i bk8: 3614a 1491870i bk9: 3912a 1490152i bk10: 2694a 1498147i bk11: 2898a 1499474i bk12: 2330a 1502513i bk13: 2726a 1500477i bk14: 2236a 1504015i bk15: 2640a 1504181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917567
Row_Buffer_Locality_read = 0.958597
Row_Buffer_Locality_write = 0.807071
Bank_Level_Parallism = 2.691002
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.092891 
total_CMD = 1535889 
util_bw = 142670 
Wasted_Col = 84106 
Wasted_Row = 26320 
Idle = 1282793 

BW Util Bottlenecks: 
RCDc_limit = 17146 
RCDWRc_limit = 13353 
WTRc_limit = 18089 
RTWc_limit = 83373 
CCDLc_limit = 47857 
rwq = 0 
CCDLc_limit_alone = 33080 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70115 

Commands details: 
total_CMD = 1535889 
n_nop = 1453719 
Read = 48982 
Write = 0 
L2_Alloc = 0 
L2_WB = 22353 
n_act = 5552 
n_pre = 5536 
n_ref = 0 
n_req = 67170 
total_req = 71335 

Dual Bus Interface Util: 
issued_total_row = 11088 
issued_total_col = 71335 
Row_Bus_Util =  0.007219 
CoL_Bus_Util = 0.046445 
Either_Row_CoL_Bus_Util = 0.053500 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.003079 
queue_avg = 2.043230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156382, Miss = 25126, Miss_rate = 0.161, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 174618, Miss = 33598, Miss_rate = 0.192, Pending_hits = 13477, Reservation_fails = 11144
L2_cache_bank[2]: Access = 160970, Miss = 30626, Miss_rate = 0.190, Pending_hits = 12710, Reservation_fails = 10418
L2_cache_bank[3]: Access = 185538, Miss = 35974, Miss_rate = 0.194, Pending_hits = 14021, Reservation_fails = 14732
L2_cache_bank[4]: Access = 172824, Miss = 33772, Miss_rate = 0.195, Pending_hits = 13227, Reservation_fails = 9417
L2_cache_bank[5]: Access = 156976, Miss = 24942, Miss_rate = 0.159, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 183758, Miss = 36134, Miss_rate = 0.197, Pending_hits = 13398, Reservation_fails = 9814
L2_cache_bank[7]: Access = 162634, Miss = 30490, Miss_rate = 0.187, Pending_hits = 12655, Reservation_fails = 11498
L2_cache_bank[8]: Access = 154828, Miss = 24956, Miss_rate = 0.161, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 173242, Miss = 33508, Miss_rate = 0.193, Pending_hits = 13239, Reservation_fails = 10082
L2_cache_bank[10]: Access = 161696, Miss = 30506, Miss_rate = 0.189, Pending_hits = 12450, Reservation_fails = 10011
L2_cache_bank[11]: Access = 183136, Miss = 34106, Miss_rate = 0.186, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2026602
L2_total_cache_misses = 373738
L2_total_cache_miss_rate = 0.1844
L2_total_cache_pending_hits = 147855
L2_total_cache_reservation_fails = 124596
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 242436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8176
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 26887
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1069
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 138
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9519
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 414
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1069
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 273600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56870
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28508
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9519
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2026602
icnt_total_pkts_simt_to_mem=764943
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.3918
	minimum = 5
	maximum = 983
Network latency average = 62.111
	minimum = 5
	maximum = 983
Slowest packet = 2589401
Flit latency average = 58.7745
	minimum = 5
	maximum = 983
Slowest flit = 2759287
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.182366
	minimum = 0.0633159 (at node 5)
	maximum = 0.358747 (at node 20)
Accepted packet rate average = 0.182366
	minimum = 0.0865535 (at node 15)
	maximum = 0.298695 (at node 9)
Injected flit rate average = 0.193506
	minimum = 0.0800261 (at node 5)
	maximum = 0.358747 (at node 20)
Accepted flit rate average= 0.193506
	minimum = 0.0865535 (at node 15)
	maximum = 0.298695 (at node 9)
Injected packet length average = 1.06109
Accepted packet length average = 1.06109
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2477 (60 samples)
	minimum = 5 (60 samples)
	maximum = 225.133 (60 samples)
Network latency average = 19.9849 (60 samples)
	minimum = 5 (60 samples)
	maximum = 222.467 (60 samples)
Flit latency average = 19.1755 (60 samples)
	minimum = 5 (60 samples)
	maximum = 222.017 (60 samples)
Fragmentation average = 0.0023866 (60 samples)
	minimum = 0 (60 samples)
	maximum = 71.1667 (60 samples)
Injected packet rate average = 0.072351 (60 samples)
	minimum = 0.0263309 (60 samples)
	maximum = 0.198007 (60 samples)
Accepted packet rate average = 0.072351 (60 samples)
	minimum = 0.0259429 (60 samples)
	maximum = 0.111063 (60 samples)
Injected flit rate average = 0.0770793 (60 samples)
	minimum = 0.0341652 (60 samples)
	maximum = 0.198179 (60 samples)
Accepted flit rate average = 0.0770793 (60 samples)
	minimum = 0.034567 (60 samples)
	maximum = 0.111063 (60 samples)
Injected packet size average = 1.06535 (60 samples)
Accepted packet size average = 1.06535 (60 samples)
Hops average = 1 (60 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 5 sec (5705 sec)
gpgpu_simulation_rate = 42909 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
gpgpu_silicon_slowdown = 3436426x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 61 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 61: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 61 
kernel_stream_id = 63811
gpu_sim_cycle = 26866
gpu_sim_insn = 19880
gpu_ipc =       0.7400
gpu_tot_sim_cycle = 1689107
gpu_tot_sim_insn = 244817160
gpu_tot_ipc =     144.9388
gpu_tot_issued_cta = 10361
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1884% 
max_total_param_size = 0
gpu_stall_dramfull = 190400
gpu_stall_icnt2sh    = 317252
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3510
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7683
L2_BW  =       0.1691 GB/Sec
L2_BW_total  =      38.3965 GB/Sec
gpu_total_sim_rate=42341

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4023572
	L1I_total_cache_misses = 67315
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51493
L1D_cache:
	L1D_cache_core[0]: Access = 44466, Miss = 27141, Miss_rate = 0.610, Pending_hits = 2679, Reservation_fails = 20961
	L1D_cache_core[1]: Access = 44543, Miss = 27128, Miss_rate = 0.609, Pending_hits = 2667, Reservation_fails = 19019
	L1D_cache_core[2]: Access = 45281, Miss = 27636, Miss_rate = 0.610, Pending_hits = 2609, Reservation_fails = 19561
	L1D_cache_core[3]: Access = 44817, Miss = 27218, Miss_rate = 0.607, Pending_hits = 2796, Reservation_fails = 18813
	L1D_cache_core[4]: Access = 45135, Miss = 27197, Miss_rate = 0.603, Pending_hits = 3054, Reservation_fails = 18850
	L1D_cache_core[5]: Access = 44897, Miss = 27112, Miss_rate = 0.604, Pending_hits = 2713, Reservation_fails = 18911
	L1D_cache_core[6]: Access = 44674, Miss = 27289, Miss_rate = 0.611, Pending_hits = 2936, Reservation_fails = 18818
	L1D_cache_core[7]: Access = 44851, Miss = 26997, Miss_rate = 0.602, Pending_hits = 3398, Reservation_fails = 18528
	L1D_cache_core[8]: Access = 44307, Miss = 26899, Miss_rate = 0.607, Pending_hits = 2619, Reservation_fails = 21731
	L1D_cache_core[9]: Access = 44002, Miss = 27061, Miss_rate = 0.615, Pending_hits = 2777, Reservation_fails = 22229
	L1D_cache_core[10]: Access = 44227, Miss = 27056, Miss_rate = 0.612, Pending_hits = 2860, Reservation_fails = 20861
	L1D_cache_core[11]: Access = 45074, Miss = 27459, Miss_rate = 0.609, Pending_hits = 2857, Reservation_fails = 20301
	L1D_cache_core[12]: Access = 44179, Miss = 26757, Miss_rate = 0.606, Pending_hits = 3205, Reservation_fails = 23720
	L1D_cache_core[13]: Access = 44483, Miss = 27374, Miss_rate = 0.615, Pending_hits = 2535, Reservation_fails = 23997
	L1D_cache_core[14]: Access = 43925, Miss = 27116, Miss_rate = 0.617, Pending_hits = 2859, Reservation_fails = 21405
	L1D_total_cache_accesses = 668861
	L1D_total_cache_misses = 407440
	L1D_total_cache_miss_rate = 0.6092
	L1D_total_cache_pending_hits = 42564
	L1D_total_cache_reservation_fails = 307705
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 241836
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6878
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39297
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 650390
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17112
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13933
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9973
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81232
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28450
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 667502

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 49759
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44198
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13933
ctas_completed 10361, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45801, 21276, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 254513568
gpgpu_n_tot_w_icount = 7953549
gpgpu_n_stall_shd_mem = 458527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395928
gpgpu_n_mem_write_global = 172205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946496
gpgpu_n_store_insn = 2755280
gpgpu_n_shmem_insn = 89093496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695456
gpgpu_n_shmem_bkconflict = 106904
gpgpu_n_l1cache_bkconflict = 34503
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34503
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1579232	W0_Idle:12965200	W0_Scoreboard:10277033	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:513501	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4104219	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3167424 {8:395928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12398760 {72:172205,}
traffic_breakdown_coretomem[INST_ACC_R] = 197184 {8:24648,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63348480 {40:1583712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755280 {8:344410,}
traffic_breakdown_memtocore[INST_ACC_R] = 3943680 {40:98592,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 284 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77398 	21514 	22031 	25611 	59131 	72621 	71280 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1049452 	703113 	157333 	18254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23339 	1045 	216 	495685 	28046 	28818 	12903 	2219 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	240982 	278377 	253882 	306599 	660107 	188150 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1253 	548 	42 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.177778 10.341137 12.622356  8.206977 11.484338  9.709497 11.455847  8.847575 11.493563  9.249191 10.384615 10.617284 11.185841 11.572770 13.972549 
dram[1]: 11.533334 12.414573 12.473333 13.054598 11.707775 11.079229 11.457364 11.836782 10.494692 11.565392 10.669492 11.186842 11.709091 11.640118 13.114894 14.841699 
dram[2]: 11.169118  7.952381 12.865030 10.447457 11.734644  8.720297 11.508353  9.248000 11.076447  8.620225 10.493703  8.317902 11.562691 10.841004 13.338290 11.758454 
dram[3]: 11.836538 10.831978 13.106322 12.411961 11.358242 11.667553 11.830664 11.592105 11.818930 10.940529 11.670213  9.763587 11.557185 11.802197 13.960289 12.621399 
dram[4]:  8.112745 11.009780  9.916933 12.765244  8.410628 11.342043  9.670391 11.472553  9.028503 11.103519  9.287128  9.885856 10.659751 12.220065 11.931707 13.322098 
dram[5]: 11.236111 12.816384 13.061017 12.839286 11.557292 11.590476 13.225806 12.492308 10.818182 11.689278 10.730659 11.132023 12.089219 12.806229 13.374468 14.912863 
average row locality = 385804/34451 = 11.198630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1393       981      1412      1125      1628      1108      1631      1211      1818       911      1357       824      1270       780      1197 
dram[1]:      1191      1529      1253      1535      1458      1762      1482      1749      1635      1964      1245      1442      1082      1354      1021      1296 
dram[2]:      1398       957      1422       971      1625      1130      1641      1095      1818      1213      1396       859      1272       825      1206       771 
dram[3]:      1523      1203      1543      1243      1761      1468      1759      1469      1963      1646      1490      1180      1353      1083      1307      1012 
dram[4]:       942      1400       981      1411      1113      1628      1099      1631      1200      1820       902      1331       815      1270       778      1193 
dram[5]:      1273      1384      1343      1394      1538      1601      1552      1589      1689      1785      1278      1312      1133      1226      1091      1166 
total dram writes = 127060
bank skew: 1964/771 = 2.55
chip skew: 23003/19514 = 1.18
average mf latency per bank:
dram[0]:       6214      4319      5677      4465      5012      3789      5505      3740      5095      3519      5634      4122      5675      3837      5622      3968
dram[1]:       4420      4356      4291      4520      4083      4356      4241      4374      3728      3715      3924      3903      3624      3527      3733      3805
dram[2]:       4375      5783      4428      5893      3872      4853      3746      5442      3596      4821      4153      5730      3942      5393      4034      5461
dram[3]:       4635      4293      4393      4400      4157      4107      4374      4603      3703      3839      3902      4174      3560      3742      3800      3900
dram[4]:       6336      4280      5676      4547      5040      3826      5396      3841      4997      3520      5498      4318      5663      3737      5684      4040
dram[5]:       4065      4700      3970      5020      3900      4625      4013      4963      3656      3996      3712      4294      3488      3814      3418      4214
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560713 n_nop=1485788 n_act=5713 n_pre=5697 n_ref_event=0 n_req=60198 n_rd=44176 n_rd_L2_A=0 n_write=0 n_wr_bk=19592 bw_util=0.08172
n_activity=290230 dram_eff=0.4394
bk0: 2562a 1528779i bk1: 3406a 1524249i bk2: 2280a 1534080i bk3: 3020a 1527762i bk4: 2598a 1528119i bk5: 3458a 1522963i bk6: 2548a 1532226i bk7: 3468a 1524660i bk8: 2832a 1527670i bk9: 3890a 1519220i bk10: 2104a 1533104i bk11: 2940a 1525061i bk12: 1908a 1535608i bk13: 2772a 1529279i bk14: 1812a 1538890i bk15: 2578a 1531869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905279
Row_Buffer_Locality_read = 0.951693
Row_Buffer_Locality_write = 0.777306
Bank_Level_Parallism = 2.339380
Bank_Level_Parallism_Col = 2.273631
Bank_Level_Parallism_Ready = 1.232329
write_to_read_ratio_blp_rw_average = 0.507862
GrpLevelPara = 1.681973 

BW Util details:
bwutil = 0.081717 
total_CMD = 1560713 
util_bw = 127536 
Wasted_Col = 83261 
Wasted_Row = 33520 
Idle = 1316396 

BW Util Bottlenecks: 
RCDc_limit = 18840 
RCDWRc_limit = 15354 
WTRc_limit = 15776 
RTWc_limit = 63767 
CCDLc_limit = 49167 
rwq = 0 
CCDLc_limit_alone = 32700 
WTRc_limit_alone = 14221 
RTWc_limit_alone = 48855 

Commands details: 
total_CMD = 1560713 
n_nop = 1485788 
Read = 44176 
Write = 0 
L2_Alloc = 0 
L2_WB = 19592 
n_act = 5713 
n_pre = 5697 
n_ref = 0 
n_req = 60198 
total_req = 63768 

Dual Bus Interface Util: 
issued_total_row = 11410 
issued_total_col = 63768 
Row_Bus_Util =  0.007311 
CoL_Bus_Util = 0.040858 
Either_Row_CoL_Bus_Util = 0.048007 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.003377 
queue_avg = 1.653398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6534
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560713 n_nop=1475925 n_act=5877 n_pre=5861 n_ref_event=0 n_req=69140 n_rd=50330 n_rd_L2_A=0 n_write=0 n_wr_bk=22998 bw_util=0.09397
n_activity=309335 dram_eff=0.4741
bk0: 3014a 1524272i bk1: 3690a 1519942i bk2: 2722a 1528051i bk3: 3262a 1523934i bk4: 3194a 1520680i bk5: 3738a 1513936i bk6: 3232a 1523720i bk7: 3696a 1519639i bk8: 3616a 1518335i bk9: 4142a 1514472i bk10: 2764a 1525259i bk11: 3056a 1520575i bk12: 2352a 1527502i bk13: 2846a 1524405i bk14: 2246a 1531436i bk15: 2760a 1528496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915201
Row_Buffer_Locality_read = 0.957024
Row_Buffer_Locality_write = 0.803296
Bank_Level_Parallism = 2.552199
Bank_Level_Parallism_Col = 2.488365
Bank_Level_Parallism_Ready = 1.271013
write_to_read_ratio_blp_rw_average = 0.527394
GrpLevelPara = 1.812363 

BW Util details:
bwutil = 0.093967 
total_CMD = 1560713 
util_bw = 146656 
Wasted_Col = 87587 
Wasted_Row = 32090 
Idle = 1294380 

BW Util Bottlenecks: 
RCDc_limit = 18501 
RCDWRc_limit = 14673 
WTRc_limit = 18672 
RTWc_limit = 76658 
CCDLc_limit = 52907 
rwq = 0 
CCDLc_limit_alone = 34770 
WTRc_limit_alone = 16730 
RTWc_limit_alone = 60463 

Commands details: 
total_CMD = 1560713 
n_nop = 1475925 
Read = 50330 
Write = 0 
L2_Alloc = 0 
L2_WB = 22998 
n_act = 5877 
n_pre = 5861 
n_ref = 0 
n_req = 69140 
total_req = 73328 

Dual Bus Interface Util: 
issued_total_row = 11738 
issued_total_col = 73328 
Row_Bus_Util =  0.007521 
CoL_Bus_Util = 0.046984 
Either_Row_CoL_Bus_Util = 0.054326 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.003279 
queue_avg = 2.160373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560713 n_nop=1485675 n_act=5760 n_pre=5744 n_ref_event=0 n_req=60214 n_rd=44190 n_rd_L2_A=0 n_write=0 n_wr_bk=19599 bw_util=0.08174
n_activity=291127 dram_eff=0.4382
bk0: 3432a 1522744i bk1: 2558a 1529012i bk2: 3030a 1528382i bk3: 2276a 1534518i bk4: 3470a 1522319i bk5: 2588a 1528758i bk6: 3484a 1524503i bk7: 2548a 1531263i bk8: 3894a 1518786i bk9: 2836a 1526372i bk10: 3028a 1525698i bk11: 1984a 1533063i bk12: 2760a 1528725i bk13: 1918a 1536682i bk14: 2598a 1531812i bk15: 1786a 1539500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904574
Row_Buffer_Locality_read = 0.951799
Row_Buffer_Locality_write = 0.774338
Bank_Level_Parallism = 2.336088
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240643
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081743 
total_CMD = 1560713 
util_bw = 127578 
Wasted_Col = 83461 
Wasted_Row = 34178 
Idle = 1315496 

BW Util Bottlenecks: 
RCDc_limit = 18910 
RCDWRc_limit = 15394 
WTRc_limit = 14721 
RTWc_limit = 63714 
CCDLc_limit = 48101 
rwq = 0 
CCDLc_limit_alone = 32334 
WTRc_limit_alone = 13235 
RTWc_limit_alone = 49433 

Commands details: 
total_CMD = 1560713 
n_nop = 1485675 
Read = 44190 
Write = 0 
L2_Alloc = 0 
L2_WB = 19599 
n_act = 5760 
n_pre = 5744 
n_ref = 0 
n_req = 60214 
total_req = 63789 

Dual Bus Interface Util: 
issued_total_row = 11504 
issued_total_col = 63789 
Row_Bus_Util =  0.007371 
CoL_Bus_Util = 0.040872 
Either_Row_CoL_Bus_Util = 0.048079 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.003398 
queue_avg = 1.622602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6226
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560713 n_nop=1475848 n_act=5915 n_pre=5899 n_ref_event=4567177155082382276 n_req=69137 n_rd=50326 n_rd_L2_A=0 n_write=0 n_wr_bk=23003 bw_util=0.09397
n_activity=309317 dram_eff=0.4741
bk0: 3678a 1517990i bk1: 3024a 1523624i bk2: 3276a 1522180i bk3: 2722a 1528292i bk4: 3732a 1513551i bk5: 3206a 1520230i bk6: 3712a 1518960i bk7: 3212a 1523993i bk8: 4138a 1514490i bk9: 3630a 1517860i bk10: 3156a 1522535i bk11: 2634a 1523948i bk12: 2842a 1523341i bk13: 2352a 1529428i bk14: 2776a 1528749i bk15: 2236a 1532100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914662
Row_Buffer_Locality_read = 0.956861
Row_Buffer_Locality_write = 0.801765
Bank_Level_Parallism = 2.563838
Bank_Level_Parallism_Col = 2.638783
Bank_Level_Parallism_Ready = 1.281227
write_to_read_ratio_blp_rw_average = 0.527832
GrpLevelPara = 1.812033 

BW Util details:
bwutil = 0.093969 
total_CMD = 1560713 
util_bw = 146658 
Wasted_Col = 87270 
Wasted_Row = 32522 
Idle = 1294263 

BW Util Bottlenecks: 
RCDc_limit = 18448 
RCDWRc_limit = 14703 
WTRc_limit = 18451 
RTWc_limit = 76717 
CCDLc_limit = 52684 
rwq = 0 
CCDLc_limit_alone = 34187 
WTRc_limit_alone = 16581 
RTWc_limit_alone = 60090 

Commands details: 
total_CMD = 1560713 
n_nop = 1475848 
Read = 50326 
Write = 0 
L2_Alloc = 0 
L2_WB = 23003 
n_act = 5915 
n_pre = 5899 
n_ref = 4567177155082382276 
n_req = 69137 
total_req = 73329 

Dual Bus Interface Util: 
issued_total_row = 11814 
issued_total_col = 73329 
Row_Bus_Util =  0.007570 
CoL_Bus_Util = 0.046984 
Either_Row_CoL_Bus_Util = 0.054376 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.003276 
queue_avg = 2.092985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09299
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560713 n_nop=1486079 n_act=5717 n_pre=5701 n_ref_event=0 n_req=59940 n_rd=43976 n_rd_L2_A=0 n_write=0 n_wr_bk=19514 bw_util=0.08136
n_activity=289439 dram_eff=0.4387
bk0: 2540a 1529268i bk1: 3374a 1523444i bk2: 2292a 1534259i bk3: 3030a 1528522i bk4: 2560a 1528576i bk5: 3464a 1522337i bk6: 2542a 1531601i bk7: 3476a 1523265i bk8: 2810a 1528828i bk9: 3892a 1518976i bk10: 2068a 1534434i bk11: 2900a 1525752i bk12: 1904a 1536930i bk13: 2754a 1531150i bk14: 1794a 1539792i bk15: 2576a 1531459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904872
Row_Buffer_Locality_read = 0.951587
Row_Buffer_Locality_write = 0.776184
Bank_Level_Parallism = 2.329156
Bank_Level_Parallism_Col = 2.260983
Bank_Level_Parallism_Ready = 1.222222
write_to_read_ratio_blp_rw_average = 0.508091
GrpLevelPara = 1.679379 

BW Util details:
bwutil = 0.081360 
total_CMD = 1560713 
util_bw = 126980 
Wasted_Col = 82647 
Wasted_Row = 33470 
Idle = 1317616 

BW Util Bottlenecks: 
RCDc_limit = 19046 
RCDWRc_limit = 15331 
WTRc_limit = 15501 
RTWc_limit = 61689 
CCDLc_limit = 47291 
rwq = 0 
CCDLc_limit_alone = 31462 
WTRc_limit_alone = 13936 
RTWc_limit_alone = 47425 

Commands details: 
total_CMD = 1560713 
n_nop = 1486079 
Read = 43976 
Write = 0 
L2_Alloc = 0 
L2_WB = 19514 
n_act = 5717 
n_pre = 5701 
n_ref = 0 
n_req = 59940 
total_req = 63490 

Dual Bus Interface Util: 
issued_total_row = 11418 
issued_total_col = 63490 
Row_Bus_Util =  0.007316 
CoL_Bus_Util = 0.040680 
Either_Row_CoL_Bus_Util = 0.047820 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.003671 
queue_avg = 1.627355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560713 n_nop=1478536 n_act=5553 n_pre=5537 n_ref_event=0 n_req=67175 n_rd=48986 n_rd_L2_A=0 n_write=0 n_wr_bk=22354 bw_util=0.09142
n_activity=294180 dram_eff=0.485
bk0: 3000a 1521488i bk1: 3428a 1522159i bk2: 2742a 1527398i bk3: 3174a 1524174i bk4: 3184a 1518130i bk5: 3590a 1516699i bk6: 3238a 1522141i bk7: 3580a 1520192i bk8: 3614a 1516694i bk9: 3912a 1514976i bk10: 2694a 1522971i bk11: 2898a 1524298i bk12: 2330a 1527338i bk13: 2726a 1525302i bk14: 2236a 1528840i bk15: 2640a 1529006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917559
Row_Buffer_Locality_read = 0.958580
Row_Buffer_Locality_write = 0.807081
Bank_Level_Parallism = 2.690775
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272798
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.091420 
total_CMD = 1560713 
util_bw = 142680 
Wasted_Col = 84121 
Wasted_Row = 26330 
Idle = 1307582 

BW Util Bottlenecks: 
RCDc_limit = 17158 
RCDWRc_limit = 13353 
WTRc_limit = 18089 
RTWc_limit = 83373 
CCDLc_limit = 47860 
rwq = 0 
CCDLc_limit_alone = 33083 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70115 

Commands details: 
total_CMD = 1560713 
n_nop = 1478536 
Read = 48986 
Write = 0 
L2_Alloc = 0 
L2_WB = 22354 
n_act = 5553 
n_pre = 5537 
n_ref = 0 
n_req = 67175 
total_req = 71340 

Dual Bus Interface Util: 
issued_total_row = 11090 
issued_total_col = 71340 
Row_Bus_Util =  0.007106 
CoL_Bus_Util = 0.045710 
Either_Row_CoL_Bus_Util = 0.052653 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.003079 
queue_avg = 2.010779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01078

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156390, Miss = 25126, Miss_rate = 0.161, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 174618, Miss = 33598, Miss_rate = 0.192, Pending_hits = 13477, Reservation_fails = 11144
L2_cache_bank[2]: Access = 161008, Miss = 30626, Miss_rate = 0.190, Pending_hits = 12710, Reservation_fails = 10418
L2_cache_bank[3]: Access = 185538, Miss = 35974, Miss_rate = 0.194, Pending_hits = 14021, Reservation_fails = 14732
L2_cache_bank[4]: Access = 172832, Miss = 33772, Miss_rate = 0.195, Pending_hits = 13227, Reservation_fails = 9417
L2_cache_bank[5]: Access = 156976, Miss = 24942, Miss_rate = 0.159, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 183766, Miss = 36134, Miss_rate = 0.197, Pending_hits = 13398, Reservation_fails = 9814
L2_cache_bank[7]: Access = 162668, Miss = 30490, Miss_rate = 0.187, Pending_hits = 12655, Reservation_fails = 11498
L2_cache_bank[8]: Access = 154836, Miss = 24956, Miss_rate = 0.161, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 173242, Miss = 33508, Miss_rate = 0.193, Pending_hits = 13239, Reservation_fails = 10082
L2_cache_bank[10]: Access = 161734, Miss = 30510, Miss_rate = 0.189, Pending_hits = 12450, Reservation_fails = 10011
L2_cache_bank[11]: Access = 183136, Miss = 34106, Miss_rate = 0.186, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2026744
L2_total_cache_misses = 373742
L2_total_cache_miss_rate = 0.1844
L2_total_cache_pending_hits = 147855
L2_total_cache_reservation_fails = 124596
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 242500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17241
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8176
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43958
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 26931
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1069
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 139
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9519
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 417
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1069
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 273664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28556
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9519
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2026744
icnt_total_pkts_simt_to_mem=765001
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2619491
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2791545
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000255038
	minimum = 0 (at node 0)
	maximum = 0.00160054 (at node 12)
Accepted packet rate average = 0.000255038
	minimum = 0 (at node 0)
	maximum = 0.00528549 (at node 12)
Injected flit rate average = 0.000275717
	minimum = 0 (at node 0)
	maximum = 0.00215886 (at node 12)
Accepted flit rate average= 0.000275717
	minimum = 0 (at node 0)
	maximum = 0.00528549 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9863 (61 samples)
	minimum = 5 (61 samples)
	maximum = 221.639 (61 samples)
Network latency average = 19.7406 (61 samples)
	minimum = 5 (61 samples)
	maximum = 218.918 (61 samples)
Flit latency average = 18.9431 (61 samples)
	minimum = 5 (61 samples)
	maximum = 218.459 (61 samples)
Fragmentation average = 0.00234748 (61 samples)
	minimum = 0 (61 samples)
	maximum = 70 (61 samples)
Injected packet rate average = 0.0711691 (61 samples)
	minimum = 0.0258993 (61 samples)
	maximum = 0.194787 (61 samples)
Accepted packet rate average = 0.0711691 (61 samples)
	minimum = 0.0255176 (61 samples)
	maximum = 0.109329 (61 samples)
Injected flit rate average = 0.0758202 (61 samples)
	minimum = 0.0336051 (61 samples)
	maximum = 0.194965 (61 samples)
Accepted flit rate average = 0.0758202 (61 samples)
	minimum = 0.0340003 (61 samples)
	maximum = 0.109329 (61 samples)
Injected packet size average = 1.06535 (61 samples)
Accepted packet size average = 1.06535 (61 samples)
Hops average = 1 (61 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 22 sec (5782 sec)
gpgpu_simulation_rate = 42341 (inst/sec)
gpgpu_simulation_rate = 292 (cycle/sec)
gpgpu_silicon_slowdown = 3424657x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 62 '_Z13lud_perimeterPfii'
Destroy streams for kernel 62: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 62 
kernel_stream_id = 63811
gpu_sim_cycle = 28124
gpu_sim_insn = 216480
gpu_ipc =       7.6973
gpu_tot_sim_cycle = 1717231
gpu_tot_sim_insn = 245033640
gpu_tot_ipc =     142.6911
gpu_tot_issued_cta = 10372
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.6884% 
max_total_param_size = 0
gpu_stall_dramfull = 190400
gpu_stall_icnt2sh    = 317252
partiton_level_parallism =       0.0608
partiton_level_parallism_total  =       0.3462
partiton_level_parallism_util =       1.0301
partiton_level_parallism_util_total  =       1.7647
L2_BW  =       7.0112 GB/Sec
L2_BW_total  =      37.8825 GB/Sec
gpu_total_sim_rate=41771

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4030282
	L1I_total_cache_misses = 68173
	L1I_total_cache_miss_rate = 0.0169
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51493
L1D_cache:
	L1D_cache_core[0]: Access = 44545, Miss = 27189, Miss_rate = 0.610, Pending_hits = 2679, Reservation_fails = 20961
	L1D_cache_core[1]: Access = 44622, Miss = 27176, Miss_rate = 0.609, Pending_hits = 2667, Reservation_fails = 19019
	L1D_cache_core[2]: Access = 45360, Miss = 27684, Miss_rate = 0.610, Pending_hits = 2609, Reservation_fails = 19561
	L1D_cache_core[3]: Access = 44896, Miss = 27266, Miss_rate = 0.607, Pending_hits = 2796, Reservation_fails = 18813
	L1D_cache_core[4]: Access = 45214, Miss = 27245, Miss_rate = 0.603, Pending_hits = 3054, Reservation_fails = 18850
	L1D_cache_core[5]: Access = 44976, Miss = 27160, Miss_rate = 0.604, Pending_hits = 2713, Reservation_fails = 18911
	L1D_cache_core[6]: Access = 44753, Miss = 27337, Miss_rate = 0.611, Pending_hits = 2936, Reservation_fails = 18818
	L1D_cache_core[7]: Access = 44930, Miss = 27045, Miss_rate = 0.602, Pending_hits = 3398, Reservation_fails = 18528
	L1D_cache_core[8]: Access = 44386, Miss = 26947, Miss_rate = 0.607, Pending_hits = 2619, Reservation_fails = 21731
	L1D_cache_core[9]: Access = 44002, Miss = 27061, Miss_rate = 0.615, Pending_hits = 2777, Reservation_fails = 22229
	L1D_cache_core[10]: Access = 44227, Miss = 27056, Miss_rate = 0.612, Pending_hits = 2860, Reservation_fails = 20861
	L1D_cache_core[11]: Access = 45074, Miss = 27459, Miss_rate = 0.609, Pending_hits = 2857, Reservation_fails = 20301
	L1D_cache_core[12]: Access = 44179, Miss = 26757, Miss_rate = 0.606, Pending_hits = 3205, Reservation_fails = 23720
	L1D_cache_core[13]: Access = 44562, Miss = 27406, Miss_rate = 0.615, Pending_hits = 2535, Reservation_fails = 23997
	L1D_cache_core[14]: Access = 44004, Miss = 27172, Miss_rate = 0.617, Pending_hits = 2859, Reservation_fails = 21405
	L1D_total_cache_accesses = 669730
	L1D_total_cache_misses = 407960
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 42564
	L1D_total_cache_reservation_fails = 307705
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 241935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6878
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39396
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 656242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17970
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13933
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9973
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81760
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28791
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 674212

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 49759
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44198
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13933
ctas_completed 10372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47007, 21276, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 254938080
gpgpu_n_tot_w_icount = 7966815
gpgpu_n_stall_shd_mem = 460991
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396440
gpgpu_n_mem_write_global = 172546
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7954944
gpgpu_n_store_insn = 2760736
gpgpu_n_shmem_insn = 89163544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7697568
gpgpu_n_shmem_bkconflict = 109368
gpgpu_n_l1cache_bkconflict = 34503
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34503
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1579793	W0_Idle:13384698	W0_Scoreboard:10416566	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384947
single_issue_nums: WS0:4117485	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3171520 {8:396440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12423312 {72:172546,}
traffic_breakdown_coretomem[INST_ACC_R] = 204048 {8:25506,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63430400 {40:1585760,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2760736 {8:345092,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080960 {40:102024,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 284 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77465 	21527 	22042 	25622 	59174 	72621 	71280 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1052144 	703151 	157333 	18254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24187 	1053 	218 	496538 	28046 	28818 	12903 	2219 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243711 	278378 	253882 	306599 	660107 	188150 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1287 	552 	42 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.169950 10.341137 12.622356  8.206977 11.484338  9.709497 11.455847  8.847575 11.493563  9.249191 10.384615 10.617284 11.191740 11.572770 13.972549 
dram[1]: 11.523122 12.403509 12.473333 13.054598 11.707775 11.079229 11.457364 11.836782 10.494692 11.565392 10.669492 11.186842 11.770909 11.646018 13.178723 14.841699 
dram[2]: 11.161369  7.952381 12.865030 10.447457 11.734644  8.720297 11.508353  9.248000 11.076447  8.620225 10.493703  8.317902 11.568808 10.841004 13.338290 11.758454 
dram[3]: 11.827338 10.813514 13.106322 12.411961 11.358242 11.667553 11.830664 11.592105 11.818930 10.940529 11.670213  9.763587 11.563050 11.860806 13.960289 12.662552 
dram[4]:  8.112745 10.992682  9.916933 12.765244  8.410628 11.342043  9.670391 11.472553  9.028503 11.103519  9.287128  9.885856 10.659751 12.223301 11.931707 13.322098 
dram[5]: 11.247222 12.816384 13.061017 12.839286 11.557292 11.590476 13.225806 12.492308 10.818182 11.689278 10.730659 11.132023 12.118959 12.816609 13.425532 14.925311 
average row locality = 385949/34458 = 11.200563
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1393       981      1412      1125      1628      1108      1631      1211      1818       911      1357       824      1272       780      1197 
dram[1]:      1191      1529      1253      1535      1458      1762      1482      1749      1635      1964      1245      1442      1087      1356      1024      1296 
dram[2]:      1398       957      1422       971      1625      1130      1641      1095      1818      1213      1396       859      1274       825      1206       771 
dram[3]:      1523      1203      1543      1243      1761      1468      1759      1469      1963      1646      1490      1180      1355      1087      1307      1014 
dram[4]:       942      1400       981      1411      1113      1628      1099      1631      1200      1820       902      1331       815      1271       778      1193 
dram[5]:      1273      1384      1343      1394      1538      1601      1552      1589      1689      1785      1278      1312      1133      1229      1091      1169 
total dram writes = 127089
bank skew: 1964/771 = 2.55
chip skew: 23011/19515 = 1.18
average mf latency per bank:
dram[0]:       6214      4319      5677      4465      5012      3789      5505      3740      5095      3519      5634      4133      5675      3831      5622      3968
dram[1]:       4425      4356      4296      4520      4088      4356      4245      4374      3732      3715      3956      3914      3615      3522      3730      3805
dram[2]:       4375      5783      4428      5893      3872      4853      3746      5442      3596      4821      4164      5730      3935      5393      4034      5461
dram[3]:       4635      4298      4393      4405      4157      4112      4374      4607      3703      3843      3912      4214      3555      3736      3800      3899
dram[4]:       6336      4280      5676      4547      5040      3826      5396      3841      4997      3520      5498      4331      5663      3734      5684      4040
dram[5]:       4070      4700      3975      5020      3904      4625      4017      4963      3660      3996      3743      4308      3495      3804      3425      4204
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:        839       924       789      1253      1189      1452      1117      1458      1126      1461      1287      1448      1015      1213       920      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994       932      1160       845      1455      1139      1556      1139      1572      1192      1559      1295      1315      1030      1155       961
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:        903       953       826      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1026      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1586699 n_nop=1511762 n_act=5714 n_pre=5698 n_ref_event=0 n_req=60208 n_rd=44184 n_rd_L2_A=0 n_write=0 n_wr_bk=19594 bw_util=0.08039
n_activity=290314 dram_eff=0.4394
bk0: 2562a 1554765i bk1: 3414a 1550201i bk2: 2280a 1560065i bk3: 3020a 1553748i bk4: 2598a 1554105i bk5: 3458a 1548949i bk6: 2548a 1558212i bk7: 3468a 1550646i bk8: 2832a 1553656i bk9: 3890a 1545206i bk10: 2104a 1559090i bk11: 2940a 1551047i bk12: 1908a 1561594i bk13: 2772a 1555246i bk14: 1812a 1564876i bk15: 2578a 1557855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905278
Row_Buffer_Locality_read = 0.951679
Row_Buffer_Locality_write = 0.777334
Bank_Level_Parallism = 2.339107
Bank_Level_Parallism_Col = 2.273394
Bank_Level_Parallism_Ready = 1.232293
write_to_read_ratio_blp_rw_average = 0.507840
GrpLevelPara = 1.681828 

BW Util details:
bwutil = 0.080391 
total_CMD = 1586699 
util_bw = 127556 
Wasted_Col = 83289 
Wasted_Row = 33530 
Idle = 1342324 

BW Util Bottlenecks: 
RCDc_limit = 18852 
RCDWRc_limit = 15354 
WTRc_limit = 15777 
RTWc_limit = 63780 
CCDLc_limit = 49176 
rwq = 0 
CCDLc_limit_alone = 32705 
WTRc_limit_alone = 14222 
RTWc_limit_alone = 48864 

Commands details: 
total_CMD = 1586699 
n_nop = 1511762 
Read = 44184 
Write = 0 
L2_Alloc = 0 
L2_WB = 19594 
n_act = 5714 
n_pre = 5698 
n_ref = 0 
n_req = 60208 
total_req = 63778 

Dual Bus Interface Util: 
issued_total_row = 11412 
issued_total_col = 63778 
Row_Bus_Util =  0.007192 
CoL_Bus_Util = 0.040195 
Either_Row_CoL_Bus_Util = 0.047228 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.003376 
queue_avg = 1.626366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1586699 n_nop=1501857 n_act=5879 n_pre=5863 n_ref_event=0 n_req=69190 n_rd=50370 n_rd_L2_A=0 n_write=0 n_wr_bk=23008 bw_util=0.09249
n_activity=309749 dram_eff=0.4738
bk0: 3022a 1550224i bk1: 3698a 1545892i bk2: 2722a 1554035i bk3: 3262a 1549919i bk4: 3194a 1546665i bk5: 3738a 1539921i bk6: 3232a 1549705i bk7: 3696a 1545624i bk8: 3616a 1544320i bk9: 4142a 1540458i bk10: 2764a 1551245i bk11: 3056a 1546562i bk12: 2364a 1553394i bk13: 2846a 1550372i bk14: 2258a 1557348i bk15: 2760a 1554483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915233
Row_Buffer_Locality_read = 0.957018
Row_Buffer_Locality_write = 0.803401
Bank_Level_Parallism = 2.550537
Bank_Level_Parallism_Col = 2.486662
Bank_Level_Parallism_Ready = 1.270830
write_to_read_ratio_blp_rw_average = 0.527249
GrpLevelPara = 1.811398 

BW Util details:
bwutil = 0.092491 
total_CMD = 1586699 
util_bw = 146756 
Wasted_Col = 87769 
Wasted_Row = 32110 
Idle = 1320064 

BW Util Bottlenecks: 
RCDc_limit = 18525 
RCDWRc_limit = 14673 
WTRc_limit = 18726 
RTWc_limit = 76744 
CCDLc_limit = 52950 
rwq = 0 
CCDLc_limit_alone = 34793 
WTRc_limit_alone = 16778 
RTWc_limit_alone = 60535 

Commands details: 
total_CMD = 1586699 
n_nop = 1501857 
Read = 50370 
Write = 0 
L2_Alloc = 0 
L2_WB = 23008 
n_act = 5879 
n_pre = 5863 
n_ref = 0 
n_req = 69190 
total_req = 73378 

Dual Bus Interface Util: 
issued_total_row = 11742 
issued_total_col = 73378 
Row_Bus_Util =  0.007400 
CoL_Bus_Util = 0.046246 
Either_Row_CoL_Bus_Util = 0.053471 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.003277 
queue_avg = 2.125297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1253
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1586699 n_nop=1511649 n_act=5761 n_pre=5745 n_ref_event=0 n_req=60224 n_rd=44198 n_rd_L2_A=0 n_write=0 n_wr_bk=19601 bw_util=0.08042
n_activity=291211 dram_eff=0.4382
bk0: 3440a 1548695i bk1: 2558a 1554996i bk2: 3030a 1554368i bk3: 2276a 1560504i bk4: 3470a 1548305i bk5: 2588a 1554744i bk6: 3484a 1550489i bk7: 2548a 1557249i bk8: 3894a 1544772i bk9: 2836a 1552358i bk10: 3028a 1551684i bk11: 1984a 1559049i bk12: 2760a 1554691i bk13: 1918a 1562668i bk14: 2598a 1557798i bk15: 1786a 1565486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904573
Row_Buffer_Locality_read = 0.951785
Row_Buffer_Locality_write = 0.774367
Bank_Level_Parallism = 2.335815
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080417 
total_CMD = 1586699 
util_bw = 127598 
Wasted_Col = 83489 
Wasted_Row = 34188 
Idle = 1341424 

BW Util Bottlenecks: 
RCDc_limit = 18922 
RCDWRc_limit = 15394 
WTRc_limit = 14722 
RTWc_limit = 63727 
CCDLc_limit = 48111 
rwq = 0 
CCDLc_limit_alone = 32340 
WTRc_limit_alone = 13236 
RTWc_limit_alone = 49442 

Commands details: 
total_CMD = 1586699 
n_nop = 1511649 
Read = 44198 
Write = 0 
L2_Alloc = 0 
L2_WB = 19601 
n_act = 5761 
n_pre = 5745 
n_ref = 0 
n_req = 60224 
total_req = 63799 

Dual Bus Interface Util: 
issued_total_row = 11506 
issued_total_col = 63799 
Row_Bus_Util =  0.007252 
CoL_Bus_Util = 0.040209 
Either_Row_CoL_Bus_Util = 0.047299 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.003398 
queue_avg = 1.596076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1586699 n_nop=1501790 n_act=5917 n_pre=5901 n_ref_event=4567177155082382276 n_req=69177 n_rd=50358 n_rd_L2_A=0 n_write=0 n_wr_bk=23011 bw_util=0.09248
n_activity=309658 dram_eff=0.4739
bk0: 3686a 1543942i bk1: 3028a 1549579i bk2: 3276a 1548164i bk3: 2722a 1554277i bk4: 3732a 1539537i bk5: 3206a 1546216i bk6: 3712a 1544946i bk7: 3212a 1549979i bk8: 4138a 1540476i bk9: 3630a 1543846i bk10: 3156a 1548521i bk11: 2634a 1549934i bk12: 2842a 1549307i bk13: 2364a 1555339i bk14: 2776a 1554735i bk15: 2244a 1558037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914683
Row_Buffer_Locality_read = 0.956849
Row_Buffer_Locality_write = 0.801849
Bank_Level_Parallism = 2.562452
Bank_Level_Parallism_Col = 2.637255
Bank_Level_Parallism_Ready = 1.281075
write_to_read_ratio_blp_rw_average = 0.527675
GrpLevelPara = 1.811258 

BW Util details:
bwutil = 0.092480 
total_CMD = 1586699 
util_bw = 146738 
Wasted_Col = 87418 
Wasted_Row = 32542 
Idle = 1320001 

BW Util Bottlenecks: 
RCDc_limit = 18472 
RCDWRc_limit = 14703 
WTRc_limit = 18496 
RTWc_limit = 76780 
CCDLc_limit = 52717 
rwq = 0 
CCDLc_limit_alone = 34206 
WTRc_limit_alone = 16621 
RTWc_limit_alone = 60144 

Commands details: 
total_CMD = 1586699 
n_nop = 1501790 
Read = 50358 
Write = 0 
L2_Alloc = 0 
L2_WB = 23011 
n_act = 5917 
n_pre = 5901 
n_ref = 4567177155082382276 
n_req = 69177 
total_req = 73369 

Dual Bus Interface Util: 
issued_total_row = 11818 
issued_total_col = 73369 
Row_Bus_Util =  0.007448 
CoL_Bus_Util = 0.046240 
Either_Row_CoL_Bus_Util = 0.053513 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.003274 
queue_avg = 2.058976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1586699 n_nop=1512058 n_act=5718 n_pre=5702 n_ref_event=0 n_req=59945 n_rd=43980 n_rd_L2_A=0 n_write=0 n_wr_bk=19515 bw_util=0.08003
n_activity=289491 dram_eff=0.4387
bk0: 2540a 1555255i bk1: 3378a 1549400i bk2: 2292a 1560243i bk3: 3030a 1554507i bk4: 2560a 1554562i bk5: 3464a 1548323i bk6: 2542a 1557587i bk7: 3476a 1549251i bk8: 2810a 1554814i bk9: 3892a 1544962i bk10: 2068a 1560420i bk11: 2900a 1551738i bk12: 1904a 1562916i bk13: 2754a 1557136i bk14: 1794a 1565778i bk15: 2576a 1557445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904863
Row_Buffer_Locality_read = 0.951569
Row_Buffer_Locality_write = 0.776198
Bank_Level_Parallism = 2.328971
Bank_Level_Parallism_Col = 2.260845
Bank_Level_Parallism_Ready = 1.222205
write_to_read_ratio_blp_rw_average = 0.508041
GrpLevelPara = 1.679305 

BW Util details:
bwutil = 0.080034 
total_CMD = 1586699 
util_bw = 126990 
Wasted_Col = 82662 
Wasted_Row = 33480 
Idle = 1343567 

BW Util Bottlenecks: 
RCDc_limit = 19058 
RCDWRc_limit = 15331 
WTRc_limit = 15501 
RTWc_limit = 61689 
CCDLc_limit = 47294 
rwq = 0 
CCDLc_limit_alone = 31465 
WTRc_limit_alone = 13936 
RTWc_limit_alone = 47425 

Commands details: 
total_CMD = 1586699 
n_nop = 1512058 
Read = 43980 
Write = 0 
L2_Alloc = 0 
L2_WB = 19515 
n_act = 5718 
n_pre = 5702 
n_ref = 0 
n_req = 59945 
total_req = 63495 

Dual Bus Interface Util: 
issued_total_row = 11420 
issued_total_col = 63495 
Row_Bus_Util =  0.007197 
CoL_Bus_Util = 0.040017 
Either_Row_CoL_Bus_Util = 0.047042 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.003671 
queue_avg = 1.600749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60075
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1586699 n_nop=1504492 n_act=5553 n_pre=5537 n_ref_event=0 n_req=67205 n_rd=49010 n_rd_L2_A=0 n_write=0 n_wr_bk=22360 bw_util=0.08996
n_activity=294372 dram_eff=0.4849
bk0: 3004a 1547469i bk1: 3428a 1548145i bk2: 2742a 1553384i bk3: 3174a 1550160i bk4: 3184a 1544116i bk5: 3590a 1542685i bk6: 3238a 1548127i bk7: 3580a 1546178i bk8: 3614a 1542680i bk9: 3912a 1540962i bk10: 2694a 1548957i bk11: 2898a 1550284i bk12: 2338a 1553314i bk13: 2726a 1551228i bk14: 2248a 1554813i bk15: 2640a 1554932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917595
Row_Buffer_Locality_read = 0.958600
Row_Buffer_Locality_write = 0.807145
Bank_Level_Parallism = 2.690064
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272684
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089960 
total_CMD = 1586699 
util_bw = 142740 
Wasted_Col = 84199 
Wasted_Row = 26330 
Idle = 1333430 

BW Util Bottlenecks: 
RCDc_limit = 17158 
RCDWRc_limit = 13353 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47876 
rwq = 0 
CCDLc_limit_alone = 33099 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1586699 
n_nop = 1504492 
Read = 49010 
Write = 0 
L2_Alloc = 0 
L2_WB = 22360 
n_act = 5553 
n_pre = 5537 
n_ref = 0 
n_req = 67205 
total_req = 71370 

Dual Bus Interface Util: 
issued_total_row = 11090 
issued_total_col = 71370 
Row_Bus_Util =  0.006989 
CoL_Bus_Util = 0.044980 
Either_Row_CoL_Bus_Util = 0.051810 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.003078 
queue_avg = 1.977860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97786

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156698, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 175090, Miss = 33606, Miss_rate = 0.192, Pending_hits = 13489, Reservation_fails = 11278
L2_cache_bank[2]: Access = 161916, Miss = 30658, Miss_rate = 0.189, Pending_hits = 12710, Reservation_fails = 10418
L2_cache_bank[3]: Access = 186010, Miss = 35982, Miss_rate = 0.193, Pending_hits = 14033, Reservation_fails = 14864
L2_cache_bank[4]: Access = 173216, Miss = 33780, Miss_rate = 0.195, Pending_hits = 13227, Reservation_fails = 9417
L2_cache_bank[5]: Access = 157240, Miss = 24942, Miss_rate = 0.159, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 184150, Miss = 36142, Miss_rate = 0.196, Pending_hits = 13398, Reservation_fails = 9814
L2_cache_bank[7]: Access = 163622, Miss = 30514, Miss_rate = 0.186, Pending_hits = 12655, Reservation_fails = 11498
L2_cache_bank[8]: Access = 155100, Miss = 24956, Miss_rate = 0.161, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 173642, Miss = 33512, Miss_rate = 0.193, Pending_hits = 13239, Reservation_fails = 10082
L2_cache_bank[10]: Access = 162686, Miss = 30534, Miss_rate = 0.188, Pending_hits = 12450, Reservation_fails = 10011
L2_cache_bank[11]: Access = 183536, Miss = 34106, Miss_rate = 0.186, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2032906
L2_total_cache_misses = 373858
L2_total_cache_miss_rate = 0.1839
L2_total_cache_pending_hits = 147879
L2_total_cache_reservation_fails = 124862
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8176
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30287
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1093
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 152
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9785
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 456
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1093
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57582
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31988
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9785
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2032906
icnt_total_pkts_simt_to_mem=767053
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0536
	minimum = 5
	maximum = 15
Network latency average = 5.0536
	minimum = 5
	maximum = 15
Slowest packet = 2619548
Flit latency average = 5.01254
	minimum = 5
	maximum = 15
Slowest flit = 2791753
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0103681
	minimum = 0 (at node 9)
	maximum = 0.0339212 (at node 22)
Accepted packet rate average = 0.0103681
	minimum = 0 (at node 9)
	maximum = 0.0201252 (at node 0)
Injected flit rate average = 0.0108172
	minimum = 0 (at node 9)
	maximum = 0.0339212 (at node 22)
Accepted flit rate average= 0.0108172
	minimum = 0 (at node 9)
	maximum = 0.0201252 (at node 0)
Injected packet length average = 1.04331
Accepted packet length average = 1.04331
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7293 (62 samples)
	minimum = 5 (62 samples)
	maximum = 218.306 (62 samples)
Network latency average = 19.5037 (62 samples)
	minimum = 5 (62 samples)
	maximum = 215.629 (62 samples)
Flit latency average = 18.7184 (62 samples)
	minimum = 5 (62 samples)
	maximum = 215.177 (62 samples)
Fragmentation average = 0.00230961 (62 samples)
	minimum = 0 (62 samples)
	maximum = 68.871 (62 samples)
Injected packet rate average = 0.0701884 (62 samples)
	minimum = 0.0254816 (62 samples)
	maximum = 0.192193 (62 samples)
Accepted packet rate average = 0.0701884 (62 samples)
	minimum = 0.025106 (62 samples)
	maximum = 0.107891 (62 samples)
Injected flit rate average = 0.0747718 (62 samples)
	minimum = 0.0330631 (62 samples)
	maximum = 0.192368 (62 samples)
Accepted flit rate average = 0.0747718 (62 samples)
	minimum = 0.0334519 (62 samples)
	maximum = 0.107891 (62 samples)
Injected packet size average = 1.0653 (62 samples)
Accepted packet size average = 1.0653 (62 samples)
Hops average = 1 (62 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 37 min, 46 sec (5866 sec)
gpgpu_simulation_rate = 41771 (inst/sec)
gpgpu_simulation_rate = 292 (cycle/sec)
gpgpu_silicon_slowdown = 3424657x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 63 '_Z12lud_internalPfii'
Destroy streams for kernel 63: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 63 
kernel_stream_id = 63811
gpu_sim_cycle = 8209
gpu_sim_insn = 2880768
gpu_ipc =     350.9280
gpu_tot_sim_cycle = 1725440
gpu_tot_sim_insn = 247914408
gpu_tot_ipc =     143.6818
gpu_tot_issued_cta = 10493
gpu_occupancy = 70.7166% 
gpu_tot_occupancy = 30.9587% 
max_total_param_size = 0
gpu_stall_dramfull = 195979
gpu_stall_icnt2sh    = 324290
partiton_level_parallism =       0.8599
partiton_level_parallism_total  =       0.3486
partiton_level_parallism_util =       1.7595
partiton_level_parallism_util_total  =       1.7646
L2_BW  =      94.9748 GB/Sec
L2_BW_total  =      38.1541 GB/Sec
gpu_total_sim_rate=42033

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4075778
	L1I_total_cache_misses = 69601
	L1I_total_cache_miss_rate = 0.0171
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 53627
L1D_cache:
	L1D_cache_core[0]: Access = 45057, Miss = 27525, Miss_rate = 0.611, Pending_hits = 2711, Reservation_fails = 22420
	L1D_cache_core[1]: Access = 45134, Miss = 27496, Miss_rate = 0.609, Pending_hits = 2696, Reservation_fails = 19858
	L1D_cache_core[2]: Access = 45744, Miss = 27940, Miss_rate = 0.611, Pending_hits = 2612, Reservation_fails = 20963
	L1D_cache_core[3]: Access = 45280, Miss = 27538, Miss_rate = 0.608, Pending_hits = 2812, Reservation_fails = 20025
	L1D_cache_core[4]: Access = 45662, Miss = 27555, Miss_rate = 0.603, Pending_hits = 3057, Reservation_fails = 20195
	L1D_cache_core[5]: Access = 45552, Miss = 27542, Miss_rate = 0.605, Pending_hits = 2741, Reservation_fails = 19819
	L1D_cache_core[6]: Access = 45393, Miss = 27731, Miss_rate = 0.611, Pending_hits = 2982, Reservation_fails = 19893
	L1D_cache_core[7]: Access = 45378, Miss = 27368, Miss_rate = 0.603, Pending_hits = 3398, Reservation_fails = 20011
	L1D_cache_core[8]: Access = 44834, Miss = 27235, Miss_rate = 0.607, Pending_hits = 2651, Reservation_fails = 22321
	L1D_cache_core[9]: Access = 44642, Miss = 27474, Miss_rate = 0.615, Pending_hits = 2803, Reservation_fails = 22821
	L1D_cache_core[10]: Access = 44931, Miss = 27546, Miss_rate = 0.613, Pending_hits = 2861, Reservation_fails = 21746
	L1D_cache_core[11]: Access = 45650, Miss = 27857, Miss_rate = 0.610, Pending_hits = 2866, Reservation_fails = 21665
	L1D_cache_core[12]: Access = 44691, Miss = 27077, Miss_rate = 0.606, Pending_hits = 3237, Reservation_fails = 24497
	L1D_cache_core[13]: Access = 45010, Miss = 27710, Miss_rate = 0.616, Pending_hits = 2583, Reservation_fails = 25598
	L1D_cache_core[14]: Access = 44516, Miss = 27492, Miss_rate = 0.618, Pending_hits = 2922, Reservation_fails = 21865
	L1D_total_cache_accesses = 677474
	L1D_total_cache_misses = 413086
	L1D_total_cache_miss_rate = 0.6097
	L1D_total_cache_pending_hits = 42932
	L1D_total_cache_reservation_fails = 323697
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 244839
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7246
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42300
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 700310
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19398
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16067
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11342
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 87568
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 42300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30727
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 719708

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 57678
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52271
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16067
ctas_completed 10493, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47193, 21462, 13020, 13020, 13020, 13020, 13020, 13020, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 257818848
gpgpu_n_tot_w_icount = 8056839
gpgpu_n_stall_shd_mem = 466441
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 401504
gpgpu_n_mem_write_global = 174482
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8047872
gpgpu_n_store_insn = 2791712
gpgpu_n_shmem_insn = 90216728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790496
gpgpu_n_shmem_bkconflict = 109368
gpgpu_n_l1cache_bkconflict = 36081
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36081
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1602208	W0_Idle:13395463	W0_Scoreboard:10520144	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4162497	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3212032 {8:401504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12562704 {72:174482,}
traffic_breakdown_coretomem[INST_ACC_R] = 204520 {8:25565,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64240640 {40:1606016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791712 {8:348964,}
traffic_breakdown_memtocore[INST_ACC_R] = 4090400 {40:102260,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 285 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77580 	21537 	22048 	25640 	59219 	72655 	71282 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1061649 	712961 	161119 	19281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24226 	1063 	218 	501575 	28354 	29258 	13688 	2611 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	245009 	280310 	255578 	308800 	673790 	191468 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1294 	560 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.152334 10.341137 12.631420  8.206977 11.484338  9.709497 11.455847  8.847575 11.452991  9.249191 10.392307 10.617284 11.221239 11.572770 13.972549 
dram[1]: 11.495677 12.382500 12.473333 13.063218 11.713137 11.083511 11.457364 11.836782 10.480932 11.570281 10.677966 11.165355 11.770909 11.690266 13.178723 14.880309 
dram[2]: 11.146341  7.952381 12.874233 10.447457 11.734644  8.720297 11.508353  9.248000 11.072165  8.620225 10.501260  8.317902 11.599388 10.841004 13.338290 11.758454 
dram[3]: 11.811005 10.792453 13.114943 12.411961 11.362638 11.672873 11.830664 11.592105 11.799180 10.927472 11.678191  9.742547 11.621701 11.860806 13.996390 12.662552 
dram[4]:  8.112745 10.934625  9.916933 12.771341  8.410628 11.342043  9.670391 11.472553  9.028503 11.055555  9.287128  9.866337 10.659751 12.258900 11.931707 13.322098 
dram[5]: 11.247222 12.822034 13.061017 12.839286 11.557292 11.595238 13.225806 12.492308 10.799136 11.668122 10.708571 11.132023 12.118959 12.816609 13.425532 14.925311 
average row locality = 386179/34484 = 11.198788
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1628      1108      1631      1211      1822       911      1360       824      1274       780      1197 
dram[1]:      1193      1533      1253      1538      1460      1764      1482      1749      1639      1970      1248      1445      1087      1359      1024      1298 
dram[2]:      1403       957      1425       971      1625      1130      1641      1095      1823      1213      1399       859      1276       825      1206       771 
dram[3]:      1528      1206      1546      1243      1763      1470      1759      1469      1969      1651      1493      1182      1359      1087      1309      1014 
dram[4]:       942      1405       981      1413      1113      1628      1099      1631      1200      1826       902      1333       815      1274       778      1193 
dram[5]:      1273      1386      1343      1394      1538      1603      1552      1589      1691      1787      1281      1312      1133      1229      1091      1169 
total dram writes = 127223
bank skew: 1970/771 = 2.56
chip skew: 23048/19533 = 1.18
average mf latency per bank:
dram[0]:       6214      4344      5677      4486      5012      3818      5505      3759      5095      3528      5634      4265      5675      3855      5622      4002
dram[1]:       4704      4400      4559      4568      4213      4399      4315      4392      3797      3718      4110      4090      3852      3576      4008      3843
dram[2]:       4406      5783      4456      5893      3906      4853      3765      5442      3604      4821      4291      5730      3967      5393      4078      5461
dram[3]:       4677      4570      4444      4671      4194      4242      4392      4684      3706      3907      4057      4403      3601      3971      3835      4174
dram[4]:       6336      4314      5676      4580      5040      3863      5396      3859      4997      3525      5498      4547      5663      3763      5684      4087
dram[5]:       4294      4752      4188      5079      4040      4661      4076      4983      3722      4007      3879      4563      3701      3859      3615      4242
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1117      1458      1126      1461      1287      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1139      1572      1192      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1098       953      1100      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594284 n_nop=1519317 n_act=5717 n_pre=5701 n_ref_event=0 n_req=60232 n_rd=44192 n_rd_L2_A=0 n_write=0 n_wr_bk=19610 bw_util=0.08004
n_activity=290612 dram_eff=0.4391
bk0: 2562a 1562350i bk1: 3414a 1557767i bk2: 2280a 1567648i bk3: 3020a 1561333i bk4: 2598a 1561690i bk5: 3458a 1556534i bk6: 2548a 1565797i bk7: 3468a 1558231i bk8: 2832a 1561242i bk9: 3890a 1552751i bk10: 2104a 1566673i bk11: 2940a 1558631i bk12: 1908a 1569179i bk13: 2780a 1562780i bk14: 1812a 1572461i bk15: 2578a 1565440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905266
Row_Buffer_Locality_read = 0.951688
Row_Buffer_Locality_write = 0.777369
Bank_Level_Parallism = 2.338369
Bank_Level_Parallism_Col = 2.272794
Bank_Level_Parallism_Ready = 1.232207
write_to_read_ratio_blp_rw_average = 0.507884
GrpLevelPara = 1.681506 

BW Util details:
bwutil = 0.080038 
total_CMD = 1594284 
util_bw = 127604 
Wasted_Col = 83354 
Wasted_Row = 33564 
Idle = 1349762 

BW Util Bottlenecks: 
RCDc_limit = 18852 
RCDWRc_limit = 15375 
WTRc_limit = 15795 
RTWc_limit = 63800 
CCDLc_limit = 49186 
rwq = 0 
CCDLc_limit_alone = 32711 
WTRc_limit_alone = 14238 
RTWc_limit_alone = 48882 

Commands details: 
total_CMD = 1594284 
n_nop = 1519317 
Read = 44192 
Write = 0 
L2_Alloc = 0 
L2_WB = 19610 
n_act = 5717 
n_pre = 5701 
n_ref = 0 
n_req = 60232 
total_req = 63802 

Dual Bus Interface Util: 
issued_total_row = 11418 
issued_total_col = 63802 
Row_Bus_Util =  0.007162 
CoL_Bus_Util = 0.040019 
Either_Row_CoL_Bus_Util = 0.047022 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.003375 
queue_avg = 1.618784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594284 n_nop=1509370 n_act=5884 n_pre=5868 n_ref_event=0 n_req=69252 n_rd=50398 n_rd_L2_A=0 n_write=0 n_wr_bk=23042 bw_util=0.09213
n_activity=310346 dram_eff=0.4733
bk0: 3022a 1557788i bk1: 3698a 1553455i bk2: 2722a 1561617i bk3: 3262a 1557505i bk4: 3194a 1554251i bk5: 3738a 1547509i bk6: 3232a 1557293i bk7: 3696a 1553212i bk8: 3616a 1551888i bk9: 4150a 1547969i bk10: 2764a 1558828i bk11: 3056a 1554125i bk12: 2364a 1560976i bk13: 2858a 1557872i bk14: 2258a 1564930i bk15: 2768a 1562001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915237
Row_Buffer_Locality_read = 0.957042
Row_Buffer_Locality_write = 0.803490
Bank_Level_Parallism = 2.548826
Bank_Level_Parallism_Col = 2.485096
Bank_Level_Parallism_Ready = 1.270630
write_to_read_ratio_blp_rw_average = 0.527272
GrpLevelPara = 1.810615 

BW Util details:
bwutil = 0.092129 
total_CMD = 1594284 
util_bw = 146880 
Wasted_Col = 87940 
Wasted_Row = 32161 
Idle = 1327303 

BW Util Bottlenecks: 
RCDc_limit = 18525 
RCDWRc_limit = 14708 
WTRc_limit = 18789 
RTWc_limit = 76821 
CCDLc_limit = 52978 
rwq = 0 
CCDLc_limit_alone = 34808 
WTRc_limit_alone = 16835 
RTWc_limit_alone = 60605 

Commands details: 
total_CMD = 1594284 
n_nop = 1509370 
Read = 50398 
Write = 0 
L2_Alloc = 0 
L2_WB = 23042 
n_act = 5884 
n_pre = 5868 
n_ref = 0 
n_req = 69252 
total_req = 73440 

Dual Bus Interface Util: 
issued_total_row = 11752 
issued_total_col = 73440 
Row_Bus_Util =  0.007371 
CoL_Bus_Util = 0.046065 
Either_Row_CoL_Bus_Util = 0.053262 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.003274 
queue_avg = 2.115667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11567
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594284 n_nop=1519200 n_act=5763 n_pre=5747 n_ref_event=0 n_req=60254 n_rd=44210 n_rd_L2_A=0 n_write=0 n_wr_bk=19619 bw_util=0.08007
n_activity=291516 dram_eff=0.4379
bk0: 3440a 1556259i bk1: 2558a 1562579i bk2: 3030a 1561952i bk3: 2276a 1568088i bk4: 3470a 1555890i bk5: 2588a 1562329i bk6: 3484a 1558074i bk7: 2548a 1564834i bk8: 3898a 1552313i bk9: 2836a 1559942i bk10: 3028a 1559269i bk11: 1984a 1566634i bk12: 2768a 1562224i bk13: 1918a 1570253i bk14: 2598a 1565384i bk15: 1786a 1573072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904587
Row_Buffer_Locality_read = 0.951798
Row_Buffer_Locality_write = 0.774495
Bank_Level_Parallism = 2.335011
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080072 
total_CMD = 1594284 
util_bw = 127658 
Wasted_Col = 83568 
Wasted_Row = 34210 
Idle = 1348848 

BW Util Bottlenecks: 
RCDc_limit = 18922 
RCDWRc_limit = 15408 
WTRc_limit = 14749 
RTWc_limit = 63757 
CCDLc_limit = 48125 
rwq = 0 
CCDLc_limit_alone = 32348 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49469 

Commands details: 
total_CMD = 1594284 
n_nop = 1519200 
Read = 44210 
Write = 0 
L2_Alloc = 0 
L2_WB = 19619 
n_act = 5763 
n_pre = 5747 
n_ref = 0 
n_req = 60254 
total_req = 63829 

Dual Bus Interface Util: 
issued_total_row = 11510 
issued_total_col = 63829 
Row_Bus_Util =  0.007220 
CoL_Bus_Util = 0.040036 
Either_Row_CoL_Bus_Util = 0.047096 
Issued_on_Two_Bus_Simul_Util = 0.000160 
issued_two_Eff = 0.003396 
queue_avg = 1.588615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58861
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594284 n_nop=1509294 n_act=5923 n_pre=5907 n_ref_event=4567177155082382276 n_req=69246 n_rd=50390 n_rd_L2_A=0 n_write=0 n_wr_bk=23048 bw_util=0.09213
n_activity=310369 dram_eff=0.4732
bk0: 3686a 1551507i bk1: 3028a 1557141i bk2: 3276a 1555747i bk3: 2722a 1561862i bk4: 3732a 1547124i bk5: 3206a 1553803i bk6: 3712a 1552534i bk7: 3212a 1557567i bk8: 4146a 1547971i bk9: 3630a 1551409i bk10: 3156a 1556104i bk11: 2634a 1557496i bk12: 2858a 1556764i bk13: 2364a 1562921i bk14: 2784a 1562251i bk15: 2244a 1565622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914681
Row_Buffer_Locality_read = 0.956876
Row_Buffer_Locality_write = 0.801920
Bank_Level_Parallism = 2.560451
Bank_Level_Parallism_Col = 2.635366
Bank_Level_Parallism_Ready = 1.280867
write_to_read_ratio_blp_rw_average = 0.527712
GrpLevelPara = 1.810457 

BW Util details:
bwutil = 0.092127 
total_CMD = 1594284 
util_bw = 146876 
Wasted_Col = 87611 
Wasted_Row = 32614 
Idle = 1327183 

BW Util Bottlenecks: 
RCDc_limit = 18472 
RCDWRc_limit = 14745 
WTRc_limit = 18573 
RTWc_limit = 76864 
CCDLc_limit = 52748 
rwq = 0 
CCDLc_limit_alone = 34224 
WTRc_limit_alone = 16691 
RTWc_limit_alone = 60222 

Commands details: 
total_CMD = 1594284 
n_nop = 1509294 
Read = 50390 
Write = 0 
L2_Alloc = 0 
L2_WB = 23048 
n_act = 5923 
n_pre = 5907 
n_ref = 4567177155082382276 
n_req = 69246 
total_req = 73438 

Dual Bus Interface Util: 
issued_total_row = 11830 
issued_total_col = 73438 
Row_Bus_Util =  0.007420 
CoL_Bus_Util = 0.046063 
Either_Row_CoL_Bus_Util = 0.053309 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.003271 
queue_avg = 2.049841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04984
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594284 n_nop=1519595 n_act=5725 n_pre=5709 n_ref_event=0 n_req=59979 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19533 bw_util=0.0797
n_activity=289963 dram_eff=0.4382
bk0: 2540a 1562843i bk1: 3382a 1556915i bk2: 2292a 1567824i bk3: 3030a 1562087i bk4: 2560a 1562145i bk5: 3464a 1555906i bk6: 2542a 1565173i bk7: 3476a 1556838i bk8: 2810a 1562402i bk9: 3896a 1552460i bk10: 2068a 1568002i bk11: 2900a 1559299i bk12: 1904a 1570498i bk13: 2762a 1564668i bk14: 1794a 1573365i bk15: 2576a 1565032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904800
Row_Buffer_Locality_read = 0.951541
Row_Buffer_Locality_write = 0.776137
Bank_Level_Parallism = 2.327511
Bank_Level_Parallism_Col = 2.259755
Bank_Level_Parallism_Ready = 1.222103
write_to_read_ratio_blp_rw_average = 0.508029
GrpLevelPara = 1.678720 

BW Util details:
bwutil = 0.079696 
total_CMD = 1594284 
util_bw = 127058 
Wasted_Col = 82790 
Wasted_Row = 33562 
Idle = 1350874 

BW Util Bottlenecks: 
RCDc_limit = 19082 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61719 
CCDLc_limit = 47312 
rwq = 0 
CCDLc_limit_alone = 31477 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47452 

Commands details: 
total_CMD = 1594284 
n_nop = 1519595 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19533 
n_act = 5725 
n_pre = 5709 
n_ref = 0 
n_req = 59979 
total_req = 63529 

Dual Bus Interface Util: 
issued_total_row = 11434 
issued_total_col = 63529 
Row_Bus_Util =  0.007172 
CoL_Bus_Util = 0.039848 
Either_Row_CoL_Bus_Util = 0.046848 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.003669 
queue_avg = 1.593387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1594284 n_nop=1512060 n_act=5556 n_pre=5540 n_ref_event=0 n_req=67216 n_rd=49010 n_rd_L2_A=0 n_write=0 n_wr_bk=22371 bw_util=0.08955
n_activity=294556 dram_eff=0.4847
bk0: 3004a 1555054i bk1: 3428a 1555730i bk2: 2742a 1560969i bk3: 3174a 1557745i bk4: 3184a 1551701i bk5: 3590a 1550271i bk6: 3238a 1555713i bk7: 3580a 1553765i bk8: 3614a 1550247i bk9: 3912a 1548527i bk10: 2694a 1556517i bk11: 2898a 1557867i bk12: 2338a 1560898i bk13: 2726a 1558812i bk14: 2248a 1562397i bk15: 2640a 1562517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917564
Row_Buffer_Locality_read = 0.958600
Row_Buffer_Locality_write = 0.807097
Bank_Level_Parallism = 2.689576
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272643
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089546 
total_CMD = 1594284 
util_bw = 142762 
Wasted_Col = 84222 
Wasted_Row = 26366 
Idle = 1340934 

BW Util Bottlenecks: 
RCDc_limit = 17158 
RCDWRc_limit = 13374 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47878 
rwq = 0 
CCDLc_limit_alone = 33101 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1594284 
n_nop = 1512060 
Read = 49010 
Write = 0 
L2_Alloc = 0 
L2_WB = 22371 
n_act = 5556 
n_pre = 5540 
n_ref = 0 
n_req = 67216 
total_req = 71381 

Dual Bus Interface Util: 
issued_total_row = 11096 
issued_total_col = 71381 
Row_Bus_Util =  0.006960 
CoL_Bus_Util = 0.044773 
Either_Row_CoL_Bus_Util = 0.051574 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.003077 
queue_avg = 1.968464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156698, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 177238, Miss = 33646, Miss_rate = 0.190, Pending_hits = 13489, Reservation_fails = 11278
L2_cache_bank[2]: Access = 165594, Miss = 30686, Miss_rate = 0.185, Pending_hits = 12710, Reservation_fails = 10418
L2_cache_bank[3]: Access = 188110, Miss = 36046, Miss_rate = 0.192, Pending_hits = 14037, Reservation_fails = 14864
L2_cache_bank[4]: Access = 175372, Miss = 33828, Miss_rate = 0.193, Pending_hits = 13231, Reservation_fails = 9417
L2_cache_bank[5]: Access = 157332, Miss = 24942, Miss_rate = 0.159, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 186250, Miss = 36214, Miss_rate = 0.194, Pending_hits = 13407, Reservation_fails = 9814
L2_cache_bank[7]: Access = 167462, Miss = 30540, Miss_rate = 0.182, Pending_hits = 12655, Reservation_fails = 11498
L2_cache_bank[8]: Access = 155100, Miss = 24956, Miss_rate = 0.161, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 175962, Miss = 33560, Miss_rate = 0.191, Pending_hits = 13257, Reservation_fails = 10082
L2_cache_bank[10]: Access = 166400, Miss = 30560, Miss_rate = 0.184, Pending_hits = 12450, Reservation_fails = 10011
L2_cache_bank[11]: Access = 185752, Miss = 34106, Miss_rate = 0.184, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2057270
L2_total_cache_misses = 374210
L2_total_cache_miss_rate = 0.1819
L2_total_cache_pending_hits = 147914
L2_total_cache_reservation_fails = 124862
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8199
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30507
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1105
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9785
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 459
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 295968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61454
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32224
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9785
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2057270
icnt_total_pkts_simt_to_mem=776048
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.2278
	minimum = 5
	maximum = 856
Network latency average = 67.4673
	minimum = 5
	maximum = 855
Slowest packet = 2635864
Flit latency average = 64.521
	minimum = 5
	maximum = 854
Slowest flit = 2808411
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.141773
	minimum = 0 (at node 15)
	maximum = 0.467779 (at node 22)
Accepted packet rate average = 0.141773
	minimum = 0 (at node 15)
	maximum = 0.267999 (at node 10)
Injected flit rate average = 0.150508
	minimum = 0 (at node 15)
	maximum = 0.467779 (at node 22)
Accepted flit rate average= 0.150508
	minimum = 0 (at node 15)
	maximum = 0.267999 (at node 10)
Injected packet length average = 1.06161
Accepted packet length average = 1.06161
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5626 (63 samples)
	minimum = 5 (63 samples)
	maximum = 228.429 (63 samples)
Network latency average = 20.265 (63 samples)
	minimum = 5 (63 samples)
	maximum = 225.778 (63 samples)
Flit latency average = 19.4454 (63 samples)
	minimum = 5 (63 samples)
	maximum = 225.317 (63 samples)
Fragmentation average = 0.00227295 (63 samples)
	minimum = 0 (63 samples)
	maximum = 67.7778 (63 samples)
Injected packet rate average = 0.0713247 (63 samples)
	minimum = 0.0250771 (63 samples)
	maximum = 0.196567 (63 samples)
Accepted packet rate average = 0.0713247 (63 samples)
	minimum = 0.0247075 (63 samples)
	maximum = 0.110432 (63 samples)
Injected flit rate average = 0.0759739 (63 samples)
	minimum = 0.0325383 (63 samples)
	maximum = 0.19674 (63 samples)
Accepted flit rate average = 0.0759739 (63 samples)
	minimum = 0.0329209 (63 samples)
	maximum = 0.110432 (63 samples)
Injected packet size average = 1.06518 (63 samples)
Accepted packet size average = 1.06518 (63 samples)
Hops average = 1 (63 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 38 min, 18 sec (5898 sec)
gpgpu_simulation_rate = 42033 (inst/sec)
gpgpu_simulation_rate = 292 (cycle/sec)
gpgpu_silicon_slowdown = 3424657x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 64 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 64: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 64 
kernel_stream_id = 63811
gpu_sim_cycle = 26908
gpu_sim_insn = 19880
gpu_ipc =       0.7388
gpu_tot_sim_cycle = 1752348
gpu_tot_sim_insn = 247934288
gpu_tot_ipc =     141.4869
gpu_tot_issued_cta = 10494
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.9125% 
max_total_param_size = 0
gpu_stall_dramfull = 195979
gpu_stall_icnt2sh    = 324290
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3433
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7645
L2_BW  =       0.1689 GB/Sec
L2_BW_total  =      37.5708 GB/Sec
gpu_total_sim_rate=41488

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4077450
	L1I_total_cache_misses = 69613
	L1I_total_cache_miss_rate = 0.0171
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 53627
L1D_cache:
	L1D_cache_core[0]: Access = 45057, Miss = 27525, Miss_rate = 0.611, Pending_hits = 2711, Reservation_fails = 22420
	L1D_cache_core[1]: Access = 45165, Miss = 27512, Miss_rate = 0.609, Pending_hits = 2696, Reservation_fails = 19858
	L1D_cache_core[2]: Access = 45744, Miss = 27940, Miss_rate = 0.611, Pending_hits = 2612, Reservation_fails = 20963
	L1D_cache_core[3]: Access = 45280, Miss = 27538, Miss_rate = 0.608, Pending_hits = 2812, Reservation_fails = 20025
	L1D_cache_core[4]: Access = 45662, Miss = 27555, Miss_rate = 0.603, Pending_hits = 3057, Reservation_fails = 20195
	L1D_cache_core[5]: Access = 45552, Miss = 27542, Miss_rate = 0.605, Pending_hits = 2741, Reservation_fails = 19819
	L1D_cache_core[6]: Access = 45393, Miss = 27731, Miss_rate = 0.611, Pending_hits = 2982, Reservation_fails = 19893
	L1D_cache_core[7]: Access = 45378, Miss = 27368, Miss_rate = 0.603, Pending_hits = 3398, Reservation_fails = 20011
	L1D_cache_core[8]: Access = 44834, Miss = 27235, Miss_rate = 0.607, Pending_hits = 2651, Reservation_fails = 22321
	L1D_cache_core[9]: Access = 44642, Miss = 27474, Miss_rate = 0.615, Pending_hits = 2803, Reservation_fails = 22821
	L1D_cache_core[10]: Access = 44931, Miss = 27546, Miss_rate = 0.613, Pending_hits = 2861, Reservation_fails = 21746
	L1D_cache_core[11]: Access = 45650, Miss = 27857, Miss_rate = 0.610, Pending_hits = 2866, Reservation_fails = 21665
	L1D_cache_core[12]: Access = 44691, Miss = 27077, Miss_rate = 0.606, Pending_hits = 3237, Reservation_fails = 24497
	L1D_cache_core[13]: Access = 45010, Miss = 27710, Miss_rate = 0.616, Pending_hits = 2583, Reservation_fails = 25598
	L1D_cache_core[14]: Access = 44516, Miss = 27492, Miss_rate = 0.618, Pending_hits = 2922, Reservation_fails = 21865
	L1D_total_cache_accesses = 677505
	L1D_total_cache_misses = 413102
	L1D_total_cache_miss_rate = 0.6097
	L1D_total_cache_pending_hits = 42932
	L1D_total_cache_reservation_fails = 323697
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 244845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7246
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 701970
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19410
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16067
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11342
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 87584
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 42306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30742
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 721380

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 57678
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52271
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16067
ctas_completed 10494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47193, 21462, 13020, 13020, 13020, 13020, 13020, 13020, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 257913216
gpgpu_n_tot_w_icount = 8059788
gpgpu_n_stall_shd_mem = 466945
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 401520
gpgpu_n_mem_write_global = 174497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8048128
gpgpu_n_store_insn = 2791952
gpgpu_n_shmem_insn = 90221424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790592
gpgpu_n_shmem_bkconflict = 109872
gpgpu_n_l1cache_bkconflict = 36081
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36081
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1602208	W0_Idle:13426299	W0_Scoreboard:10540173	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:526781	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4165446	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3212160 {8:401520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12563784 {72:174497,}
traffic_breakdown_coretomem[INST_ACC_R] = 204616 {8:25577,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64243200 {40:1606080,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791952 {8:348994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4092320 {40:102308,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 285 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77582 	21537 	22048 	25640 	59220 	72655 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1061743 	712961 	161119 	19281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24238 	1063 	218 	501606 	28354 	29258 	13688 	2611 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	245103 	280310 	255578 	308800 	673790 	191468 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1304 	560 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.152334 10.341137 12.631420  8.206977 11.484338  9.709497 11.455847  8.847575 11.452991  9.249191 10.392307 10.617284 11.221239 11.572770 13.972549 
dram[1]: 11.495677 12.382500 12.473333 13.063218 11.713137 11.083511 11.457364 11.836782 10.480932 11.570281 10.677966 11.165355 11.770909 11.690266 13.178723 14.880309 
dram[2]: 11.146341  7.952381 12.874233 10.447457 11.734644  8.720297 11.508353  9.248000 11.072165  8.620225 10.501260  8.317902 11.599388 10.841004 13.338290 11.758454 
dram[3]: 11.811005 10.792453 13.114943 12.411961 11.362638 11.672873 11.830664 11.592105 11.799180 10.927472 11.678191  9.742547 11.621701 11.860806 13.996390 12.662552 
dram[4]:  8.112745 10.934625  9.916933 12.771341  8.410628 11.342043  9.670391 11.472553  9.028503 11.055555  9.287128  9.866337 10.659751 12.258900 11.931707 13.322098 
dram[5]: 11.198895 12.822034 13.061017 12.839286 11.557292 11.595238 13.225806 12.492308 10.799136 11.668122 10.708571 11.132023 12.118959 12.816609 13.425532 14.925311 
average row locality = 386184/34486 = 11.198283
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1628      1108      1631      1211      1822       911      1360       824      1274       780      1197 
dram[1]:      1193      1533      1253      1538      1460      1764      1482      1749      1639      1970      1248      1445      1087      1359      1024      1298 
dram[2]:      1403       957      1425       971      1625      1130      1641      1095      1823      1213      1399       859      1276       825      1206       771 
dram[3]:      1528      1206      1546      1243      1763      1470      1759      1469      1969      1651      1493      1182      1359      1087      1309      1014 
dram[4]:       942      1405       981      1413      1113      1628      1099      1631      1200      1826       902      1333       815      1274       778      1193 
dram[5]:      1274      1386      1343      1394      1538      1603      1552      1589      1691      1787      1281      1312      1133      1229      1091      1169 
total dram writes = 127224
bank skew: 1970/771 = 2.56
chip skew: 23048/19533 = 1.18
average mf latency per bank:
dram[0]:       6214      4344      5677      4486      5012      3818      5505      3759      5095      3528      5634      4265      5675      3855      5622      4002
dram[1]:       4704      4400      4559      4568      4213      4399      4315      4392      3797      3718      4110      4090      3855      3576      4008      3843
dram[2]:       4406      5783      4456      5893      3906      4853      3765      5442      3604      4821      4291      5730      3967      5393      4078      5461
dram[3]:       4677      4570      4444      4671      4194      4242      4392      4684      3706      3907      4057      4403      3601      3975      3835      4174
dram[4]:       6336      4314      5676      4580      5040      3863      5396      3859      4997      3525      5498      4547      5663      3763      5684      4087
dram[5]:       4290      4752      4188      5079      4040      4661      4076      4983      3722      4007      3879      4563      3705      3859      3615      4242
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1117      1458      1126      1461      1287      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1139      1572      1192      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1098       953      1100      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1619147 n_nop=1544180 n_act=5717 n_pre=5701 n_ref_event=0 n_req=60232 n_rd=44192 n_rd_L2_A=0 n_write=0 n_wr_bk=19610 bw_util=0.07881
n_activity=290612 dram_eff=0.4391
bk0: 2562a 1587213i bk1: 3414a 1582630i bk2: 2280a 1592511i bk3: 3020a 1586196i bk4: 2598a 1586553i bk5: 3458a 1581397i bk6: 2548a 1590660i bk7: 3468a 1583094i bk8: 2832a 1586105i bk9: 3890a 1577614i bk10: 2104a 1591536i bk11: 2940a 1583494i bk12: 1908a 1594042i bk13: 2780a 1587643i bk14: 1812a 1597324i bk15: 2578a 1590303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905266
Row_Buffer_Locality_read = 0.951688
Row_Buffer_Locality_write = 0.777369
Bank_Level_Parallism = 2.338369
Bank_Level_Parallism_Col = 2.272794
Bank_Level_Parallism_Ready = 1.232207
write_to_read_ratio_blp_rw_average = 0.507884
GrpLevelPara = 1.681506 

BW Util details:
bwutil = 0.078809 
total_CMD = 1619147 
util_bw = 127604 
Wasted_Col = 83354 
Wasted_Row = 33564 
Idle = 1374625 

BW Util Bottlenecks: 
RCDc_limit = 18852 
RCDWRc_limit = 15375 
WTRc_limit = 15795 
RTWc_limit = 63800 
CCDLc_limit = 49186 
rwq = 0 
CCDLc_limit_alone = 32711 
WTRc_limit_alone = 14238 
RTWc_limit_alone = 48882 

Commands details: 
total_CMD = 1619147 
n_nop = 1544180 
Read = 44192 
Write = 0 
L2_Alloc = 0 
L2_WB = 19610 
n_act = 5717 
n_pre = 5701 
n_ref = 0 
n_req = 60232 
total_req = 63802 

Dual Bus Interface Util: 
issued_total_row = 11418 
issued_total_col = 63802 
Row_Bus_Util =  0.007052 
CoL_Bus_Util = 0.039405 
Either_Row_CoL_Bus_Util = 0.046300 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.003375 
queue_avg = 1.593926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59393
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1619147 n_nop=1534233 n_act=5884 n_pre=5868 n_ref_event=0 n_req=69252 n_rd=50398 n_rd_L2_A=0 n_write=0 n_wr_bk=23042 bw_util=0.09071
n_activity=310346 dram_eff=0.4733
bk0: 3022a 1582651i bk1: 3698a 1578318i bk2: 2722a 1586480i bk3: 3262a 1582368i bk4: 3194a 1579114i bk5: 3738a 1572372i bk6: 3232a 1582156i bk7: 3696a 1578075i bk8: 3616a 1576751i bk9: 4150a 1572832i bk10: 2764a 1583691i bk11: 3056a 1578988i bk12: 2364a 1585839i bk13: 2858a 1582735i bk14: 2258a 1589793i bk15: 2768a 1586864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915237
Row_Buffer_Locality_read = 0.957042
Row_Buffer_Locality_write = 0.803490
Bank_Level_Parallism = 2.548826
Bank_Level_Parallism_Col = 2.485096
Bank_Level_Parallism_Ready = 1.270630
write_to_read_ratio_blp_rw_average = 0.527272
GrpLevelPara = 1.810615 

BW Util details:
bwutil = 0.090714 
total_CMD = 1619147 
util_bw = 146880 
Wasted_Col = 87940 
Wasted_Row = 32161 
Idle = 1352166 

BW Util Bottlenecks: 
RCDc_limit = 18525 
RCDWRc_limit = 14708 
WTRc_limit = 18789 
RTWc_limit = 76821 
CCDLc_limit = 52978 
rwq = 0 
CCDLc_limit_alone = 34808 
WTRc_limit_alone = 16835 
RTWc_limit_alone = 60605 

Commands details: 
total_CMD = 1619147 
n_nop = 1534233 
Read = 50398 
Write = 0 
L2_Alloc = 0 
L2_WB = 23042 
n_act = 5884 
n_pre = 5868 
n_ref = 0 
n_req = 69252 
total_req = 73440 

Dual Bus Interface Util: 
issued_total_row = 11752 
issued_total_col = 73440 
Row_Bus_Util =  0.007258 
CoL_Bus_Util = 0.045357 
Either_Row_CoL_Bus_Util = 0.052444 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.003274 
queue_avg = 2.083180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08318
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1619147 n_nop=1544063 n_act=5763 n_pre=5747 n_ref_event=0 n_req=60254 n_rd=44210 n_rd_L2_A=0 n_write=0 n_wr_bk=19619 bw_util=0.07884
n_activity=291516 dram_eff=0.4379
bk0: 3440a 1581122i bk1: 2558a 1587442i bk2: 3030a 1586815i bk3: 2276a 1592951i bk4: 3470a 1580753i bk5: 2588a 1587192i bk6: 3484a 1582937i bk7: 2548a 1589697i bk8: 3898a 1577176i bk9: 2836a 1584805i bk10: 3028a 1584132i bk11: 1984a 1591497i bk12: 2768a 1587087i bk13: 1918a 1595116i bk14: 2598a 1590247i bk15: 1786a 1597935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904587
Row_Buffer_Locality_read = 0.951798
Row_Buffer_Locality_write = 0.774495
Bank_Level_Parallism = 2.335011
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.078843 
total_CMD = 1619147 
util_bw = 127658 
Wasted_Col = 83568 
Wasted_Row = 34210 
Idle = 1373711 

BW Util Bottlenecks: 
RCDc_limit = 18922 
RCDWRc_limit = 15408 
WTRc_limit = 14749 
RTWc_limit = 63757 
CCDLc_limit = 48125 
rwq = 0 
CCDLc_limit_alone = 32348 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49469 

Commands details: 
total_CMD = 1619147 
n_nop = 1544063 
Read = 44210 
Write = 0 
L2_Alloc = 0 
L2_WB = 19619 
n_act = 5763 
n_pre = 5747 
n_ref = 0 
n_req = 60254 
total_req = 63829 

Dual Bus Interface Util: 
issued_total_row = 11510 
issued_total_col = 63829 
Row_Bus_Util =  0.007109 
CoL_Bus_Util = 0.039421 
Either_Row_CoL_Bus_Util = 0.046373 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.003396 
queue_avg = 1.564221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1619147 n_nop=1534157 n_act=5923 n_pre=5907 n_ref_event=4567177155082382276 n_req=69246 n_rd=50390 n_rd_L2_A=0 n_write=0 n_wr_bk=23048 bw_util=0.09071
n_activity=310369 dram_eff=0.4732
bk0: 3686a 1576370i bk1: 3028a 1582004i bk2: 3276a 1580610i bk3: 2722a 1586725i bk4: 3732a 1571987i bk5: 3206a 1578666i bk6: 3712a 1577397i bk7: 3212a 1582430i bk8: 4146a 1572834i bk9: 3630a 1576272i bk10: 3156a 1580967i bk11: 2634a 1582359i bk12: 2858a 1581627i bk13: 2364a 1587784i bk14: 2784a 1587114i bk15: 2244a 1590485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914681
Row_Buffer_Locality_read = 0.956876
Row_Buffer_Locality_write = 0.801920
Bank_Level_Parallism = 2.560451
Bank_Level_Parallism_Col = 2.635366
Bank_Level_Parallism_Ready = 1.280867
write_to_read_ratio_blp_rw_average = 0.527712
GrpLevelPara = 1.810457 

BW Util details:
bwutil = 0.090712 
total_CMD = 1619147 
util_bw = 146876 
Wasted_Col = 87611 
Wasted_Row = 32614 
Idle = 1352046 

BW Util Bottlenecks: 
RCDc_limit = 18472 
RCDWRc_limit = 14745 
WTRc_limit = 18573 
RTWc_limit = 76864 
CCDLc_limit = 52748 
rwq = 0 
CCDLc_limit_alone = 34224 
WTRc_limit_alone = 16691 
RTWc_limit_alone = 60222 

Commands details: 
total_CMD = 1619147 
n_nop = 1534157 
Read = 50390 
Write = 0 
L2_Alloc = 0 
L2_WB = 23048 
n_act = 5923 
n_pre = 5907 
n_ref = 4567177155082382276 
n_req = 69246 
total_req = 73438 

Dual Bus Interface Util: 
issued_total_row = 11830 
issued_total_col = 73438 
Row_Bus_Util =  0.007306 
CoL_Bus_Util = 0.045356 
Either_Row_CoL_Bus_Util = 0.052491 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.003271 
queue_avg = 2.018365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1619147 n_nop=1544458 n_act=5725 n_pre=5709 n_ref_event=0 n_req=59979 n_rd=43996 n_rd_L2_A=0 n_write=0 n_wr_bk=19533 bw_util=0.07847
n_activity=289963 dram_eff=0.4382
bk0: 2540a 1587706i bk1: 3382a 1581778i bk2: 2292a 1592687i bk3: 3030a 1586950i bk4: 2560a 1587008i bk5: 3464a 1580769i bk6: 2542a 1590036i bk7: 3476a 1581701i bk8: 2810a 1587265i bk9: 3896a 1577323i bk10: 2068a 1592865i bk11: 2900a 1584162i bk12: 1904a 1595361i bk13: 2762a 1589531i bk14: 1794a 1598228i bk15: 2576a 1589895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904800
Row_Buffer_Locality_read = 0.951541
Row_Buffer_Locality_write = 0.776137
Bank_Level_Parallism = 2.327511
Bank_Level_Parallism_Col = 2.259755
Bank_Level_Parallism_Ready = 1.222103
write_to_read_ratio_blp_rw_average = 0.508029
GrpLevelPara = 1.678720 

BW Util details:
bwutil = 0.078472 
total_CMD = 1619147 
util_bw = 127058 
Wasted_Col = 82790 
Wasted_Row = 33562 
Idle = 1375737 

BW Util Bottlenecks: 
RCDc_limit = 19082 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61719 
CCDLc_limit = 47312 
rwq = 0 
CCDLc_limit_alone = 31477 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47452 

Commands details: 
total_CMD = 1619147 
n_nop = 1544458 
Read = 43996 
Write = 0 
L2_Alloc = 0 
L2_WB = 19533 
n_act = 5725 
n_pre = 5709 
n_ref = 0 
n_req = 59979 
total_req = 63529 

Dual Bus Interface Util: 
issued_total_row = 11434 
issued_total_col = 63529 
Row_Bus_Util =  0.007062 
CoL_Bus_Util = 0.039236 
Either_Row_CoL_Bus_Util = 0.046129 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.003669 
queue_avg = 1.568919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1619147 n_nop=1536914 n_act=5558 n_pre=5542 n_ref_event=0 n_req=67221 n_rd=49014 n_rd_L2_A=0 n_write=0 n_wr_bk=22372 bw_util=0.08818
n_activity=294650 dram_eff=0.4845
bk0: 3008a 1579849i bk1: 3428a 1580591i bk2: 2742a 1585831i bk3: 3174a 1582607i bk4: 3184a 1576563i bk5: 3590a 1575134i bk6: 3238a 1580576i bk7: 3580a 1578628i bk8: 3614a 1575110i bk9: 3912a 1573390i bk10: 2694a 1581380i bk11: 2898a 1582730i bk12: 2338a 1585761i bk13: 2726a 1583676i bk14: 2248a 1587261i bk15: 2640a 1587381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917541
Row_Buffer_Locality_read = 0.958583
Row_Buffer_Locality_write = 0.807052
Bank_Level_Parallism = 2.689081
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272624
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088177 
total_CMD = 1619147 
util_bw = 142772 
Wasted_Col = 84243 
Wasted_Row = 26409 
Idle = 1365723 

BW Util Bottlenecks: 
RCDc_limit = 17170 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47880 
rwq = 0 
CCDLc_limit_alone = 33103 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1619147 
n_nop = 1536914 
Read = 49014 
Write = 0 
L2_Alloc = 0 
L2_WB = 22372 
n_act = 5558 
n_pre = 5542 
n_ref = 0 
n_req = 67221 
total_req = 71386 

Dual Bus Interface Util: 
issued_total_row = 11100 
issued_total_col = 71386 
Row_Bus_Util =  0.006855 
CoL_Bus_Util = 0.044089 
Either_Row_CoL_Bus_Util = 0.050788 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.003077 
queue_avg = 1.938330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156706, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 177238, Miss = 33646, Miss_rate = 0.190, Pending_hits = 13489, Reservation_fails = 11278
L2_cache_bank[2]: Access = 165632, Miss = 30686, Miss_rate = 0.185, Pending_hits = 12710, Reservation_fails = 10418
L2_cache_bank[3]: Access = 188110, Miss = 36046, Miss_rate = 0.192, Pending_hits = 14037, Reservation_fails = 14864
L2_cache_bank[4]: Access = 175380, Miss = 33828, Miss_rate = 0.193, Pending_hits = 13231, Reservation_fails = 9417
L2_cache_bank[5]: Access = 157332, Miss = 24942, Miss_rate = 0.159, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 186258, Miss = 36214, Miss_rate = 0.194, Pending_hits = 13407, Reservation_fails = 9814
L2_cache_bank[7]: Access = 167492, Miss = 30540, Miss_rate = 0.182, Pending_hits = 12655, Reservation_fails = 11498
L2_cache_bank[8]: Access = 155108, Miss = 24956, Miss_rate = 0.161, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 175962, Miss = 33560, Miss_rate = 0.191, Pending_hits = 13257, Reservation_fails = 10082
L2_cache_bank[10]: Access = 166442, Miss = 30564, Miss_rate = 0.184, Pending_hits = 12450, Reservation_fails = 10011
L2_cache_bank[11]: Access = 185752, Miss = 34106, Miss_rate = 0.184, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2057412
L2_total_cache_misses = 374214
L2_total_cache_miss_rate = 0.1819
L2_total_cache_pending_hits = 147914
L2_total_cache_reservation_fails = 124862
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8199
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30551
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1105
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 154
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9785
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 462
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 296032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61484
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32272
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9785
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2057412
icnt_total_pkts_simt_to_mem=776106
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2658972
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2833318
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025464
	minimum = 0 (at node 0)
	maximum = 0.00159804 (at node 1)
Accepted packet rate average = 0.00025464
	minimum = 0 (at node 0)
	maximum = 0.00527724 (at node 1)
Injected flit rate average = 0.000275286
	minimum = 0 (at node 0)
	maximum = 0.00215549 (at node 1)
Accepted flit rate average= 0.000275286
	minimum = 0 (at node 0)
	maximum = 0.00527724 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3086 (64 samples)
	minimum = 5 (64 samples)
	maximum = 225.047 (64 samples)
Network latency average = 20.0278 (64 samples)
	minimum = 5 (64 samples)
	maximum = 222.344 (64 samples)
Flit latency average = 19.2197 (64 samples)
	minimum = 5 (64 samples)
	maximum = 221.875 (64 samples)
Fragmentation average = 0.00223744 (64 samples)
	minimum = 0 (64 samples)
	maximum = 66.7188 (64 samples)
Injected packet rate average = 0.0702142 (64 samples)
	minimum = 0.0246853 (64 samples)
	maximum = 0.193521 (64 samples)
Accepted packet rate average = 0.0702142 (64 samples)
	minimum = 0.0243215 (64 samples)
	maximum = 0.108789 (64 samples)
Injected flit rate average = 0.0747912 (64 samples)
	minimum = 0.0320299 (64 samples)
	maximum = 0.193699 (64 samples)
Accepted flit rate average = 0.0747912 (64 samples)
	minimum = 0.0324065 (64 samples)
	maximum = 0.108789 (64 samples)
Injected packet size average = 1.06519 (64 samples)
Accepted packet size average = 1.06519 (64 samples)
Hops average = 1 (64 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 39 min, 36 sec (5976 sec)
gpgpu_simulation_rate = 41488 (inst/sec)
gpgpu_simulation_rate = 293 (cycle/sec)
gpgpu_silicon_slowdown = 3412969x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 65 '_Z13lud_perimeterPfii'
Destroy streams for kernel 65: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 65 
kernel_stream_id = 63811
gpu_sim_cycle = 27321
gpu_sim_insn = 196800
gpu_ipc =       7.2033
gpu_tot_sim_cycle = 1779669
gpu_tot_sim_insn = 248131088
gpu_tot_ipc =     139.4254
gpu_tot_issued_cta = 10504
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.4519% 
max_total_param_size = 0
gpu_stall_dramfull = 195979
gpu_stall_icnt2sh    = 324290
partiton_level_parallism =       0.0574
partiton_level_parallism_total  =       0.3389
partiton_level_parallism_util =       1.0405
partiton_level_parallism_util_total  =       1.7614
L2_BW  =       6.6200 GB/Sec
L2_BW_total  =      37.0957 GB/Sec
gpu_total_sim_rate=40959

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4083550
	L1I_total_cache_misses = 70391
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 53627
L1D_cache:
	L1D_cache_core[0]: Access = 45057, Miss = 27525, Miss_rate = 0.611, Pending_hits = 2711, Reservation_fails = 22420
	L1D_cache_core[1]: Access = 45165, Miss = 27512, Miss_rate = 0.609, Pending_hits = 2696, Reservation_fails = 19858
	L1D_cache_core[2]: Access = 45823, Miss = 27988, Miss_rate = 0.611, Pending_hits = 2612, Reservation_fails = 20963
	L1D_cache_core[3]: Access = 45359, Miss = 27594, Miss_rate = 0.608, Pending_hits = 2812, Reservation_fails = 20025
	L1D_cache_core[4]: Access = 45741, Miss = 27603, Miss_rate = 0.603, Pending_hits = 3057, Reservation_fails = 20195
	L1D_cache_core[5]: Access = 45631, Miss = 27590, Miss_rate = 0.605, Pending_hits = 2741, Reservation_fails = 19819
	L1D_cache_core[6]: Access = 45472, Miss = 27779, Miss_rate = 0.611, Pending_hits = 2982, Reservation_fails = 19893
	L1D_cache_core[7]: Access = 45457, Miss = 27416, Miss_rate = 0.603, Pending_hits = 3398, Reservation_fails = 20011
	L1D_cache_core[8]: Access = 44913, Miss = 27283, Miss_rate = 0.607, Pending_hits = 2651, Reservation_fails = 22321
	L1D_cache_core[9]: Access = 44721, Miss = 27522, Miss_rate = 0.615, Pending_hits = 2803, Reservation_fails = 22821
	L1D_cache_core[10]: Access = 45010, Miss = 27594, Miss_rate = 0.613, Pending_hits = 2861, Reservation_fails = 21746
	L1D_cache_core[11]: Access = 45729, Miss = 27905, Miss_rate = 0.610, Pending_hits = 2866, Reservation_fails = 21665
	L1D_cache_core[12]: Access = 44691, Miss = 27077, Miss_rate = 0.606, Pending_hits = 3237, Reservation_fails = 24497
	L1D_cache_core[13]: Access = 45010, Miss = 27710, Miss_rate = 0.616, Pending_hits = 2583, Reservation_fails = 25598
	L1D_cache_core[14]: Access = 44516, Miss = 27492, Miss_rate = 0.618, Pending_hits = 2922, Reservation_fails = 21865
	L1D_total_cache_accesses = 678295
	L1D_total_cache_misses = 413590
	L1D_total_cache_miss_rate = 0.6097
	L1D_total_cache_pending_hits = 42932
	L1D_total_cache_reservation_fails = 323697
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 244935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7246
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42396
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 707292
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20188
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16067
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11342
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 42396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31052
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 727480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 57678
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52271
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16067
ctas_completed 10504, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47193, 21462, 13020, 13020, 13020, 13020, 13020, 13020, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 258299136
gpgpu_n_tot_w_icount = 8071848
gpgpu_n_stall_shd_mem = 469185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402000
gpgpu_n_mem_write_global = 174807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8055808
gpgpu_n_store_insn = 2796912
gpgpu_n_shmem_insn = 90285104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7792512
gpgpu_n_shmem_bkconflict = 112112
gpgpu_n_l1cache_bkconflict = 36081
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36081
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1602718	W0_Idle:13832504	W0_Scoreboard:10667418	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7475241
single_issue_nums: WS0:4177506	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3216000 {8:402000,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12586104 {72:174807,}
traffic_breakdown_coretomem[INST_ACC_R] = 210840 {8:26355,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64320000 {40:1608000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2796912 {8:349614,}
traffic_breakdown_memtocore[INST_ACC_R] = 4216800 {40:105420,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 285 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77625 	21548 	22054 	25641 	59249 	72655 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1064272 	712972 	161119 	19281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25008 	1071 	218 	502396 	28354 	29258 	13688 	2611 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	247642 	280311 	255578 	308800 	673790 	191468 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1333 	560 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.144608 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.452991  9.249191 10.392307 10.617284 11.241888 11.572770 13.972549 
dram[1]: 11.458453 12.343284 12.473333 13.063218 11.713137 11.083511 11.457364 11.836782 10.480932 11.570281 10.677966 11.165355 11.778182 11.696165 13.178723 14.880309 
dram[2]: 11.114078  7.952381 12.874233 10.447457 11.737101  8.720297 11.508353  9.248000 11.072165  8.620225 10.501260  8.317902 11.605505 10.841004 13.338290 11.758454 
dram[3]: 11.778571 10.758713 13.114943 12.411961 11.362638 11.672873 11.830664 11.592105 11.799180 10.927472 11.678191  9.742547 11.627566 11.864469 13.996390 12.662552 
dram[4]:  8.112745 10.917874  9.916933 12.771341  8.410628 11.344419  9.670391 11.472553  9.028503 11.055555  9.287128  9.866337 10.659751 12.262136 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.595238 13.225806 12.492308 10.799136 11.668122 10.708571 11.132023 12.118959 12.823529 13.425532 14.925311 
average row locality = 386274/34500 = 11.196348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1822       911      1360       824      1277       780      1197 
dram[1]:      1195      1534      1253      1538      1460      1764      1482      1749      1639      1970      1248      1445      1089      1361      1024      1298 
dram[2]:      1404       957      1425       971      1626      1130      1641      1095      1823      1213      1399       859      1278       825      1206       771 
dram[3]:      1530      1207      1546      1243      1763      1470      1759      1469      1969      1651      1493      1182      1361      1088      1309      1014 
dram[4]:       942      1405       981      1413      1113      1629      1099      1631      1200      1826       902      1333       815      1275       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1603      1552      1589      1691      1787      1281      1312      1133      1231      1091      1169 
total dram writes = 127250
bank skew: 1970/771 = 2.56
chip skew: 23054/19535 = 1.18
average mf latency per bank:
dram[0]:       6214      4344      5677      4486      5012      3816      5505      3759      5095      3528      5634      4265      5675      3861      5622      4002
dram[1]:       4701      4397      4564      4568      4217      4399      4320      4392      3801      3718      4112      4090      3882      3584      4014      3843
dram[2]:       4403      5783      4456      5893      3903      4853      3765      5442      3604      4821      4291      5730      3973      5393      4078      5461
dram[3]:       4671      4572      4444      4676      4194      4247      4392      4689      3706      3911      4057      4404      3607      4005      3835      4180
dram[4]:       6336      4314      5676      4580      5040      3861      5396      3859      4997      3525      5498      4547      5663      3773      5684      4087
dram[5]:       4296      4748      4192      5079      4044      4661      4080      4983      3725      4007      3881      4563      3742      3865      3620      4242
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1117      1458      1126      1461      1287      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1139      1572      1192      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1098       953      1100      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644391 n_nop=1569406 n_act=5718 n_pre=5702 n_ref_event=0 n_req=60248 n_rd=44204 n_rd_L2_A=0 n_write=0 n_wr_bk=19614 bw_util=0.07762
n_activity=290748 dram_eff=0.439
bk0: 2562a 1612458i bk1: 3422a 1607839i bk2: 2280a 1617753i bk3: 3020a 1611439i bk4: 2598a 1611796i bk5: 3458a 1606640i bk6: 2548a 1615904i bk7: 3468a 1608338i bk8: 2832a 1611349i bk9: 3890a 1602858i bk10: 2104a 1616780i bk11: 2940a 1608738i bk12: 1908a 1619286i bk13: 2784a 1612842i bk14: 1812a 1622569i bk15: 2578a 1615548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905275
Row_Buffer_Locality_read = 0.951679
Row_Buffer_Locality_write = 0.777425
Bank_Level_Parallism = 2.337922
Bank_Level_Parallism_Col = 2.272360
Bank_Level_Parallism_Ready = 1.232149
write_to_read_ratio_blp_rw_average = 0.507848
GrpLevelPara = 1.681253 

BW Util details:
bwutil = 0.077619 
total_CMD = 1644391 
util_bw = 127636 
Wasted_Col = 83403 
Wasted_Row = 33574 
Idle = 1399778 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15375 
WTRc_limit = 15804 
RTWc_limit = 63823 
CCDLc_limit = 49200 
rwq = 0 
CCDLc_limit_alone = 32719 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48900 

Commands details: 
total_CMD = 1644391 
n_nop = 1569406 
Read = 44204 
Write = 0 
L2_Alloc = 0 
L2_WB = 19614 
n_act = 5718 
n_pre = 5702 
n_ref = 0 
n_req = 60248 
total_req = 63818 

Dual Bus Interface Util: 
issued_total_row = 11420 
issued_total_col = 63818 
Row_Bus_Util =  0.006945 
CoL_Bus_Util = 0.038810 
Either_Row_CoL_Bus_Util = 0.045600 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.003374 
queue_avg = 1.569538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56954
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644391 n_nop=1559446 n_act=5888 n_pre=5872 n_ref_event=0 n_req=69275 n_rd=50414 n_rd_L2_A=0 n_write=0 n_wr_bk=23049 bw_util=0.08935
n_activity=310629 dram_eff=0.473
bk0: 3030a 1607842i bk1: 3706a 1603505i bk2: 2722a 1611720i bk3: 3262a 1607610i bk4: 3194a 1604356i bk5: 3738a 1597614i bk6: 3232a 1607400i bk7: 3696a 1603319i bk8: 3616a 1601995i bk9: 4150a 1598076i bk10: 2764a 1608935i bk11: 3056a 1604232i bk12: 2364a 1611064i bk13: 2858a 1607960i bk14: 2258a 1615039i bk15: 2768a 1612111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915208
Row_Buffer_Locality_read = 0.957016
Row_Buffer_Locality_write = 0.803457
Bank_Level_Parallism = 2.547993
Bank_Level_Parallism_Col = 2.484489
Bank_Level_Parallism_Ready = 1.270546
write_to_read_ratio_blp_rw_average = 0.527258
GrpLevelPara = 1.810246 

BW Util details:
bwutil = 0.089350 
total_CMD = 1644391 
util_bw = 146926 
Wasted_Col = 88010 
Wasted_Row = 32205 
Idle = 1377250 

BW Util Bottlenecks: 
RCDc_limit = 18549 
RCDWRc_limit = 14722 
WTRc_limit = 18789 
RTWc_limit = 76847 
CCDLc_limit = 52998 
rwq = 0 
CCDLc_limit_alone = 34820 
WTRc_limit_alone = 16835 
RTWc_limit_alone = 60623 

Commands details: 
total_CMD = 1644391 
n_nop = 1559446 
Read = 50414 
Write = 0 
L2_Alloc = 0 
L2_WB = 23049 
n_act = 5888 
n_pre = 5872 
n_ref = 0 
n_req = 69275 
total_req = 73463 

Dual Bus Interface Util: 
issued_total_row = 11760 
issued_total_col = 73463 
Row_Bus_Util =  0.007152 
CoL_Bus_Util = 0.044675 
Either_Row_CoL_Bus_Util = 0.051657 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.003273 
queue_avg = 2.051296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644391 n_nop=1569291 n_act=5765 n_pre=5749 n_ref_event=0 n_req=60266 n_rd=44218 n_rd_L2_A=0 n_write=0 n_wr_bk=19623 bw_util=0.07765
n_activity=291663 dram_eff=0.4378
bk0: 3448a 1606312i bk1: 2558a 1612683i bk2: 3030a 1612057i bk3: 2276a 1618194i bk4: 3470a 1605996i bk5: 2588a 1612435i bk6: 3484a 1608180i bk7: 2548a 1614940i bk8: 3898a 1602420i bk9: 2836a 1610049i bk10: 3028a 1609377i bk11: 1984a 1616742i bk12: 2768a 1612312i bk13: 1918a 1620361i bk14: 2598a 1615492i bk15: 1786a 1623181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904573
Row_Buffer_Locality_read = 0.951784
Row_Buffer_Locality_write = 0.774489
Bank_Level_Parallism = 2.334621
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.077647 
total_CMD = 1644391 
util_bw = 127682 
Wasted_Col = 83603 
Wasted_Row = 34232 
Idle = 1398874 

BW Util Bottlenecks: 
RCDc_limit = 18934 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63770 
CCDLc_limit = 48135 
rwq = 0 
CCDLc_limit_alone = 32354 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49478 

Commands details: 
total_CMD = 1644391 
n_nop = 1569291 
Read = 44218 
Write = 0 
L2_Alloc = 0 
L2_WB = 19623 
n_act = 5765 
n_pre = 5749 
n_ref = 0 
n_req = 60266 
total_req = 63841 

Dual Bus Interface Util: 
issued_total_row = 11514 
issued_total_col = 63841 
Row_Bus_Util =  0.007002 
CoL_Bus_Util = 0.038823 
Either_Row_CoL_Bus_Util = 0.045670 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.003395 
queue_avg = 1.540254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54025
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644391 n_nop=1559371 n_act=5927 n_pre=5911 n_ref_event=4567177155082382276 n_req=69268 n_rd=50406 n_rd_L2_A=0 n_write=0 n_wr_bk=23054 bw_util=0.08935
n_activity=310615 dram_eff=0.473
bk0: 3694a 1601561i bk1: 3036a 1607190i bk2: 3276a 1605850i bk3: 2722a 1611966i bk4: 3732a 1597228i bk5: 3206a 1603908i bk6: 3712a 1602639i bk7: 3212a 1607673i bk8: 4146a 1598078i bk9: 3630a 1601516i bk10: 3156a 1606212i bk11: 2634a 1607605i bk12: 2858a 1606853i bk13: 2364a 1613030i bk14: 2784a 1612360i bk15: 2244a 1615732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956850
Row_Buffer_Locality_write = 0.801877
Bank_Level_Parallism = 2.559652
Bank_Level_Parallism_Col = 2.634743
Bank_Level_Parallism_Ready = 1.280783
write_to_read_ratio_blp_rw_average = 0.527650
GrpLevelPara = 1.810130 

BW Util details:
bwutil = 0.089346 
total_CMD = 1644391 
util_bw = 146920 
Wasted_Col = 87671 
Wasted_Row = 32658 
Idle = 1377142 

BW Util Bottlenecks: 
RCDc_limit = 18496 
RCDWRc_limit = 14759 
WTRc_limit = 18573 
RTWc_limit = 76877 
CCDLc_limit = 52764 
rwq = 0 
CCDLc_limit_alone = 34236 
WTRc_limit_alone = 16691 
RTWc_limit_alone = 60231 

Commands details: 
total_CMD = 1644391 
n_nop = 1559371 
Read = 50406 
Write = 0 
L2_Alloc = 0 
L2_WB = 23054 
n_act = 5927 
n_pre = 5911 
n_ref = 4567177155082382276 
n_req = 69268 
total_req = 73460 

Dual Bus Interface Util: 
issued_total_row = 11838 
issued_total_col = 73460 
Row_Bus_Util =  0.007199 
CoL_Bus_Util = 0.044673 
Either_Row_CoL_Bus_Util = 0.051703 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.003270 
queue_avg = 1.987477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644391 n_nop=1569694 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59985 n_rd=44000 n_rd_L2_A=0 n_write=0 n_wr_bk=19535 bw_util=0.07727
n_activity=290026 dram_eff=0.4381
bk0: 2540a 1612951i bk1: 3386a 1606992i bk2: 2292a 1617929i bk3: 3030a 1612193i bk4: 2560a 1612251i bk5: 3464a 1606013i bk6: 2542a 1615280i bk7: 3476a 1606945i bk8: 2810a 1612509i bk9: 3896a 1602567i bk10: 2068a 1618109i bk11: 2900a 1609406i bk12: 1904a 1620605i bk13: 2762a 1614775i bk14: 1794a 1623472i bk15: 2576a 1615140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904793
Row_Buffer_Locality_read = 0.951523
Row_Buffer_Locality_write = 0.776165
Bank_Level_Parallism = 2.327321
Bank_Level_Parallism_Col = 2.259610
Bank_Level_Parallism_Ready = 1.222082
write_to_read_ratio_blp_rw_average = 0.507980
GrpLevelPara = 1.678642 

BW Util details:
bwutil = 0.077275 
total_CMD = 1644391 
util_bw = 127070 
Wasted_Col = 82805 
Wasted_Row = 33572 
Idle = 1400944 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61719 
CCDLc_limit = 47315 
rwq = 0 
CCDLc_limit_alone = 31480 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47452 

Commands details: 
total_CMD = 1644391 
n_nop = 1569694 
Read = 44000 
Write = 0 
L2_Alloc = 0 
L2_WB = 19535 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59985 
total_req = 63535 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63535 
Row_Bus_Util =  0.006955 
CoL_Bus_Util = 0.038637 
Either_Row_CoL_Bus_Util = 0.045425 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.003668 
queue_avg = 1.544880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54488
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644391 n_nop=1562143 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67232 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22375 bw_util=0.08684
n_activity=294765 dram_eff=0.4844
bk0: 3016a 1605033i bk1: 3428a 1605831i bk2: 2742a 1611073i bk3: 3174a 1607849i bk4: 3184a 1601806i bk5: 3590a 1600378i bk6: 3238a 1605820i bk7: 3580a 1603872i bk8: 3614a 1600354i bk9: 3912a 1598634i bk10: 2694a 1606624i bk11: 2898a 1607974i bk12: 2338a 1611005i bk13: 2726a 1608921i bk14: 2248a 1612507i bk15: 2640a 1612627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917524
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807084
Bank_Level_Parallism = 2.688622
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086837 
total_CMD = 1644391 
util_bw = 142794 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1390895 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1644391 
n_nop = 1562143 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22375 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67232 
total_req = 71397 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71397 
Row_Bus_Util =  0.006753 
CoL_Bus_Util = 0.043419 
Either_Row_CoL_Bus_Util = 0.050017 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.003076 
queue_avg = 1.908665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156986, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 177694, Miss = 33660, Miss_rate = 0.189, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 166456, Miss = 30698, Miss_rate = 0.184, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 188566, Miss = 36056, Miss_rate = 0.191, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 175740, Miss = 33840, Miss_rate = 0.193, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 157572, Miss = 24942, Miss_rate = 0.158, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 186618, Miss = 36226, Miss_rate = 0.194, Pending_hits = 13431, Reservation_fails = 10052
L2_cache_bank[7]: Access = 168310, Miss = 30550, Miss_rate = 0.182, Pending_hits = 12667, Reservation_fails = 11631
L2_cache_bank[8]: Access = 155348, Miss = 24956, Miss_rate = 0.161, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 176322, Miss = 33566, Miss_rate = 0.190, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 167340, Miss = 30574, Miss_rate = 0.183, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 186112, Miss = 34106, Miss_rate = 0.183, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2063064
L2_total_cache_misses = 374300
L2_total_cache_miss_rate = 0.1814
L2_total_cache_pending_hits = 148074
L2_total_cache_reservation_fails = 126314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 266593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8203
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48884
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33455
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1261
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 167
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11237
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 501
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1261
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 297952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 62104
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35384
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11237
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2063064
icnt_total_pkts_simt_to_mem=777984
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05568
	minimum = 5
	maximum = 12
Network latency average = 5.05568
	minimum = 5
	maximum = 12
Slowest packet = 2659028
Flit latency average = 5.01899
	minimum = 5
	maximum = 12
Slowest flit = 2833525
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00978761
	minimum = 0 (at node 0)
	maximum = 0.0328685 (at node 25)
Accepted packet rate average = 0.00978761
	minimum = 0 (at node 0)
	maximum = 0.0207167 (at node 2)
Injected flit rate average = 0.0102079
	minimum = 0 (at node 0)
	maximum = 0.0328685 (at node 25)
Accepted flit rate average= 0.0102079
	minimum = 0 (at node 0)
	maximum = 0.0207167 (at node 2)
Injected packet length average = 1.04294
Accepted packet length average = 1.04294
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0585 (65 samples)
	minimum = 5 (65 samples)
	maximum = 221.769 (65 samples)
Network latency average = 19.7974 (65 samples)
	minimum = 5 (65 samples)
	maximum = 219.108 (65 samples)
Flit latency average = 19.0012 (65 samples)
	minimum = 5 (65 samples)
	maximum = 218.646 (65 samples)
Fragmentation average = 0.00220302 (65 samples)
	minimum = 0 (65 samples)
	maximum = 65.6923 (65 samples)
Injected packet rate average = 0.0692846 (65 samples)
	minimum = 0.0243055 (65 samples)
	maximum = 0.191049 (65 samples)
Accepted packet rate average = 0.0692846 (65 samples)
	minimum = 0.0239473 (65 samples)
	maximum = 0.107434 (65 samples)
Injected flit rate average = 0.0737976 (65 samples)
	minimum = 0.0315371 (65 samples)
	maximum = 0.191225 (65 samples)
Accepted flit rate average = 0.0737976 (65 samples)
	minimum = 0.031908 (65 samples)
	maximum = 0.107434 (65 samples)
Injected packet size average = 1.06514 (65 samples)
Accepted packet size average = 1.06514 (65 samples)
Hops average = 1 (65 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 40 min, 58 sec (6058 sec)
gpgpu_simulation_rate = 40959 (inst/sec)
gpgpu_simulation_rate = 293 (cycle/sec)
gpgpu_silicon_slowdown = 3412969x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 66 '_Z12lud_internalPfii'
Destroy streams for kernel 66: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 66 
kernel_stream_id = 63811
gpu_sim_cycle = 7007
gpu_sim_insn = 2380800
gpu_ipc =     339.7745
gpu_tot_sim_cycle = 1786676
gpu_tot_sim_insn = 250511888
gpu_tot_ipc =     140.2112
gpu_tot_issued_cta = 10604
gpu_occupancy = 73.9219% 
gpu_tot_occupancy = 30.6926% 
max_total_param_size = 0
gpu_stall_dramfull = 202982
gpu_stall_icnt2sh    = 330422
partiton_level_parallism =       0.7979
partiton_level_parallism_total  =       0.3407
partiton_level_parallism_util =       1.7874
partiton_level_parallism_util_total  =       1.7616
L2_BW  =      87.5193 GB/Sec
L2_BW_total  =      37.2934 GB/Sec
gpu_total_sim_rate=41168

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4121150
	L1I_total_cache_misses = 71879
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 54902
L1D_cache:
	L1D_cache_core[0]: Access = 45697, Miss = 27967, Miss_rate = 0.612, Pending_hits = 2766, Reservation_fails = 23816
	L1D_cache_core[1]: Access = 45485, Miss = 27704, Miss_rate = 0.609, Pending_hits = 2744, Reservation_fails = 21057
	L1D_cache_core[2]: Access = 46207, Miss = 28228, Miss_rate = 0.611, Pending_hits = 2658, Reservation_fails = 21611
	L1D_cache_core[3]: Access = 45679, Miss = 27786, Miss_rate = 0.608, Pending_hits = 2860, Reservation_fails = 21119
	L1D_cache_core[4]: Access = 46061, Miss = 27795, Miss_rate = 0.603, Pending_hits = 3105, Reservation_fails = 21049
	L1D_cache_core[5]: Access = 45951, Miss = 27782, Miss_rate = 0.605, Pending_hits = 2782, Reservation_fails = 20410
	L1D_cache_core[6]: Access = 45792, Miss = 27971, Miss_rate = 0.611, Pending_hits = 3030, Reservation_fails = 20776
	L1D_cache_core[7]: Access = 45905, Miss = 27688, Miss_rate = 0.603, Pending_hits = 3453, Reservation_fails = 20434
	L1D_cache_core[8]: Access = 45361, Miss = 27555, Miss_rate = 0.607, Pending_hits = 2694, Reservation_fails = 22867
	L1D_cache_core[9]: Access = 45041, Miss = 27714, Miss_rate = 0.615, Pending_hits = 2851, Reservation_fails = 23866
	L1D_cache_core[10]: Access = 45330, Miss = 27786, Miss_rate = 0.613, Pending_hits = 2909, Reservation_fails = 22852
	L1D_cache_core[11]: Access = 46049, Miss = 28097, Miss_rate = 0.610, Pending_hits = 2908, Reservation_fails = 22091
	L1D_cache_core[12]: Access = 45331, Miss = 27493, Miss_rate = 0.606, Pending_hits = 3258, Reservation_fails = 25222
	L1D_cache_core[13]: Access = 45650, Miss = 28114, Miss_rate = 0.616, Pending_hits = 2611, Reservation_fails = 25865
	L1D_cache_core[14]: Access = 45156, Miss = 27916, Miss_rate = 0.618, Pending_hits = 2945, Reservation_fails = 22153
	L1D_total_cache_accesses = 684695
	L1D_total_cache_misses = 417596
	L1D_total_cache_miss_rate = 0.6099
	L1D_total_cache_pending_hits = 43574
	L1D_total_cache_reservation_fails = 335188
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247335
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 121447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7888
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44796
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 743404
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21676
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17342
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12776
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92864
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32652
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 765080

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 60354
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 61086
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17342
ctas_completed 10604, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47379, 21648, 13206, 13206, 13206, 13206, 13206, 13206, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 260679936
gpgpu_n_tot_w_icount = 8146248
gpgpu_n_stall_shd_mem = 472907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405937
gpgpu_n_mem_write_global = 176407
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132608
gpgpu_n_store_insn = 2822512
gpgpu_n_shmem_insn = 91155504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869312
gpgpu_n_shmem_bkconflict = 112112
gpgpu_n_l1cache_bkconflict = 36603
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36603
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621668	W0_Idle:13846599	W0_Scoreboard:10750309	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4214706	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3247496 {8:405937,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12701304 {72:176407,}
traffic_breakdown_coretomem[INST_ACC_R] = 211272 {8:26409,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64949920 {40:1623748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822512 {8:352814,}
traffic_breakdown_memtocore[INST_ACC_R] = 4225440 {40:105636,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77658 	21555 	22056 	25643 	59258 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1071496 	719603 	165876 	19617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25048 	1081 	218 	506237 	28776 	29724 	14033 	2899 	752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	248442 	281555 	256747 	310518 	684604 	194671 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1339 	567 	46 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.144608 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.241888 11.572770 13.972549 
dram[1]: 11.458453 12.355721 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.696165 13.178723 14.880309 
dram[2]: 11.123786  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.605505 10.841004 13.338290 11.758454 
dram[3]: 11.802381 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.627566 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.927536  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.265372 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386331/34503 = 11.197026
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1277       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1361      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1278       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1361      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1276       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127283
bank skew: 1971/771 = 2.56
chip skew: 23067/19539 = 1.18
average mf latency per bank:
dram[0]:       6214      4394      5677      4532      5012      3867      5505      3801      5095      3561      5634      4271      5675      3988      5622      4051
dram[1]:       4916      4445      4759      4611      4393      4454      4460      4448      3828      3737      4124      4098      3992      3731      4229      3880
dram[2]:       4449      5783      4501      5893      3949      4853      3808      5442      3629      4821      4297      5730      4075      5393      4127      5461
dram[3]:       4717      4771      4487      4852      4249      4412      4447      4825      3720      3937      4065      4414      3732      4112      3873      4377
dram[4]:       6336      4354      5676      4621      5040      3901      5396      3900      4997      3545      5498      4551      5663      3866      5684      4131
dram[5]:       4486      4801      4352      5118      4211      4718      4212      5043      3755      4027      3894      4570      3832      3996      3810      4279
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1179      1458      1126      1461      1287      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1139      1572      1192      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1098       953      1100      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1650865 n_nop=1575877 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60249 n_rd=44204 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.07732
n_activity=290800 dram_eff=0.4389
bk0: 2562a 1618931i bk1: 3422a 1614313i bk2: 2280a 1624227i bk3: 3020a 1617914i bk4: 2598a 1618271i bk5: 3458a 1613115i bk6: 2548a 1622379i bk7: 3468a 1614813i bk8: 2832a 1617824i bk9: 3890a 1609313i bk10: 2104a 1623253i bk11: 2940a 1615211i bk12: 1908a 1625759i bk13: 2784a 1619315i bk14: 1812a 1629042i bk15: 2578a 1622021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905260
Row_Buffer_Locality_read = 0.951679
Row_Buffer_Locality_write = 0.777376
Bank_Level_Parallism = 2.337811
Bank_Level_Parallism_Col = 2.272316
Bank_Level_Parallism_Ready = 1.232145
write_to_read_ratio_blp_rw_average = 0.507865
GrpLevelPara = 1.681229 

BW Util details:
bwutil = 0.077316 
total_CMD = 1650865 
util_bw = 127638 
Wasted_Col = 83410 
Wasted_Row = 33586 
Idle = 1406231 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63823 
CCDLc_limit = 49200 
rwq = 0 
CCDLc_limit_alone = 32719 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48900 

Commands details: 
total_CMD = 1650865 
n_nop = 1575877 
Read = 44204 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60249 
total_req = 63819 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63819 
Row_Bus_Util =  0.006919 
CoL_Bus_Util = 0.038658 
Either_Row_CoL_Bus_Util = 0.045423 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.003374 
queue_avg = 1.563383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1650865 n_nop=1565907 n_act=5888 n_pre=5872 n_ref_event=0 n_req=69288 n_rd=50418 n_rd_L2_A=0 n_write=0 n_wr_bk=23058 bw_util=0.08902
n_activity=310758 dram_eff=0.4729
bk0: 3030a 1614316i bk1: 3710a 1609954i bk2: 2722a 1618194i bk3: 3262a 1614084i bk4: 3194a 1610830i bk5: 3738a 1604088i bk6: 3232a 1613874i bk7: 3696a 1609793i bk8: 3616a 1608469i bk9: 4150a 1604550i bk10: 2764a 1615409i bk11: 3056a 1610706i bk12: 2364a 1617538i bk13: 2858a 1614434i bk14: 2258a 1621513i bk15: 2768a 1618585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915223
Row_Buffer_Locality_read = 0.957019
Row_Buffer_Locality_write = 0.803551
Bank_Level_Parallism = 2.547769
Bank_Level_Parallism_Col = 2.484240
Bank_Level_Parallism_Ready = 1.270499
write_to_read_ratio_blp_rw_average = 0.527257
GrpLevelPara = 1.810109 

BW Util details:
bwutil = 0.089015 
total_CMD = 1650865 
util_bw = 146952 
Wasted_Col = 88031 
Wasted_Row = 32205 
Idle = 1383677 

BW Util Bottlenecks: 
RCDc_limit = 18549 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53002 
rwq = 0 
CCDLc_limit_alone = 34822 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1650865 
n_nop = 1565907 
Read = 50418 
Write = 0 
L2_Alloc = 0 
L2_WB = 23058 
n_act = 5888 
n_pre = 5872 
n_ref = 0 
n_req = 69288 
total_req = 73476 

Dual Bus Interface Util: 
issued_total_row = 11760 
issued_total_col = 73476 
Row_Bus_Util =  0.007124 
CoL_Bus_Util = 0.044508 
Either_Row_CoL_Bus_Util = 0.051463 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.003272 
queue_avg = 2.043285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04328
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1650865 n_nop=1575758 n_act=5765 n_pre=5749 n_ref_event=0 n_req=60273 n_rd=44222 n_rd_L2_A=0 n_write=0 n_wr_bk=19626 bw_util=0.07735
n_activity=291717 dram_eff=0.4377
bk0: 3452a 1612781i bk1: 2558a 1619157i bk2: 3030a 1618531i bk3: 2276a 1624668i bk4: 3470a 1612450i bk5: 2588a 1618909i bk6: 3484a 1614654i bk7: 2548a 1621414i bk8: 3898a 1608894i bk9: 2836a 1616523i bk10: 3028a 1615851i bk11: 1984a 1623216i bk12: 2768a 1618786i bk13: 1918a 1626835i bk14: 2598a 1621966i bk15: 1786a 1629655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904584
Row_Buffer_Locality_read = 0.951789
Row_Buffer_Locality_write = 0.774531
Bank_Level_Parallism = 2.334522
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240423
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.077351 
total_CMD = 1650865 
util_bw = 127696 
Wasted_Col = 83616 
Wasted_Row = 34232 
Idle = 1405321 

BW Util Bottlenecks: 
RCDc_limit = 18934 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63783 
CCDLc_limit = 48142 
rwq = 0 
CCDLc_limit_alone = 32357 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49487 

Commands details: 
total_CMD = 1650865 
n_nop = 1575758 
Read = 44222 
Write = 0 
L2_Alloc = 0 
L2_WB = 19626 
n_act = 5765 
n_pre = 5749 
n_ref = 0 
n_req = 60273 
total_req = 63848 

Dual Bus Interface Util: 
issued_total_row = 11514 
issued_total_col = 63848 
Row_Bus_Util =  0.006975 
CoL_Bus_Util = 0.038675 
Either_Row_CoL_Bus_Util = 0.045496 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.003395 
queue_avg = 1.534216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1650865 n_nop=1565816 n_act=5929 n_pre=5913 n_ref_event=4567177155082382276 n_req=69293 n_rd=50418 n_rd_L2_A=0 n_write=0 n_wr_bk=23067 bw_util=0.08903
n_activity=310875 dram_eff=0.4728
bk0: 3702a 1607985i bk1: 3040a 1613609i bk2: 3276a 1612322i bk3: 2722a 1618438i bk4: 3732a 1603701i bk5: 3206a 1610381i bk6: 3712a 1609113i bk7: 3212a 1614147i bk8: 4146a 1604552i bk9: 3630a 1607989i bk10: 3156a 1612686i bk11: 2634a 1614079i bk12: 2858a 1613327i bk13: 2364a 1619504i bk14: 2784a 1618835i bk15: 2244a 1622207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914652
Row_Buffer_Locality_read = 0.956841
Row_Buffer_Locality_write = 0.801960
Bank_Level_Parallism = 2.558864
Bank_Level_Parallism_Col = 2.634012
Bank_Level_Parallism_Ready = 1.280689
write_to_read_ratio_blp_rw_average = 0.527600
GrpLevelPara = 1.809768 

BW Util details:
bwutil = 0.089026 
total_CMD = 1650865 
util_bw = 146970 
Wasted_Col = 87736 
Wasted_Row = 32687 
Idle = 1383472 

BW Util Bottlenecks: 
RCDc_limit = 18508 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76897 
CCDLc_limit = 52776 
rwq = 0 
CCDLc_limit_alone = 34244 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60249 

Commands details: 
total_CMD = 1650865 
n_nop = 1565816 
Read = 50418 
Write = 0 
L2_Alloc = 0 
L2_WB = 23067 
n_act = 5929 
n_pre = 5913 
n_ref = 4567177155082382276 
n_req = 69293 
total_req = 73485 

Dual Bus Interface Util: 
issued_total_row = 11842 
issued_total_col = 73485 
Row_Bus_Util =  0.007173 
CoL_Bus_Util = 0.044513 
Either_Row_CoL_Bus_Util = 0.051518 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.003269 
queue_avg = 1.979886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97989
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1650865 n_nop=1576160 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59993 n_rd=44004 n_rd_L2_A=0 n_write=0 n_wr_bk=19539 bw_util=0.07698
n_activity=290091 dram_eff=0.4381
bk0: 2540a 1619425i bk1: 3390a 1613461i bk2: 2292a 1624403i bk3: 3030a 1618667i bk4: 2560a 1618725i bk5: 3464a 1612467i bk6: 2542a 1621754i bk7: 3476a 1613419i bk8: 2810a 1618983i bk9: 3896a 1609041i bk10: 2068a 1624583i bk11: 2900a 1615880i bk12: 1904a 1627079i bk13: 2762a 1621249i bk14: 1794a 1629946i bk15: 2576a 1621614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904806
Row_Buffer_Locality_read = 0.951527
Row_Buffer_Locality_write = 0.776221
Bank_Level_Parallism = 2.327216
Bank_Level_Parallism_Col = 2.259493
Bank_Level_Parallism_Ready = 1.222054
write_to_read_ratio_blp_rw_average = 0.508017
GrpLevelPara = 1.678557 

BW Util details:
bwutil = 0.076981 
total_CMD = 1650865 
util_bw = 127086 
Wasted_Col = 82818 
Wasted_Row = 33572 
Idle = 1407389 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61732 
CCDLc_limit = 47322 
rwq = 0 
CCDLc_limit_alone = 31483 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47461 

Commands details: 
total_CMD = 1650865 
n_nop = 1576160 
Read = 44004 
Write = 0 
L2_Alloc = 0 
L2_WB = 19539 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59993 
total_req = 63543 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63543 
Row_Bus_Util =  0.006927 
CoL_Bus_Util = 0.038491 
Either_Row_CoL_Bus_Util = 0.045252 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.003668 
queue_avg = 1.538824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53882
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1650865 n_nop=1568614 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.0865
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1611507i bk1: 3428a 1612305i bk2: 2742a 1617547i bk3: 3174a 1614323i bk4: 3184a 1608280i bk5: 3590a 1606852i bk6: 3238a 1612294i bk7: 3580a 1610346i bk8: 3614a 1606828i bk9: 3912a 1605108i bk10: 2694a 1613098i bk11: 2898a 1614448i bk12: 2338a 1617479i bk13: 2726a 1615395i bk14: 2248a 1618981i bk15: 2640a 1619101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086500 
total_CMD = 1650865 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1397363 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1650865 
n_nop = 1568614 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006726 
CoL_Bus_Util = 0.043250 
Either_Row_CoL_Bus_Util = 0.049823 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.003076 
queue_avg = 1.901180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90118

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156986, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 179486, Miss = 33664, Miss_rate = 0.188, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 169264, Miss = 30710, Miss_rate = 0.181, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 190410, Miss = 36066, Miss_rate = 0.189, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 177464, Miss = 33852, Miss_rate = 0.191, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 157656, Miss = 24942, Miss_rate = 0.158, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 188378, Miss = 36246, Miss_rate = 0.192, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 171174, Miss = 30566, Miss_rate = 0.179, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155348, Miss = 24956, Miss_rate = 0.161, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 178070, Miss = 33578, Miss_rate = 0.189, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 170136, Miss = 30580, Miss_rate = 0.180, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 187856, Miss = 34106, Miss_rate = 0.182, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2082228
L2_total_cache_misses = 374392
L2_total_cache_miss_rate = 0.1798
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33651
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 507
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2082228
icnt_total_pkts_simt_to_mem=785175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 83.1738
	minimum = 5
	maximum = 1025
Network latency average = 77.1738
	minimum = 5
	maximum = 1025
Slowest packet = 2670478
Flit latency average = 74.5545
	minimum = 5
	maximum = 1025
Slowest flit = 2845285
Fragmentation average = 0.0317108
	minimum = 0
	maximum = 303
Injected packet rate average = 0.130848
	minimum = 0 (at node 15)
	maximum = 0.408734 (at node 22)
Accepted packet rate average = 0.130848
	minimum = 0 (at node 15)
	maximum = 0.287712 (at node 14)
Injected flit rate average = 0.139305
	minimum = 0 (at node 15)
	maximum = 0.408734 (at node 22)
Accepted flit rate average= 0.139305
	minimum = 0 (at node 15)
	maximum = 0.287712 (at node 14)
Injected packet length average = 1.06463
Accepted packet length average = 1.06463
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9997 (66 samples)
	minimum = 5 (66 samples)
	maximum = 233.939 (66 samples)
Network latency average = 20.6668 (66 samples)
	minimum = 5 (66 samples)
	maximum = 231.318 (66 samples)
Flit latency average = 19.8429 (66 samples)
	minimum = 5 (66 samples)
	maximum = 230.864 (66 samples)
Fragmentation average = 0.0026501 (66 samples)
	minimum = 0 (66 samples)
	maximum = 69.2879 (66 samples)
Injected packet rate average = 0.0702174 (66 samples)
	minimum = 0.0239372 (66 samples)
	maximum = 0.194347 (66 samples)
Accepted packet rate average = 0.0702174 (66 samples)
	minimum = 0.0235845 (66 samples)
	maximum = 0.110165 (66 samples)
Injected flit rate average = 0.0747901 (66 samples)
	minimum = 0.0310593 (66 samples)
	maximum = 0.19452 (66 samples)
Accepted flit rate average = 0.0747901 (66 samples)
	minimum = 0.0314245 (66 samples)
	maximum = 0.110165 (66 samples)
Injected packet size average = 1.06512 (66 samples)
Accepted packet size average = 1.06512 (66 samples)
Hops average = 1 (66 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 41 min, 25 sec (6085 sec)
gpgpu_simulation_rate = 41168 (inst/sec)
gpgpu_simulation_rate = 293 (cycle/sec)
gpgpu_silicon_slowdown = 3412969x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 67 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 67: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 67 
kernel_stream_id = 63811
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1813391
gpu_tot_sim_insn = 250531768
gpu_tot_ipc =     138.1565
gpu_tot_issued_cta = 10605
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.6482% 
max_total_param_size = 0
gpu_stall_dramfull = 202982
gpu_stall_icnt2sh    = 330422
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3357
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7615
L2_BW  =       0.1701 GB/Sec
L2_BW_total  =      36.7465 GB/Sec
gpu_total_sim_rate=40657

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4122822
	L1I_total_cache_misses = 71891
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 54902
L1D_cache:
	L1D_cache_core[0]: Access = 45697, Miss = 27967, Miss_rate = 0.612, Pending_hits = 2766, Reservation_fails = 23816
	L1D_cache_core[1]: Access = 45485, Miss = 27704, Miss_rate = 0.609, Pending_hits = 2744, Reservation_fails = 21057
	L1D_cache_core[2]: Access = 46207, Miss = 28228, Miss_rate = 0.611, Pending_hits = 2658, Reservation_fails = 21611
	L1D_cache_core[3]: Access = 45679, Miss = 27786, Miss_rate = 0.608, Pending_hits = 2860, Reservation_fails = 21119
	L1D_cache_core[4]: Access = 46061, Miss = 27795, Miss_rate = 0.603, Pending_hits = 3105, Reservation_fails = 21049
	L1D_cache_core[5]: Access = 45951, Miss = 27782, Miss_rate = 0.605, Pending_hits = 2782, Reservation_fails = 20410
	L1D_cache_core[6]: Access = 45792, Miss = 27971, Miss_rate = 0.611, Pending_hits = 3030, Reservation_fails = 20776
	L1D_cache_core[7]: Access = 45905, Miss = 27688, Miss_rate = 0.603, Pending_hits = 3453, Reservation_fails = 20434
	L1D_cache_core[8]: Access = 45361, Miss = 27555, Miss_rate = 0.607, Pending_hits = 2694, Reservation_fails = 22867
	L1D_cache_core[9]: Access = 45072, Miss = 27730, Miss_rate = 0.615, Pending_hits = 2851, Reservation_fails = 23866
	L1D_cache_core[10]: Access = 45330, Miss = 27786, Miss_rate = 0.613, Pending_hits = 2909, Reservation_fails = 22852
	L1D_cache_core[11]: Access = 46049, Miss = 28097, Miss_rate = 0.610, Pending_hits = 2908, Reservation_fails = 22091
	L1D_cache_core[12]: Access = 45331, Miss = 27493, Miss_rate = 0.606, Pending_hits = 3258, Reservation_fails = 25222
	L1D_cache_core[13]: Access = 45650, Miss = 28114, Miss_rate = 0.616, Pending_hits = 2611, Reservation_fails = 25865
	L1D_cache_core[14]: Access = 45156, Miss = 27916, Miss_rate = 0.618, Pending_hits = 2945, Reservation_fails = 22153
	L1D_total_cache_accesses = 684726
	L1D_total_cache_misses = 417612
	L1D_total_cache_miss_rate = 0.6099
	L1D_total_cache_pending_hits = 43574
	L1D_total_cache_reservation_fails = 335188
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247341
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 121447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7888
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44802
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 745064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17342
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12776
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92880
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32667
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 766752

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 60354
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 61086
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17342
ctas_completed 10605, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47379, 21648, 13206, 13206, 13206, 13206, 13206, 13206, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 260774304
gpgpu_n_tot_w_icount = 8149197
gpgpu_n_stall_shd_mem = 473411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405953
gpgpu_n_mem_write_global = 176422
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132864
gpgpu_n_store_insn = 2822752
gpgpu_n_shmem_insn = 91160200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869408
gpgpu_n_shmem_bkconflict = 112616
gpgpu_n_l1cache_bkconflict = 36603
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36603
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1621668	W0_Idle:13877049	W0_Scoreboard:10770338	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:538882	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4217655	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3247624 {8:405953,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12702384 {72:176422,}
traffic_breakdown_coretomem[INST_ACC_R] = 211368 {8:26421,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64952480 {40:1623812,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822752 {8:352844,}
traffic_breakdown_memtocore[INST_ACC_R] = 4227360 {40:105684,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77658 	21555 	22056 	25643 	59258 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1071590 	719603 	165876 	19617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25060 	1081 	218 	506268 	28776 	29724 	14033 	2899 	752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	248536 	281555 	256747 	310518 	684604 	194671 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1349 	567 	46 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.144608 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.241888 11.572770 13.972549 
dram[1]: 11.458453 12.355721 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.696165 13.178723 14.880309 
dram[2]: 11.123786  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.605505 10.841004 13.338290 11.758454 
dram[3]: 11.802381 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.627566 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.927536  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.265372 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386331/34503 = 11.197026
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1277       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1361      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1278       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1361      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1276       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127283
bank skew: 1971/771 = 2.56
chip skew: 23067/19539 = 1.18
average mf latency per bank:
dram[0]:       6214      4394      5677      4532      5012      3867      5505      3801      5095      3561      5634      4271      5675      3988      5622      4051
dram[1]:       4916      4445      4759      4611      4393      4454      4460      4448      3828      3737      4124      4098      3994      3731      4231      3880
dram[2]:       4449      5783      4501      5893      3949      4853      3808      5442      3629      4821      4297      5730      4075      5393      4127      5461
dram[3]:       4717      4771      4487      4852      4249      4412      4447      4825      3720      3937      4065      4414      3732      4114      3873      4378
dram[4]:       6336      4354      5676      4621      5040      3901      5396      3900      4997      3545      5498      4551      5663      3866      5684      4131
dram[5]:       4486      4801      4352      5118      4211      4718      4212      5043      3755      4027      3894      4570      3833      3996      3812      4279
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1179      1458      1126      1461      1287      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1139      1572      1192      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1098       953      1100      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675549 n_nop=1600561 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60249 n_rd=44204 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.07618
n_activity=290800 dram_eff=0.4389
bk0: 2562a 1643615i bk1: 3422a 1638997i bk2: 2280a 1648911i bk3: 3020a 1642598i bk4: 2598a 1642955i bk5: 3458a 1637799i bk6: 2548a 1647063i bk7: 3468a 1639497i bk8: 2832a 1642508i bk9: 3890a 1633997i bk10: 2104a 1647937i bk11: 2940a 1639895i bk12: 1908a 1650443i bk13: 2784a 1643999i bk14: 1812a 1653726i bk15: 2578a 1646705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905260
Row_Buffer_Locality_read = 0.951679
Row_Buffer_Locality_write = 0.777376
Bank_Level_Parallism = 2.337811
Bank_Level_Parallism_Col = 2.272316
Bank_Level_Parallism_Ready = 1.232145
write_to_read_ratio_blp_rw_average = 0.507865
GrpLevelPara = 1.681229 

BW Util details:
bwutil = 0.076177 
total_CMD = 1675549 
util_bw = 127638 
Wasted_Col = 83410 
Wasted_Row = 33586 
Idle = 1430915 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63823 
CCDLc_limit = 49200 
rwq = 0 
CCDLc_limit_alone = 32719 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48900 

Commands details: 
total_CMD = 1675549 
n_nop = 1600561 
Read = 44204 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60249 
total_req = 63819 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63819 
Row_Bus_Util =  0.006817 
CoL_Bus_Util = 0.038088 
Either_Row_CoL_Bus_Util = 0.044754 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.003374 
queue_avg = 1.540351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54035
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675549 n_nop=1590591 n_act=5888 n_pre=5872 n_ref_event=0 n_req=69288 n_rd=50418 n_rd_L2_A=0 n_write=0 n_wr_bk=23058 bw_util=0.0877
n_activity=310758 dram_eff=0.4729
bk0: 3030a 1639000i bk1: 3710a 1634638i bk2: 2722a 1642878i bk3: 3262a 1638768i bk4: 3194a 1635514i bk5: 3738a 1628772i bk6: 3232a 1638558i bk7: 3696a 1634477i bk8: 3616a 1633153i bk9: 4150a 1629234i bk10: 2764a 1640093i bk11: 3056a 1635390i bk12: 2364a 1642222i bk13: 2858a 1639118i bk14: 2258a 1646197i bk15: 2768a 1643269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915223
Row_Buffer_Locality_read = 0.957019
Row_Buffer_Locality_write = 0.803551
Bank_Level_Parallism = 2.547769
Bank_Level_Parallism_Col = 2.484240
Bank_Level_Parallism_Ready = 1.270499
write_to_read_ratio_blp_rw_average = 0.527257
GrpLevelPara = 1.810109 

BW Util details:
bwutil = 0.087704 
total_CMD = 1675549 
util_bw = 146952 
Wasted_Col = 88031 
Wasted_Row = 32205 
Idle = 1408361 

BW Util Bottlenecks: 
RCDc_limit = 18549 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53002 
rwq = 0 
CCDLc_limit_alone = 34822 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1675549 
n_nop = 1590591 
Read = 50418 
Write = 0 
L2_Alloc = 0 
L2_WB = 23058 
n_act = 5888 
n_pre = 5872 
n_ref = 0 
n_req = 69288 
total_req = 73476 

Dual Bus Interface Util: 
issued_total_row = 11760 
issued_total_col = 73476 
Row_Bus_Util =  0.007019 
CoL_Bus_Util = 0.043852 
Either_Row_CoL_Bus_Util = 0.050705 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.003272 
queue_avg = 2.013183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01318
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675549 n_nop=1600442 n_act=5765 n_pre=5749 n_ref_event=0 n_req=60273 n_rd=44222 n_rd_L2_A=0 n_write=0 n_wr_bk=19626 bw_util=0.07621
n_activity=291717 dram_eff=0.4377
bk0: 3452a 1637465i bk1: 2558a 1643841i bk2: 3030a 1643215i bk3: 2276a 1649352i bk4: 3470a 1637134i bk5: 2588a 1643593i bk6: 3484a 1639338i bk7: 2548a 1646098i bk8: 3898a 1633578i bk9: 2836a 1641207i bk10: 3028a 1640535i bk11: 1984a 1647900i bk12: 2768a 1643470i bk13: 1918a 1651519i bk14: 2598a 1646650i bk15: 1786a 1654339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904584
Row_Buffer_Locality_read = 0.951789
Row_Buffer_Locality_write = 0.774531
Bank_Level_Parallism = 2.334522
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240423
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076211 
total_CMD = 1675549 
util_bw = 127696 
Wasted_Col = 83616 
Wasted_Row = 34232 
Idle = 1430005 

BW Util Bottlenecks: 
RCDc_limit = 18934 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63783 
CCDLc_limit = 48142 
rwq = 0 
CCDLc_limit_alone = 32357 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49487 

Commands details: 
total_CMD = 1675549 
n_nop = 1600442 
Read = 44222 
Write = 0 
L2_Alloc = 0 
L2_WB = 19626 
n_act = 5765 
n_pre = 5749 
n_ref = 0 
n_req = 60273 
total_req = 63848 

Dual Bus Interface Util: 
issued_total_row = 11514 
issued_total_col = 63848 
Row_Bus_Util =  0.006872 
CoL_Bus_Util = 0.038106 
Either_Row_CoL_Bus_Util = 0.044825 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.003395 
queue_avg = 1.511614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675549 n_nop=1590500 n_act=5929 n_pre=5913 n_ref_event=4567177155082382276 n_req=69293 n_rd=50418 n_rd_L2_A=0 n_write=0 n_wr_bk=23067 bw_util=0.08771
n_activity=310875 dram_eff=0.4728
bk0: 3702a 1632669i bk1: 3040a 1638293i bk2: 3276a 1637006i bk3: 2722a 1643122i bk4: 3732a 1628385i bk5: 3206a 1635065i bk6: 3712a 1633797i bk7: 3212a 1638831i bk8: 4146a 1629236i bk9: 3630a 1632673i bk10: 3156a 1637370i bk11: 2634a 1638763i bk12: 2858a 1638011i bk13: 2364a 1644188i bk14: 2784a 1643519i bk15: 2244a 1646891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914652
Row_Buffer_Locality_read = 0.956841
Row_Buffer_Locality_write = 0.801960
Bank_Level_Parallism = 2.558864
Bank_Level_Parallism_Col = 2.634012
Bank_Level_Parallism_Ready = 1.280689
write_to_read_ratio_blp_rw_average = 0.527600
GrpLevelPara = 1.809768 

BW Util details:
bwutil = 0.087715 
total_CMD = 1675549 
util_bw = 146970 
Wasted_Col = 87736 
Wasted_Row = 32687 
Idle = 1408156 

BW Util Bottlenecks: 
RCDc_limit = 18508 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76897 
CCDLc_limit = 52776 
rwq = 0 
CCDLc_limit_alone = 34244 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60249 

Commands details: 
total_CMD = 1675549 
n_nop = 1590500 
Read = 50418 
Write = 0 
L2_Alloc = 0 
L2_WB = 23067 
n_act = 5929 
n_pre = 5913 
n_ref = 4567177155082382276 
n_req = 69293 
total_req = 73485 

Dual Bus Interface Util: 
issued_total_row = 11842 
issued_total_col = 73485 
Row_Bus_Util =  0.007068 
CoL_Bus_Util = 0.043857 
Either_Row_CoL_Bus_Util = 0.050759 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.003269 
queue_avg = 1.950719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675549 n_nop=1600844 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59993 n_rd=44004 n_rd_L2_A=0 n_write=0 n_wr_bk=19539 bw_util=0.07585
n_activity=290091 dram_eff=0.4381
bk0: 2540a 1644109i bk1: 3390a 1638145i bk2: 2292a 1649087i bk3: 3030a 1643351i bk4: 2560a 1643409i bk5: 3464a 1637151i bk6: 2542a 1646438i bk7: 3476a 1638103i bk8: 2810a 1643667i bk9: 3896a 1633725i bk10: 2068a 1649267i bk11: 2900a 1640564i bk12: 1904a 1651763i bk13: 2762a 1645933i bk14: 1794a 1654630i bk15: 2576a 1646298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904806
Row_Buffer_Locality_read = 0.951527
Row_Buffer_Locality_write = 0.776221
Bank_Level_Parallism = 2.327216
Bank_Level_Parallism_Col = 2.259493
Bank_Level_Parallism_Ready = 1.222054
write_to_read_ratio_blp_rw_average = 0.508017
GrpLevelPara = 1.678557 

BW Util details:
bwutil = 0.075847 
total_CMD = 1675549 
util_bw = 127086 
Wasted_Col = 82818 
Wasted_Row = 33572 
Idle = 1432073 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61732 
CCDLc_limit = 47322 
rwq = 0 
CCDLc_limit_alone = 31483 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47461 

Commands details: 
total_CMD = 1675549 
n_nop = 1600844 
Read = 44004 
Write = 0 
L2_Alloc = 0 
L2_WB = 19539 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59993 
total_req = 63543 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63543 
Row_Bus_Util =  0.006825 
CoL_Bus_Util = 0.037924 
Either_Row_CoL_Bus_Util = 0.044585 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.003668 
queue_avg = 1.516154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51615
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675549 n_nop=1593298 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.08523
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1636191i bk1: 3428a 1636989i bk2: 2742a 1642231i bk3: 3174a 1639007i bk4: 3184a 1632964i bk5: 3590a 1631536i bk6: 3238a 1636978i bk7: 3580a 1635030i bk8: 3614a 1631512i bk9: 3912a 1629792i bk10: 2694a 1637782i bk11: 2898a 1639132i bk12: 2338a 1642163i bk13: 2726a 1640079i bk14: 2248a 1643665i bk15: 2640a 1643785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.085226 
total_CMD = 1675549 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1422047 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1675549 
n_nop = 1593298 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006627 
CoL_Bus_Util = 0.042613 
Either_Row_CoL_Bus_Util = 0.049089 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.003076 
queue_avg = 1.873172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87317

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156994, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 179486, Miss = 33664, Miss_rate = 0.188, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 169306, Miss = 30710, Miss_rate = 0.181, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 190410, Miss = 36066, Miss_rate = 0.189, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 177472, Miss = 33852, Miss_rate = 0.191, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 157656, Miss = 24942, Miss_rate = 0.158, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 188386, Miss = 36246, Miss_rate = 0.192, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 171204, Miss = 30566, Miss_rate = 0.179, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155356, Miss = 24956, Miss_rate = 0.161, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 178070, Miss = 33578, Miss_rate = 0.189, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 170174, Miss = 30580, Miss_rate = 0.180, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 187856, Miss = 34106, Miss_rate = 0.182, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2082370
L2_total_cache_misses = 374392
L2_total_cache_miss_rate = 0.1798
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33699
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 169
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 507
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65334
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35648
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2082370
icnt_total_pkts_simt_to_mem=785233
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2691132
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2867403
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 9)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 9)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 9)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7505 (67 samples)
	minimum = 5 (67 samples)
	maximum = 230.627 (67 samples)
Network latency average = 20.4341 (67 samples)
	minimum = 5 (67 samples)
	maximum = 227.955 (67 samples)
Flit latency average = 19.6214 (67 samples)
	minimum = 5 (67 samples)
	maximum = 227.493 (67 samples)
Fragmentation average = 0.00261055 (67 samples)
	minimum = 0 (67 samples)
	maximum = 68.2537 (67 samples)
Injected packet rate average = 0.0691732 (67 samples)
	minimum = 0.0235799 (67 samples)
	maximum = 0.191471 (67 samples)
Accepted packet rate average = 0.0691732 (67 samples)
	minimum = 0.0232324 (67 samples)
	maximum = 0.1086 (67 samples)
Injected flit rate average = 0.073678 (67 samples)
	minimum = 0.0305957 (67 samples)
	maximum = 0.19165 (67 samples)
Accepted flit rate average = 0.073678 (67 samples)
	minimum = 0.0309555 (67 samples)
	maximum = 0.1086 (67 samples)
Injected packet size average = 1.06512 (67 samples)
Accepted packet size average = 1.06512 (67 samples)
Hops average = 1 (67 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 42 min, 42 sec (6162 sec)
gpgpu_simulation_rate = 40657 (inst/sec)
gpgpu_simulation_rate = 294 (cycle/sec)
gpgpu_silicon_slowdown = 3401360x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 68 '_Z13lud_perimeterPfii'
Destroy streams for kernel 68: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 68 
kernel_stream_id = 63811
gpu_sim_cycle = 25583
gpu_sim_insn = 177120
gpu_ipc =       6.9233
gpu_tot_sim_cycle = 1838974
gpu_tot_sim_insn = 250708888
gpu_tot_ipc =     136.3309
gpu_tot_issued_cta = 10614
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.2735% 
max_total_param_size = 0
gpu_stall_dramfull = 202982
gpu_stall_icnt2sh    = 330422
partiton_level_parallism =       0.0545
partiton_level_parallism_total  =       0.3318
partiton_level_parallism_util =       1.0160
partiton_level_parallism_util_total  =       1.7585
L2_BW  =       6.2817 GB/Sec
L2_BW_total  =      36.3227 GB/Sec
gpu_total_sim_rate=40197

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128312
	L1I_total_cache_misses = 72591
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 54902
L1D_cache:
	L1D_cache_core[0]: Access = 45776, Miss = 28015, Miss_rate = 0.612, Pending_hits = 2766, Reservation_fails = 23816
	L1D_cache_core[1]: Access = 45564, Miss = 27752, Miss_rate = 0.609, Pending_hits = 2744, Reservation_fails = 21057
	L1D_cache_core[2]: Access = 46286, Miss = 28276, Miss_rate = 0.611, Pending_hits = 2658, Reservation_fails = 21611
	L1D_cache_core[3]: Access = 45758, Miss = 27834, Miss_rate = 0.608, Pending_hits = 2860, Reservation_fails = 21119
	L1D_cache_core[4]: Access = 46061, Miss = 27795, Miss_rate = 0.603, Pending_hits = 3105, Reservation_fails = 21049
	L1D_cache_core[5]: Access = 45951, Miss = 27782, Miss_rate = 0.605, Pending_hits = 2782, Reservation_fails = 20410
	L1D_cache_core[6]: Access = 45792, Miss = 27971, Miss_rate = 0.611, Pending_hits = 3030, Reservation_fails = 20776
	L1D_cache_core[7]: Access = 45905, Miss = 27688, Miss_rate = 0.603, Pending_hits = 3453, Reservation_fails = 20434
	L1D_cache_core[8]: Access = 45361, Miss = 27555, Miss_rate = 0.607, Pending_hits = 2694, Reservation_fails = 22867
	L1D_cache_core[9]: Access = 45072, Miss = 27730, Miss_rate = 0.615, Pending_hits = 2851, Reservation_fails = 23866
	L1D_cache_core[10]: Access = 45409, Miss = 27818, Miss_rate = 0.613, Pending_hits = 2909, Reservation_fails = 22852
	L1D_cache_core[11]: Access = 46128, Miss = 28145, Miss_rate = 0.610, Pending_hits = 2908, Reservation_fails = 22091
	L1D_cache_core[12]: Access = 45410, Miss = 27541, Miss_rate = 0.606, Pending_hits = 3258, Reservation_fails = 25222
	L1D_cache_core[13]: Access = 45729, Miss = 28162, Miss_rate = 0.616, Pending_hits = 2611, Reservation_fails = 25865
	L1D_cache_core[14]: Access = 45235, Miss = 27964, Miss_rate = 0.618, Pending_hits = 2945, Reservation_fails = 22153
	L1D_total_cache_accesses = 685437
	L1D_total_cache_misses = 418028
	L1D_total_cache_miss_rate = 0.6099
	L1D_total_cache_pending_hits = 43574
	L1D_total_cache_reservation_fails = 335188
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 247422
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 121447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7888
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44883
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 749854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22388
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17342
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12776
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93312
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32946
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 772242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 60354
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 61086
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17342
ctas_completed 10614, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48585, 21648, 13206, 13206, 13206, 13206, 13206, 13206, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 261121632
gpgpu_n_tot_w_icount = 8160051
gpgpu_n_stall_shd_mem = 475427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406369
gpgpu_n_mem_write_global = 176701
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8139776
gpgpu_n_store_insn = 2827216
gpgpu_n_shmem_insn = 91217512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7871136
gpgpu_n_shmem_bkconflict = 114632
gpgpu_n_l1cache_bkconflict = 36603
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36603
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1622127	W0_Idle:14211320	W0_Scoreboard:10882220	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549884
single_issue_nums: WS0:4228509	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3250952 {8:406369,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12722472 {72:176701,}
traffic_breakdown_coretomem[INST_ACC_R] = 216968 {8:27121,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65019040 {40:1625476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2827216 {8:353402,}
traffic_breakdown_memtocore[INST_ACC_R] = 4339360 {40:108484,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1073812 	719603 	165876 	19617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25751 	1090 	218 	506963 	28776 	29724 	14033 	2899 	752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250758 	281555 	256747 	310518 	684604 	194671 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1378 	567 	46 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4394      5677      4532      5012      3867      5505      3801      5095      3561      5634      4271      5675      3989      5622      4059
dram[1]:       4921      4445      4764      4611      4397      4454      4465      4448      3832      3737      4126      4098      4007      3733      4250      3887
dram[2]:       4449      5783      4501      5893      3949      4853      3808      5442      3629      4821      4297      5730      4075      5393      4135      5461
dram[3]:       4717      4776      4487      4857      4249      4416      4447      4829      3720      3941      4065      4415      3732      4127      3880      4393
dram[4]:       6336      4354      5676      4621      5040      3901      5396      3900      4997      3545      5498      4551      5663      3870      5684      4137
dram[5]:       4491      4801      4357      5118      4215      4718      4216      5043      3758      4027      3895      4570      3842      4004      3829      4284
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1179      1458      1126      1461      1287      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1139      1572      1192      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1098       953      1100      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699187 n_nop=1624194 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.07512
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1667253i bk1: 3426a 1662630i bk2: 2280a 1672549i bk3: 3020a 1666236i bk4: 2598a 1666593i bk5: 3458a 1661437i bk6: 2548a 1670701i bk7: 3468a 1663135i bk8: 2832a 1666146i bk9: 3890a 1657635i bk10: 2104a 1671575i bk11: 2940a 1663533i bk12: 1908a 1674081i bk13: 2784a 1667617i bk14: 1812a 1677364i bk15: 2578a 1670343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.075123 
total_CMD = 1699187 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1454530 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1699187 
n_nop = 1624194 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006722 
CoL_Bus_Util = 0.037561 
Either_Row_CoL_Bus_Util = 0.044135 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.003374 
queue_avg = 1.518925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51893
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699187 n_nop=1614222 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.08649
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1662638i bk1: 3714a 1658246i bk2: 2722a 1666514i bk3: 3262a 1662406i bk4: 3194a 1659152i bk5: 3738a 1652410i bk6: 3232a 1662196i bk7: 3696a 1658115i bk8: 3616a 1656791i bk9: 4150a 1652872i bk10: 2764a 1663731i bk11: 3056a 1659028i bk12: 2364a 1665860i bk13: 2858a 1662756i bk14: 2258a 1669835i bk15: 2768a 1666907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.086490 
total_CMD = 1699187 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1431964 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1699187 
n_nop = 1614222 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006922 
CoL_Bus_Util = 0.043245 
Either_Row_CoL_Bus_Util = 0.050003 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.003272 
queue_avg = 1.985221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699187 n_nop=1624068 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.07516
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1661068i bk1: 2558a 1667477i bk2: 3030a 1666852i bk3: 2276a 1672989i bk4: 3470a 1660771i bk5: 2588a 1667230i bk6: 3484a 1662975i bk7: 2548a 1669735i bk8: 3898a 1657216i bk9: 2836a 1664845i bk10: 3028a 1664174i bk11: 1984a 1671539i bk12: 2768a 1667089i bk13: 1918a 1675158i bk14: 2598a 1670289i bk15: 1786a 1677978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.075163 
total_CMD = 1699187 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1453585 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1699187 
n_nop = 1624068 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006777 
CoL_Bus_Util = 0.037582 
Either_Row_CoL_Bus_Util = 0.044209 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.003395 
queue_avg = 1.490632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49063
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699187 n_nop=1614126 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.08651
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1656272i bk1: 3040a 1661929i bk2: 3276a 1660643i bk3: 2722a 1666759i bk4: 3732a 1652022i bk5: 3206a 1658702i bk6: 3712a 1657434i bk7: 3212a 1662469i bk8: 4146a 1652874i bk9: 3630a 1656311i bk10: 3156a 1661008i bk11: 2634a 1662402i bk12: 2858a 1661630i bk13: 2364a 1667827i bk14: 2784a 1667158i bk15: 2244a 1670530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.086506 
total_CMD = 1699187 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1431736 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1699187 
n_nop = 1614126 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006970 
CoL_Bus_Util = 0.043253 
Either_Row_CoL_Bus_Util = 0.050060 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.003268 
queue_avg = 1.923628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699187 n_nop=1624477 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.0748
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1667747i bk1: 3394a 1661778i bk2: 2292a 1672725i bk3: 3030a 1666989i bk4: 2560a 1667047i bk5: 3464a 1660789i bk6: 2542a 1670076i bk7: 3476a 1661741i bk8: 2810a 1667305i bk9: 3896a 1657363i bk10: 2068a 1672905i bk11: 2900a 1664202i bk12: 1904a 1675401i bk13: 2762a 1669551i bk14: 1794a 1678268i bk15: 2576a 1669936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.074798 
total_CMD = 1699187 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1455688 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1699187 
n_nop = 1624477 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006730 
CoL_Bus_Util = 0.037399 
Either_Row_CoL_Bus_Util = 0.043968 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.003668 
queue_avg = 1.495064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49506
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699187 n_nop=1616936 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.08404
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1659829i bk1: 3428a 1660627i bk2: 2742a 1665869i bk3: 3174a 1662645i bk4: 3184a 1656602i bk5: 3590a 1655174i bk6: 3238a 1660616i bk7: 3580a 1658668i bk8: 3614a 1655150i bk9: 3912a 1653430i bk10: 2694a 1661420i bk11: 2898a 1662770i bk12: 2338a 1665801i bk13: 2726a 1663717i bk14: 2248a 1667303i bk15: 2640a 1667423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.084040 
total_CMD = 1699187 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1445685 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1699187 
n_nop = 1616936 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006535 
CoL_Bus_Util = 0.042020 
Either_Row_CoL_Bus_Util = 0.048406 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.003076 
queue_avg = 1.847113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157246, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 179894, Miss = 33668, Miss_rate = 0.187, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 170036, Miss = 30710, Miss_rate = 0.181, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 190818, Miss = 36070, Miss_rate = 0.189, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 177824, Miss = 33860, Miss_rate = 0.190, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 157872, Miss = 24942, Miss_rate = 0.158, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 188738, Miss = 36254, Miss_rate = 0.192, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 171898, Miss = 30566, Miss_rate = 0.178, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155572, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 178406, Miss = 33582, Miss_rate = 0.188, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 170896, Miss = 30580, Miss_rate = 0.179, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 188192, Miss = 34106, Miss_rate = 0.181, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2087392
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1794
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 284049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36471
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 315428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65892
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38448
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2087392
icnt_total_pkts_simt_to_mem=786907
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05345
	minimum = 5
	maximum = 11
Network latency average = 5.05345
	minimum = 5
	maximum = 11
Slowest packet = 2691183
Flit latency average = 5.01553
	minimum = 5
	maximum = 11
Slowest flit = 2867605
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00929002
	minimum = 0 (at node 4)
	maximum = 0.0285346 (at node 17)
Accepted packet rate average = 0.00929002
	minimum = 0 (at node 4)
	maximum = 0.0221241 (at node 0)
Injected flit rate average = 0.00969394
	minimum = 0 (at node 4)
	maximum = 0.0285346 (at node 17)
Accepted flit rate average= 0.00969394
	minimum = 0 (at node 4)
	maximum = 0.0221241 (at node 0)
Injected packet length average = 1.04348
Accepted packet length average = 1.04348
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5049 (68 samples)
	minimum = 5 (68 samples)
	maximum = 227.397 (68 samples)
Network latency average = 20.2079 (68 samples)
	minimum = 5 (68 samples)
	maximum = 224.765 (68 samples)
Flit latency average = 19.4066 (68 samples)
	minimum = 5 (68 samples)
	maximum = 224.309 (68 samples)
Fragmentation average = 0.00257216 (68 samples)
	minimum = 0 (68 samples)
	maximum = 67.25 (68 samples)
Injected packet rate average = 0.0682925 (68 samples)
	minimum = 0.0232332 (68 samples)
	maximum = 0.189075 (68 samples)
Accepted packet rate average = 0.0682925 (68 samples)
	minimum = 0.0228908 (68 samples)
	maximum = 0.107329 (68 samples)
Injected flit rate average = 0.072737 (68 samples)
	minimum = 0.0301458 (68 samples)
	maximum = 0.189251 (68 samples)
Accepted flit rate average = 0.072737 (68 samples)
	minimum = 0.0305003 (68 samples)
	maximum = 0.107329 (68 samples)
Injected packet size average = 1.06508 (68 samples)
Accepted packet size average = 1.06508 (68 samples)
Hops average = 1 (68 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 57 sec (6237 sec)
gpgpu_simulation_rate = 40197 (inst/sec)
gpgpu_simulation_rate = 294 (cycle/sec)
gpgpu_silicon_slowdown = 3401360x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 69 '_Z12lud_internalPfii'
Destroy streams for kernel 69: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 69 
kernel_stream_id = 63811
gpu_sim_cycle = 5357
gpu_sim_insn = 1928448
gpu_ipc =     359.9866
gpu_tot_sim_cycle = 1844331
gpu_tot_sim_insn = 252637336
gpu_tot_ipc =     136.9805
gpu_tot_issued_cta = 10695
gpu_occupancy = 72.4249% 
gpu_tot_occupancy = 30.4572% 
max_total_param_size = 0
gpu_stall_dramfull = 206673
gpu_stall_icnt2sh    = 335999
partiton_level_parallism =       0.9070
partiton_level_parallism_total  =       0.3335
partiton_level_parallism_util =       1.7097
partiton_level_parallism_util_total  =       1.7582
L2_BW  =     100.6175 GB/Sec
L2_BW_total  =      36.5095 GB/Sec
gpu_total_sim_rate=40363

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4158768
	L1I_total_cache_misses = 73714
	L1I_total_cache_miss_rate = 0.0177
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46096, Miss = 28252, Miss_rate = 0.613, Pending_hits = 2766, Reservation_fails = 25106
	L1D_cache_core[1]: Access = 45884, Miss = 27928, Miss_rate = 0.609, Pending_hits = 2774, Reservation_fails = 21476
	L1D_cache_core[2]: Access = 46606, Miss = 28514, Miss_rate = 0.612, Pending_hits = 2658, Reservation_fails = 23077
	L1D_cache_core[3]: Access = 46078, Miss = 28073, Miss_rate = 0.609, Pending_hits = 2860, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 46509, Miss = 28079, Miss_rate = 0.604, Pending_hits = 3105, Reservation_fails = 21122
	L1D_cache_core[5]: Access = 46399, Miss = 28088, Miss_rate = 0.605, Pending_hits = 2812, Reservation_fails = 21026
	L1D_cache_core[6]: Access = 46112, Miss = 28208, Miss_rate = 0.612, Pending_hits = 3030, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 46353, Miss = 27946, Miss_rate = 0.603, Pending_hits = 3462, Reservation_fails = 20455
	L1D_cache_core[8]: Access = 45681, Miss = 27795, Miss_rate = 0.608, Pending_hits = 2694, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 45392, Miss = 27967, Miss_rate = 0.616, Pending_hits = 2851, Reservation_fails = 25653
	L1D_cache_core[10]: Access = 45729, Miss = 28010, Miss_rate = 0.613, Pending_hits = 2941, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 46448, Miss = 28384, Miss_rate = 0.611, Pending_hits = 2908, Reservation_fails = 23869
	L1D_cache_core[12]: Access = 45730, Miss = 27779, Miss_rate = 0.607, Pending_hits = 3258, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46049, Miss = 28338, Miss_rate = 0.615, Pending_hits = 2642, Reservation_fails = 26120
	L1D_cache_core[14]: Access = 45555, Miss = 28203, Miss_rate = 0.619, Pending_hits = 2945, Reservation_fails = 23538
	L1D_total_cache_accesses = 690621
	L1D_total_cache_misses = 421564
	L1D_total_cache_miss_rate = 0.6104
	L1D_total_cache_pending_hits = 43706
	L1D_total_cache_reservation_fails = 349454
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 249366
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 135713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8020
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46827
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 779187
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23511
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 13850
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 97200
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34242
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 802698

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 67822
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67884
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10695, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48678, 21741, 13299, 13299, 13299, 13299, 13299, 13299, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 
gpgpu_n_tot_thrd_icount = 263050080
gpgpu_n_tot_w_icount = 8220315
gpgpu_n_stall_shd_mem = 482759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 409883
gpgpu_n_mem_write_global = 177997
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8201984
gpgpu_n_store_insn = 2847952
gpgpu_n_shmem_insn = 91922536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933344
gpgpu_n_shmem_bkconflict = 114632
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1644206	W0_Idle:14223848	W0_Scoreboard:10939993	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4258641	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3279064 {8:409883,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12815784 {72:177997,}
traffic_breakdown_coretomem[INST_ACC_R] = 217360 {8:27170,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65581280 {40:1639532,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2847952 {8:355994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4347200 {40:108680,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1079560 	727554 	168779 	19663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25789 	1098 	218 	510208 	29025 	29916 	14704 	3263 	844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	251437 	282636 	257467 	311795 	694616 	197550 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1382 	572 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4436      5677      4567      5012      3907      5505      3836      5095      3596      5634      4291      5675      4047      5622      4173
dram[1]:       5043      4474      4886      4645      4504      4497      4587      4484      3912      3772      4148      4115      4018      3775      4363      3989
dram[2]:       4490      5783      4537      5893      3986      4853      3843      5442      3666      4821      4317      5730      4173      5393      4254      5461
dram[3]:       4747      4898      4521      4979      4291      4518      4483      4932      3755      4022      4080      4430      3824      4136      4009      4486
dram[4]:       6336      4390      5676      4653      5040      3932      5396      3933      4997      3575      5498      4562      5663      3955      5684      4220
dram[5]:       4601      4835      4482      5151      4349      4762      4351      5079      3835      4064      3921      4581      3847      4084      3930      4386
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1179      1458      1126      1461      1287      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1139      1572      1192      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1098       960      1100      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1704136 n_nop=1629143 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.0749
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1672202i bk1: 3426a 1667579i bk2: 2280a 1677498i bk3: 3020a 1671185i bk4: 2598a 1671542i bk5: 3458a 1666386i bk6: 2548a 1675650i bk7: 3468a 1668084i bk8: 2832a 1671095i bk9: 3890a 1662584i bk10: 2104a 1676524i bk11: 2940a 1668482i bk12: 1908a 1679030i bk13: 2784a 1672566i bk14: 1812a 1682313i bk15: 2578a 1675292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.074905 
total_CMD = 1704136 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1459479 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1704136 
n_nop = 1629143 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006703 
CoL_Bus_Util = 0.037452 
Either_Row_CoL_Bus_Util = 0.044006 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.003374 
queue_avg = 1.514514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51451
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1704136 n_nop=1619171 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.08624
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1667587i bk1: 3714a 1663195i bk2: 2722a 1671463i bk3: 3262a 1667355i bk4: 3194a 1664101i bk5: 3738a 1657359i bk6: 3232a 1667145i bk7: 3696a 1663064i bk8: 3616a 1661740i bk9: 4150a 1657821i bk10: 2764a 1668680i bk11: 3056a 1663977i bk12: 2364a 1670809i bk13: 2858a 1667705i bk14: 2258a 1674784i bk15: 2768a 1671856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.086238 
total_CMD = 1704136 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1436913 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1704136 
n_nop = 1619171 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006902 
CoL_Bus_Util = 0.043119 
Either_Row_CoL_Bus_Util = 0.049858 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.003272 
queue_avg = 1.979456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97946
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1704136 n_nop=1629017 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.07494
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1666017i bk1: 2558a 1672426i bk2: 3030a 1671801i bk3: 2276a 1677938i bk4: 3470a 1665720i bk5: 2588a 1672179i bk6: 3484a 1667924i bk7: 2548a 1674684i bk8: 3898a 1662165i bk9: 2836a 1669794i bk10: 3028a 1669123i bk11: 1984a 1676488i bk12: 2768a 1672038i bk13: 1918a 1680107i bk14: 2598a 1675238i bk15: 1786a 1682927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.074945 
total_CMD = 1704136 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1458534 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1704136 
n_nop = 1629017 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006758 
CoL_Bus_Util = 0.037472 
Either_Row_CoL_Bus_Util = 0.044080 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.003395 
queue_avg = 1.486303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1704136 n_nop=1619075 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.08625
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1661221i bk1: 3040a 1666878i bk2: 3276a 1665592i bk3: 2722a 1671708i bk4: 3732a 1656971i bk5: 3206a 1663651i bk6: 3712a 1662383i bk7: 3212a 1667418i bk8: 4146a 1657823i bk9: 3630a 1661260i bk10: 3156a 1665957i bk11: 2634a 1667351i bk12: 2858a 1666579i bk13: 2364a 1672776i bk14: 2784a 1672107i bk15: 2244a 1675479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.086255 
total_CMD = 1704136 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1436685 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1704136 
n_nop = 1619075 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.043127 
Either_Row_CoL_Bus_Util = 0.049914 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.003268 
queue_avg = 1.918042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91804
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1704136 n_nop=1629426 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.07458
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1672696i bk1: 3394a 1666727i bk2: 2292a 1677674i bk3: 3030a 1671938i bk4: 2560a 1671996i bk5: 3464a 1665738i bk6: 2542a 1675025i bk7: 3476a 1666690i bk8: 2810a 1672254i bk9: 3896a 1662312i bk10: 2068a 1677854i bk11: 2900a 1669151i bk12: 1904a 1680350i bk13: 2762a 1674500i bk14: 1794a 1683217i bk15: 2576a 1674885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.074581 
total_CMD = 1704136 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1460637 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1704136 
n_nop = 1629426 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006711 
CoL_Bus_Util = 0.037290 
Either_Row_CoL_Bus_Util = 0.043840 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.003668 
queue_avg = 1.490723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49072
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1704136 n_nop=1621885 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.0838
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1664778i bk1: 3428a 1665576i bk2: 2742a 1670818i bk3: 3174a 1667594i bk4: 3184a 1661551i bk5: 3590a 1660123i bk6: 3238a 1665565i bk7: 3580a 1663617i bk8: 3614a 1660099i bk9: 3912a 1658379i bk10: 2694a 1666369i bk11: 2898a 1667719i bk12: 2338a 1670750i bk13: 2726a 1668666i bk14: 2248a 1672252i bk15: 2640a 1672372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.083796 
total_CMD = 1704136 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1450634 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1704136 
n_nop = 1621885 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006516 
CoL_Bus_Util = 0.041898 
Either_Row_CoL_Bus_Util = 0.048266 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.003076 
queue_avg = 1.841749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84175

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157246, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 181694, Miss = 33668, Miss_rate = 0.185, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 171920, Miss = 30710, Miss_rate = 0.179, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 192606, Miss = 36070, Miss_rate = 0.187, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 179744, Miss = 33860, Miss_rate = 0.188, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 157948, Miss = 24942, Miss_rate = 0.158, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 190646, Miss = 36254, Miss_rate = 0.190, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 173854, Miss = 30566, Miss_rate = 0.176, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155572, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 180250, Miss = 33582, Miss_rate = 0.186, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 172772, Miss = 30580, Miss_rate = 0.177, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 189984, Miss = 34106, Miss_rate = 0.180, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2104236
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1779
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36667
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329484
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 68484
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38644
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2104236
icnt_total_pkts_simt_to_mem=793062
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.04
	minimum = 5
	maximum = 1147
Network latency average = 74.7267
	minimum = 5
	maximum = 1147
Slowest packet = 2704888
Flit latency average = 71.2189
	minimum = 5
	maximum = 1147
Slowest flit = 2881589
Fragmentation average = 0.00976823
	minimum = 0
	maximum = 148
Injected packet rate average = 0.150049
	minimum = 0 (at node 15)
	maximum = 0.36513 (at node 22)
Accepted packet rate average = 0.150049
	minimum = 0 (at node 15)
	maximum = 0.25686 (at node 5)
Injected flit rate average = 0.15901
	minimum = 0 (at node 15)
	maximum = 0.36513 (at node 22)
Accepted flit rate average= 0.15901
	minimum = 0 (at node 15)
	maximum = 0.25686 (at node 5)
Injected packet length average = 1.05972
Accepted packet length average = 1.05972
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3677 (69 samples)
	minimum = 5 (69 samples)
	maximum = 240.725 (69 samples)
Network latency average = 20.9981 (69 samples)
	minimum = 5 (69 samples)
	maximum = 238.13 (69 samples)
Flit latency average = 20.1575 (69 samples)
	minimum = 5 (69 samples)
	maximum = 237.681 (69 samples)
Fragmentation average = 0.00267645 (69 samples)
	minimum = 0 (69 samples)
	maximum = 68.4203 (69 samples)
Injected packet rate average = 0.0694774 (69 samples)
	minimum = 0.0228965 (69 samples)
	maximum = 0.191626 (69 samples)
Accepted packet rate average = 0.0694774 (69 samples)
	minimum = 0.022559 (69 samples)
	maximum = 0.109496 (69 samples)
Injected flit rate average = 0.0739874 (69 samples)
	minimum = 0.0297089 (69 samples)
	maximum = 0.1918 (69 samples)
Accepted flit rate average = 0.0739874 (69 samples)
	minimum = 0.0300582 (69 samples)
	maximum = 0.109496 (69 samples)
Injected packet size average = 1.06491 (69 samples)
Accepted packet size average = 1.06491 (69 samples)
Hops average = 1 (69 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 19 sec (6259 sec)
gpgpu_simulation_rate = 40363 (inst/sec)
gpgpu_simulation_rate = 294 (cycle/sec)
gpgpu_silicon_slowdown = 3401360x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 70 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 70: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 70 
kernel_stream_id = 63811
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1871046
gpu_tot_sim_insn = 252657216
gpu_tot_ipc =     135.0353
gpu_tot_issued_cta = 10696
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.4140% 
max_total_param_size = 0
gpu_stall_dramfull = 206673
gpu_stall_icnt2sh    = 335999
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3288
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7581
L2_BW  =       0.1701 GB/Sec
L2_BW_total  =      35.9906 GB/Sec
gpu_total_sim_rate=39882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4160440
	L1I_total_cache_misses = 73726
	L1I_total_cache_miss_rate = 0.0177
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46096, Miss = 28252, Miss_rate = 0.613, Pending_hits = 2766, Reservation_fails = 25106
	L1D_cache_core[1]: Access = 45884, Miss = 27928, Miss_rate = 0.609, Pending_hits = 2774, Reservation_fails = 21476
	L1D_cache_core[2]: Access = 46606, Miss = 28514, Miss_rate = 0.612, Pending_hits = 2658, Reservation_fails = 23077
	L1D_cache_core[3]: Access = 46078, Miss = 28073, Miss_rate = 0.609, Pending_hits = 2860, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 46509, Miss = 28079, Miss_rate = 0.604, Pending_hits = 3105, Reservation_fails = 21122
	L1D_cache_core[5]: Access = 46430, Miss = 28104, Miss_rate = 0.605, Pending_hits = 2812, Reservation_fails = 21026
	L1D_cache_core[6]: Access = 46112, Miss = 28208, Miss_rate = 0.612, Pending_hits = 3030, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 46353, Miss = 27946, Miss_rate = 0.603, Pending_hits = 3462, Reservation_fails = 20455
	L1D_cache_core[8]: Access = 45681, Miss = 27795, Miss_rate = 0.608, Pending_hits = 2694, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 45392, Miss = 27967, Miss_rate = 0.616, Pending_hits = 2851, Reservation_fails = 25653
	L1D_cache_core[10]: Access = 45729, Miss = 28010, Miss_rate = 0.613, Pending_hits = 2941, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 46448, Miss = 28384, Miss_rate = 0.611, Pending_hits = 2908, Reservation_fails = 23869
	L1D_cache_core[12]: Access = 45730, Miss = 27779, Miss_rate = 0.607, Pending_hits = 3258, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46049, Miss = 28338, Miss_rate = 0.615, Pending_hits = 2642, Reservation_fails = 26120
	L1D_cache_core[14]: Access = 45555, Miss = 28203, Miss_rate = 0.619, Pending_hits = 2945, Reservation_fails = 23538
	L1D_total_cache_accesses = 690652
	L1D_total_cache_misses = 421580
	L1D_total_cache_miss_rate = 0.6104
	L1D_total_cache_pending_hits = 43706
	L1D_total_cache_reservation_fails = 349454
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 249372
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 135713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8020
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46833
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 780847
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23523
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 13850
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 97216
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34257
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 804370

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 67822
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67884
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10696, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48678, 21741, 13299, 13299, 13299, 13299, 13299, 13299, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 
gpgpu_n_tot_thrd_icount = 263144448
gpgpu_n_tot_w_icount = 8223264
gpgpu_n_stall_shd_mem = 483263
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 409899
gpgpu_n_mem_write_global = 178012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8202240
gpgpu_n_store_insn = 2848192
gpgpu_n_shmem_insn = 91927232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933440
gpgpu_n_shmem_bkconflict = 115136
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 115136
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1644206	W0_Idle:14254298	W0_Scoreboard:10960022	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:549804	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4261590	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3279192 {8:409899,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12816864 {72:178012,}
traffic_breakdown_coretomem[INST_ACC_R] = 217456 {8:27182,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65583840 {40:1639596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2848192 {8:356024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4349120 {40:108728,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1079654 	727554 	168779 	19663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25801 	1098 	218 	510239 	29025 	29916 	14704 	3263 	844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	251531 	282636 	257467 	311795 	694616 	197550 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1391 	573 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4436      5677      4567      5012      3907      5505      3836      5095      3596      5634      4291      5675      4047      5622      4173
dram[1]:       5043      4474      4886      4645      4504      4497      4587      4484      3912      3772      4148      4115      4018      3775      4367      3989
dram[2]:       4490      5783      4537      5893      3986      4853      3843      5442      3666      4821      4317      5730      4173      5393      4254      5461
dram[3]:       4747      4898      4521      4979      4291      4518      4483      4932      3755      4022      4080      4430      3824      4136      4009      4490
dram[4]:       6336      4390      5676      4653      5040      3932      5396      3933      4997      3575      5498      4562      5663      3955      5684      4220
dram[5]:       4601      4835      4482      5151      4349      4762      4351      5079      3835      4064      3921      4581      3847      4084      3932      4387
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1179      1458      1126      1461      1287      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1139      1572      1192      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1098       960      1100      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728820 n_nop=1653827 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.07384
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1696886i bk1: 3426a 1692263i bk2: 2280a 1702182i bk3: 3020a 1695869i bk4: 2598a 1696226i bk5: 3458a 1691070i bk6: 2548a 1700334i bk7: 3468a 1692768i bk8: 2832a 1695779i bk9: 3890a 1687268i bk10: 2104a 1701208i bk11: 2940a 1693166i bk12: 1908a 1703714i bk13: 2784a 1697250i bk14: 1812a 1706997i bk15: 2578a 1699976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.073835 
total_CMD = 1728820 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1484163 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1728820 
n_nop = 1653827 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006607 
CoL_Bus_Util = 0.036918 
Either_Row_CoL_Bus_Util = 0.043378 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.003374 
queue_avg = 1.492890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728820 n_nop=1643855 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.08501
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1692271i bk1: 3714a 1687879i bk2: 2722a 1696147i bk3: 3262a 1692039i bk4: 3194a 1688785i bk5: 3738a 1682043i bk6: 3232a 1691829i bk7: 3696a 1687748i bk8: 3616a 1686424i bk9: 4150a 1682505i bk10: 2764a 1693364i bk11: 3056a 1688661i bk12: 2364a 1695493i bk13: 2858a 1692389i bk14: 2258a 1699468i bk15: 2768a 1696540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.085007 
total_CMD = 1728820 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1461597 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1728820 
n_nop = 1643855 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006803 
CoL_Bus_Util = 0.042504 
Either_Row_CoL_Bus_Util = 0.049146 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.003272 
queue_avg = 1.951193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95119
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728820 n_nop=1653701 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.07387
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1690701i bk1: 2558a 1697110i bk2: 3030a 1696485i bk3: 2276a 1702622i bk4: 3470a 1690404i bk5: 2588a 1696863i bk6: 3484a 1692608i bk7: 2548a 1699368i bk8: 3898a 1686849i bk9: 2836a 1694478i bk10: 3028a 1693807i bk11: 1984a 1701172i bk12: 2768a 1696722i bk13: 1918a 1704791i bk14: 2598a 1699922i bk15: 1786a 1707611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073875 
total_CMD = 1728820 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1483218 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1728820 
n_nop = 1653701 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006661 
CoL_Bus_Util = 0.036937 
Either_Row_CoL_Bus_Util = 0.043451 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.003395 
queue_avg = 1.465081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46508
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728820 n_nop=1643759 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.08502
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1685905i bk1: 3040a 1691562i bk2: 3276a 1690276i bk3: 2722a 1696392i bk4: 3732a 1681655i bk5: 3206a 1688335i bk6: 3712a 1687067i bk7: 3212a 1692102i bk8: 4146a 1682507i bk9: 3630a 1685944i bk10: 3156a 1690641i bk11: 2634a 1692035i bk12: 2858a 1691263i bk13: 2364a 1697460i bk14: 2784a 1696791i bk15: 2244a 1700163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.085023 
total_CMD = 1728820 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1461369 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1728820 
n_nop = 1643759 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006851 
CoL_Bus_Util = 0.042512 
Either_Row_CoL_Bus_Util = 0.049202 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.003268 
queue_avg = 1.890656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728820 n_nop=1654110 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.07352
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1697380i bk1: 3394a 1691411i bk2: 2292a 1702358i bk3: 3030a 1696622i bk4: 2560a 1696680i bk5: 3464a 1690422i bk6: 2542a 1699709i bk7: 3476a 1691374i bk8: 2810a 1696938i bk9: 3896a 1686996i bk10: 2068a 1702538i bk11: 2900a 1693835i bk12: 1904a 1705034i bk13: 2762a 1699184i bk14: 1794a 1707901i bk15: 2576a 1699569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.073516 
total_CMD = 1728820 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1485321 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1728820 
n_nop = 1654110 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006615 
CoL_Bus_Util = 0.036758 
Either_Row_CoL_Bus_Util = 0.043214 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.003668 
queue_avg = 1.469438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46944
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728820 n_nop=1646569 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.0826
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1689462i bk1: 3428a 1690260i bk2: 2742a 1695502i bk3: 3174a 1692278i bk4: 3184a 1686235i bk5: 3590a 1684807i bk6: 3238a 1690249i bk7: 3580a 1688301i bk8: 3614a 1684783i bk9: 3912a 1683063i bk10: 2694a 1691053i bk11: 2898a 1692403i bk12: 2338a 1695434i bk13: 2726a 1693350i bk14: 2248a 1696936i bk15: 2640a 1697056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.082600 
total_CMD = 1728820 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1475318 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1728820 
n_nop = 1646569 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006423 
CoL_Bus_Util = 0.041300 
Either_Row_CoL_Bus_Util = 0.047576 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.003076 
queue_avg = 1.815453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81545

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157254, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 181694, Miss = 33668, Miss_rate = 0.185, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 171958, Miss = 30710, Miss_rate = 0.179, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 192606, Miss = 36070, Miss_rate = 0.187, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 179752, Miss = 33860, Miss_rate = 0.188, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 157948, Miss = 24942, Miss_rate = 0.158, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 190654, Miss = 36254, Miss_rate = 0.190, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 173888, Miss = 30566, Miss_rate = 0.176, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155580, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 180250, Miss = 33582, Miss_rate = 0.186, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 172810, Miss = 30580, Miss_rate = 0.177, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 189984, Miss = 34106, Miss_rate = 0.180, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2104378
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1779
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36715
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 68514
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38692
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2104378
icnt_total_pkts_simt_to_mem=793120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2719437
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2897298
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 5)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 5)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 5)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.124 (70 samples)
	minimum = 5 (70 samples)
	maximum = 237.457 (70 samples)
Network latency average = 20.7707 (70 samples)
	minimum = 5 (70 samples)
	maximum = 234.814 (70 samples)
Flit latency average = 19.941 (70 samples)
	minimum = 5 (70 samples)
	maximum = 234.357 (70 samples)
Fragmentation average = 0.00263821 (70 samples)
	minimum = 0 (70 samples)
	maximum = 67.4429 (70 samples)
Injected packet rate average = 0.0684885 (70 samples)
	minimum = 0.0225694 (70 samples)
	maximum = 0.188912 (70 samples)
Accepted packet rate average = 0.0684885 (70 samples)
	minimum = 0.0222368 (70 samples)
	maximum = 0.108008 (70 samples)
Injected flit rate average = 0.0729344 (70 samples)
	minimum = 0.0292845 (70 samples)
	maximum = 0.189091 (70 samples)
Accepted flit rate average = 0.0729344 (70 samples)
	minimum = 0.0296288 (70 samples)
	maximum = 0.108008 (70 samples)
Injected packet size average = 1.06491 (70 samples)
Accepted packet size average = 1.06491 (70 samples)
Hops average = 1 (70 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 45 min, 35 sec (6335 sec)
gpgpu_simulation_rate = 39882 (inst/sec)
gpgpu_simulation_rate = 295 (cycle/sec)
gpgpu_silicon_slowdown = 3389830x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 71 '_Z13lud_perimeterPfii'
Destroy streams for kernel 71: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 71 
kernel_stream_id = 63811
gpu_sim_cycle = 25583
gpu_sim_insn = 157440
gpu_ipc =       6.1541
gpu_tot_sim_cycle = 1896629
gpu_tot_sim_insn = 252814656
gpu_tot_ipc =     133.2968
gpu_tot_issued_cta = 10704
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0876% 
max_total_param_size = 0
gpu_stall_dramfull = 206673
gpu_stall_icnt2sh    = 335999
partiton_level_parallism =       0.0491
partiton_level_parallism_total  =       0.3250
partiton_level_parallism_util =       1.0162
partiton_level_parallism_util_total  =       1.7554
L2_BW  =       5.6588 GB/Sec
L2_BW_total  =      35.5815 GB/Sec
gpu_total_sim_rate=39440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4165320
	L1I_total_cache_misses = 74349
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46096, Miss = 28252, Miss_rate = 0.613, Pending_hits = 2766, Reservation_fails = 25106
	L1D_cache_core[1]: Access = 45884, Miss = 27928, Miss_rate = 0.609, Pending_hits = 2774, Reservation_fails = 21476
	L1D_cache_core[2]: Access = 46606, Miss = 28514, Miss_rate = 0.612, Pending_hits = 2658, Reservation_fails = 23077
	L1D_cache_core[3]: Access = 46078, Miss = 28073, Miss_rate = 0.609, Pending_hits = 2860, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 46509, Miss = 28079, Miss_rate = 0.604, Pending_hits = 3105, Reservation_fails = 21122
	L1D_cache_core[5]: Access = 46430, Miss = 28104, Miss_rate = 0.605, Pending_hits = 2812, Reservation_fails = 21026
	L1D_cache_core[6]: Access = 46191, Miss = 28256, Miss_rate = 0.612, Pending_hits = 3030, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 46432, Miss = 27994, Miss_rate = 0.603, Pending_hits = 3462, Reservation_fails = 20455
	L1D_cache_core[8]: Access = 45760, Miss = 27843, Miss_rate = 0.608, Pending_hits = 2694, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 45471, Miss = 28015, Miss_rate = 0.616, Pending_hits = 2851, Reservation_fails = 25653
	L1D_cache_core[10]: Access = 45808, Miss = 28058, Miss_rate = 0.613, Pending_hits = 2941, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 46527, Miss = 28432, Miss_rate = 0.611, Pending_hits = 2908, Reservation_fails = 23869
	L1D_cache_core[12]: Access = 45809, Miss = 27827, Miss_rate = 0.607, Pending_hits = 3258, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46128, Miss = 28386, Miss_rate = 0.615, Pending_hits = 2642, Reservation_fails = 26120
	L1D_cache_core[14]: Access = 45555, Miss = 28203, Miss_rate = 0.619, Pending_hits = 2945, Reservation_fails = 23538
	L1D_total_cache_accesses = 691284
	L1D_total_cache_misses = 421964
	L1D_total_cache_miss_rate = 0.6104
	L1D_total_cache_pending_hits = 43706
	L1D_total_cache_reservation_fails = 349454
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 249444
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 135713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8020
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46905
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 785104
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24146
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 13850
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 97600
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34505
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 809250

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 67822
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67884
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48678, 21741, 13299, 13299, 13299, 13299, 13299, 13299, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 
gpgpu_n_tot_thrd_icount = 263453184
gpgpu_n_tot_w_icount = 8232912
gpgpu_n_stall_shd_mem = 485055
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410283
gpgpu_n_mem_write_global = 178260
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8208384
gpgpu_n_store_insn = 2852160
gpgpu_n_shmem_insn = 91978176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7934976
gpgpu_n_shmem_bkconflict = 116928
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1644614	W0_Idle:14551782	W0_Scoreboard:11061310	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610364
single_issue_nums: WS0:4271238	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3282264 {8:410283,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12834720 {72:178260,}
traffic_breakdown_coretomem[INST_ACC_R] = 222440 {8:27805,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65645280 {40:1641132,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2852160 {8:356520,}
traffic_breakdown_memtocore[INST_ACC_R] = 4448800 {40:111220,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1081686 	727554 	168779 	19663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26417 	1105 	218 	510871 	29025 	29916 	14704 	3263 	844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	253563 	282636 	257467 	311795 	694616 	197550 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1418 	573 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4436      5677      4567      5012      3907      5505      3836      5095      3596      5634      4291      5675      4047      5622      4186
dram[1]:       5048      4474      4891      4645      4508      4497      4591      4484      3916      3772      4150      4115      4018      3775      4387      4001
dram[2]:       4490      5783      4537      5893      3986      4853      3843      5442      3666      4821      4317      5730      4173      5393      4267      5461
dram[3]:       4747      4904      4521      4984      4291      4523      4483      4936      3755      4026      4080      4431      3824      4136      4020      4515
dram[4]:       6336      4390      5676      4653      5040      3932      5396      3933      4997      3575      5498      4562      5663      3955      5684      4235
dram[5]:       4604      4837      4486      5153      4351      4764      4354      5081      3837      4065      3922      4581      3847      4084      3952      4401
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1179      1458      1126      1461      1287      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1139      1572      1192      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1098       960      1100      1193      1149      1434      1096      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1752458 n_nop=1677465 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.07284
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1720524i bk1: 3426a 1715901i bk2: 2280a 1725820i bk3: 3020a 1719507i bk4: 2598a 1719864i bk5: 3458a 1714708i bk6: 2548a 1723972i bk7: 3468a 1716406i bk8: 2832a 1719417i bk9: 3890a 1710906i bk10: 2104a 1724846i bk11: 2940a 1716804i bk12: 1908a 1727352i bk13: 2784a 1720888i bk14: 1812a 1730635i bk15: 2578a 1723614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.072839 
total_CMD = 1752458 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1507801 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1752458 
n_nop = 1677465 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006518 
CoL_Bus_Util = 0.036420 
Either_Row_CoL_Bus_Util = 0.042793 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.003374 
queue_avg = 1.472753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47275
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1752458 n_nop=1667493 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.08386
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1715909i bk1: 3714a 1711517i bk2: 2722a 1719785i bk3: 3262a 1715677i bk4: 3194a 1712423i bk5: 3738a 1705681i bk6: 3232a 1715467i bk7: 3696a 1711386i bk8: 3616a 1710062i bk9: 4150a 1706143i bk10: 2764a 1717002i bk11: 3056a 1712299i bk12: 2364a 1719131i bk13: 2858a 1716027i bk14: 2258a 1723106i bk15: 2768a 1720178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.083860 
total_CMD = 1752458 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1485235 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1752458 
n_nop = 1667493 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006712 
CoL_Bus_Util = 0.041930 
Either_Row_CoL_Bus_Util = 0.048483 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.003272 
queue_avg = 1.924875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92487
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1752458 n_nop=1677339 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.07288
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1714339i bk1: 2558a 1720748i bk2: 3030a 1720123i bk3: 2276a 1726260i bk4: 3470a 1714042i bk5: 2588a 1720501i bk6: 3484a 1716246i bk7: 2548a 1723006i bk8: 3898a 1710487i bk9: 2836a 1718116i bk10: 3028a 1717445i bk11: 1984a 1724810i bk12: 2768a 1720360i bk13: 1918a 1728429i bk14: 2598a 1723560i bk15: 1786a 1731249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072878 
total_CMD = 1752458 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1506856 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1752458 
n_nop = 1677339 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006571 
CoL_Bus_Util = 0.036439 
Either_Row_CoL_Bus_Util = 0.042865 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.003395 
queue_avg = 1.445320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1752458 n_nop=1667397 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.08388
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1709543i bk1: 3040a 1715200i bk2: 3276a 1713914i bk3: 2722a 1720030i bk4: 3732a 1705293i bk5: 3206a 1711973i bk6: 3712a 1710705i bk7: 3212a 1715740i bk8: 4146a 1706145i bk9: 3630a 1709582i bk10: 3156a 1714279i bk11: 2634a 1715673i bk12: 2858a 1714901i bk13: 2364a 1721098i bk14: 2784a 1720429i bk15: 2244a 1723801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.083876 
total_CMD = 1752458 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1485007 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1752458 
n_nop = 1667397 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006759 
CoL_Bus_Util = 0.041938 
Either_Row_CoL_Bus_Util = 0.048538 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.003268 
queue_avg = 1.865154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1752458 n_nop=1677748 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.07252
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1721018i bk1: 3394a 1715049i bk2: 2292a 1725996i bk3: 3030a 1720260i bk4: 2560a 1720318i bk5: 3464a 1714060i bk6: 2542a 1723347i bk7: 3476a 1715012i bk8: 2810a 1720576i bk9: 3896a 1710634i bk10: 2068a 1726176i bk11: 2900a 1717473i bk12: 1904a 1728672i bk13: 2762a 1722822i bk14: 1794a 1731539i bk15: 2576a 1723207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.072524 
total_CMD = 1752458 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1508959 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1752458 
n_nop = 1677748 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006526 
CoL_Bus_Util = 0.036262 
Either_Row_CoL_Bus_Util = 0.042632 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.003668 
queue_avg = 1.449618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44962
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1752458 n_nop=1670207 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.08149
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1713100i bk1: 3428a 1713898i bk2: 2742a 1719140i bk3: 3174a 1715916i bk4: 3184a 1709873i bk5: 3590a 1708445i bk6: 3238a 1713887i bk7: 3580a 1711939i bk8: 3614a 1708421i bk9: 3912a 1706701i bk10: 2694a 1714691i bk11: 2898a 1716041i bk12: 2338a 1719072i bk13: 2726a 1716988i bk14: 2248a 1720574i bk15: 2640a 1720694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081486 
total_CMD = 1752458 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1498956 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1752458 
n_nop = 1670207 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006336 
CoL_Bus_Util = 0.040743 
Either_Row_CoL_Bus_Util = 0.046935 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.003076 
queue_avg = 1.790965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157478, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 182070, Miss = 33668, Miss_rate = 0.185, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 172568, Miss = 30710, Miss_rate = 0.178, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 192982, Miss = 36070, Miss_rate = 0.187, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 180064, Miss = 33860, Miss_rate = 0.188, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158140, Miss = 24942, Miss_rate = 0.158, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 190966, Miss = 36254, Miss_rate = 0.190, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 174524, Miss = 30566, Miss_rate = 0.175, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155772, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 180578, Miss = 33582, Miss_rate = 0.186, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 173448, Miss = 30580, Miss_rate = 0.176, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 190312, Miss = 34106, Miss_rate = 0.179, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2108902
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1775
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 299705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39207
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 331084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 69010
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2108902
icnt_total_pkts_simt_to_mem=794623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0533
	minimum = 5
	maximum = 11
Network latency average = 5.0533
	minimum = 5
	maximum = 11
Slowest packet = 2719492
Flit latency average = 5.01626
	minimum = 5
	maximum = 11
Slowest flit = 2897504
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00836638
	minimum = 0 (at node 0)
	maximum = 0.0249384 (at node 25)
Accepted packet rate average = 0.00836638
	minimum = 0 (at node 0)
	maximum = 0.0221241 (at node 6)
Injected flit rate average = 0.00872541
	minimum = 0 (at node 0)
	maximum = 0.0249384 (at node 25)
Accepted flit rate average= 0.00872541
	minimum = 0 (at node 0)
	maximum = 0.0221241 (at node 6)
Injected packet length average = 1.04291
Accepted packet length average = 1.04291
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8835 (71 samples)
	minimum = 5 (71 samples)
	maximum = 234.268 (71 samples)
Network latency average = 20.5493 (71 samples)
	minimum = 5 (71 samples)
	maximum = 231.662 (71 samples)
Flit latency average = 19.7308 (71 samples)
	minimum = 5 (71 samples)
	maximum = 231.211 (71 samples)
Fragmentation average = 0.00260106 (71 samples)
	minimum = 0 (71 samples)
	maximum = 66.493 (71 samples)
Injected packet rate average = 0.0676418 (71 samples)
	minimum = 0.0222515 (71 samples)
	maximum = 0.186602 (71 samples)
Accepted packet rate average = 0.0676418 (71 samples)
	minimum = 0.0219236 (71 samples)
	maximum = 0.106798 (71 samples)
Injected flit rate average = 0.07203 (71 samples)
	minimum = 0.028872 (71 samples)
	maximum = 0.186779 (71 samples)
Accepted flit rate average = 0.07203 (71 samples)
	minimum = 0.0292115 (71 samples)
	maximum = 0.106798 (71 samples)
Injected packet size average = 1.06487 (71 samples)
Accepted packet size average = 1.06487 (71 samples)
Hops average = 1 (71 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 46 min, 50 sec (6410 sec)
gpgpu_simulation_rate = 39440 (inst/sec)
gpgpu_simulation_rate = 295 (cycle/sec)
gpgpu_silicon_slowdown = 3389830x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 72 '_Z12lud_internalPfii'
Destroy streams for kernel 72: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 72 
kernel_stream_id = 63811
gpu_sim_cycle = 4643
gpu_sim_insn = 1523712
gpu_ipc =     328.1740
gpu_tot_sim_cycle = 1901272
gpu_tot_sim_insn = 254338368
gpu_tot_ipc =     133.7727
gpu_tot_issued_cta = 10768
gpu_occupancy = 61.1468% 
gpu_tot_occupancy = 30.2008% 
max_total_param_size = 0
gpu_stall_dramfull = 210138
gpu_stall_icnt2sh    = 339389
partiton_level_parallism =       0.8090
partiton_level_parallism_total  =       0.3262
partiton_level_parallism_util =       1.7261
partiton_level_parallism_util_total  =       1.7553
L2_BW  =      89.4318 GB/Sec
L2_BW_total  =      35.7130 GB/Sec
gpu_total_sim_rate=39567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4189384
	L1I_total_cache_misses = 75334
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46416, Miss = 28460, Miss_rate = 0.613, Pending_hits = 2798, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46204, Miss = 28136, Miss_rate = 0.609, Pending_hits = 2806, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 46926, Miss = 28722, Miss_rate = 0.612, Pending_hits = 2690, Reservation_fails = 23527
	L1D_cache_core[3]: Access = 46334, Miss = 28249, Miss_rate = 0.610, Pending_hits = 2876, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 46765, Miss = 28239, Miss_rate = 0.604, Pending_hits = 3137, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 46686, Miss = 28280, Miss_rate = 0.606, Pending_hits = 2828, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 46447, Miss = 28416, Miss_rate = 0.612, Pending_hits = 3062, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 46688, Miss = 28170, Miss_rate = 0.603, Pending_hits = 3478, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46016, Miss = 28003, Miss_rate = 0.609, Pending_hits = 2726, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 45727, Miss = 28191, Miss_rate = 0.617, Pending_hits = 2867, Reservation_fails = 25987
	L1D_cache_core[10]: Access = 46064, Miss = 28218, Miss_rate = 0.613, Pending_hits = 2973, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 46783, Miss = 28608, Miss_rate = 0.612, Pending_hits = 2924, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46065, Miss = 27987, Miss_rate = 0.608, Pending_hits = 3290, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46384, Miss = 28562, Miss_rate = 0.616, Pending_hits = 2658, Reservation_fails = 26313
	L1D_cache_core[14]: Access = 45875, Miss = 28411, Miss_rate = 0.619, Pending_hits = 2977, Reservation_fails = 23538
	L1D_total_cache_accesses = 695380
	L1D_total_cache_misses = 424652
	L1D_total_cache_miss_rate = 0.6107
	L1D_total_cache_pending_hits = 44090
	L1D_total_cache_reservation_fails = 351428
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 250980
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 137687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8404
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48441
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 808183
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25131
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 100672
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35529
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 833314

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 69664
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48771, 21834, 13392, 13392, 13392, 13392, 13392, 13392, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 264976896
gpgpu_n_tot_w_icount = 8280528
gpgpu_n_stall_shd_mem = 487103
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 412971
gpgpu_n_mem_write_global = 179284
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257536
gpgpu_n_store_insn = 2868544
gpgpu_n_shmem_insn = 92535232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984128
gpgpu_n_shmem_bkconflict = 116928
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1656063	W0_Idle:14563326	W0_Scoreboard:11120495	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4295046	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3303768 {8:412971,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12908448 {72:179284,}
traffic_breakdown_coretomem[INST_ACC_R] = 222792 {8:27849,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66075360 {40:1651884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868544 {8:358568,}
traffic_breakdown_memtocore[INST_ACC_R] = 4455840 {40:111396,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1086299 	733189 	170716 	20278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26447 	1112 	219 	514064 	29194 	30071 	14746 	3381 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	254037 	283452 	258466 	312988 	703117 	198367 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1421 	578 	50 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4463      5677      4597      5012      3936      5505      3867      5095      3619      5634      4305      5675      4047      5622      4279
dram[1]:       5147      4502      5008      4682      4634      4529      4742      4518      4028      3805      4206      4129      4018      3775      4387      4072
dram[2]:       4516      5783      4564      5893      4012      4853      3873      5442      3690      4821      4330      5730      4173      5393      4367      5461
dram[3]:       4779      4992      4559      5088      4326      4634      4520      5077      3788      4140      4095      4476      3824      4136      4085      4515
dram[4]:       6336      4419      5676      4682      5040      3960      5396      3968      4997      3600      5498      4572      5663      3955      5684      4370
dram[5]:       4696      4868      4592      5191      4470      4800      4474      5117      3935      4100      3963      4592      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1756748 n_nop=1681755 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.07266
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1724814i bk1: 3426a 1720191i bk2: 2280a 1730110i bk3: 3020a 1723797i bk4: 2598a 1724154i bk5: 3458a 1718998i bk6: 2548a 1728262i bk7: 3468a 1720696i bk8: 2832a 1723707i bk9: 3890a 1715196i bk10: 2104a 1729136i bk11: 2940a 1721094i bk12: 1908a 1731642i bk13: 2784a 1725178i bk14: 1812a 1734925i bk15: 2578a 1727904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.072662 
total_CMD = 1756748 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1512091 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1756748 
n_nop = 1681755 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006502 
CoL_Bus_Util = 0.036331 
Either_Row_CoL_Bus_Util = 0.042689 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.003374 
queue_avg = 1.469157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46916
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1756748 n_nop=1671783 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.08366
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1720199i bk1: 3714a 1715807i bk2: 2722a 1724075i bk3: 3262a 1719967i bk4: 3194a 1716713i bk5: 3738a 1709971i bk6: 3232a 1719757i bk7: 3696a 1715676i bk8: 3616a 1714352i bk9: 4150a 1710433i bk10: 2764a 1721292i bk11: 3056a 1716589i bk12: 2364a 1723421i bk13: 2858a 1720317i bk14: 2258a 1727396i bk15: 2768a 1724468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.083656 
total_CMD = 1756748 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1489525 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1756748 
n_nop = 1671783 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006695 
CoL_Bus_Util = 0.041828 
Either_Row_CoL_Bus_Util = 0.048365 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.003272 
queue_avg = 1.920174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1756748 n_nop=1681629 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.0727
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1718629i bk1: 2558a 1725038i bk2: 3030a 1724413i bk3: 2276a 1730550i bk4: 3470a 1718332i bk5: 2588a 1724791i bk6: 3484a 1720536i bk7: 2548a 1727296i bk8: 3898a 1714777i bk9: 2836a 1722406i bk10: 3028a 1721735i bk11: 1984a 1729100i bk12: 2768a 1724650i bk13: 1918a 1732719i bk14: 2598a 1727850i bk15: 1786a 1735539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072700 
total_CMD = 1756748 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1511146 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1756748 
n_nop = 1681629 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006555 
CoL_Bus_Util = 0.036350 
Either_Row_CoL_Bus_Util = 0.042760 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.003395 
queue_avg = 1.441790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1756748 n_nop=1671687 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.08367
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1713833i bk1: 3040a 1719490i bk2: 3276a 1718204i bk3: 2722a 1724320i bk4: 3732a 1709583i bk5: 3206a 1716263i bk6: 3712a 1714995i bk7: 3212a 1720030i bk8: 4146a 1710435i bk9: 3630a 1713872i bk10: 3156a 1718569i bk11: 2634a 1719963i bk12: 2858a 1719191i bk13: 2364a 1725388i bk14: 2784a 1724719i bk15: 2244a 1728091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.083672 
total_CMD = 1756748 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1489297 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1756748 
n_nop = 1671687 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006742 
CoL_Bus_Util = 0.041836 
Either_Row_CoL_Bus_Util = 0.048420 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.003268 
queue_avg = 1.860599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1756748 n_nop=1682038 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.07235
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1725308i bk1: 3394a 1719339i bk2: 2292a 1730286i bk3: 3030a 1724550i bk4: 2560a 1724608i bk5: 3464a 1718350i bk6: 2542a 1727637i bk7: 3476a 1719302i bk8: 2810a 1724866i bk9: 3896a 1714924i bk10: 2068a 1730466i bk11: 2900a 1721763i bk12: 1904a 1732962i bk13: 2762a 1727112i bk14: 1794a 1735829i bk15: 2576a 1727497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.072347 
total_CMD = 1756748 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1513249 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1756748 
n_nop = 1682038 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006510 
CoL_Bus_Util = 0.036174 
Either_Row_CoL_Bus_Util = 0.042527 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.003668 
queue_avg = 1.446078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1756748 n_nop=1674497 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.08129
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1717390i bk1: 3428a 1718188i bk2: 2742a 1723430i bk3: 3174a 1720206i bk4: 3184a 1714163i bk5: 3590a 1712735i bk6: 3238a 1718177i bk7: 3580a 1716229i bk8: 3614a 1712711i bk9: 3912a 1710991i bk10: 2694a 1718981i bk11: 2898a 1720331i bk12: 2338a 1723362i bk13: 2726a 1721278i bk14: 2248a 1724864i bk15: 2640a 1724984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081287 
total_CMD = 1756748 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1503246 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1756748 
n_nop = 1674497 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006321 
CoL_Bus_Util = 0.040643 
Either_Row_CoL_Bus_Util = 0.046820 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.003076 
queue_avg = 1.786592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157478, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 183502, Miss = 33668, Miss_rate = 0.183, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 173944, Miss = 30710, Miss_rate = 0.177, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 194418, Miss = 36070, Miss_rate = 0.186, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 181496, Miss = 33860, Miss_rate = 0.187, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158208, Miss = 24942, Miss_rate = 0.158, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 192398, Miss = 36254, Miss_rate = 0.188, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 175936, Miss = 30566, Miss_rate = 0.174, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155772, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 182102, Miss = 33582, Miss_rate = 0.184, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 174824, Miss = 30580, Miss_rate = 0.175, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 191800, Miss = 34106, Miss_rate = 0.178, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2121878
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1765
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 310457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39383
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 341836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 71058
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2121878
icnt_total_pkts_simt_to_mem=799403
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.1847
	minimum = 5
	maximum = 1000
Network latency average = 64.6476
	minimum = 5
	maximum = 1000
Slowest packet = 2730541
Flit latency average = 61.5038
	minimum = 5
	maximum = 1000
Slowest flit = 2908801
Fragmentation average = 0.0171528
	minimum = 0
	maximum = 163
Injected packet rate average = 0.133471
	minimum = 0 (at node 15)
	maximum = 0.328236 (at node 24)
Accepted packet rate average = 0.133471
	minimum = 0 (at node 15)
	maximum = 0.213655 (at node 0)
Injected flit rate average = 0.141639
	minimum = 0 (at node 15)
	maximum = 0.328236 (at node 24)
Accepted flit rate average= 0.141639
	minimum = 0 (at node 15)
	maximum = 0.213655 (at node 0)
Injected packet length average = 1.0612
Accepted packet length average = 1.0612
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5544 (72 samples)
	minimum = 5 (72 samples)
	maximum = 244.903 (72 samples)
Network latency average = 21.1618 (72 samples)
	minimum = 5 (72 samples)
	maximum = 242.333 (72 samples)
Flit latency average = 20.311 (72 samples)
	minimum = 5 (72 samples)
	maximum = 241.889 (72 samples)
Fragmentation average = 0.00280316 (72 samples)
	minimum = 0 (72 samples)
	maximum = 67.8333 (72 samples)
Injected packet rate average = 0.068556 (72 samples)
	minimum = 0.0219424 (72 samples)
	maximum = 0.188569 (72 samples)
Accepted packet rate average = 0.068556 (72 samples)
	minimum = 0.0216191 (72 samples)
	maximum = 0.108282 (72 samples)
Injected flit rate average = 0.0729968 (72 samples)
	minimum = 0.028471 (72 samples)
	maximum = 0.188744 (72 samples)
Accepted flit rate average = 0.0729968 (72 samples)
	minimum = 0.0288058 (72 samples)
	maximum = 0.108282 (72 samples)
Injected packet size average = 1.06478 (72 samples)
Accepted packet size average = 1.06478 (72 samples)
Hops average = 1 (72 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 47 min, 8 sec (6428 sec)
gpgpu_simulation_rate = 39567 (inst/sec)
gpgpu_simulation_rate = 295 (cycle/sec)
gpgpu_silicon_slowdown = 3389830x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 73 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 73: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 73 
kernel_stream_id = 63811
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1927987
gpu_tot_sim_insn = 254358248
gpu_tot_ipc =     131.9294
gpu_tot_issued_cta = 10769
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.1587% 
max_total_param_size = 0
gpu_stall_dramfull = 210138
gpu_stall_icnt2sh    = 339389
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3217
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7552
L2_BW  =       0.1701 GB/Sec
L2_BW_total  =      35.2205 GB/Sec
gpu_total_sim_rate=39101

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4191056
	L1I_total_cache_misses = 75346
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46416, Miss = 28460, Miss_rate = 0.613, Pending_hits = 2798, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46204, Miss = 28136, Miss_rate = 0.609, Pending_hits = 2806, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 46926, Miss = 28722, Miss_rate = 0.612, Pending_hits = 2690, Reservation_fails = 23527
	L1D_cache_core[3]: Access = 46365, Miss = 28265, Miss_rate = 0.610, Pending_hits = 2876, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 46765, Miss = 28239, Miss_rate = 0.604, Pending_hits = 3137, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 46686, Miss = 28280, Miss_rate = 0.606, Pending_hits = 2828, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 46447, Miss = 28416, Miss_rate = 0.612, Pending_hits = 3062, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 46688, Miss = 28170, Miss_rate = 0.603, Pending_hits = 3478, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46016, Miss = 28003, Miss_rate = 0.609, Pending_hits = 2726, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 45727, Miss = 28191, Miss_rate = 0.617, Pending_hits = 2867, Reservation_fails = 25987
	L1D_cache_core[10]: Access = 46064, Miss = 28218, Miss_rate = 0.613, Pending_hits = 2973, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 46783, Miss = 28608, Miss_rate = 0.612, Pending_hits = 2924, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46065, Miss = 27987, Miss_rate = 0.608, Pending_hits = 3290, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46384, Miss = 28562, Miss_rate = 0.616, Pending_hits = 2658, Reservation_fails = 26313
	L1D_cache_core[14]: Access = 45875, Miss = 28411, Miss_rate = 0.619, Pending_hits = 2977, Reservation_fails = 23538
	L1D_total_cache_accesses = 695411
	L1D_total_cache_misses = 424668
	L1D_total_cache_miss_rate = 0.6107
	L1D_total_cache_pending_hits = 44090
	L1D_total_cache_reservation_fails = 351428
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 250986
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 137687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8404
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48447
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 809843
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25143
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 100688
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 834986

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 69664
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10769, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48771, 21834, 13392, 13392, 13392, 13392, 13392, 13392, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 265071264
gpgpu_n_tot_w_icount = 8283477
gpgpu_n_stall_shd_mem = 487607
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 412987
gpgpu_n_mem_write_global = 179299
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257792
gpgpu_n_store_insn = 2868784
gpgpu_n_shmem_insn = 92539928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984224
gpgpu_n_shmem_bkconflict = 117432
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 117432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1656063	W0_Idle:14593776	W0_Scoreboard:11140524	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:559547	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4297995	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3303896 {8:412987,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12909528 {72:179299,}
traffic_breakdown_coretomem[INST_ACC_R] = 222888 {8:27861,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66077920 {40:1651948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868784 {8:358598,}
traffic_breakdown_memtocore[INST_ACC_R] = 4457760 {40:111444,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1086393 	733189 	170716 	20278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26459 	1112 	219 	514095 	29194 	30071 	14746 	3381 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	254131 	283452 	258466 	312988 	703117 	198367 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1431 	578 	50 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4467      5677      4597      5012      3936      5505      3867      5095      3619      5634      4305      5675      4047      5622      4279
dram[1]:       5147      4502      5008      4682      4634      4529      4742      4518      4028      3805      4206      4129      4018      3775      4387      4072
dram[2]:       4519      5783      4564      5893      4012      4853      3873      5442      3690      4821      4330      5730      4173      5393      4367      5461
dram[3]:       4779      4992      4559      5088      4326      4634      4520      5077      3788      4140      4095      4476      3824      4136      4085      4515
dram[4]:       6336      4422      5676      4682      5040      3960      5396      3968      4997      3600      5498      4572      5663      3955      5684      4370
dram[5]:       4696      4868      4592      5191      4470      4800      4474      5117      3935      4100      3963      4592      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1781432 n_nop=1706439 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.07165
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1749498i bk1: 3426a 1744875i bk2: 2280a 1754794i bk3: 3020a 1748481i bk4: 2598a 1748838i bk5: 3458a 1743682i bk6: 2548a 1752946i bk7: 3468a 1745380i bk8: 2832a 1748391i bk9: 3890a 1739880i bk10: 2104a 1753820i bk11: 2940a 1745778i bk12: 1908a 1756326i bk13: 2784a 1749862i bk14: 1812a 1759609i bk15: 2578a 1752588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.071655 
total_CMD = 1781432 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1536775 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1781432 
n_nop = 1706439 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006412 
CoL_Bus_Util = 0.035827 
Either_Row_CoL_Bus_Util = 0.042097 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.003374 
queue_avg = 1.448800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4488
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1781432 n_nop=1696467 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.0825
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1744883i bk1: 3714a 1740491i bk2: 2722a 1748759i bk3: 3262a 1744651i bk4: 3194a 1741397i bk5: 3738a 1734655i bk6: 3232a 1744441i bk7: 3696a 1740360i bk8: 3616a 1739036i bk9: 4150a 1735117i bk10: 2764a 1745976i bk11: 3056a 1741273i bk12: 2364a 1748105i bk13: 2858a 1745001i bk14: 2258a 1752080i bk15: 2768a 1749152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.082497 
total_CMD = 1781432 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1514209 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1781432 
n_nop = 1696467 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006603 
CoL_Bus_Util = 0.041248 
Either_Row_CoL_Bus_Util = 0.047695 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.003272 
queue_avg = 1.893568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1781432 n_nop=1706313 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.07169
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1743313i bk1: 2558a 1749722i bk2: 3030a 1749097i bk3: 2276a 1755234i bk4: 3470a 1743016i bk5: 2588a 1749475i bk6: 3484a 1745220i bk7: 2548a 1751980i bk8: 3898a 1739461i bk9: 2836a 1747090i bk10: 3028a 1746419i bk11: 1984a 1753784i bk12: 2768a 1749334i bk13: 1918a 1757403i bk14: 2598a 1752534i bk15: 1786a 1760223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071693 
total_CMD = 1781432 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1535830 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1781432 
n_nop = 1706313 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006464 
CoL_Bus_Util = 0.035846 
Either_Row_CoL_Bus_Util = 0.042168 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.003395 
queue_avg = 1.421812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1781432 n_nop=1696371 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.08251
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1738517i bk1: 3040a 1744174i bk2: 3276a 1742888i bk3: 2722a 1749004i bk4: 3732a 1734267i bk5: 3206a 1740947i bk6: 3712a 1739679i bk7: 3212a 1744714i bk8: 4146a 1735119i bk9: 3630a 1738556i bk10: 3156a 1743253i bk11: 2634a 1744647i bk12: 2858a 1743875i bk13: 2364a 1750072i bk14: 2784a 1749403i bk15: 2244a 1752775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.082512 
total_CMD = 1781432 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1513981 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1781432 
n_nop = 1696371 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006649 
CoL_Bus_Util = 0.041256 
Either_Row_CoL_Bus_Util = 0.047749 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.003268 
queue_avg = 1.834818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83482
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1781432 n_nop=1706722 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.07134
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1749992i bk1: 3394a 1744023i bk2: 2292a 1754970i bk3: 3030a 1749234i bk4: 2560a 1749292i bk5: 3464a 1743034i bk6: 2542a 1752321i bk7: 3476a 1743986i bk8: 2810a 1749550i bk9: 3896a 1739608i bk10: 2068a 1755150i bk11: 2900a 1746447i bk12: 1904a 1757646i bk13: 2762a 1751796i bk14: 1794a 1760513i bk15: 2576a 1752181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.071345 
total_CMD = 1781432 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1537933 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1781432 
n_nop = 1706722 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006420 
CoL_Bus_Util = 0.035672 
Either_Row_CoL_Bus_Util = 0.041938 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.003668 
queue_avg = 1.426040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1781432 n_nop=1699181 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.08016
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1742074i bk1: 3428a 1742872i bk2: 2742a 1748114i bk3: 3174a 1744890i bk4: 3184a 1738847i bk5: 3590a 1737419i bk6: 3238a 1742861i bk7: 3580a 1740913i bk8: 3614a 1737395i bk9: 3912a 1735675i bk10: 2694a 1743665i bk11: 2898a 1745015i bk12: 2338a 1748046i bk13: 2726a 1745962i bk14: 2248a 1749548i bk15: 2640a 1749668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080160 
total_CMD = 1781432 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1527930 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1781432 
n_nop = 1699181 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006233 
CoL_Bus_Util = 0.040080 
Either_Row_CoL_Bus_Util = 0.046171 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.003076 
queue_avg = 1.761836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157486, Miss = 25126, Miss_rate = 0.160, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 183536, Miss = 33668, Miss_rate = 0.183, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 173952, Miss = 30710, Miss_rate = 0.177, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 194418, Miss = 36070, Miss_rate = 0.186, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 181534, Miss = 33860, Miss_rate = 0.187, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158208, Miss = 24942, Miss_rate = 0.158, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 192406, Miss = 36254, Miss_rate = 0.188, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 175936, Miss = 30566, Miss_rate = 0.174, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155780, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 182132, Miss = 33582, Miss_rate = 0.184, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 174832, Miss = 30580, Miss_rate = 0.175, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 191800, Miss = 34106, Miss_rate = 0.178, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2122020
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1764
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 310521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39431
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 341900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 71088
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2122020
icnt_total_pkts_simt_to_mem=799461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2742133
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2921281
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 3)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 3)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 3)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3181 (73 samples)
	minimum = 5 (73 samples)
	maximum = 241.712 (73 samples)
Network latency average = 20.9415 (73 samples)
	minimum = 5 (73 samples)
	maximum = 239.096 (73 samples)
Flit latency average = 20.1012 (73 samples)
	minimum = 5 (73 samples)
	maximum = 238.644 (73 samples)
Fragmentation average = 0.00276476 (73 samples)
	minimum = 0 (73 samples)
	maximum = 66.9041 (73 samples)
Injected packet rate average = 0.0676204 (73 samples)
	minimum = 0.0216419 (73 samples)
	maximum = 0.186008 (73 samples)
Accepted packet rate average = 0.0676204 (73 samples)
	minimum = 0.0213229 (73 samples)
	maximum = 0.106872 (73 samples)
Injected flit rate average = 0.0720006 (73 samples)
	minimum = 0.028081 (73 samples)
	maximum = 0.186188 (73 samples)
Accepted flit rate average = 0.0720006 (73 samples)
	minimum = 0.0284112 (73 samples)
	maximum = 0.106872 (73 samples)
Injected packet size average = 1.06478 (73 samples)
Accepted packet size average = 1.06478 (73 samples)
Hops average = 1 (73 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 25 sec (6505 sec)
gpgpu_simulation_rate = 39101 (inst/sec)
gpgpu_simulation_rate = 296 (cycle/sec)
gpgpu_silicon_slowdown = 3378378x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 74 '_Z13lud_perimeterPfii'
Destroy streams for kernel 74: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 74 
kernel_stream_id = 63811
gpu_sim_cycle = 25583
gpu_sim_insn = 137760
gpu_ipc =       5.3848
gpu_tot_sim_cycle = 1953570
gpu_tot_sim_insn = 254496008
gpu_tot_ipc =     130.2723
gpu_tot_issued_cta = 10776
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.8832% 
max_total_param_size = 0
gpu_stall_dramfull = 210138
gpu_stall_icnt2sh    = 339389
partiton_level_parallism =       0.0423
partiton_level_parallism_total  =       0.3180
partiton_level_parallism_util =       1.0122
partiton_level_parallism_util_total  =       1.7529
L2_BW  =       4.8707 GB/Sec
L2_BW_total  =      34.8230 GB/Sec
gpu_total_sim_rate=38683

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4195326
	L1I_total_cache_misses = 75891
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46416, Miss = 28460, Miss_rate = 0.613, Pending_hits = 2798, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46204, Miss = 28136, Miss_rate = 0.609, Pending_hits = 2806, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 46926, Miss = 28722, Miss_rate = 0.612, Pending_hits = 2690, Reservation_fails = 23527
	L1D_cache_core[3]: Access = 46365, Miss = 28265, Miss_rate = 0.610, Pending_hits = 2876, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 46844, Miss = 28271, Miss_rate = 0.604, Pending_hits = 3137, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 46765, Miss = 28336, Miss_rate = 0.606, Pending_hits = 2828, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 46526, Miss = 28464, Miss_rate = 0.612, Pending_hits = 3062, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 46767, Miss = 28218, Miss_rate = 0.603, Pending_hits = 3478, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46095, Miss = 28051, Miss_rate = 0.609, Pending_hits = 2726, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 45806, Miss = 28239, Miss_rate = 0.616, Pending_hits = 2867, Reservation_fails = 25987
	L1D_cache_core[10]: Access = 46143, Miss = 28266, Miss_rate = 0.613, Pending_hits = 2973, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 46783, Miss = 28608, Miss_rate = 0.612, Pending_hits = 2924, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46065, Miss = 27987, Miss_rate = 0.608, Pending_hits = 3290, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46384, Miss = 28562, Miss_rate = 0.616, Pending_hits = 2658, Reservation_fails = 26313
	L1D_cache_core[14]: Access = 45875, Miss = 28411, Miss_rate = 0.619, Pending_hits = 2977, Reservation_fails = 23538
	L1D_total_cache_accesses = 695964
	L1D_total_cache_misses = 424996
	L1D_total_cache_miss_rate = 0.6107
	L1D_total_cache_pending_hits = 44090
	L1D_total_cache_reservation_fails = 351428
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 251049
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 137687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8404
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48510
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 813568
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14791
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 101024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35761
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 839256

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 69664
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10776, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48771, 21834, 13392, 13392, 13392, 13392, 13392, 13392, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 265341408
gpgpu_n_tot_w_icount = 8291919
gpgpu_n_stall_shd_mem = 489175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413307
gpgpu_n_mem_write_global = 179516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8263168
gpgpu_n_store_insn = 2872256
gpgpu_n_shmem_insn = 92584504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7985568
gpgpu_n_shmem_bkconflict = 119000
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1656420	W0_Idle:14851960	W0_Scoreboard:11227093	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7658169
single_issue_nums: WS0:4306437	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3306456 {8:413307,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12925152 {72:179516,}
traffic_breakdown_coretomem[INST_ACC_R] = 227248 {8:28406,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66129120 {40:1653228,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2872256 {8:359032,}
traffic_breakdown_memtocore[INST_ACC_R] = 4544960 {40:113624,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1088107 	733189 	170716 	20278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26997 	1119 	219 	514632 	29194 	30071 	14746 	3381 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	255845 	283452 	258466 	312988 	703117 	198367 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1462 	578 	50 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4491      5677      4601      5012      3940      5505      3871      5095      3623      5634      4307      5675      4047      5622      4279
dram[1]:       5147      4514      5008      4682      4634      4529      4742      4518      4028      3805      4206      4129      4018      3775      4387      4072
dram[2]:       4540      5783      4569      5893      4016      4853      3877      5442      3693      4821      4332      5730      4173      5393      4367      5461
dram[3]:       4789      4992      4559      5088      4326      4634      4520      5077      3788      4140      4095      4476      3824      4136      4085      4515
dram[4]:       6336      4443      5676      4686      5040      3964      5396      3972      4997      3603      5498      4573      5663      3955      5684      4370
dram[5]:       4697      4878      4592      5191      4470      4800      4474      5117      3935      4100      3963      4592      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231       986      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227       951      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1805070 n_nop=1730077 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.07072
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1773136i bk1: 3426a 1768513i bk2: 2280a 1778432i bk3: 3020a 1772119i bk4: 2598a 1772476i bk5: 3458a 1767320i bk6: 2548a 1776584i bk7: 3468a 1769018i bk8: 2832a 1772029i bk9: 3890a 1763518i bk10: 2104a 1777458i bk11: 2940a 1769416i bk12: 1908a 1779964i bk13: 2784a 1773500i bk14: 1812a 1783247i bk15: 2578a 1776226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.070716 
total_CMD = 1805070 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1560413 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1805070 
n_nop = 1730077 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006328 
CoL_Bus_Util = 0.035358 
Either_Row_CoL_Bus_Util = 0.041546 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003374 
queue_avg = 1.429827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42983
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1805070 n_nop=1720105 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.08142
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1768521i bk1: 3714a 1764129i bk2: 2722a 1772397i bk3: 3262a 1768289i bk4: 3194a 1765035i bk5: 3738a 1758293i bk6: 3232a 1768079i bk7: 3696a 1763998i bk8: 3616a 1762674i bk9: 4150a 1758755i bk10: 2764a 1769614i bk11: 3056a 1764911i bk12: 2364a 1771743i bk13: 2858a 1768639i bk14: 2258a 1775718i bk15: 2768a 1772790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.081416 
total_CMD = 1805070 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1537847 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1805070 
n_nop = 1720105 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006516 
CoL_Bus_Util = 0.040708 
Either_Row_CoL_Bus_Util = 0.047070 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.003272 
queue_avg = 1.868771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86877
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1805070 n_nop=1729951 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.07075
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1766951i bk1: 2558a 1773360i bk2: 3030a 1772735i bk3: 2276a 1778872i bk4: 3470a 1766654i bk5: 2588a 1773113i bk6: 3484a 1768858i bk7: 2548a 1775618i bk8: 3898a 1763099i bk9: 2836a 1770728i bk10: 3028a 1770057i bk11: 1984a 1777422i bk12: 2768a 1772972i bk13: 1918a 1781041i bk14: 2598a 1776172i bk15: 1786a 1783861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070754 
total_CMD = 1805070 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1559468 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1805070 
n_nop = 1729951 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006380 
CoL_Bus_Util = 0.035377 
Either_Row_CoL_Bus_Util = 0.041616 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.003395 
queue_avg = 1.403193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40319
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1805070 n_nop=1720009 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.08143
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1762155i bk1: 3040a 1767812i bk2: 3276a 1766526i bk3: 2722a 1772642i bk4: 3732a 1757905i bk5: 3206a 1764585i bk6: 3712a 1763317i bk7: 3212a 1768352i bk8: 4146a 1758757i bk9: 3630a 1762194i bk10: 3156a 1766891i bk11: 2634a 1768285i bk12: 2858a 1767513i bk13: 2364a 1773710i bk14: 2784a 1773041i bk15: 2244a 1776413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.081432 
total_CMD = 1805070 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1537619 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1805070 
n_nop = 1720009 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006562 
CoL_Bus_Util = 0.040716 
Either_Row_CoL_Bus_Util = 0.047123 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.003268 
queue_avg = 1.810791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1805070 n_nop=1730360 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.07041
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1773630i bk1: 3394a 1767661i bk2: 2292a 1778608i bk3: 3030a 1772872i bk4: 2560a 1772930i bk5: 3464a 1766672i bk6: 2542a 1775959i bk7: 3476a 1767624i bk8: 2810a 1773188i bk9: 3896a 1763246i bk10: 2068a 1778788i bk11: 2900a 1770085i bk12: 1904a 1781284i bk13: 2762a 1775434i bk14: 1794a 1784151i bk15: 2576a 1775819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.070411 
total_CMD = 1805070 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1561571 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1805070 
n_nop = 1730360 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006335 
CoL_Bus_Util = 0.035205 
Either_Row_CoL_Bus_Util = 0.041389 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.003668 
queue_avg = 1.407366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40737
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1805070 n_nop=1722819 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07911
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1765712i bk1: 3428a 1766510i bk2: 2742a 1771752i bk3: 3174a 1768528i bk4: 3184a 1762485i bk5: 3590a 1761057i bk6: 3238a 1766499i bk7: 3580a 1764551i bk8: 3614a 1761033i bk9: 3912a 1759313i bk10: 2694a 1767303i bk11: 2898a 1768653i bk12: 2338a 1771684i bk13: 2726a 1769600i bk14: 2248a 1773186i bk15: 2640a 1773306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.079111 
total_CMD = 1805070 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1551568 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1805070 
n_nop = 1722819 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006152 
CoL_Bus_Util = 0.039555 
Either_Row_CoL_Bus_Util = 0.045567 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003076 
queue_avg = 1.738764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157682, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 184228, Miss = 33668, Miss_rate = 0.183, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174120, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 194778, Miss = 36070, Miss_rate = 0.185, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 182140, Miss = 33860, Miss_rate = 0.186, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158376, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 192694, Miss = 36254, Miss_rate = 0.188, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176104, Miss = 30566, Miss_rate = 0.174, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155948, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 182732, Miss = 33582, Miss_rate = 0.184, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175024, Miss = 30580, Miss_rate = 0.175, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 192088, Miss = 34106, Miss_rate = 0.178, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2125914
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1761
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41611
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 343180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 71522
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43588
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2125914
icnt_total_pkts_simt_to_mem=800760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04703
	minimum = 5
	maximum = 10
Network latency average = 5.04703
	minimum = 5
	maximum = 10
Slowest packet = 2742187
Flit latency average = 5.00327
	minimum = 5
	maximum = 10
Slowest flit = 2921486
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00720386
	minimum = 0 (at node 0)
	maximum = 0.0270492 (at node 16)
Accepted packet rate average = 0.00720386
	minimum = 0 (at node 0)
	maximum = 0.0221241 (at node 6)
Injected flit rate average = 0.00751801
	minimum = 0 (at node 0)
	maximum = 0.0270492 (at node 16)
Accepted flit rate average= 0.00751801
	minimum = 0 (at node 0)
	maximum = 0.0221241 (at node 6)
Injected packet length average = 1.04361
Accepted packet length average = 1.04361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0847 (74 samples)
	minimum = 5 (74 samples)
	maximum = 238.581 (74 samples)
Network latency average = 20.7267 (74 samples)
	minimum = 5 (74 samples)
	maximum = 236 (74 samples)
Flit latency average = 19.8972 (74 samples)
	minimum = 5 (74 samples)
	maximum = 235.554 (74 samples)
Fragmentation average = 0.0027274 (74 samples)
	minimum = 0 (74 samples)
	maximum = 66 (74 samples)
Injected packet rate average = 0.066804 (74 samples)
	minimum = 0.0213494 (74 samples)
	maximum = 0.18386 (74 samples)
Accepted packet rate average = 0.066804 (74 samples)
	minimum = 0.0210348 (74 samples)
	maximum = 0.105726 (74 samples)
Injected flit rate average = 0.0711293 (74 samples)
	minimum = 0.0277015 (74 samples)
	maximum = 0.184037 (74 samples)
Accepted flit rate average = 0.0711293 (74 samples)
	minimum = 0.0280273 (74 samples)
	maximum = 0.105726 (74 samples)
Injected packet size average = 1.06475 (74 samples)
Accepted packet size average = 1.06475 (74 samples)
Hops average = 1 (74 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 39 sec (6579 sec)
gpgpu_simulation_rate = 38683 (inst/sec)
gpgpu_simulation_rate = 296 (cycle/sec)
gpgpu_silicon_slowdown = 3378378x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 75 '_Z12lud_internalPfii'
Destroy streams for kernel 75: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 75 
kernel_stream_id = 63811
gpu_sim_cycle = 3810
gpu_sim_insn = 1166592
gpu_ipc =     306.1921
gpu_tot_sim_cycle = 1957380
gpu_tot_sim_insn = 255662600
gpu_tot_ipc =     130.6147
gpu_tot_issued_cta = 10825
gpu_occupancy = 47.3667% 
gpu_tot_occupancy = 29.9343% 
max_total_param_size = 0
gpu_stall_dramfull = 211873
gpu_stall_icnt2sh    = 341272
partiton_level_parallism =       0.7409
partiton_level_parallism_total  =       0.3188
partiton_level_parallism_util =       1.6095
partiton_level_parallism_util_total  =       1.7522
L2_BW  =      81.6714 GB/Sec
L2_BW_total  =      34.9142 GB/Sec
gpu_total_sim_rate=38777

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4213750
	L1I_total_cache_misses = 76544
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46608, Miss = 28588, Miss_rate = 0.613, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46396, Miss = 28248, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47118, Miss = 28850, Miss_rate = 0.612, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 46557, Miss = 28377, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47036, Miss = 28399, Miss_rate = 0.604, Pending_hits = 3153, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 46957, Miss = 28464, Miss_rate = 0.606, Pending_hits = 2844, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 46718, Miss = 28592, Miss_rate = 0.612, Pending_hits = 3078, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 46959, Miss = 28346, Miss_rate = 0.604, Pending_hits = 3494, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46287, Miss = 28163, Miss_rate = 0.608, Pending_hits = 2742, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 45998, Miss = 28367, Miss_rate = 0.617, Pending_hits = 2867, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46335, Miss = 28378, Miss_rate = 0.612, Pending_hits = 2989, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47039, Miss = 28768, Miss_rate = 0.612, Pending_hits = 2940, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46321, Miss = 28147, Miss_rate = 0.608, Pending_hits = 3322, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46640, Miss = 28738, Miss_rate = 0.616, Pending_hits = 2674, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46131, Miss = 28571, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 699100
	L1D_total_cache_misses = 426996
	L1D_total_cache_miss_rate = 0.6108
	L1D_total_cache_pending_hits = 44330
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 252225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 87795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 49686
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 831339
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26341
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15405
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 103376
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36545
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 857680

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10825, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48864, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 266508000
gpgpu_n_tot_w_icount = 8328375
gpgpu_n_stall_shd_mem = 490743
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415307
gpgpu_n_mem_write_global = 180300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8300800
gpgpu_n_store_insn = 2884800
gpgpu_n_shmem_insn = 93011000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023200
gpgpu_n_shmem_bkconflict = 119000
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1664758	W0_Idle:14860929	W0_Scoreboard:11279078	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4324665	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3322456 {8:415307,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12981600 {72:180300,}
traffic_breakdown_coretomem[INST_ACC_R] = 227560 {8:28445,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66449120 {40:1661228,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2884800 {8:360600,}
traffic_breakdown_memtocore[INST_ACC_R] = 4551200 {40:113780,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1092095 	736683 	172617 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27029 	1126 	219 	517252 	29296 	30073 	14764 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	256396 	284081 	259301 	314140 	709058 	198827 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1465 	581 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4598      5677      4719      5012      4038      5505      3989      5095      3743      5634      4370      5675      4047      5622      4279
dram[1]:       5147      4600      5008      4712      4634      4550      4742      4547      4028      3838      4206      4146      4018      3775      4387      4072
dram[2]:       4608      5783      4658      5893      4091      4853      3973      5442      3793      4821      4386      5730      4173      5393      4367      5461
dram[3]:       4853      4992      4591      5088      4349      4634      4550      5077      3823      4140      4113      4476      3824      4136      4085      4515
dram[4]:       6336      4536      5676      4796      5040      4055      5396      4073      4997      3699      5498      4602      5663      3955      5684      4370
dram[5]:       4698      4953      4594      5227      4472      4823      4476      5147      3938      4136      3965      4604      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808590 n_nop=1733597 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.07058
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1776656i bk1: 3426a 1772033i bk2: 2280a 1781952i bk3: 3020a 1775639i bk4: 2598a 1775996i bk5: 3458a 1770840i bk6: 2548a 1780104i bk7: 3468a 1772538i bk8: 2832a 1775549i bk9: 3890a 1767038i bk10: 2104a 1780978i bk11: 2940a 1772936i bk12: 1908a 1783484i bk13: 2784a 1777020i bk14: 1812a 1786767i bk15: 2578a 1779746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.070579 
total_CMD = 1808590 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1563933 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1808590 
n_nop = 1733597 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006315 
CoL_Bus_Util = 0.035289 
Either_Row_CoL_Bus_Util = 0.041465 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003374 
queue_avg = 1.427044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808590 n_nop=1723625 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.08126
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1772041i bk1: 3714a 1767649i bk2: 2722a 1775917i bk3: 3262a 1771809i bk4: 3194a 1768555i bk5: 3738a 1761813i bk6: 3232a 1771599i bk7: 3696a 1767518i bk8: 3616a 1766194i bk9: 4150a 1762275i bk10: 2764a 1773134i bk11: 3056a 1768431i bk12: 2364a 1775263i bk13: 2858a 1772159i bk14: 2258a 1779238i bk15: 2768a 1776310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.081258 
total_CMD = 1808590 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1541367 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1808590 
n_nop = 1723625 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006503 
CoL_Bus_Util = 0.040629 
Either_Row_CoL_Bus_Util = 0.046979 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.003272 
queue_avg = 1.865134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808590 n_nop=1733471 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.07062
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1770471i bk1: 2558a 1776880i bk2: 3030a 1776255i bk3: 2276a 1782392i bk4: 3470a 1770174i bk5: 2588a 1776633i bk6: 3484a 1772378i bk7: 2548a 1779138i bk8: 3898a 1766619i bk9: 2836a 1774248i bk10: 3028a 1773577i bk11: 1984a 1780942i bk12: 2768a 1776492i bk13: 1918a 1784561i bk14: 2598a 1779692i bk15: 1786a 1787381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070616 
total_CMD = 1808590 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1562988 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1808590 
n_nop = 1733471 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006367 
CoL_Bus_Util = 0.035308 
Either_Row_CoL_Bus_Util = 0.041535 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.003395 
queue_avg = 1.400462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40046
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808590 n_nop=1723529 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.08127
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1765675i bk1: 3040a 1771332i bk2: 3276a 1770046i bk3: 2722a 1776162i bk4: 3732a 1761425i bk5: 3206a 1768105i bk6: 3712a 1766837i bk7: 3212a 1771872i bk8: 4146a 1762277i bk9: 3630a 1765714i bk10: 3156a 1770411i bk11: 2634a 1771805i bk12: 2858a 1771033i bk13: 2364a 1777230i bk14: 2784a 1776561i bk15: 2244a 1779933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.081273 
total_CMD = 1808590 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1541139 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1808590 
n_nop = 1723529 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006549 
CoL_Bus_Util = 0.040637 
Either_Row_CoL_Bus_Util = 0.047032 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.003268 
queue_avg = 1.807266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80727
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808590 n_nop=1733880 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.07027
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1777150i bk1: 3394a 1771181i bk2: 2292a 1782128i bk3: 3030a 1776392i bk4: 2560a 1776450i bk5: 3464a 1770192i bk6: 2542a 1779479i bk7: 3476a 1771144i bk8: 2810a 1776708i bk9: 3896a 1766766i bk10: 2068a 1782308i bk11: 2900a 1773605i bk12: 1904a 1784804i bk13: 2762a 1778954i bk14: 1794a 1787671i bk15: 2576a 1779339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.070274 
total_CMD = 1808590 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1565091 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1808590 
n_nop = 1733880 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006323 
CoL_Bus_Util = 0.035137 
Either_Row_CoL_Bus_Util = 0.041308 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.003668 
queue_avg = 1.404627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808590 n_nop=1726339 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07896
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1769232i bk1: 3428a 1770030i bk2: 2742a 1775272i bk3: 3174a 1772048i bk4: 3184a 1766005i bk5: 3590a 1764577i bk6: 3238a 1770019i bk7: 3580a 1768071i bk8: 3614a 1764553i bk9: 3912a 1762833i bk10: 2694a 1770823i bk11: 2898a 1772173i bk12: 2338a 1775204i bk13: 2726a 1773120i bk14: 2248a 1776706i bk15: 2640a 1776826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.078957 
total_CMD = 1808590 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1555088 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1808590 
n_nop = 1726339 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006140 
CoL_Bus_Util = 0.039478 
Either_Row_CoL_Bus_Util = 0.045478 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003076 
queue_avg = 1.735380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157682, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 186166, Miss = 33668, Miss_rate = 0.181, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174120, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 196102, Miss = 36070, Miss_rate = 0.184, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 184056, Miss = 33860, Miss_rate = 0.184, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158436, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 193966, Miss = 36254, Miss_rate = 0.187, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176164, Miss = 30566, Miss_rate = 0.174, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155948, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 184638, Miss = 33582, Miss_rate = 0.182, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175024, Miss = 30580, Miss_rate = 0.175, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 193336, Miss = 34106, Miss_rate = 0.176, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2135638
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1753
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 319801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41767
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 351180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 73090
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43744
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2135638
icnt_total_pkts_simt_to_mem=804367
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.5099
	minimum = 5
	maximum = 739
Network latency average = 53.647
	minimum = 5
	maximum = 739
Slowest packet = 2751258
Flit latency average = 50.7394
	minimum = 5
	maximum = 739
Slowest flit = 2930774
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.121969
	minimum = 0 (at node 15)
	maximum = 0.508661 (at node 16)
Accepted packet rate average = 0.121969
	minimum = 0 (at node 15)
	maximum = 0.218373 (at node 13)
Injected flit rate average = 0.129591
	minimum = 0 (at node 15)
	maximum = 0.508661 (at node 16)
Accepted flit rate average= 0.129591
	minimum = 0 (at node 15)
	maximum = 0.218373 (at node 13)
Injected packet length average = 1.06249
Accepted packet length average = 1.06249
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5703 (75 samples)
	minimum = 5 (75 samples)
	maximum = 245.253 (75 samples)
Network latency average = 21.1657 (75 samples)
	minimum = 5 (75 samples)
	maximum = 242.707 (75 samples)
Flit latency average = 20.3084 (75 samples)
	minimum = 5 (75 samples)
	maximum = 242.267 (75 samples)
Fragmentation average = 0.00269104 (75 samples)
	minimum = 0 (75 samples)
	maximum = 65.12 (75 samples)
Injected packet rate average = 0.0675395 (75 samples)
	minimum = 0.0210647 (75 samples)
	maximum = 0.188191 (75 samples)
Accepted packet rate average = 0.0675395 (75 samples)
	minimum = 0.0207543 (75 samples)
	maximum = 0.107228 (75 samples)
Injected flit rate average = 0.0719087 (75 samples)
	minimum = 0.0273322 (75 samples)
	maximum = 0.188366 (75 samples)
Accepted flit rate average = 0.0719087 (75 samples)
	minimum = 0.0276536 (75 samples)
	maximum = 0.107228 (75 samples)
Injected packet size average = 1.06469 (75 samples)
Accepted packet size average = 1.06469 (75 samples)
Hops average = 1 (75 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 53 sec (6593 sec)
gpgpu_simulation_rate = 38777 (inst/sec)
gpgpu_simulation_rate = 296 (cycle/sec)
gpgpu_silicon_slowdown = 3378378x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 76 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 76: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 76 
kernel_stream_id = 63811
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1984095
gpu_tot_sim_insn = 255682480
gpu_tot_ipc =     128.8660
gpu_tot_issued_cta = 10826
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.8932% 
max_total_param_size = 0
gpu_stall_dramfull = 211873
gpu_stall_icnt2sh    = 341272
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3146
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7521
L2_BW  =       0.1701 GB/Sec
L2_BW_total  =      34.4464 GB/Sec
gpu_total_sim_rate=38338

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4215422
	L1I_total_cache_misses = 76556
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46639, Miss = 28604, Miss_rate = 0.613, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46396, Miss = 28248, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47118, Miss = 28850, Miss_rate = 0.612, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 46557, Miss = 28377, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47036, Miss = 28399, Miss_rate = 0.604, Pending_hits = 3153, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 46957, Miss = 28464, Miss_rate = 0.606, Pending_hits = 2844, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 46718, Miss = 28592, Miss_rate = 0.612, Pending_hits = 3078, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 46959, Miss = 28346, Miss_rate = 0.604, Pending_hits = 3494, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46287, Miss = 28163, Miss_rate = 0.608, Pending_hits = 2742, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 45998, Miss = 28367, Miss_rate = 0.617, Pending_hits = 2867, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46335, Miss = 28378, Miss_rate = 0.612, Pending_hits = 2989, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47039, Miss = 28768, Miss_rate = 0.612, Pending_hits = 2940, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46321, Miss = 28147, Miss_rate = 0.608, Pending_hits = 3322, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46640, Miss = 28738, Miss_rate = 0.616, Pending_hits = 2674, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46131, Miss = 28571, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 699131
	L1D_total_cache_misses = 427012
	L1D_total_cache_miss_rate = 0.6108
	L1D_total_cache_pending_hits = 44330
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 252231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 87811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 49692
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 832999
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26353
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15405
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 103392
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 859352

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10826, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51813, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 266602368
gpgpu_n_tot_w_icount = 8331324
gpgpu_n_stall_shd_mem = 491247
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415323
gpgpu_n_mem_write_global = 180315
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8301056
gpgpu_n_store_insn = 2885040
gpgpu_n_shmem_insn = 93015696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023296
gpgpu_n_shmem_bkconflict = 119504
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1664758	W0_Idle:14891379	W0_Scoreboard:11299107	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:568111	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4327614	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3322584 {8:415323,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12982680 {72:180315,}
traffic_breakdown_coretomem[INST_ACC_R] = 227656 {8:28457,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66451680 {40:1661292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2885040 {8:360630,}
traffic_breakdown_memtocore[INST_ACC_R] = 4553120 {40:113828,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1092189 	736683 	172617 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27041 	1126 	219 	517283 	29296 	30073 	14764 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	256490 	284081 	259301 	314140 	709058 	198827 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1474 	582 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4599      5677      4721      5012      4038      5505      3989      5095      3743      5634      4370      5675      4047      5622      4279
dram[1]:       5147      4600      5008      4712      4634      4550      4742      4547      4028      3838      4206      4146      4018      3775      4387      4072
dram[2]:       4610      5783      4660      5893      4091      4853      3973      5442      3793      4821      4386      5730      4173      5393      4367      5461
dram[3]:       4853      4992      4591      5088      4349      4634      4550      5077      3823      4140      4113      4476      3824      4136      4085      4515
dram[4]:       6336      4538      5676      4797      5040      4055      5396      4073      4997      3699      5498      4602      5663      3955      5684      4370
dram[5]:       4698      4953      4594      5227      4472      4823      4476      5147      3938      4136      3965      4604      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833274 n_nop=1758281 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06963
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1801340i bk1: 3426a 1796717i bk2: 2280a 1806636i bk3: 3020a 1800323i bk4: 2598a 1800680i bk5: 3458a 1795524i bk6: 2548a 1804788i bk7: 3468a 1797222i bk8: 2832a 1800233i bk9: 3890a 1791722i bk10: 2104a 1805662i bk11: 2940a 1797620i bk12: 1908a 1808168i bk13: 2784a 1801704i bk14: 1812a 1811451i bk15: 2578a 1804430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.069628 
total_CMD = 1833274 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1588617 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1833274 
n_nop = 1758281 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006230 
CoL_Bus_Util = 0.034814 
Either_Row_CoL_Bus_Util = 0.040907 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.003374 
queue_avg = 1.407830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833274 n_nop=1748309 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.08016
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1796725i bk1: 3714a 1792333i bk2: 2722a 1800601i bk3: 3262a 1796493i bk4: 3194a 1793239i bk5: 3738a 1786497i bk6: 3232a 1796283i bk7: 3696a 1792202i bk8: 3616a 1790878i bk9: 4150a 1786959i bk10: 2764a 1797818i bk11: 3056a 1793115i bk12: 2364a 1799947i bk13: 2858a 1796843i bk14: 2258a 1803922i bk15: 2768a 1800994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.080164 
total_CMD = 1833274 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1566051 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1833274 
n_nop = 1748309 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006416 
CoL_Bus_Util = 0.040082 
Either_Row_CoL_Bus_Util = 0.046346 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.003272 
queue_avg = 1.840021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84002
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833274 n_nop=1758155 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06967
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1795155i bk1: 2558a 1801564i bk2: 3030a 1800939i bk3: 2276a 1807076i bk4: 3470a 1794858i bk5: 2588a 1801317i bk6: 3484a 1797062i bk7: 2548a 1803822i bk8: 3898a 1791303i bk9: 2836a 1798932i bk10: 3028a 1798261i bk11: 1984a 1805626i bk12: 2768a 1801176i bk13: 1918a 1809245i bk14: 2598a 1804376i bk15: 1786a 1812065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069666 
total_CMD = 1833274 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1587672 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1833274 
n_nop = 1758155 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006282 
CoL_Bus_Util = 0.034833 
Either_Row_CoL_Bus_Util = 0.040975 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.003395 
queue_avg = 1.381606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833274 n_nop=1748213 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.08018
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1790359i bk1: 3040a 1796016i bk2: 3276a 1794730i bk3: 2722a 1800846i bk4: 3732a 1786109i bk5: 3206a 1792789i bk6: 3712a 1791521i bk7: 3212a 1796556i bk8: 4146a 1786961i bk9: 3630a 1790398i bk10: 3156a 1795095i bk11: 2634a 1796489i bk12: 2858a 1795717i bk13: 2364a 1801914i bk14: 2784a 1801245i bk15: 2244a 1804617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.080179 
total_CMD = 1833274 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1565823 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1833274 
n_nop = 1748213 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006461 
CoL_Bus_Util = 0.040089 
Either_Row_CoL_Bus_Util = 0.046398 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.003268 
queue_avg = 1.782933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833274 n_nop=1758564 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06933
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1801834i bk1: 3394a 1795865i bk2: 2292a 1806812i bk3: 3030a 1801076i bk4: 2560a 1801134i bk5: 3464a 1794876i bk6: 2542a 1804163i bk7: 3476a 1795828i bk8: 2810a 1801392i bk9: 3896a 1791450i bk10: 2068a 1806992i bk11: 2900a 1798289i bk12: 1904a 1809488i bk13: 2762a 1803638i bk14: 1794a 1812355i bk15: 2576a 1804023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.069327 
total_CMD = 1833274 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1589775 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1833274 
n_nop = 1758564 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006238 
CoL_Bus_Util = 0.034664 
Either_Row_CoL_Bus_Util = 0.040752 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.003668 
queue_avg = 1.385714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38571
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1833274 n_nop=1751023 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07789
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1793916i bk1: 3428a 1794714i bk2: 2742a 1799956i bk3: 3174a 1796732i bk4: 3184a 1790689i bk5: 3590a 1789261i bk6: 3238a 1794703i bk7: 3580a 1792755i bk8: 3614a 1789237i bk9: 3912a 1787517i bk10: 2694a 1795507i bk11: 2898a 1796857i bk12: 2338a 1799888i bk13: 2726a 1797804i bk14: 2248a 1801390i bk15: 2640a 1801510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.077893 
total_CMD = 1833274 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1579772 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1833274 
n_nop = 1751023 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.006057 
CoL_Bus_Util = 0.038947 
Either_Row_CoL_Bus_Util = 0.044866 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.003076 
queue_avg = 1.712014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157690, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 186196, Miss = 33668, Miss_rate = 0.181, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174128, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 196102, Miss = 36070, Miss_rate = 0.184, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 184098, Miss = 33860, Miss_rate = 0.184, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158436, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 193974, Miss = 36254, Miss_rate = 0.187, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176164, Miss = 30566, Miss_rate = 0.174, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 155956, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 184668, Miss = 33582, Miss_rate = 0.182, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175032, Miss = 30580, Miss_rate = 0.175, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 193336, Miss = 34106, Miss_rate = 0.176, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2135780
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1753
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 319865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41815
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 351244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 73120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43792
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2135780
icnt_total_pkts_simt_to_mem=804425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2759841
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2940005
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 1)
	maximum = 0.00160958 (at node 0)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 1)
	maximum = 0.00531537 (at node 0)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 1)
	maximum = 0.00217106 (at node 0)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 1)
	maximum = 0.00531537 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3431 (76 samples)
	minimum = 5 (76 samples)
	maximum = 242.184 (76 samples)
Network latency average = 20.954 (76 samples)
	minimum = 5 (76 samples)
	maximum = 239.592 (76 samples)
Flit latency average = 20.107 (76 samples)
	minimum = 5 (76 samples)
	maximum = 239.145 (76 samples)
Fragmentation average = 0.00265563 (76 samples)
	minimum = 0 (76 samples)
	maximum = 64.2632 (76 samples)
Injected packet rate average = 0.0666542 (76 samples)
	minimum = 0.0207876 (76 samples)
	maximum = 0.185736 (76 samples)
Accepted packet rate average = 0.0666542 (76 samples)
	minimum = 0.0204812 (76 samples)
	maximum = 0.105887 (76 samples)
Injected flit rate average = 0.0709662 (76 samples)
	minimum = 0.0269725 (76 samples)
	maximum = 0.185916 (76 samples)
Accepted flit rate average = 0.0709662 (76 samples)
	minimum = 0.0272897 (76 samples)
	maximum = 0.105887 (76 samples)
Injected packet size average = 1.06469 (76 samples)
Accepted packet size average = 1.06469 (76 samples)
Hops average = 1 (76 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 9 sec (6669 sec)
gpgpu_simulation_rate = 38338 (inst/sec)
gpgpu_simulation_rate = 297 (cycle/sec)
gpgpu_silicon_slowdown = 3367003x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 77 '_Z13lud_perimeterPfii'
Destroy streams for kernel 77: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 77 
kernel_stream_id = 63811
gpu_sim_cycle = 25575
gpu_sim_insn = 118080
gpu_ipc =       4.6170
gpu_tot_sim_cycle = 2009670
gpu_tot_sim_insn = 255800560
gpu_tot_ipc =     127.2849
gpu_tot_issued_cta = 10832
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.6596% 
max_total_param_size = 0
gpu_stall_dramfull = 211873
gpu_stall_icnt2sh    = 341272
partiton_level_parallism =       0.0368
partiton_level_parallism_total  =       0.3110
partiton_level_parallism_util =       1.0086
partiton_level_parallism_util_total  =       1.7502
L2_BW  =       4.2441 GB/Sec
L2_BW_total  =      34.0621 GB/Sec
gpu_total_sim_rate=37930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4219082
	L1I_total_cache_misses = 77023
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46639, Miss = 28604, Miss_rate = 0.613, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46475, Miss = 28296, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47197, Miss = 28906, Miss_rate = 0.612, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 46636, Miss = 28425, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47115, Miss = 28447, Miss_rate = 0.604, Pending_hits = 3153, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47036, Miss = 28512, Miss_rate = 0.606, Pending_hits = 2844, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 46797, Miss = 28640, Miss_rate = 0.612, Pending_hits = 3078, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 46959, Miss = 28346, Miss_rate = 0.604, Pending_hits = 3494, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46287, Miss = 28163, Miss_rate = 0.608, Pending_hits = 2742, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 45998, Miss = 28367, Miss_rate = 0.617, Pending_hits = 2867, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46335, Miss = 28378, Miss_rate = 0.612, Pending_hits = 2989, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47039, Miss = 28768, Miss_rate = 0.612, Pending_hits = 2940, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46321, Miss = 28147, Miss_rate = 0.608, Pending_hits = 3322, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46640, Miss = 28738, Miss_rate = 0.616, Pending_hits = 2674, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46131, Miss = 28571, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 699605
	L1D_total_cache_misses = 427308
	L1D_total_cache_miss_rate = 0.6108
	L1D_total_cache_pending_hits = 44330
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 252285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 88099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 49746
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 836192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26820
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15405
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 103680
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36746
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 863012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51813, 21927, 13485, 13485, 13485, 13485, 13485, 13485, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 266833920
gpgpu_n_tot_w_icount = 8338560
gpgpu_n_stall_shd_mem = 492591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415611
gpgpu_n_mem_write_global = 180501
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8305664
gpgpu_n_store_insn = 2888016
gpgpu_n_shmem_insn = 93053904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8024448
gpgpu_n_shmem_bkconflict = 120848
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1665064	W0_Idle:15114371	W0_Scoreboard:11375073	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694787
single_issue_nums: WS0:4334850	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3324888 {8:415611,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12996072 {72:180501,}
traffic_breakdown_coretomem[INST_ACC_R] = 231392 {8:28924,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66497760 {40:1662444,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2888016 {8:361002,}
traffic_breakdown_memtocore[INST_ACC_R] = 4627840 {40:115696,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1093713 	736683 	172617 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27504 	1130 	219 	517757 	29296 	30073 	14764 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	258014 	284081 	259301 	314140 	709058 	198827 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1501 	582 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4605      5677      4733      5012      4041      5505      3993      5095      3747      5634      4371      5675      4047      5622      4279
dram[1]:       5147      4604      5008      4718      4634      4550      4742      4547      4028      3838      4206      4146      4018      3775      4387      4072
dram[2]:       4619      5783      4673      5893      4095      4853      3976      5442      3796      4821      4388      5730      4173      5393      4367      5461
dram[3]:       4859      4992      4597      5088      4349      4634      4550      5077      3823      4140      4113      4476      3824      4136      4085      4515
dram[4]:       6336      4548      5676      4807      5040      4059      5396      4076      4997      3703      5498      4603      5663      3955      5684      4370
dram[5]:       4698      4960      4595      5231      4472      4823      4476      5147      3938      4136      3965      4604      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1856905 n_nop=1781912 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06874
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1824971i bk1: 3426a 1820348i bk2: 2280a 1830267i bk3: 3020a 1823954i bk4: 2598a 1824311i bk5: 3458a 1819155i bk6: 2548a 1828419i bk7: 3468a 1820853i bk8: 2832a 1823864i bk9: 3890a 1815353i bk10: 2104a 1829293i bk11: 2940a 1821251i bk12: 1908a 1831799i bk13: 2784a 1825335i bk14: 1812a 1835082i bk15: 2578a 1828061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.068742 
total_CMD = 1856905 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1612248 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1856905 
n_nop = 1781912 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006151 
CoL_Bus_Util = 0.034371 
Either_Row_CoL_Bus_Util = 0.040386 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.003374 
queue_avg = 1.389914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1856905 n_nop=1771940 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07914
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1820356i bk1: 3714a 1815964i bk2: 2722a 1824232i bk3: 3262a 1820124i bk4: 3194a 1816870i bk5: 3738a 1810128i bk6: 3232a 1819914i bk7: 3696a 1815833i bk8: 3616a 1814509i bk9: 4150a 1810590i bk10: 2764a 1821449i bk11: 3056a 1816746i bk12: 2364a 1823578i bk13: 2858a 1820474i bk14: 2258a 1827553i bk15: 2768a 1824625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.079144 
total_CMD = 1856905 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1589682 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1856905 
n_nop = 1771940 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006334 
CoL_Bus_Util = 0.039572 
Either_Row_CoL_Bus_Util = 0.045756 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.003272 
queue_avg = 1.816604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1856905 n_nop=1781786 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06878
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1818786i bk1: 2558a 1825195i bk2: 3030a 1824570i bk3: 2276a 1830707i bk4: 3470a 1818489i bk5: 2588a 1824948i bk6: 3484a 1820693i bk7: 2548a 1827453i bk8: 3898a 1814934i bk9: 2836a 1822563i bk10: 3028a 1821892i bk11: 1984a 1829257i bk12: 2768a 1824807i bk13: 1918a 1832876i bk14: 2598a 1828007i bk15: 1786a 1835696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068779 
total_CMD = 1856905 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1611303 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1856905 
n_nop = 1781786 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006202 
CoL_Bus_Util = 0.034389 
Either_Row_CoL_Bus_Util = 0.040454 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.003395 
queue_avg = 1.364023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36402
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1856905 n_nop=1771844 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07916
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1813990i bk1: 3040a 1819647i bk2: 3276a 1818361i bk3: 2722a 1824477i bk4: 3732a 1809740i bk5: 3206a 1816420i bk6: 3712a 1815152i bk7: 3212a 1820187i bk8: 4146a 1810592i bk9: 3630a 1814029i bk10: 3156a 1818726i bk11: 2634a 1820120i bk12: 2858a 1819348i bk13: 2364a 1825545i bk14: 2784a 1824876i bk15: 2244a 1828248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.079159 
total_CMD = 1856905 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1589454 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1856905 
n_nop = 1771844 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006378 
CoL_Bus_Util = 0.039579 
Either_Row_CoL_Bus_Util = 0.045808 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.003268 
queue_avg = 1.760243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1856905 n_nop=1782195 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06845
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1825465i bk1: 3394a 1819496i bk2: 2292a 1830443i bk3: 3030a 1824707i bk4: 2560a 1824765i bk5: 3464a 1818507i bk6: 2542a 1827794i bk7: 3476a 1819459i bk8: 2810a 1825023i bk9: 3896a 1815081i bk10: 2068a 1830623i bk11: 2900a 1821920i bk12: 1904a 1833119i bk13: 2762a 1827269i bk14: 1794a 1835986i bk15: 2576a 1827654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.068445 
total_CMD = 1856905 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1613406 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1856905 
n_nop = 1782195 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006159 
CoL_Bus_Util = 0.034223 
Either_Row_CoL_Bus_Util = 0.040234 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.003668 
queue_avg = 1.368080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36808
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1856905 n_nop=1774654 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.0769
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1817547i bk1: 3428a 1818345i bk2: 2742a 1823587i bk3: 3174a 1820363i bk4: 3184a 1814320i bk5: 3590a 1812892i bk6: 3238a 1818334i bk7: 3580a 1816386i bk8: 3614a 1812868i bk9: 3912a 1811148i bk10: 2694a 1819138i bk11: 2898a 1820488i bk12: 2338a 1823519i bk13: 2726a 1821435i bk14: 2248a 1825021i bk15: 2640a 1825141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076902 
total_CMD = 1856905 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1603403 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1856905 
n_nop = 1774654 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005980 
CoL_Bus_Util = 0.038451 
Either_Row_CoL_Bus_Util = 0.044295 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.003076 
queue_avg = 1.690227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69023

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157858, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 186760, Miss = 33668, Miss_rate = 0.180, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174272, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 196414, Miss = 36070, Miss_rate = 0.184, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 184646, Miss = 33860, Miss_rate = 0.183, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158580, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 194254, Miss = 36254, Miss_rate = 0.187, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176308, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156100, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 185184, Miss = 33582, Miss_rate = 0.181, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175196, Miss = 30580, Miss_rate = 0.175, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 193600, Miss = 34106, Miss_rate = 0.176, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2139172
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1750
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 321017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43683
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 352396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 73492
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45660
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2139172
icnt_total_pkts_simt_to_mem=805552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05123
	minimum = 5
	maximum = 9
Network latency average = 5.05123
	minimum = 5
	maximum = 9
Slowest packet = 2759894
Flit latency average = 5.01372
	minimum = 5
	maximum = 9
Slowest flit = 2940209
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00627494
	minimum = 0 (at node 0)
	maximum = 0.0220528 (at node 16)
Accepted packet rate average = 0.00627494
	minimum = 0 (at node 0)
	maximum = 0.022131 (at node 1)
Injected flit rate average = 0.0065443
	minimum = 0 (at node 0)
	maximum = 0.0220528 (at node 16)
Accepted flit rate average= 0.0065443
	minimum = 0 (at node 0)
	maximum = 0.022131 (at node 1)
Injected packet length average = 1.04293
Accepted packet length average = 1.04293
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1186 (77 samples)
	minimum = 5 (77 samples)
	maximum = 239.156 (77 samples)
Network latency average = 20.7475 (77 samples)
	minimum = 5 (77 samples)
	maximum = 236.597 (77 samples)
Flit latency average = 19.911 (77 samples)
	minimum = 5 (77 samples)
	maximum = 236.156 (77 samples)
Fragmentation average = 0.00262114 (77 samples)
	minimum = 0 (77 samples)
	maximum = 63.4286 (77 samples)
Injected packet rate average = 0.0658701 (77 samples)
	minimum = 0.0205176 (77 samples)
	maximum = 0.18361 (77 samples)
Accepted packet rate average = 0.0658701 (77 samples)
	minimum = 0.0202152 (77 samples)
	maximum = 0.1048 (77 samples)
Injected flit rate average = 0.0701296 (77 samples)
	minimum = 0.0266222 (77 samples)
	maximum = 0.183788 (77 samples)
Accepted flit rate average = 0.0701296 (77 samples)
	minimum = 0.0269353 (77 samples)
	maximum = 0.1048 (77 samples)
Injected packet size average = 1.06467 (77 samples)
Accepted packet size average = 1.06467 (77 samples)
Hops average = 1 (77 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 52 min, 24 sec (6744 sec)
gpgpu_simulation_rate = 37930 (inst/sec)
gpgpu_simulation_rate = 297 (cycle/sec)
gpgpu_silicon_slowdown = 3367003x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 78 '_Z12lud_internalPfii'
Destroy streams for kernel 78: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 78 
kernel_stream_id = 63811
gpu_sim_cycle = 3298
gpu_sim_insn = 857088
gpu_ipc =     259.8811
gpu_tot_sim_cycle = 2012968
gpu_tot_sim_insn = 256657648
gpu_tot_ipc =     127.5021
gpu_tot_issued_cta = 10868
gpu_occupancy = 35.7910% 
gpu_tot_occupancy = 29.6745% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 342553
partiton_level_parallism =       0.6798
partiton_level_parallism_total  =       0.3116
partiton_level_parallism_util =       1.5377
partiton_level_parallism_util_total  =       1.7493
L2_BW  =      75.8375 GB/Sec
L2_BW_total  =      34.1305 GB/Sec
gpu_total_sim_rate=37989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4232618
	L1I_total_cache_misses = 77492
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46767, Miss = 28700, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46603, Miss = 28392, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47325, Miss = 29002, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 46764, Miss = 28521, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47243, Miss = 28543, Miss_rate = 0.604, Pending_hits = 3153, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47164, Miss = 28608, Miss_rate = 0.607, Pending_hits = 2844, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 46925, Miss = 28736, Miss_rate = 0.612, Pending_hits = 3078, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47151, Miss = 28474, Miss_rate = 0.604, Pending_hits = 3508, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46479, Miss = 28291, Miss_rate = 0.609, Pending_hits = 2756, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46190, Miss = 28495, Miss_rate = 0.617, Pending_hits = 2880, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46527, Miss = 28506, Miss_rate = 0.613, Pending_hits = 2999, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47231, Miss = 28896, Miss_rate = 0.612, Pending_hits = 2948, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46513, Miss = 28275, Miss_rate = 0.608, Pending_hits = 3330, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46768, Miss = 28834, Miss_rate = 0.617, Pending_hits = 2674, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46259, Miss = 28667, Miss_rate = 0.620, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 701909
	L1D_total_cache_misses = 428940
	L1D_total_cache_miss_rate = 0.6111
	L1D_total_cache_pending_hits = 44397
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253149
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8711
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50610
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 849259
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15840
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 105408
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 37322
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 876548

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10868, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51906, 22020, 13578, 13578, 13578, 13578, 13578, 13578, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 267691008
gpgpu_n_tot_w_icount = 8365344
gpgpu_n_stall_shd_mem = 493743
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417243
gpgpu_n_mem_write_global = 181077
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333312
gpgpu_n_store_insn = 2897232
gpgpu_n_shmem_insn = 93367248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052096
gpgpu_n_shmem_bkconflict = 120848
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1670600	W0_Idle:15128124	W0_Scoreboard:11417754	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4348242	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3337944 {8:417243,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13037544 {72:181077,}
traffic_breakdown_coretomem[INST_ACC_R] = 231664 {8:28958,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66758880 {40:1668972,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897232 {8:362154,}
traffic_breakdown_memtocore[INST_ACC_R] = 4633280 {40:115832,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1097680 	739854 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27531 	1137 	219 	519946 	29298 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	258427 	284824 	260426 	315322 	712740 	199362 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1505 	585 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4787      5012      4102      5505      4058      5095      3804      5634      4396      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4775      4634      4579      4742      4569      4028      3863      4206      4154      4018      3775      4387      4072
dram[2]:       4638      5783      4732      5893      4158      4853      4045      5442      3849      4821      4416      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4666      5088      4377      4634      4573      5077      3846      4140      4121      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4856      5040      4115      5396      4138      4997      3750      5498      4619      5663      3955      5684      4370
dram[5]:       4698      5010      4596      5284      4474      4849      4478      5169      3939      4158      3966      4610      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1859952 n_nop=1784959 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06863
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1828018i bk1: 3426a 1823395i bk2: 2280a 1833314i bk3: 3020a 1827001i bk4: 2598a 1827358i bk5: 3458a 1822202i bk6: 2548a 1831466i bk7: 3468a 1823900i bk8: 2832a 1826911i bk9: 3890a 1818400i bk10: 2104a 1832340i bk11: 2940a 1824298i bk12: 1908a 1834846i bk13: 2784a 1828382i bk14: 1812a 1838129i bk15: 2578a 1831108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.068630 
total_CMD = 1859952 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1615295 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1859952 
n_nop = 1784959 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006141 
CoL_Bus_Util = 0.034315 
Either_Row_CoL_Bus_Util = 0.040320 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.003374 
queue_avg = 1.387637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1859952 n_nop=1774987 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07901
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1823403i bk1: 3714a 1819011i bk2: 2722a 1827279i bk3: 3262a 1823171i bk4: 3194a 1819917i bk5: 3738a 1813175i bk6: 3232a 1822961i bk7: 3696a 1818880i bk8: 3616a 1817556i bk9: 4150a 1813637i bk10: 2764a 1824496i bk11: 3056a 1819793i bk12: 2364a 1826625i bk13: 2858a 1823521i bk14: 2258a 1830600i bk15: 2768a 1827672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.079014 
total_CMD = 1859952 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1592729 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1859952 
n_nop = 1774987 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006324 
CoL_Bus_Util = 0.039507 
Either_Row_CoL_Bus_Util = 0.045681 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.003272 
queue_avg = 1.813629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1859952 n_nop=1784833 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06867
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1821833i bk1: 2558a 1828242i bk2: 3030a 1827617i bk3: 2276a 1833754i bk4: 3470a 1821536i bk5: 2588a 1827995i bk6: 3484a 1823740i bk7: 2548a 1830500i bk8: 3898a 1817981i bk9: 2836a 1825610i bk10: 3028a 1824939i bk11: 1984a 1832304i bk12: 2768a 1827854i bk13: 1918a 1835923i bk14: 2598a 1831054i bk15: 1786a 1838743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068666 
total_CMD = 1859952 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1614350 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1859952 
n_nop = 1784833 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006192 
CoL_Bus_Util = 0.034333 
Either_Row_CoL_Bus_Util = 0.040388 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.003395 
queue_avg = 1.361789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1859952 n_nop=1774891 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07903
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1817037i bk1: 3040a 1822694i bk2: 3276a 1821408i bk3: 2722a 1827524i bk4: 3732a 1812787i bk5: 3206a 1819467i bk6: 3712a 1818199i bk7: 3212a 1823234i bk8: 4146a 1813639i bk9: 3630a 1817076i bk10: 3156a 1821773i bk11: 2634a 1823167i bk12: 2858a 1822395i bk13: 2364a 1828592i bk14: 2784a 1827923i bk15: 2244a 1831295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.079029 
total_CMD = 1859952 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1592501 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1859952 
n_nop = 1774891 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006368 
CoL_Bus_Util = 0.039514 
Either_Row_CoL_Bus_Util = 0.045733 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.003268 
queue_avg = 1.757359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75736
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1859952 n_nop=1785242 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06833
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1828512i bk1: 3394a 1822543i bk2: 2292a 1833490i bk3: 3030a 1827754i bk4: 2560a 1827812i bk5: 3464a 1821554i bk6: 2542a 1830841i bk7: 3476a 1822506i bk8: 2810a 1828070i bk9: 3896a 1818128i bk10: 2068a 1833670i bk11: 2900a 1824967i bk12: 1904a 1836166i bk13: 2762a 1830316i bk14: 1794a 1839033i bk15: 2576a 1830701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.068333 
total_CMD = 1859952 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1616453 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1859952 
n_nop = 1785242 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006149 
CoL_Bus_Util = 0.034166 
Either_Row_CoL_Bus_Util = 0.040168 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.003668 
queue_avg = 1.365839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36584
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1859952 n_nop=1777701 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07678
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1820594i bk1: 3428a 1821392i bk2: 2742a 1826634i bk3: 3174a 1823410i bk4: 3184a 1817367i bk5: 3590a 1815939i bk6: 3238a 1821381i bk7: 3580a 1819433i bk8: 3614a 1815915i bk9: 3912a 1814195i bk10: 2694a 1822185i bk11: 2898a 1823535i bk12: 2338a 1826566i bk13: 2726a 1824482i bk14: 2248a 1828068i bk15: 2640a 1828188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076776 
total_CMD = 1859952 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1606450 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1859952 
n_nop = 1777701 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005970 
CoL_Bus_Util = 0.038388 
Either_Row_CoL_Bus_Util = 0.044222 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.003076 
queue_avg = 1.687458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68746

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157858, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 188112, Miss = 33668, Miss_rate = 0.179, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174272, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 197586, Miss = 36070, Miss_rate = 0.183, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 186038, Miss = 33860, Miss_rate = 0.182, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158632, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 195502, Miss = 36254, Miss_rate = 0.185, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176360, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156100, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 186564, Miss = 33582, Miss_rate = 0.180, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175196, Miss = 30580, Miss_rate = 0.175, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 194768, Miss = 34106, Miss_rate = 0.175, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2146988
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1744
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 327545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61356
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43819
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 358924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74644
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2146988
icnt_total_pkts_simt_to_mem=808370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.7126
	minimum = 5
	maximum = 249
Network latency average = 46.8908
	minimum = 5
	maximum = 249
Slowest packet = 2768424
Flit latency average = 44.5723
	minimum = 5
	maximum = 249
Slowest flit = 2948925
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.112953
	minimum = 0 (at node 15)
	maximum = 0.422074 (at node 19)
Accepted packet rate average = 0.112953
	minimum = 0 (at node 15)
	maximum = 0.184354 (at node 7)
Injected flit rate average = 0.119421
	minimum = 0 (at node 15)
	maximum = 0.422074 (at node 19)
Accepted flit rate average= 0.119421
	minimum = 0 (at node 15)
	maximum = 0.184354 (at node 7)
Injected packet length average = 1.05727
Accepted packet length average = 1.05727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4851 (78 samples)
	minimum = 5 (78 samples)
	maximum = 239.282 (78 samples)
Network latency average = 21.0827 (78 samples)
	minimum = 5 (78 samples)
	maximum = 236.756 (78 samples)
Flit latency average = 20.2271 (78 samples)
	minimum = 5 (78 samples)
	maximum = 236.321 (78 samples)
Fragmentation average = 0.00258754 (78 samples)
	minimum = 0 (78 samples)
	maximum = 62.6154 (78 samples)
Injected packet rate average = 0.0664737 (78 samples)
	minimum = 0.0202546 (78 samples)
	maximum = 0.186667 (78 samples)
Accepted packet rate average = 0.0664737 (78 samples)
	minimum = 0.0199561 (78 samples)
	maximum = 0.10582 (78 samples)
Injected flit rate average = 0.0707615 (78 samples)
	minimum = 0.0262809 (78 samples)
	maximum = 0.186842 (78 samples)
Accepted flit rate average = 0.0707615 (78 samples)
	minimum = 0.02659 (78 samples)
	maximum = 0.10582 (78 samples)
Injected packet size average = 1.0645 (78 samples)
Accepted packet size average = 1.0645 (78 samples)
Hops average = 1 (78 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 52 min, 36 sec (6756 sec)
gpgpu_simulation_rate = 37989 (inst/sec)
gpgpu_simulation_rate = 297 (cycle/sec)
gpgpu_silicon_slowdown = 3367003x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 79 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 79: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 79 
kernel_stream_id = 63811
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2039683
gpu_tot_sim_insn = 256677528
gpu_tot_ipc =     125.8419
gpu_tot_issued_cta = 10869
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.6343% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 342553
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3076
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7492
L2_BW  =       0.1701 GB/Sec
L2_BW_total  =      33.6857 GB/Sec
gpu_total_sim_rate=37564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4234290
	L1I_total_cache_misses = 77504
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46767, Miss = 28700, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46603, Miss = 28392, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47325, Miss = 29002, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 46764, Miss = 28521, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47243, Miss = 28543, Miss_rate = 0.604, Pending_hits = 3153, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47164, Miss = 28608, Miss_rate = 0.607, Pending_hits = 2844, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 46925, Miss = 28736, Miss_rate = 0.612, Pending_hits = 3078, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47151, Miss = 28474, Miss_rate = 0.604, Pending_hits = 3508, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46479, Miss = 28291, Miss_rate = 0.609, Pending_hits = 2756, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46190, Miss = 28495, Miss_rate = 0.617, Pending_hits = 2880, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46527, Miss = 28506, Miss_rate = 0.613, Pending_hits = 2999, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47231, Miss = 28896, Miss_rate = 0.612, Pending_hits = 2948, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46513, Miss = 28275, Miss_rate = 0.608, Pending_hits = 3330, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46799, Miss = 28850, Miss_rate = 0.616, Pending_hits = 2674, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46259, Miss = 28667, Miss_rate = 0.620, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 701940
	L1D_total_cache_misses = 428956
	L1D_total_cache_miss_rate = 0.6111
	L1D_total_cache_pending_hits = 44397
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253155
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8711
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 850919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27301
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15840
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 105424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 37337
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 878220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10869, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51906, 22020, 13578, 13578, 13578, 13578, 13578, 13578, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 267785376
gpgpu_n_tot_w_icount = 8368293
gpgpu_n_stall_shd_mem = 494247
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417259
gpgpu_n_mem_write_global = 181092
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333568
gpgpu_n_store_insn = 2897472
gpgpu_n_shmem_insn = 93371944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052192
gpgpu_n_shmem_bkconflict = 121352
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 121352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1670600	W0_Idle:15158574	W0_Scoreboard:11437783	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:575496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4351191	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3338072 {8:417259,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13038624 {72:181092,}
traffic_breakdown_coretomem[INST_ACC_R] = 231760 {8:28970,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66761440 {40:1669036,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897472 {8:362184,}
traffic_breakdown_memtocore[INST_ACC_R] = 4635200 {40:115880,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1097774 	739854 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27543 	1137 	219 	519977 	29298 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	258521 	284824 	260426 	315322 	712740 	199362 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1514 	586 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4789      5012      4102      5505      4058      5095      3804      5634      4396      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4775      4634      4579      4742      4569      4028      3863      4206      4154      4018      3775      4387      4072
dram[2]:       4638      5783      4735      5893      4158      4853      4045      5442      3849      4821      4416      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4666      5088      4377      4634      4573      5077      3846      4140      4121      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4859      5040      4115      5396      4138      4997      3750      5498      4619      5663      3955      5684      4370
dram[5]:       4698      5010      4596      5284      4474      4849      4478      5169      3939      4158      3966      4610      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884636 n_nop=1809643 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06773
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1852702i bk1: 3426a 1848079i bk2: 2280a 1857998i bk3: 3020a 1851685i bk4: 2598a 1852042i bk5: 3458a 1846886i bk6: 2548a 1856150i bk7: 3468a 1848584i bk8: 2832a 1851595i bk9: 3890a 1843084i bk10: 2104a 1857024i bk11: 2940a 1848982i bk12: 1908a 1859530i bk13: 2784a 1853066i bk14: 1812a 1862813i bk15: 2578a 1855792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.067731 
total_CMD = 1884636 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1639979 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1884636 
n_nop = 1809643 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.006061 
CoL_Bus_Util = 0.033865 
Either_Row_CoL_Bus_Util = 0.039792 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.003374 
queue_avg = 1.369462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884636 n_nop=1799671 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07798
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1848087i bk1: 3714a 1843695i bk2: 2722a 1851963i bk3: 3262a 1847855i bk4: 3194a 1844601i bk5: 3738a 1837859i bk6: 3232a 1847645i bk7: 3696a 1843564i bk8: 3616a 1842240i bk9: 4150a 1838321i bk10: 2764a 1849180i bk11: 3056a 1844477i bk12: 2364a 1851309i bk13: 2858a 1848205i bk14: 2258a 1855284i bk15: 2768a 1852356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.077979 
total_CMD = 1884636 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1617413 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1884636 
n_nop = 1799671 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006241 
CoL_Bus_Util = 0.038989 
Either_Row_CoL_Bus_Util = 0.045083 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.003272 
queue_avg = 1.789875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884636 n_nop=1809517 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06777
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1846517i bk1: 2558a 1852926i bk2: 3030a 1852301i bk3: 2276a 1858438i bk4: 3470a 1846220i bk5: 2588a 1852679i bk6: 3484a 1848424i bk7: 2548a 1855184i bk8: 3898a 1842665i bk9: 2836a 1850294i bk10: 3028a 1849623i bk11: 1984a 1856988i bk12: 2768a 1852538i bk13: 1918a 1860607i bk14: 2598a 1855738i bk15: 1786a 1863427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067767 
total_CMD = 1884636 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1639034 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1884636 
n_nop = 1809517 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006110 
CoL_Bus_Util = 0.033883 
Either_Row_CoL_Bus_Util = 0.039859 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.003395 
queue_avg = 1.343953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34395
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884636 n_nop=1799575 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07799
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1841721i bk1: 3040a 1847378i bk2: 3276a 1846092i bk3: 2722a 1852208i bk4: 3732a 1837471i bk5: 3206a 1844151i bk6: 3712a 1842883i bk7: 3212a 1847918i bk8: 4146a 1838323i bk9: 3630a 1841760i bk10: 3156a 1846457i bk11: 2634a 1847851i bk12: 2858a 1847079i bk13: 2364a 1853276i bk14: 2784a 1852607i bk15: 2244a 1855979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.077994 
total_CMD = 1884636 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1617185 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1884636 
n_nop = 1799575 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006285 
CoL_Bus_Util = 0.038997 
Either_Row_CoL_Bus_Util = 0.045134 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.003268 
queue_avg = 1.734342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884636 n_nop=1809926 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06744
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1853196i bk1: 3394a 1847227i bk2: 2292a 1858174i bk3: 3030a 1852438i bk4: 2560a 1852496i bk5: 3464a 1846238i bk6: 2542a 1855525i bk7: 3476a 1847190i bk8: 2810a 1852754i bk9: 3896a 1842812i bk10: 2068a 1858354i bk11: 2900a 1849651i bk12: 1904a 1860850i bk13: 2762a 1855000i bk14: 1794a 1863717i bk15: 2576a 1855385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.067438 
total_CMD = 1884636 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1641137 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1884636 
n_nop = 1809926 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.006068 
CoL_Bus_Util = 0.033719 
Either_Row_CoL_Bus_Util = 0.039642 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.003668 
queue_avg = 1.347949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34795
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1884636 n_nop=1802385 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07577
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1845278i bk1: 3428a 1846076i bk2: 2742a 1851318i bk3: 3174a 1848094i bk4: 3184a 1842051i bk5: 3590a 1840623i bk6: 3238a 1846065i bk7: 3580a 1844117i bk8: 3614a 1840599i bk9: 3912a 1838879i bk10: 2694a 1846869i bk11: 2898a 1848219i bk12: 2338a 1851250i bk13: 2726a 1849166i bk14: 2248a 1852752i bk15: 2640a 1852872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.075771 
total_CMD = 1884636 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1631134 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1884636 
n_nop = 1802385 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005892 
CoL_Bus_Util = 0.037885 
Either_Row_CoL_Bus_Util = 0.043643 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.003076 
queue_avg = 1.665357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157866, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 188142, Miss = 33668, Miss_rate = 0.179, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174280, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 197586, Miss = 36070, Miss_rate = 0.183, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 186076, Miss = 33860, Miss_rate = 0.182, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158632, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 195510, Miss = 36254, Miss_rate = 0.185, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176360, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156108, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 186598, Miss = 33582, Miss_rate = 0.180, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175204, Miss = 30580, Miss_rate = 0.175, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 194768, Miss = 34106, Miss_rate = 0.175, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2147130
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1744
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 327609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43867
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 358988
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74674
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45844
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2147130
icnt_total_pkts_simt_to_mem=808428
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2774417
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2955358
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 13)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 13)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 13)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2676 (79 samples)
	minimum = 5 (79 samples)
	maximum = 236.405 (79 samples)
Network latency average = 20.8801 (79 samples)
	minimum = 5 (79 samples)
	maximum = 233.835 (79 samples)
Flit latency average = 20.0344 (79 samples)
	minimum = 5 (79 samples)
	maximum = 233.392 (79 samples)
Fragmentation average = 0.00255478 (79 samples)
	minimum = 0 (79 samples)
	maximum = 61.8228 (79 samples)
Injected packet rate average = 0.0656355 (79 samples)
	minimum = 0.0199982 (79 samples)
	maximum = 0.184325 (79 samples)
Accepted packet rate average = 0.0656355 (79 samples)
	minimum = 0.0197035 (79 samples)
	maximum = 0.104547 (79 samples)
Injected flit rate average = 0.0698693 (79 samples)
	minimum = 0.0259483 (79 samples)
	maximum = 0.184505 (79 samples)
Accepted flit rate average = 0.0698693 (79 samples)
	minimum = 0.0262534 (79 samples)
	maximum = 0.104547 (79 samples)
Injected packet size average = 1.0645 (79 samples)
Accepted packet size average = 1.0645 (79 samples)
Hops average = 1 (79 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 53 sec (6833 sec)
gpgpu_simulation_rate = 37564 (inst/sec)
gpgpu_simulation_rate = 298 (cycle/sec)
gpgpu_silicon_slowdown = 3355704x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 80 '_Z13lud_perimeterPfii'
Destroy streams for kernel 80: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 80 
kernel_stream_id = 63811
gpu_sim_cycle = 25574
gpu_sim_insn = 98400
gpu_ipc =       3.8477
gpu_tot_sim_cycle = 2065257
gpu_tot_sim_insn = 256775928
gpu_tot_ipc =     124.3312
gpu_tot_issued_cta = 10874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.4466% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 342553
partiton_level_parallism =       0.0300
partiton_level_parallism_total  =       0.3041
partiton_level_parallism_util =       1.0039
partiton_level_parallism_util_total  =       1.7477
L2_BW  =       3.4560 GB/Sec
L2_BW_total  =      33.3114 GB/Sec
gpu_total_sim_rate=37176

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4237340
	L1I_total_cache_misses = 77893
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46846, Miss = 28748, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46682, Miss = 28440, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47404, Miss = 29050, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 46843, Miss = 28569, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47243, Miss = 28543, Miss_rate = 0.604, Pending_hits = 3153, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47164, Miss = 28608, Miss_rate = 0.607, Pending_hits = 2844, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 46925, Miss = 28736, Miss_rate = 0.612, Pending_hits = 3078, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47151, Miss = 28474, Miss_rate = 0.604, Pending_hits = 3508, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46479, Miss = 28291, Miss_rate = 0.609, Pending_hits = 2756, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46190, Miss = 28495, Miss_rate = 0.617, Pending_hits = 2880, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46527, Miss = 28506, Miss_rate = 0.613, Pending_hits = 2999, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47231, Miss = 28896, Miss_rate = 0.612, Pending_hits = 2948, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46513, Miss = 28275, Miss_rate = 0.608, Pending_hits = 3330, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46799, Miss = 28850, Miss_rate = 0.616, Pending_hits = 2674, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46338, Miss = 28699, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 702335
	L1D_total_cache_misses = 429180
	L1D_total_cache_miss_rate = 0.6111
	L1D_total_cache_pending_hits = 44397
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253200
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8711
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50661
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 853580
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27690
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15840
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 105664
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 37492
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 881270

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53112, 22020, 13578, 13578, 13578, 13578, 13578, 13578, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 267978336
gpgpu_n_tot_w_icount = 8374323
gpgpu_n_stall_shd_mem = 495367
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417483
gpgpu_n_mem_write_global = 181247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8337408
gpgpu_n_store_insn = 2899952
gpgpu_n_shmem_insn = 93403784
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8053152
gpgpu_n_shmem_bkconflict = 122472
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1670855	W0_Idle:15342273	W0_Scoreboard:11499027	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721706
single_issue_nums: WS0:4357221	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3339864 {8:417483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13049784 {72:181247,}
traffic_breakdown_coretomem[INST_ACC_R] = 234872 {8:29359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66797280 {40:1669932,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2899952 {8:362494,}
traffic_breakdown_memtocore[INST_ACC_R] = 4697440 {40:117436,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1098980 	739854 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27929 	1140 	219 	520356 	29298 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	259727 	284824 	260426 	315322 	712740 	199362 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1545 	586 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4799      5012      4106      5505      4062      5095      3807      5634      4398      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4786      4634      4579      4742      4569      4028      3863      4206      4154      4018      3775      4387      4072
dram[2]:       4638      5783      4745      5893      4161      4853      4049      5442      3853      4821      4417      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4676      5088      4377      4634      4573      5077      3846      4140      4121      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4871      5040      4119      5396      4141      4997      3754      5498      4620      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5296      4474      4849      4478      5169      3939      4158      3966      4610      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908266 n_nop=1833273 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06689
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1876332i bk1: 3426a 1871709i bk2: 2280a 1881628i bk3: 3020a 1875315i bk4: 2598a 1875672i bk5: 3458a 1870516i bk6: 2548a 1879780i bk7: 3468a 1872214i bk8: 2832a 1875225i bk9: 3890a 1866714i bk10: 2104a 1880654i bk11: 2940a 1872612i bk12: 1908a 1883160i bk13: 2784a 1876696i bk14: 1812a 1886443i bk15: 2578a 1879422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.066892 
total_CMD = 1908266 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1663609 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1908266 
n_nop = 1833273 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005986 
CoL_Bus_Util = 0.033446 
Either_Row_CoL_Bus_Util = 0.039299 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003374 
queue_avg = 1.352504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3525
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908266 n_nop=1823301 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07701
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1871717i bk1: 3714a 1867325i bk2: 2722a 1875593i bk3: 3262a 1871485i bk4: 3194a 1868231i bk5: 3738a 1861489i bk6: 3232a 1871275i bk7: 3696a 1867194i bk8: 3616a 1865870i bk9: 4150a 1861951i bk10: 2764a 1872810i bk11: 3056a 1868107i bk12: 2364a 1874939i bk13: 2858a 1871835i bk14: 2258a 1878914i bk15: 2768a 1875986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.077013 
total_CMD = 1908266 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1641043 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1908266 
n_nop = 1823301 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006164 
CoL_Bus_Util = 0.038507 
Either_Row_CoL_Bus_Util = 0.044525 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.003272 
queue_avg = 1.767711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908266 n_nop=1833147 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06693
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1870147i bk1: 2558a 1876556i bk2: 3030a 1875931i bk3: 2276a 1882068i bk4: 3470a 1869850i bk5: 2588a 1876309i bk6: 3484a 1872054i bk7: 2548a 1878814i bk8: 3898a 1866295i bk9: 2836a 1873924i bk10: 3028a 1873253i bk11: 1984a 1880618i bk12: 2768a 1876168i bk13: 1918a 1884237i bk14: 2598a 1879368i bk15: 1786a 1887057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066928 
total_CMD = 1908266 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1662664 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1908266 
n_nop = 1833147 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006035 
CoL_Bus_Util = 0.033464 
Either_Row_CoL_Bus_Util = 0.039365 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.003395 
queue_avg = 1.327311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908266 n_nop=1823205 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07703
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1865351i bk1: 3040a 1871008i bk2: 3276a 1869722i bk3: 2722a 1875838i bk4: 3732a 1861101i bk5: 3206a 1867781i bk6: 3712a 1866513i bk7: 3212a 1871548i bk8: 4146a 1861953i bk9: 3630a 1865390i bk10: 3156a 1870087i bk11: 2634a 1871481i bk12: 2858a 1870709i bk13: 2364a 1876906i bk14: 2784a 1876237i bk15: 2244a 1879609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.077028 
total_CMD = 1908266 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1640815 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1908266 
n_nop = 1823205 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006207 
CoL_Bus_Util = 0.038514 
Either_Row_CoL_Bus_Util = 0.044575 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.003268 
queue_avg = 1.712866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71287
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908266 n_nop=1833556 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.0666
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1876826i bk1: 3394a 1870857i bk2: 2292a 1881804i bk3: 3030a 1876068i bk4: 2560a 1876126i bk5: 3464a 1869868i bk6: 2542a 1879155i bk7: 3476a 1870820i bk8: 2810a 1876384i bk9: 3896a 1866442i bk10: 2068a 1881984i bk11: 2900a 1873281i bk12: 1904a 1884480i bk13: 2762a 1878630i bk14: 1794a 1887347i bk15: 2576a 1879015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.066603 
total_CMD = 1908266 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1664767 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1908266 
n_nop = 1833556 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005993 
CoL_Bus_Util = 0.033301 
Either_Row_CoL_Bus_Util = 0.039151 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.003668 
queue_avg = 1.331258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33126
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908266 n_nop=1826015 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07483
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1868908i bk1: 3428a 1869706i bk2: 2742a 1874948i bk3: 3174a 1871724i bk4: 3184a 1865681i bk5: 3590a 1864253i bk6: 3238a 1869695i bk7: 3580a 1867747i bk8: 3614a 1864229i bk9: 3912a 1862509i bk10: 2694a 1870499i bk11: 2898a 1871849i bk12: 2338a 1874880i bk13: 2726a 1872796i bk14: 2248a 1876382i bk15: 2640a 1876502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.074832 
total_CMD = 1908266 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1654764 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1908266 
n_nop = 1826015 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005819 
CoL_Bus_Util = 0.037416 
Either_Row_CoL_Bus_Util = 0.043102 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003076 
queue_avg = 1.644735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64473

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158006, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 188574, Miss = 33668, Miss_rate = 0.179, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174400, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 197866, Miss = 36070, Miss_rate = 0.182, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 186468, Miss = 33860, Miss_rate = 0.182, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158752, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 195750, Miss = 36254, Miss_rate = 0.185, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176480, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156228, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 187004, Miss = 33582, Miss_rate = 0.180, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175340, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 195024, Miss = 34106, Miss_rate = 0.175, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2149892
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1742
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 328505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45423
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 359884
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74984
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 47400
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2149892
icnt_total_pkts_simt_to_mem=809351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04561
	minimum = 5
	maximum = 8
Network latency average = 5.04561
	minimum = 5
	maximum = 8
Slowest packet = 2774468
Flit latency average = 5.00163
	minimum = 5
	maximum = 8
Slowest flit = 2955560
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00511225
	minimum = 0 (at node 4)
	maximum = 0.0168922 (at node 16)
Accepted packet rate average = 0.00511225
	minimum = 0 (at node 4)
	maximum = 0.0221319 (at node 1)
Injected flit rate average = 0.00533673
	minimum = 0 (at node 4)
	maximum = 0.0168922 (at node 16)
Accepted flit rate average= 0.00533673
	minimum = 0 (at node 4)
	maximum = 0.0221319 (at node 1)
Injected packet length average = 1.04391
Accepted packet length average = 1.04391
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0524 (80 samples)
	minimum = 5 (80 samples)
	maximum = 233.55 (80 samples)
Network latency average = 20.6822 (80 samples)
	minimum = 5 (80 samples)
	maximum = 231.012 (80 samples)
Flit latency average = 19.8465 (80 samples)
	minimum = 5 (80 samples)
	maximum = 230.575 (80 samples)
Fragmentation average = 0.00252285 (80 samples)
	minimum = 0 (80 samples)
	maximum = 61.05 (80 samples)
Injected packet rate average = 0.064879 (80 samples)
	minimum = 0.0197482 (80 samples)
	maximum = 0.182232 (80 samples)
Accepted packet rate average = 0.064879 (80 samples)
	minimum = 0.0194572 (80 samples)
	maximum = 0.103517 (80 samples)
Injected flit rate average = 0.0690627 (80 samples)
	minimum = 0.0256239 (80 samples)
	maximum = 0.18241 (80 samples)
Accepted flit rate average = 0.0690627 (80 samples)
	minimum = 0.0259252 (80 samples)
	maximum = 0.103517 (80 samples)
Injected packet size average = 1.06448 (80 samples)
Accepted packet size average = 1.06448 (80 samples)
Hops average = 1 (80 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 7 sec (6907 sec)
gpgpu_simulation_rate = 37176 (inst/sec)
gpgpu_simulation_rate = 299 (cycle/sec)
gpgpu_silicon_slowdown = 3344481x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 81 '_Z12lud_internalPfii'
Destroy streams for kernel 81: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 81 
kernel_stream_id = 63811
gpu_sim_cycle = 2852
gpu_sim_insn = 595200
gpu_ipc =     208.6956
gpu_tot_sim_cycle = 2068109
gpu_tot_sim_insn = 257371128
gpu_tot_ipc =     124.4476
gpu_tot_issued_cta = 10899
gpu_occupancy = 26.5322% 
gpu_tot_occupancy = 29.4407% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343082
partiton_level_parallism =       0.4870
partiton_level_parallism_total  =       0.3044
partiton_level_parallism_util =       1.5451
partiton_level_parallism_util_total  =       1.7472
L2_BW  =      53.3633 GB/Sec
L2_BW_total  =      33.3390 GB/Sec
gpu_total_sim_rate=37208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4246740
	L1I_total_cache_misses = 78157
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46910, Miss = 28796, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46746, Miss = 28488, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47468, Miss = 29098, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 46907, Miss = 28617, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47371, Miss = 28591, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47292, Miss = 28688, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47053, Miss = 28816, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47279, Miss = 28554, Miss_rate = 0.604, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46607, Miss = 28371, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46318, Miss = 28543, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46655, Miss = 28586, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47359, Miss = 28976, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46641, Miss = 28355, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46927, Miss = 28930, Miss_rate = 0.616, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46402, Miss = 28731, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 703935
	L1D_total_cache_misses = 430140
	L1D_total_cache_miss_rate = 0.6111
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253800
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51261
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 862716
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27954
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16075
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 106864
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 37892
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 890670

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10899, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53205, 22113, 13671, 13671, 13671, 13671, 13671, 13671, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 268573536
gpgpu_n_tot_w_icount = 8392923
gpgpu_n_stall_shd_mem = 496167
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418443
gpgpu_n_mem_write_global = 181647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356608
gpgpu_n_store_insn = 2906352
gpgpu_n_shmem_insn = 93621384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072352
gpgpu_n_shmem_bkconflict = 122472
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674204	W0_Idle:15356145	W0_Scoreboard:11537714	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4366521	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3347544 {8:418443,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13078584 {72:181647,}
traffic_breakdown_coretomem[INST_ACC_R] = 235104 {8:29388,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66950880 {40:1673772,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906352 {8:363294,}
traffic_breakdown_memtocore[INST_ACC_R] = 4702080 {40:117552,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1101353 	742121 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27954 	1144 	219 	521716 	29298 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	260070 	285113 	260874 	316237 	715314 	199433 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1548 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4133      5505      4102      5095      3833      5634      4415      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4607      4742      4596      4028      3891      4206      4171      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4190      4853      4090      5442      3879      4821      4435      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4404      4634      4597      5077      3872      4140      4136      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4145      5396      4175      4997      3778      5498      4631      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4476      4872      4479      5188      3940      4183      3966      4619      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910901 n_nop=1835908 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.0668
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1878967i bk1: 3426a 1874344i bk2: 2280a 1884263i bk3: 3020a 1877950i bk4: 2598a 1878307i bk5: 3458a 1873151i bk6: 2548a 1882415i bk7: 3468a 1874849i bk8: 2832a 1877860i bk9: 3890a 1869349i bk10: 2104a 1883289i bk11: 2940a 1875247i bk12: 1908a 1885795i bk13: 2784a 1879331i bk14: 1812a 1889078i bk15: 2578a 1882057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.066800 
total_CMD = 1910901 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1666244 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1910901 
n_nop = 1835908 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005977 
CoL_Bus_Util = 0.033400 
Either_Row_CoL_Bus_Util = 0.039245 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.003374 
queue_avg = 1.350639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35064
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910901 n_nop=1825936 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07691
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1874352i bk1: 3714a 1869960i bk2: 2722a 1878228i bk3: 3262a 1874120i bk4: 3194a 1870866i bk5: 3738a 1864124i bk6: 3232a 1873910i bk7: 3696a 1869829i bk8: 3616a 1868505i bk9: 4150a 1864586i bk10: 2764a 1875445i bk11: 3056a 1870742i bk12: 2364a 1877574i bk13: 2858a 1874470i bk14: 2258a 1881549i bk15: 2768a 1878621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.076907 
total_CMD = 1910901 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1643678 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1910901 
n_nop = 1825936 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006155 
CoL_Bus_Util = 0.038454 
Either_Row_CoL_Bus_Util = 0.044463 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.003272 
queue_avg = 1.765273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910901 n_nop=1835782 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06684
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1872782i bk1: 2558a 1879191i bk2: 3030a 1878566i bk3: 2276a 1884703i bk4: 3470a 1872485i bk5: 2588a 1878944i bk6: 3484a 1874689i bk7: 2548a 1881449i bk8: 3898a 1868930i bk9: 2836a 1876559i bk10: 3028a 1875888i bk11: 1984a 1883253i bk12: 2768a 1878803i bk13: 1918a 1886872i bk14: 2598a 1882003i bk15: 1786a 1889692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066835 
total_CMD = 1910901 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1665299 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1910901 
n_nop = 1835782 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.006026 
CoL_Bus_Util = 0.033418 
Either_Row_CoL_Bus_Util = 0.039311 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003395 
queue_avg = 1.325480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32548
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910901 n_nop=1825840 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07692
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1867986i bk1: 3040a 1873643i bk2: 3276a 1872357i bk3: 2722a 1878473i bk4: 3732a 1863736i bk5: 3206a 1870416i bk6: 3712a 1869148i bk7: 3212a 1874183i bk8: 4146a 1864588i bk9: 3630a 1868025i bk10: 3156a 1872722i bk11: 2634a 1874116i bk12: 2858a 1873344i bk13: 2364a 1879541i bk14: 2784a 1878872i bk15: 2244a 1882244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.076922 
total_CMD = 1910901 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1643450 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1910901 
n_nop = 1825840 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006198 
CoL_Bus_Util = 0.038461 
Either_Row_CoL_Bus_Util = 0.044514 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.003268 
queue_avg = 1.710504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910901 n_nop=1836191 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06651
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1879461i bk1: 3394a 1873492i bk2: 2292a 1884439i bk3: 3030a 1878703i bk4: 2560a 1878761i bk5: 3464a 1872503i bk6: 2542a 1881790i bk7: 3476a 1873455i bk8: 2810a 1879019i bk9: 3896a 1869077i bk10: 2068a 1884619i bk11: 2900a 1875916i bk12: 1904a 1887115i bk13: 2762a 1881265i bk14: 1794a 1889982i bk15: 2576a 1881650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.066511 
total_CMD = 1910901 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1667402 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1910901 
n_nop = 1836191 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005985 
CoL_Bus_Util = 0.033256 
Either_Row_CoL_Bus_Util = 0.039097 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.003668 
queue_avg = 1.329422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32942
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1910901 n_nop=1828650 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07473
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1871543i bk1: 3428a 1872341i bk2: 2742a 1877583i bk3: 3174a 1874359i bk4: 3184a 1868316i bk5: 3590a 1866888i bk6: 3238a 1872330i bk7: 3580a 1870382i bk8: 3614a 1866864i bk9: 3912a 1865144i bk10: 2694a 1873134i bk11: 2898a 1874484i bk12: 2338a 1877515i bk13: 2726a 1875431i bk14: 2248a 1879017i bk15: 2640a 1879137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.074729 
total_CMD = 1910901 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1657399 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1910901 
n_nop = 1828650 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005811 
CoL_Bus_Util = 0.037365 
Either_Row_CoL_Bus_Util = 0.043043 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.003076 
queue_avg = 1.642467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64247

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158006, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 189228, Miss = 33668, Miss_rate = 0.178, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174400, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 198758, Miss = 36070, Miss_rate = 0.181, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187122, Miss = 33860, Miss_rate = 0.181, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158796, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 196638, Miss = 36254, Miss_rate = 0.184, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176524, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156228, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 187672, Miss = 33582, Miss_rate = 0.179, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175340, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 195936, Miss = 34106, Miss_rate = 0.174, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2154648
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1738
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45539
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 363724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75784
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 47516
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2154648
icnt_total_pkts_simt_to_mem=811140
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.6584
	minimum = 5
	maximum = 131
Network latency average = 46.6587
	minimum = 5
	maximum = 117
Slowest packet = 2779079
Flit latency average = 44.0611
	minimum = 5
	maximum = 117
Slowest flit = 2960364
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.079801
	minimum = 0 (at node 15)
	maximum = 0.319776 (at node 26)
Accepted packet rate average = 0.079801
	minimum = 0 (at node 15)
	maximum = 0.140252 (at node 13)
Injected flit rate average = 0.0849956
	minimum = 0 (at node 15)
	maximum = 0.319776 (at node 26)
Accepted flit rate average= 0.0849956
	minimum = 0 (at node 15)
	maximum = 0.140252 (at node 13)
Injected packet length average = 1.06509
Accepted packet length average = 1.06509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3932 (81 samples)
	minimum = 5 (81 samples)
	maximum = 232.284 (81 samples)
Network latency average = 21.0029 (81 samples)
	minimum = 5 (81 samples)
	maximum = 229.605 (81 samples)
Flit latency average = 20.1454 (81 samples)
	minimum = 5 (81 samples)
	maximum = 229.173 (81 samples)
Fragmentation average = 0.0024917 (81 samples)
	minimum = 0 (81 samples)
	maximum = 60.2963 (81 samples)
Injected packet rate average = 0.0650632 (81 samples)
	minimum = 0.0195044 (81 samples)
	maximum = 0.18393 (81 samples)
Accepted packet rate average = 0.0650632 (81 samples)
	minimum = 0.019217 (81 samples)
	maximum = 0.103971 (81 samples)
Injected flit rate average = 0.0692594 (81 samples)
	minimum = 0.0253076 (81 samples)
	maximum = 0.184106 (81 samples)
Accepted flit rate average = 0.0692594 (81 samples)
	minimum = 0.0256052 (81 samples)
	maximum = 0.103971 (81 samples)
Injected packet size average = 1.06449 (81 samples)
Accepted packet size average = 1.06449 (81 samples)
Hops average = 1 (81 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 17 sec (6917 sec)
gpgpu_simulation_rate = 37208 (inst/sec)
gpgpu_simulation_rate = 298 (cycle/sec)
gpgpu_silicon_slowdown = 3355704x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 82 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 82: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 82 
kernel_stream_id = 63811
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2094824
gpu_tot_sim_insn = 257391008
gpu_tot_ipc =     122.8700
gpu_tot_issued_cta = 10900
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.4012% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343082
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3005
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7471
L2_BW  =       0.1701 GB/Sec
L2_BW_total  =      32.9160 GB/Sec
gpu_total_sim_rate=36806

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4248412
	L1I_total_cache_misses = 78169
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46910, Miss = 28796, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46746, Miss = 28488, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47468, Miss = 29098, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 46907, Miss = 28617, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47371, Miss = 28591, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47292, Miss = 28688, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47053, Miss = 28816, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47279, Miss = 28554, Miss_rate = 0.604, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46607, Miss = 28371, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46318, Miss = 28543, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46655, Miss = 28586, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47359, Miss = 28976, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46641, Miss = 28355, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46927, Miss = 28930, Miss_rate = 0.616, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46433, Miss = 28747, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 703966
	L1D_total_cache_misses = 430156
	L1D_total_cache_miss_rate = 0.6110
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253806
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 864376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27966
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16075
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 106880
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 37907
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 892342

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
53205, 22113, 13671, 13671, 13671, 13671, 13671, 13671, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 268667904
gpgpu_n_tot_w_icount = 8395872
gpgpu_n_stall_shd_mem = 496671
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418459
gpgpu_n_mem_write_global = 181662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356864
gpgpu_n_store_insn = 2906592
gpgpu_n_shmem_insn = 93626080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072448
gpgpu_n_shmem_bkconflict = 122976
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122976
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674204	W0_Idle:15386595	W0_Scoreboard:11557743	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:581702	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4369470	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3347672 {8:418459,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13079664 {72:181662,}
traffic_breakdown_coretomem[INST_ACC_R] = 235200 {8:29400,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66953440 {40:1673836,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906592 {8:363324,}
traffic_breakdown_memtocore[INST_ACC_R] = 4704000 {40:117600,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1101447 	742121 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27966 	1144 	219 	521747 	29298 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	260164 	285113 	260874 	316237 	715314 	199433 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1558 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4136      5505      4102      5095      3833      5634      4415      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4607      4742      4596      4028      3891      4206      4171      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4192      4853      4090      5442      3879      4821      4435      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4404      4634      4597      5077      3872      4140      4136      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4148      5396      4175      4997      3778      5498      4631      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4476      4872      4479      5188      3940      4183      3966      4619      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935585 n_nop=1860592 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06595
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1903651i bk1: 3426a 1899028i bk2: 2280a 1908947i bk3: 3020a 1902634i bk4: 2598a 1902991i bk5: 3458a 1897835i bk6: 2548a 1907099i bk7: 3468a 1899533i bk8: 2832a 1902544i bk9: 3890a 1894033i bk10: 2104a 1907973i bk11: 2940a 1899931i bk12: 1908a 1910479i bk13: 2784a 1904015i bk14: 1812a 1913762i bk15: 2578a 1906741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.065948 
total_CMD = 1935585 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1690928 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1935585 
n_nop = 1860592 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005901 
CoL_Bus_Util = 0.032974 
Either_Row_CoL_Bus_Util = 0.038744 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.003374 
queue_avg = 1.333415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33341
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935585 n_nop=1850620 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07593
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1899036i bk1: 3714a 1894644i bk2: 2722a 1902912i bk3: 3262a 1898804i bk4: 3194a 1895550i bk5: 3738a 1888808i bk6: 3232a 1898594i bk7: 3696a 1894513i bk8: 3616a 1893189i bk9: 4150a 1889270i bk10: 2764a 1900129i bk11: 3056a 1895426i bk12: 2364a 1902258i bk13: 2858a 1899154i bk14: 2258a 1906233i bk15: 2768a 1903305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.075926 
total_CMD = 1935585 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1668362 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1935585 
n_nop = 1850620 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006077 
CoL_Bus_Util = 0.037963 
Either_Row_CoL_Bus_Util = 0.043896 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.003272 
queue_avg = 1.742761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74276
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935585 n_nop=1860466 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06598
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1897466i bk1: 2558a 1903875i bk2: 3030a 1903250i bk3: 2276a 1909387i bk4: 3470a 1897169i bk5: 2588a 1903628i bk6: 3484a 1899373i bk7: 2548a 1906133i bk8: 3898a 1893614i bk9: 2836a 1901243i bk10: 3028a 1900572i bk11: 1984a 1907937i bk12: 2768a 1903487i bk13: 1918a 1911556i bk14: 2598a 1906687i bk15: 1786a 1914376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065983 
total_CMD = 1935585 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1689983 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1935585 
n_nop = 1860466 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005950 
CoL_Bus_Util = 0.032992 
Either_Row_CoL_Bus_Util = 0.038809 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.003395 
queue_avg = 1.308577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935585 n_nop=1850524 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07594
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1892670i bk1: 3040a 1898327i bk2: 3276a 1897041i bk3: 2722a 1903157i bk4: 3732a 1888420i bk5: 3206a 1895100i bk6: 3712a 1893832i bk7: 3212a 1898867i bk8: 4146a 1889272i bk9: 3630a 1892709i bk10: 3156a 1897406i bk11: 2634a 1898800i bk12: 2858a 1898028i bk13: 2364a 1904225i bk14: 2784a 1903556i bk15: 2244a 1906928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.075941 
total_CMD = 1935585 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1668134 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1935585 
n_nop = 1850524 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006119 
CoL_Bus_Util = 0.037970 
Either_Row_CoL_Bus_Util = 0.043946 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.003268 
queue_avg = 1.688691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935585 n_nop=1860875 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06566
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1904145i bk1: 3394a 1898176i bk2: 2292a 1909123i bk3: 3030a 1903387i bk4: 2560a 1903445i bk5: 3464a 1897187i bk6: 2542a 1906474i bk7: 3476a 1898139i bk8: 2810a 1903703i bk9: 3896a 1893761i bk10: 2068a 1909303i bk11: 2900a 1900600i bk12: 1904a 1911799i bk13: 2762a 1905949i bk14: 1794a 1914666i bk15: 2576a 1906334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.065663 
total_CMD = 1935585 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1692086 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1935585 
n_nop = 1860875 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005908 
CoL_Bus_Util = 0.032831 
Either_Row_CoL_Bus_Util = 0.038598 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.003668 
queue_avg = 1.312468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31247
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935585 n_nop=1853334 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07378
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1896227i bk1: 3428a 1897025i bk2: 2742a 1902267i bk3: 3174a 1899043i bk4: 3184a 1893000i bk5: 3590a 1891572i bk6: 3238a 1897014i bk7: 3580a 1895066i bk8: 3614a 1891548i bk9: 3912a 1889828i bk10: 2694a 1897818i bk11: 2898a 1899168i bk12: 2338a 1902199i bk13: 2726a 1900115i bk14: 2248a 1903701i bk15: 2640a 1903821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073776 
total_CMD = 1935585 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1682083 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1935585 
n_nop = 1853334 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005737 
CoL_Bus_Util = 0.036888 
Either_Row_CoL_Bus_Util = 0.042494 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.003076 
queue_avg = 1.621521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158014, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 189262, Miss = 33668, Miss_rate = 0.178, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174408, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 198758, Miss = 36070, Miss_rate = 0.181, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187160, Miss = 33860, Miss_rate = 0.181, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158796, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 196646, Miss = 36254, Miss_rate = 0.184, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176524, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156236, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 187702, Miss = 33582, Miss_rate = 0.179, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175348, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 195936, Miss = 34106, Miss_rate = 0.174, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2154790
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1738
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 363788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75814
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 47564
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2154790
icnt_total_pkts_simt_to_mem=811198
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2784277
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2965788
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 14)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 14)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 14)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1848 (82 samples)
	minimum = 5 (82 samples)
	maximum = 229.598 (82 samples)
Network latency average = 20.8087 (82 samples)
	minimum = 5 (82 samples)
	maximum = 226.878 (82 samples)
Flit latency average = 19.9607 (82 samples)
	minimum = 5 (82 samples)
	maximum = 226.439 (82 samples)
Fragmentation average = 0.00246131 (82 samples)
	minimum = 0 (82 samples)
	maximum = 59.561 (82 samples)
Injected packet rate average = 0.0642729 (82 samples)
	minimum = 0.0192665 (82 samples)
	maximum = 0.181706 (82 samples)
Accepted packet rate average = 0.0642729 (82 samples)
	minimum = 0.0189826 (82 samples)
	maximum = 0.102768 (82 samples)
Injected flit rate average = 0.0684181 (82 samples)
	minimum = 0.0249989 (82 samples)
	maximum = 0.181887 (82 samples)
Accepted flit rate average = 0.0684181 (82 samples)
	minimum = 0.0252929 (82 samples)
	maximum = 0.102768 (82 samples)
Injected packet size average = 1.06449 (82 samples)
Accepted packet size average = 1.06449 (82 samples)
Hops average = 1 (82 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 33 sec (6993 sec)
gpgpu_simulation_rate = 36806 (inst/sec)
gpgpu_simulation_rate = 299 (cycle/sec)
gpgpu_silicon_slowdown = 3344481x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 83 '_Z13lud_perimeterPfii'
Destroy streams for kernel 83: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 83 
kernel_stream_id = 63811
gpu_sim_cycle = 25571
gpu_sim_insn = 78720
gpu_ipc =       3.0785
gpu_tot_sim_cycle = 2120395
gpu_tot_sim_insn = 257469728
gpu_tot_ipc =     121.4254
gpu_tot_issued_cta = 10904
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.2511% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343082
partiton_level_parallism =       0.0246
partiton_level_parallism_total  =       0.2972
partiton_level_parallism_util =       1.0064
partiton_level_parallism_util_total  =       1.7458
L2_BW  =       2.8332 GB/Sec
L2_BW_total  =      32.5532 GB/Sec
gpu_total_sim_rate=36432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4250852
	L1I_total_cache_misses = 78481
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 46989, Miss = 28844, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46825, Miss = 28536, Miss_rate = 0.609, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47547, Miss = 29146, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 46986, Miss = 28665, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47371, Miss = 28591, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47292, Miss = 28688, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47053, Miss = 28816, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47279, Miss = 28554, Miss_rate = 0.604, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46607, Miss = 28371, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46318, Miss = 28543, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46655, Miss = 28586, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47359, Miss = 28976, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46641, Miss = 28355, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46927, Miss = 28930, Miss_rate = 0.616, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46433, Miss = 28747, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 704282
	L1D_total_cache_misses = 430348
	L1D_total_cache_miss_rate = 0.6110
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 253842
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51303
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 866504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16075
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107072
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38031
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894782

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10904, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54411, 22113, 13671, 13671, 13671, 13671, 13671, 13671, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 268822272
gpgpu_n_tot_w_icount = 8400696
gpgpu_n_stall_shd_mem = 497567
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418651
gpgpu_n_mem_write_global = 181786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8359936
gpgpu_n_store_insn = 2908576
gpgpu_n_shmem_insn = 93651552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8073216
gpgpu_n_shmem_bkconflict = 123872
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674408	W0_Idle:15535435	W0_Scoreboard:11608387	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740414
single_issue_nums: WS0:4374294	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3349208 {8:418651,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13088592 {72:181786,}
traffic_breakdown_coretomem[INST_ACC_R] = 237696 {8:29712,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66984160 {40:1674604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2908576 {8:363572,}
traffic_breakdown_memtocore[INST_ACC_R] = 4753920 {40:118848,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1102463 	742121 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28275 	1147 	219 	522063 	29298 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	261180 	285113 	260874 	316237 	715314 	199433 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1585 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4145      5505      4106      5095      3836      5634      4417      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4617      4742      4596      4028      3891      4206      4171      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4200      4853      4093      5442      3882      4821      4437      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4412      4634      4597      5077      3872      4140      4136      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4155      5396      4179      4997      3781      5498      4632      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4477      4881      4479      5188      3940      4183      3966      4619      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959212 n_nop=1884219 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06515
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1927278i bk1: 3426a 1922655i bk2: 2280a 1932574i bk3: 3020a 1926261i bk4: 2598a 1926618i bk5: 3458a 1921462i bk6: 2548a 1930726i bk7: 3468a 1923160i bk8: 2832a 1926171i bk9: 3890a 1917660i bk10: 2104a 1931600i bk11: 2940a 1923558i bk12: 1908a 1934106i bk13: 2784a 1927642i bk14: 1812a 1937389i bk15: 2578a 1930368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.065153 
total_CMD = 1959212 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1714555 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1959212 
n_nop = 1884219 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005830 
CoL_Bus_Util = 0.032576 
Either_Row_CoL_Bus_Util = 0.038277 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.003374 
queue_avg = 1.317335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959212 n_nop=1874247 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07501
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1922663i bk1: 3714a 1918271i bk2: 2722a 1926539i bk3: 3262a 1922431i bk4: 3194a 1919177i bk5: 3738a 1912435i bk6: 3232a 1922221i bk7: 3696a 1918140i bk8: 3616a 1916816i bk9: 4150a 1912897i bk10: 2764a 1923756i bk11: 3056a 1919053i bk12: 2364a 1925885i bk13: 2858a 1922781i bk14: 2258a 1929860i bk15: 2768a 1926932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.075011 
total_CMD = 1959212 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1691989 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1959212 
n_nop = 1874247 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.006003 
CoL_Bus_Util = 0.037505 
Either_Row_CoL_Bus_Util = 0.043367 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.003272 
queue_avg = 1.721744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72174
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959212 n_nop=1884093 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06519
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1921093i bk1: 2558a 1927502i bk2: 3030a 1926877i bk3: 2276a 1933014i bk4: 3470a 1920796i bk5: 2588a 1927255i bk6: 3484a 1923000i bk7: 2548a 1929760i bk8: 3898a 1917241i bk9: 2836a 1924870i bk10: 3028a 1924199i bk11: 1984a 1931564i bk12: 2768a 1927114i bk13: 1918a 1935183i bk14: 2598a 1930314i bk15: 1786a 1938003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065187 
total_CMD = 1959212 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1713610 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1959212 
n_nop = 1884093 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005878 
CoL_Bus_Util = 0.032594 
Either_Row_CoL_Bus_Util = 0.038341 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.003395 
queue_avg = 1.292796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2928
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959212 n_nop=1874151 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07503
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1916297i bk1: 3040a 1921954i bk2: 3276a 1920668i bk3: 2722a 1926784i bk4: 3732a 1912047i bk5: 3206a 1918727i bk6: 3712a 1917459i bk7: 3212a 1922494i bk8: 4146a 1912899i bk9: 3630a 1916336i bk10: 3156a 1921033i bk11: 2634a 1922427i bk12: 2858a 1921655i bk13: 2364a 1927852i bk14: 2784a 1927183i bk15: 2244a 1930555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.075025 
total_CMD = 1959212 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1691761 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1959212 
n_nop = 1874151 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006045 
CoL_Bus_Util = 0.037513 
Either_Row_CoL_Bus_Util = 0.043416 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.003268 
queue_avg = 1.668326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959212 n_nop=1884502 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06487
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1927772i bk1: 3394a 1921803i bk2: 2292a 1932750i bk3: 3030a 1927014i bk4: 2560a 1927072i bk5: 3464a 1920814i bk6: 2542a 1930101i bk7: 3476a 1921766i bk8: 2810a 1927330i bk9: 3896a 1917388i bk10: 2068a 1932930i bk11: 2900a 1924227i bk12: 1904a 1935426i bk13: 2762a 1929576i bk14: 1794a 1938293i bk15: 2576a 1929961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.064871 
total_CMD = 1959212 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1715713 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1959212 
n_nop = 1884502 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005837 
CoL_Bus_Util = 0.032435 
Either_Row_CoL_Bus_Util = 0.038133 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003668 
queue_avg = 1.296641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29664
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959212 n_nop=1876961 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07289
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1919854i bk1: 3428a 1920652i bk2: 2742a 1925894i bk3: 3174a 1922670i bk4: 3184a 1916627i bk5: 3590a 1915199i bk6: 3238a 1920641i bk7: 3580a 1918693i bk8: 3614a 1915175i bk9: 3912a 1913455i bk10: 2694a 1921445i bk11: 2898a 1922795i bk12: 2338a 1925826i bk13: 2726a 1923742i bk14: 2248a 1927328i bk15: 2640a 1927448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072886 
total_CMD = 1959212 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1705710 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1959212 
n_nop = 1876961 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005668 
CoL_Bus_Util = 0.036443 
Either_Row_CoL_Bus_Util = 0.041982 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.003076 
queue_avg = 1.601966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158126, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 189612, Miss = 33668, Miss_rate = 0.178, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174504, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 199022, Miss = 36070, Miss_rate = 0.181, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187468, Miss = 33860, Miss_rate = 0.181, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158892, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 196862, Miss = 36254, Miss_rate = 0.184, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176620, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156332, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188004, Miss = 33582, Miss_rate = 0.179, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175460, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 196152, Miss = 34106, Miss_rate = 0.174, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2157054
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1736
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 333177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46835
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76062
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48812
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2157054
icnt_total_pkts_simt_to_mem=811950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04495
	minimum = 5
	maximum = 8
Network latency average = 5.04495
	minimum = 5
	maximum = 8
Slowest packet = 2784329
Flit latency average = 5.00199
	minimum = 5
	maximum = 8
Slowest flit = 2965991
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00418877
	minimum = 0 (at node 4)
	maximum = 0.0136874 (at node 16)
Accepted packet rate average = 0.00418877
	minimum = 0 (at node 4)
	maximum = 0.0221344 (at node 0)
Injected flit rate average = 0.00436837
	minimum = 0 (at node 4)
	maximum = 0.0136874 (at node 16)
Accepted flit rate average= 0.00436837
	minimum = 0 (at node 4)
	maximum = 0.0221344 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9783 (83 samples)
	minimum = 5 (83 samples)
	maximum = 226.928 (83 samples)
Network latency average = 20.6188 (83 samples)
	minimum = 5 (83 samples)
	maximum = 224.241 (83 samples)
Flit latency average = 19.7805 (83 samples)
	minimum = 5 (83 samples)
	maximum = 223.807 (83 samples)
Fragmentation average = 0.00243166 (83 samples)
	minimum = 0 (83 samples)
	maximum = 58.8434 (83 samples)
Injected packet rate average = 0.063549 (83 samples)
	minimum = 0.0190344 (83 samples)
	maximum = 0.179682 (83 samples)
Accepted packet rate average = 0.063549 (83 samples)
	minimum = 0.0187539 (83 samples)
	maximum = 0.101796 (83 samples)
Injected flit rate average = 0.0676464 (83 samples)
	minimum = 0.0246977 (83 samples)
	maximum = 0.17986 (83 samples)
Accepted flit rate average = 0.0676464 (83 samples)
	minimum = 0.0249882 (83 samples)
	maximum = 0.101796 (83 samples)
Injected packet size average = 1.06448 (83 samples)
Accepted packet size average = 1.06448 (83 samples)
Hops average = 1 (83 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 57 min, 47 sec (7067 sec)
gpgpu_simulation_rate = 36432 (inst/sec)
gpgpu_simulation_rate = 300 (cycle/sec)
gpgpu_silicon_slowdown = 3333333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 84 '_Z12lud_internalPfii'
Destroy streams for kernel 84: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 84 
kernel_stream_id = 63811
gpu_sim_cycle = 2691
gpu_sim_insn = 380928
gpu_ipc =     141.5563
gpu_tot_sim_cycle = 2123086
gpu_tot_sim_insn = 257850656
gpu_tot_ipc =     121.4509
gpu_tot_issued_cta = 10920
gpu_occupancy = 17.4863% 
gpu_tot_occupancy = 29.2300% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343210
partiton_level_parallism =       0.3894
partiton_level_parallism_total  =       0.2973
partiton_level_parallism_util =       1.3166
partiton_level_parallism_util_total  =       1.7448
L2_BW  =      43.7607 GB/Sec
L2_BW_total  =      32.5674 GB/Sec
gpu_total_sim_rate=36440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4256868
	L1I_total_cache_misses = 78673
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47053, Miss = 28892, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46889, Miss = 28584, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47611, Miss = 29194, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47050, Miss = 28713, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47499, Miss = 28687, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47356, Miss = 28736, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47117, Miss = 28864, Miss_rate = 0.613, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47343, Miss = 28602, Miss_rate = 0.604, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46671, Miss = 28419, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46382, Miss = 28591, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46719, Miss = 28634, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47423, Miss = 29024, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46705, Miss = 28403, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46991, Miss = 28978, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46497, Miss = 28795, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 705306
	L1D_total_cache_misses = 431116
	L1D_total_cache_miss_rate = 0.6112
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254226
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 872328
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28470
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16243
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107840
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38287
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 900798

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 22206, 13764, 13764, 13764, 13764, 13764, 13764, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269203200
gpgpu_n_tot_w_icount = 8412600
gpgpu_n_stall_shd_mem = 498079
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419419
gpgpu_n_mem_write_global = 182042
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372224
gpgpu_n_store_insn = 2912672
gpgpu_n_shmem_insn = 93790816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085504
gpgpu_n_shmem_bkconflict = 123872
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1675706	W0_Idle:15548276	W0_Scoreboard:11649362	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4380246	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3355352 {8:419419,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13107024 {72:182042,}
traffic_breakdown_coretomem[INST_ACC_R] = 237888 {8:29736,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67107040 {40:1677676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912672 {8:364084,}
traffic_breakdown_memtocore[INST_ACC_R] = 4757760 {40:118944,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 287 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1105055 	743113 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28296 	1150 	219 	523032 	29353 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	261403 	285508 	261695 	317256 	716351 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1591 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4691      4742      4621      4028      3909      4206      4179      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4469      4634      4622      5077      3888      4140      4144      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4477      4949      4481      5214      3942      4199      3967      4625      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961698 n_nop=1886705 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06507
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1929764i bk1: 3426a 1925141i bk2: 2280a 1935060i bk3: 3020a 1928747i bk4: 2598a 1929104i bk5: 3458a 1923948i bk6: 2548a 1933212i bk7: 3468a 1925646i bk8: 2832a 1928657i bk9: 3890a 1920146i bk10: 2104a 1934086i bk11: 2940a 1926044i bk12: 1908a 1936592i bk13: 2784a 1930128i bk14: 1812a 1939875i bk15: 2578a 1932854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.065070 
total_CMD = 1961698 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1717041 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1961698 
n_nop = 1886705 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005823 
CoL_Bus_Util = 0.032535 
Either_Row_CoL_Bus_Util = 0.038229 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.003374 
queue_avg = 1.315665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961698 n_nop=1876733 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07492
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1925149i bk1: 3714a 1920757i bk2: 2722a 1929025i bk3: 3262a 1924917i bk4: 3194a 1921663i bk5: 3738a 1914921i bk6: 3232a 1924707i bk7: 3696a 1920626i bk8: 3616a 1919302i bk9: 4150a 1915383i bk10: 2764a 1926242i bk11: 3056a 1921539i bk12: 2364a 1928371i bk13: 2858a 1925267i bk14: 2258a 1932346i bk15: 2768a 1929418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.074916 
total_CMD = 1961698 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1694475 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1961698 
n_nop = 1876733 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005996 
CoL_Bus_Util = 0.037458 
Either_Row_CoL_Bus_Util = 0.043312 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.003272 
queue_avg = 1.719562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961698 n_nop=1886579 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.0651
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1923579i bk1: 2558a 1929988i bk2: 3030a 1929363i bk3: 2276a 1935500i bk4: 3470a 1923282i bk5: 2588a 1929741i bk6: 3484a 1925486i bk7: 2548a 1932246i bk8: 3898a 1919727i bk9: 2836a 1927356i bk10: 3028a 1926685i bk11: 1984a 1934050i bk12: 2768a 1929600i bk13: 1918a 1937669i bk14: 2598a 1932800i bk15: 1786a 1940489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065105 
total_CMD = 1961698 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1716096 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1961698 
n_nop = 1886579 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005870 
CoL_Bus_Util = 0.032552 
Either_Row_CoL_Bus_Util = 0.038293 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.003395 
queue_avg = 1.291158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29116
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961698 n_nop=1876637 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07493
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1918783i bk1: 3040a 1924440i bk2: 3276a 1923154i bk3: 2722a 1929270i bk4: 3732a 1914533i bk5: 3206a 1921213i bk6: 3712a 1919945i bk7: 3212a 1924980i bk8: 4146a 1915385i bk9: 3630a 1918822i bk10: 3156a 1923519i bk11: 2634a 1924913i bk12: 2858a 1924141i bk13: 2364a 1930338i bk14: 2784a 1929669i bk15: 2244a 1933041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.074930 
total_CMD = 1961698 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1694247 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1961698 
n_nop = 1876637 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.006038 
CoL_Bus_Util = 0.037465 
Either_Row_CoL_Bus_Util = 0.043361 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.003268 
queue_avg = 1.666212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66621
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961698 n_nop=1886988 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06479
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1930258i bk1: 3394a 1924289i bk2: 2292a 1935236i bk3: 3030a 1929500i bk4: 2560a 1929558i bk5: 3464a 1923300i bk6: 2542a 1932587i bk7: 3476a 1924252i bk8: 2810a 1929816i bk9: 3896a 1919874i bk10: 2068a 1935416i bk11: 2900a 1926713i bk12: 1904a 1937912i bk13: 2762a 1932062i bk14: 1794a 1940779i bk15: 2576a 1932447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.064789 
total_CMD = 1961698 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1718199 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1961698 
n_nop = 1886988 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005830 
CoL_Bus_Util = 0.032394 
Either_Row_CoL_Bus_Util = 0.038084 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003668 
queue_avg = 1.294997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.295
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961698 n_nop=1879447 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07279
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1922340i bk1: 3428a 1923138i bk2: 2742a 1928380i bk3: 3174a 1925156i bk4: 3184a 1919113i bk5: 3590a 1917685i bk6: 3238a 1923127i bk7: 3580a 1921179i bk8: 3614a 1917661i bk9: 3912a 1915941i bk10: 2694a 1923931i bk11: 2898a 1925281i bk12: 2338a 1928312i bk13: 2726a 1926228i bk14: 2248a 1929814i bk15: 2640a 1929934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072794 
total_CMD = 1961698 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1708196 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1961698 
n_nop = 1879447 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005660 
CoL_Bus_Util = 0.036397 
Either_Row_CoL_Bus_Util = 0.041928 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.003076 
queue_avg = 1.599936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59994

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158126, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 189948, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174504, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 199914, Miss = 36070, Miss_rate = 0.180, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187820, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158928, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 197710, Miss = 36254, Miss_rate = 0.183, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176656, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156332, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188360, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175460, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 196976, Miss = 34106, Miss_rate = 0.173, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2160734
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1733
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46931
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 367628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76574
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48908
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2160734
icnt_total_pkts_simt_to_mem=813254
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.9626
	minimum = 5
	maximum = 136
Network latency average = 38.0916
	minimum = 5
	maximum = 132
Slowest packet = 2788276
Flit latency average = 36.3463
	minimum = 5
	maximum = 132
Slowest flit = 2972781
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0650729
	minimum = 0 (at node 15)
	maximum = 0.331475 (at node 18)
Accepted packet rate average = 0.0650729
	minimum = 0 (at node 15)
	maximum = 0.166481 (at node 4)
Injected flit rate average = 0.0685963
	minimum = 0 (at node 15)
	maximum = 0.331475 (at node 18)
Accepted flit rate average= 0.0685963
	minimum = 0 (at node 15)
	maximum = 0.166481 (at node 4)
Injected packet length average = 1.05415
Accepted packet length average = 1.05415
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1805 (84 samples)
	minimum = 5 (84 samples)
	maximum = 225.845 (84 samples)
Network latency average = 20.8268 (84 samples)
	minimum = 5 (84 samples)
	maximum = 223.143 (84 samples)
Flit latency average = 19.9777 (84 samples)
	minimum = 5 (84 samples)
	maximum = 222.714 (84 samples)
Fragmentation average = 0.00240271 (84 samples)
	minimum = 0 (84 samples)
	maximum = 58.1429 (84 samples)
Injected packet rate average = 0.0635671 (84 samples)
	minimum = 0.0188078 (84 samples)
	maximum = 0.181489 (84 samples)
Accepted packet rate average = 0.0635671 (84 samples)
	minimum = 0.0185306 (84 samples)
	maximum = 0.102566 (84 samples)
Injected flit rate average = 0.0676577 (84 samples)
	minimum = 0.0244037 (84 samples)
	maximum = 0.181665 (84 samples)
Accepted flit rate average = 0.0676577 (84 samples)
	minimum = 0.0246907 (84 samples)
	maximum = 0.102566 (84 samples)
Injected packet size average = 1.06435 (84 samples)
Accepted packet size average = 1.06435 (84 samples)
Hops average = 1 (84 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 57 min, 56 sec (7076 sec)
gpgpu_simulation_rate = 36440 (inst/sec)
gpgpu_simulation_rate = 300 (cycle/sec)
gpgpu_silicon_slowdown = 3333333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 85 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 85: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 85 
kernel_stream_id = 63811
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2149801
gpu_tot_sim_insn = 257870536
gpu_tot_ipc =     119.9509
gpu_tot_issued_cta = 10921
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.1912% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343210
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2936
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7447
L2_BW  =       0.1701 GB/Sec
L2_BW_total  =      32.1649 GB/Sec
gpu_total_sim_rate=36055

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4258540
	L1I_total_cache_misses = 78685
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47053, Miss = 28892, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46889, Miss = 28584, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47611, Miss = 29194, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47050, Miss = 28713, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47499, Miss = 28687, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47387, Miss = 28752, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47117, Miss = 28864, Miss_rate = 0.613, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47343, Miss = 28602, Miss_rate = 0.604, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46671, Miss = 28419, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46382, Miss = 28591, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46719, Miss = 28634, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47423, Miss = 29024, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46705, Miss = 28403, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46991, Miss = 28978, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46497, Miss = 28795, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 705337
	L1D_total_cache_misses = 431132
	L1D_total_cache_miss_rate = 0.6112
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254232
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51693
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 873988
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28482
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16243
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107856
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38302
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 902470

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10921, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 22206, 13764, 13764, 13764, 13764, 13764, 13764, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269297568
gpgpu_n_tot_w_icount = 8415549
gpgpu_n_stall_shd_mem = 498583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419435
gpgpu_n_mem_write_global = 182057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372480
gpgpu_n_store_insn = 2912912
gpgpu_n_shmem_insn = 93795512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085600
gpgpu_n_shmem_bkconflict = 124376
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 124376
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1675706	W0_Idle:15578726	W0_Scoreboard:11669391	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:586729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4383195	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3355480 {8:419435,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13108104 {72:182057,}
traffic_breakdown_coretomem[INST_ACC_R] = 237984 {8:29748,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67109600 {40:1677740,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912912 {8:364114,}
traffic_breakdown_memtocore[INST_ACC_R] = 4759680 {40:118992,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1105149 	743113 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28308 	1150 	219 	523063 	29353 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	261497 	285508 	261695 	317256 	716351 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1601 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4692      4742      4623      4028      3909      4206      4179      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4471      4634      4623      5077      3888      4140      4144      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4477      4951      4481      5215      3942      4199      3967      4625      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986382 n_nop=1911389 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06426
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1954448i bk1: 3426a 1949825i bk2: 2280a 1959744i bk3: 3020a 1953431i bk4: 2598a 1953788i bk5: 3458a 1948632i bk6: 2548a 1957896i bk7: 3468a 1950330i bk8: 2832a 1953341i bk9: 3890a 1944830i bk10: 2104a 1958770i bk11: 2940a 1950728i bk12: 1908a 1961276i bk13: 2784a 1954812i bk14: 1812a 1964559i bk15: 2578a 1957538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.064262 
total_CMD = 1986382 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1741725 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 1986382 
n_nop = 1911389 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005750 
CoL_Bus_Util = 0.032131 
Either_Row_CoL_Bus_Util = 0.037754 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.003374 
queue_avg = 1.299316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29932
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986382 n_nop=1901417 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07398
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1949833i bk1: 3714a 1945441i bk2: 2722a 1953709i bk3: 3262a 1949601i bk4: 3194a 1946347i bk5: 3738a 1939605i bk6: 3232a 1949391i bk7: 3696a 1945310i bk8: 3616a 1943986i bk9: 4150a 1940067i bk10: 2764a 1950926i bk11: 3056a 1946223i bk12: 2364a 1953055i bk13: 2858a 1949951i bk14: 2258a 1957030i bk15: 2768a 1954102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.073985 
total_CMD = 1986382 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1719159 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 1986382 
n_nop = 1901417 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005921 
CoL_Bus_Util = 0.036992 
Either_Row_CoL_Bus_Util = 0.042774 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003272 
queue_avg = 1.698194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986382 n_nop=1911263 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.0643
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1948263i bk1: 2558a 1954672i bk2: 3030a 1954047i bk3: 2276a 1960184i bk4: 3470a 1947966i bk5: 2588a 1954425i bk6: 3484a 1950170i bk7: 2548a 1956930i bk8: 3898a 1944411i bk9: 2836a 1952040i bk10: 3028a 1951369i bk11: 1984a 1958734i bk12: 2768a 1954284i bk13: 1918a 1962353i bk14: 2598a 1957484i bk15: 1786a 1965173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.064296 
total_CMD = 1986382 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1740780 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 1986382 
n_nop = 1911263 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005797 
CoL_Bus_Util = 0.032148 
Either_Row_CoL_Bus_Util = 0.037817 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.003395 
queue_avg = 1.275113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27511
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986382 n_nop=1901321 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.074
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1943467i bk1: 3040a 1949124i bk2: 3276a 1947838i bk3: 2722a 1953954i bk4: 3732a 1939217i bk5: 3206a 1945897i bk6: 3712a 1944629i bk7: 3212a 1949664i bk8: 4146a 1940069i bk9: 3630a 1943506i bk10: 3156a 1948203i bk11: 2634a 1949597i bk12: 2858a 1948825i bk13: 2364a 1955022i bk14: 2784a 1954353i bk15: 2244a 1957725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.073999 
total_CMD = 1986382 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1718931 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 1986382 
n_nop = 1901321 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005963 
CoL_Bus_Util = 0.036999 
Either_Row_CoL_Bus_Util = 0.042822 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003268 
queue_avg = 1.645506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986382 n_nop=1911672 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06398
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1954942i bk1: 3394a 1948973i bk2: 2292a 1959920i bk3: 3030a 1954184i bk4: 2560a 1954242i bk5: 3464a 1947984i bk6: 2542a 1957271i bk7: 3476a 1948936i bk8: 2810a 1954500i bk9: 3896a 1944558i bk10: 2068a 1960100i bk11: 2900a 1951397i bk12: 1904a 1962596i bk13: 2762a 1956746i bk14: 1794a 1965463i bk15: 2576a 1957131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.063984 
total_CMD = 1986382 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1742883 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 1986382 
n_nop = 1911672 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005757 
CoL_Bus_Util = 0.031992 
Either_Row_CoL_Bus_Util = 0.037611 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.003668 
queue_avg = 1.278905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27891
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986382 n_nop=1904131 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07189
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1947024i bk1: 3428a 1947822i bk2: 2742a 1953064i bk3: 3174a 1949840i bk4: 3184a 1943797i bk5: 3590a 1942369i bk6: 3238a 1947811i bk7: 3580a 1945863i bk8: 3614a 1942345i bk9: 3912a 1940625i bk10: 2694a 1948615i bk11: 2898a 1949965i bk12: 2338a 1952996i bk13: 2726a 1950912i bk14: 2248a 1954498i bk15: 2640a 1954618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071889 
total_CMD = 1986382 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1732880 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 1986382 
n_nop = 1904131 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005590 
CoL_Bus_Util = 0.035945 
Either_Row_CoL_Bus_Util = 0.041407 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.003076 
queue_avg = 1.580054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158134, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 189948, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174512, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 199944, Miss = 36070, Miss_rate = 0.180, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187828, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 158928, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 197752, Miss = 36254, Miss_rate = 0.183, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176656, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156340, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188360, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175468, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 197006, Miss = 34106, Miss_rate = 0.173, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2160876
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1733
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46979
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 367692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76604
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48956
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2160876
icnt_total_pkts_simt_to_mem=813312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2792082
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2973988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 5)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 5)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 5)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9819 (85 samples)
	minimum = 5 (85 samples)
	maximum = 223.329 (85 samples)
Network latency average = 20.6415 (85 samples)
	minimum = 5 (85 samples)
	maximum = 220.588 (85 samples)
Flit latency average = 19.8015 (85 samples)
	minimum = 5 (85 samples)
	maximum = 220.153 (85 samples)
Fragmentation average = 0.00237444 (85 samples)
	minimum = 0 (85 samples)
	maximum = 57.4588 (85 samples)
Injected packet rate average = 0.0628223 (85 samples)
	minimum = 0.0185865 (85 samples)
	maximum = 0.179373 (85 samples)
Accepted packet rate average = 0.0628223 (85 samples)
	minimum = 0.0183126 (85 samples)
	maximum = 0.101422 (85 samples)
Injected flit rate average = 0.066865 (85 samples)
	minimum = 0.0241166 (85 samples)
	maximum = 0.179554 (85 samples)
Accepted flit rate average = 0.066865 (85 samples)
	minimum = 0.0244002 (85 samples)
	maximum = 0.101422 (85 samples)
Injected packet size average = 1.06435 (85 samples)
Accepted packet size average = 1.06435 (85 samples)
Hops average = 1 (85 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 12 sec (7152 sec)
gpgpu_simulation_rate = 36055 (inst/sec)
gpgpu_simulation_rate = 300 (cycle/sec)
gpgpu_silicon_slowdown = 3333333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 86 '_Z13lud_perimeterPfii'
Destroy streams for kernel 86: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 86 
kernel_stream_id = 63811
gpu_sim_cycle = 25570
gpu_sim_insn = 59040
gpu_ipc =       2.3090
gpu_tot_sim_cycle = 2175371
gpu_tot_sim_insn = 257929576
gpu_tot_ipc =     118.5681
gpu_tot_issued_cta = 10924
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.0832% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343210
partiton_level_parallism =       0.0178
partiton_level_parallism_total  =       0.2904
partiton_level_parallism_util =       1.0111
partiton_level_parallism_util_total  =       1.7438
L2_BW  =       2.0449 GB/Sec
L2_BW_total  =      31.8108 GB/Sec
gpu_total_sim_rate=35694

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4260370
	L1I_total_cache_misses = 78919
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47053, Miss = 28892, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46889, Miss = 28584, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47611, Miss = 29194, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47050, Miss = 28713, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47499, Miss = 28687, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47387, Miss = 28752, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47196, Miss = 28896, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47422, Miss = 28658, Miss_rate = 0.604, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46750, Miss = 28467, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46382, Miss = 28591, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46719, Miss = 28634, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47423, Miss = 29024, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46705, Miss = 28403, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 46991, Miss = 28978, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46497, Miss = 28795, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 705574
	L1D_total_cache_misses = 431268
	L1D_total_cache_miss_rate = 0.6112
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254259
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 875584
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28716
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16243
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108000
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38395
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 904300

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54504, 22206, 13764, 13764, 13764, 13764, 13764, 13764, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269413344
gpgpu_n_tot_w_icount = 8419167
gpgpu_n_stall_shd_mem = 499255
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419563
gpgpu_n_mem_write_global = 182150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8374784
gpgpu_n_store_insn = 2914400
gpgpu_n_shmem_insn = 93814616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8086176
gpgpu_n_shmem_bkconflict = 125048
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1675859	W0_Idle:15688289	W0_Scoreboard:11705307	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752399
single_issue_nums: WS0:4386813	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3356504 {8:419563,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13114800 {72:182150,}
traffic_breakdown_coretomem[INST_ACC_R] = 239856 {8:29982,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67130080 {40:1678252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2914400 {8:364300,}
traffic_breakdown_memtocore[INST_ACC_R] = 4797120 {40:119928,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 61 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1105847 	743113 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28539 	1153 	219 	523284 	29353 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262195 	285508 	261695 	317256 	716351 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1632 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4696      4742      4631      4028      3912      4206      4181      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4476      4634      4631      5077      3891      4140      4146      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4478      4957      4482      5222      3942      4203      3967      4626      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2010008 n_nop=1935015 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06351
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1978074i bk1: 3426a 1973451i bk2: 2280a 1983370i bk3: 3020a 1977057i bk4: 2598a 1977414i bk5: 3458a 1972258i bk6: 2548a 1981522i bk7: 3468a 1973956i bk8: 2832a 1976967i bk9: 3890a 1968456i bk10: 2104a 1982396i bk11: 2940a 1974354i bk12: 1908a 1984902i bk13: 2784a 1978438i bk14: 1812a 1988185i bk15: 2578a 1981164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.063506 
total_CMD = 2010008 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1765351 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 2010008 
n_nop = 1935015 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005683 
CoL_Bus_Util = 0.031753 
Either_Row_CoL_Bus_Util = 0.037310 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.003374 
queue_avg = 1.284044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2010008 n_nop=1925043 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07312
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1973459i bk1: 3714a 1969067i bk2: 2722a 1977335i bk3: 3262a 1973227i bk4: 3194a 1969973i bk5: 3738a 1963231i bk6: 3232a 1973017i bk7: 3696a 1968936i bk8: 3616a 1967612i bk9: 4150a 1963693i bk10: 2764a 1974552i bk11: 3056a 1969849i bk12: 2364a 1976681i bk13: 2858a 1973577i bk14: 2258a 1980656i bk15: 2768a 1977728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.073115 
total_CMD = 2010008 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1742785 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 2010008 
n_nop = 1925043 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005852 
CoL_Bus_Util = 0.036558 
Either_Row_CoL_Bus_Util = 0.042271 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.003272 
queue_avg = 1.678233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2010008 n_nop=1934889 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06354
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1971889i bk1: 2558a 1978298i bk2: 3030a 1977673i bk3: 2276a 1983810i bk4: 3470a 1971592i bk5: 2588a 1978051i bk6: 3484a 1973796i bk7: 2548a 1980556i bk8: 3898a 1968037i bk9: 2836a 1975666i bk10: 3028a 1974995i bk11: 1984a 1982360i bk12: 2768a 1977910i bk13: 1918a 1985979i bk14: 2598a 1981110i bk15: 1786a 1988799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063540 
total_CMD = 2010008 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1764406 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2010008 
n_nop = 1934889 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005729 
CoL_Bus_Util = 0.031770 
Either_Row_CoL_Bus_Util = 0.037372 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.003395 
queue_avg = 1.260125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26013
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2010008 n_nop=1924947 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07313
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1967093i bk1: 3040a 1972750i bk2: 3276a 1971464i bk3: 2722a 1977580i bk4: 3732a 1962843i bk5: 3206a 1969523i bk6: 3712a 1968255i bk7: 3212a 1973290i bk8: 4146a 1963695i bk9: 3630a 1967132i bk10: 3156a 1971829i bk11: 2634a 1973223i bk12: 2858a 1972451i bk13: 2364a 1978648i bk14: 2784a 1977979i bk15: 2244a 1981351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.073129 
total_CMD = 2010008 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1742557 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 2010008 
n_nop = 1924947 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005893 
CoL_Bus_Util = 0.036565 
Either_Row_CoL_Bus_Util = 0.042319 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.003268 
queue_avg = 1.626165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62616
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2010008 n_nop=1935298 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06323
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1978568i bk1: 3394a 1972599i bk2: 2292a 1983546i bk3: 3030a 1977810i bk4: 2560a 1977868i bk5: 3464a 1971610i bk6: 2542a 1980897i bk7: 3476a 1972562i bk8: 2810a 1978126i bk9: 3896a 1968184i bk10: 2068a 1983726i bk11: 2900a 1975023i bk12: 1904a 1986222i bk13: 2762a 1980372i bk14: 1794a 1989089i bk15: 2576a 1980757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.063232 
total_CMD = 2010008 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1766509 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 2010008 
n_nop = 1935298 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005690 
CoL_Bus_Util = 0.031616 
Either_Row_CoL_Bus_Util = 0.037169 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.003668 
queue_avg = 1.263873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26387
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2010008 n_nop=1927757 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07104
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1970650i bk1: 3428a 1971448i bk2: 2742a 1976690i bk3: 3174a 1973466i bk4: 3184a 1967423i bk5: 3590a 1965995i bk6: 3238a 1971437i bk7: 3580a 1969489i bk8: 3614a 1965971i bk9: 3912a 1964251i bk10: 2694a 1972241i bk11: 2898a 1973591i bk12: 2338a 1976622i bk13: 2726a 1974538i bk14: 2248a 1978124i bk15: 2640a 1978244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071044 
total_CMD = 2010008 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1756506 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 2010008 
n_nop = 1927757 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005524 
CoL_Bus_Util = 0.035522 
Either_Row_CoL_Bus_Util = 0.040921 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.003076 
queue_avg = 1.561482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158218, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 190044, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174584, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 200266, Miss = 36070, Miss_rate = 0.180, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187900, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 159000, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 198070, Miss = 36254, Miss_rate = 0.183, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176728, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156412, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188432, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175552, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 197304, Miss = 34106, Miss_rate = 0.173, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2162510
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1731
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47915
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 368204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76790
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 49892
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2162510
icnt_total_pkts_simt_to_mem=813860
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04691
	minimum = 5
	maximum = 7
Network latency average = 5.04691
	minimum = 5
	maximum = 7
Slowest packet = 2792133
Flit latency average = 5.00229
	minimum = 5
	maximum = 7
Slowest flit = 2974190
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00302583
	minimum = 0 (at node 0)
	maximum = 0.0125929 (at node 18)
Accepted packet rate average = 0.00302583
	minimum = 0 (at node 0)
	maximum = 0.0221353 (at node 7)
Injected flit rate average = 0.00316053
	minimum = 0 (at node 0)
	maximum = 0.0125929 (at node 18)
Accepted flit rate average= 0.00316053
	minimum = 0 (at node 0)
	maximum = 0.0221353 (at node 7)
Injected packet length average = 1.04452
Accepted packet length average = 1.04452
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.785 (86 samples)
	minimum = 5 (86 samples)
	maximum = 220.814 (86 samples)
Network latency average = 20.4602 (86 samples)
	minimum = 5 (86 samples)
	maximum = 218.105 (86 samples)
Flit latency average = 19.6294 (86 samples)
	minimum = 5 (86 samples)
	maximum = 217.674 (86 samples)
Fragmentation average = 0.00234683 (86 samples)
	minimum = 0 (86 samples)
	maximum = 56.7907 (86 samples)
Injected packet rate average = 0.062127 (86 samples)
	minimum = 0.0183704 (86 samples)
	maximum = 0.177434 (86 samples)
Accepted packet rate average = 0.062127 (86 samples)
	minimum = 0.0180997 (86 samples)
	maximum = 0.1005 (86 samples)
Injected flit rate average = 0.0661243 (86 samples)
	minimum = 0.0238362 (86 samples)
	maximum = 0.177612 (86 samples)
Accepted flit rate average = 0.0661243 (86 samples)
	minimum = 0.0241165 (86 samples)
	maximum = 0.1005 (86 samples)
Injected packet size average = 1.06434 (86 samples)
Accepted packet size average = 1.06434 (86 samples)
Hops average = 1 (86 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 26 sec (7226 sec)
gpgpu_simulation_rate = 35694 (inst/sec)
gpgpu_simulation_rate = 301 (cycle/sec)
gpgpu_silicon_slowdown = 3322259x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 87 '_Z12lud_internalPfii'
Destroy streams for kernel 87: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 87 
kernel_stream_id = 63811
gpu_sim_cycle = 2033
gpu_sim_insn = 214272
gpu_ipc =     105.3969
gpu_tot_sim_cycle = 2177404
gpu_tot_sim_insn = 258143848
gpu_tot_ipc =     118.5558
gpu_tot_issued_cta = 10933
gpu_occupancy = 16.2156% 
gpu_tot_occupancy = 29.0713% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343233
partiton_level_parallism =       0.2597
partiton_level_parallism_total  =       0.2904
partiton_level_parallism_util =       1.4708
partiton_level_parallism_util_total  =       1.7436
L2_BW  =      28.7103 GB/Sec
L2_BW_total  =      31.8079 GB/Sec
gpu_total_sim_rate=35694

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4263754
	L1I_total_cache_misses = 78919
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47117, Miss = 28924, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46953, Miss = 28632, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47675, Miss = 29242, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47050, Miss = 28713, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47499, Miss = 28687, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47387, Miss = 28752, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47196, Miss = 28896, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47422, Miss = 28658, Miss_rate = 0.604, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46750, Miss = 28467, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46446, Miss = 28623, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46783, Miss = 28682, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47487, Miss = 29072, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46769, Miss = 28435, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 47055, Miss = 29026, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46561, Miss = 28843, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 706150
	L1D_total_cache_misses = 431652
	L1D_total_cache_miss_rate = 0.6113
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254475
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 878968
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28716
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16243
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108432
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38539
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 907684

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10933, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54597, 22299, 13857, 13857, 13857, 13857, 13857, 13857, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269627616
gpgpu_n_tot_w_icount = 8425863
gpgpu_n_stall_shd_mem = 499543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419947
gpgpu_n_mem_write_global = 182294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381696
gpgpu_n_store_insn = 2916704
gpgpu_n_shmem_insn = 93892952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093088
gpgpu_n_shmem_bkconflict = 125048
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676371	W0_Idle:15692984	W0_Scoreboard:11728208	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4390161	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3359576 {8:419947,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13125168 {72:182294,}
traffic_breakdown_coretomem[INST_ACC_R] = 239856 {8:29982,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67191520 {40:1679788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916704 {8:364588,}
traffic_breakdown_memtocore[INST_ACC_R] = 4797120 {40:119928,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1107371 	743413 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28539 	1153 	219 	523762 	29403 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262389 	285856 	262249 	317745 	716590 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1636 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4702      4742      4659      4028      3930      4206      4190      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4488      4634      4664      5077      3911      4140      4155      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4478      4969      4482      5247      3943      4221      3968      4632      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2011886 n_nop=1936893 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06345
n_activity=290832 dram_eff=0.4389
bk0: 2562a 1979952i bk1: 3426a 1975329i bk2: 2280a 1985248i bk3: 3020a 1978935i bk4: 2598a 1979292i bk5: 3458a 1974136i bk6: 2548a 1983400i bk7: 3468a 1975834i bk8: 2832a 1978845i bk9: 3890a 1970334i bk10: 2104a 1984274i bk11: 2940a 1976232i bk12: 1908a 1986780i bk13: 2784a 1980316i bk14: 1812a 1990063i bk15: 2578a 1983042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.063447 
total_CMD = 2011886 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1767229 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 2011886 
n_nop = 1936893 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005677 
CoL_Bus_Util = 0.031723 
Either_Row_CoL_Bus_Util = 0.037275 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.003374 
queue_avg = 1.282845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28285
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2011886 n_nop=1926921 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07305
n_activity=310810 dram_eff=0.4728
bk0: 3030a 1975337i bk1: 3714a 1970945i bk2: 2722a 1979213i bk3: 3262a 1975105i bk4: 3194a 1971851i bk5: 3738a 1965109i bk6: 3232a 1974895i bk7: 3696a 1970814i bk8: 3616a 1969490i bk9: 4150a 1965571i bk10: 2764a 1976430i bk11: 3056a 1971727i bk12: 2364a 1978559i bk13: 2858a 1975455i bk14: 2258a 1982534i bk15: 2768a 1979606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.073047 
total_CMD = 2011886 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1744663 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 2011886 
n_nop = 1926921 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005846 
CoL_Bus_Util = 0.036523 
Either_Row_CoL_Bus_Util = 0.042232 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.003272 
queue_avg = 1.676667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67667
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2011886 n_nop=1936767 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06348
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1973767i bk1: 2558a 1980176i bk2: 3030a 1979551i bk3: 2276a 1985688i bk4: 3470a 1973470i bk5: 2588a 1979929i bk6: 3484a 1975674i bk7: 2548a 1982434i bk8: 3898a 1969915i bk9: 2836a 1977544i bk10: 3028a 1976873i bk11: 1984a 1984238i bk12: 2768a 1979788i bk13: 1918a 1987857i bk14: 2598a 1982988i bk15: 1786a 1990677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063481 
total_CMD = 2011886 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1766284 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2011886 
n_nop = 1936767 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005724 
CoL_Bus_Util = 0.031740 
Either_Row_CoL_Bus_Util = 0.037338 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.003395 
queue_avg = 1.258949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2011886 n_nop=1926825 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07306
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1968971i bk1: 3040a 1974628i bk2: 3276a 1973342i bk3: 2722a 1979458i bk4: 3732a 1964721i bk5: 3206a 1971401i bk6: 3712a 1970133i bk7: 3212a 1975168i bk8: 4146a 1965573i bk9: 3630a 1969010i bk10: 3156a 1973707i bk11: 2634a 1975101i bk12: 2858a 1974329i bk13: 2364a 1980526i bk14: 2784a 1979857i bk15: 2244a 1983229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.073061 
total_CMD = 2011886 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1744435 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 2011886 
n_nop = 1926825 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005887 
CoL_Bus_Util = 0.036530 
Either_Row_CoL_Bus_Util = 0.042279 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.003268 
queue_avg = 1.624647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62465
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2011886 n_nop=1937176 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06317
n_activity=290123 dram_eff=0.4381
bk0: 2540a 1980446i bk1: 3394a 1974477i bk2: 2292a 1985424i bk3: 3030a 1979688i bk4: 2560a 1979746i bk5: 3464a 1973488i bk6: 2542a 1982775i bk7: 3476a 1974440i bk8: 2810a 1980004i bk9: 3896a 1970062i bk10: 2068a 1985604i bk11: 2900a 1976901i bk12: 1904a 1988100i bk13: 2762a 1982250i bk14: 1794a 1990967i bk15: 2576a 1982635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.063173 
total_CMD = 2011886 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1768387 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 2011886 
n_nop = 1937176 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005684 
CoL_Bus_Util = 0.031586 
Either_Row_CoL_Bus_Util = 0.037134 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.003668 
queue_avg = 1.262693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2011886 n_nop=1929635 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07098
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1972528i bk1: 3428a 1973326i bk2: 2742a 1978568i bk3: 3174a 1975344i bk4: 3184a 1969301i bk5: 3590a 1967873i bk6: 3238a 1973315i bk7: 3580a 1971367i bk8: 3614a 1967849i bk9: 3912a 1966129i bk10: 2694a 1974119i bk11: 2898a 1975469i bk12: 2338a 1978500i bk13: 2726a 1976416i bk14: 2248a 1980002i bk15: 2640a 1980122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070978 
total_CMD = 2011886 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1758384 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 2011886 
n_nop = 1929635 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005519 
CoL_Bus_Util = 0.035489 
Either_Row_CoL_Bus_Util = 0.040883 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.003076 
queue_avg = 1.560024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158218, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 190044, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174584, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 200862, Miss = 36070, Miss_rate = 0.180, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187900, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 159000, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 198702, Miss = 36254, Miss_rate = 0.182, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176728, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156412, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188432, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175552, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 197900, Miss = 34106, Miss_rate = 0.172, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2164334
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1730
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63790
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47915
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 369740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77078
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 49892
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2164334
icnt_total_pkts_simt_to_mem=814532
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.5651
	minimum = 5
	maximum = 102
Network latency average = 26.2687
	minimum = 5
	maximum = 102
Slowest packet = 2794869
Flit latency average = 25.0421
	minimum = 5
	maximum = 102
Slowest flit = 2977019
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0428486
	minimum = 0 (at node 3)
	maximum = 0.310871 (at node 21)
Accepted packet rate average = 0.0428486
	minimum = 0 (at node 3)
	maximum = 0.110182 (at node 1)
Injected flit rate average = 0.0454719
	minimum = 0 (at node 3)
	maximum = 0.310871 (at node 21)
Accepted flit rate average= 0.0454719
	minimum = 0 (at node 3)
	maximum = 0.113133 (at node 21)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8399 (87 samples)
	minimum = 5 (87 samples)
	maximum = 219.448 (87 samples)
Network latency average = 20.527 (87 samples)
	minimum = 5 (87 samples)
	maximum = 216.77 (87 samples)
Flit latency average = 19.6916 (87 samples)
	minimum = 5 (87 samples)
	maximum = 216.345 (87 samples)
Fragmentation average = 0.00231986 (87 samples)
	minimum = 0 (87 samples)
	maximum = 56.1379 (87 samples)
Injected packet rate average = 0.0619054 (87 samples)
	minimum = 0.0181593 (87 samples)
	maximum = 0.178967 (87 samples)
Accepted packet rate average = 0.0619054 (87 samples)
	minimum = 0.0178917 (87 samples)
	maximum = 0.100611 (87 samples)
Injected flit rate average = 0.0658869 (87 samples)
	minimum = 0.0235622 (87 samples)
	maximum = 0.179144 (87 samples)
Accepted flit rate average = 0.0658869 (87 samples)
	minimum = 0.0238393 (87 samples)
	maximum = 0.100645 (87 samples)
Injected packet size average = 1.06432 (87 samples)
Accepted packet size average = 1.06432 (87 samples)
Hops average = 1 (87 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 33 sec (7233 sec)
gpgpu_simulation_rate = 35689 (inst/sec)
gpgpu_simulation_rate = 301 (cycle/sec)
gpgpu_silicon_slowdown = 3322259x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 88 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 88: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 88 
kernel_stream_id = 63811
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2204119
gpu_tot_sim_insn = 258163728
gpu_tot_ipc =     117.1279
gpu_tot_issued_cta = 10934
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.0329% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343233
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2869
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7435
L2_BW  =       0.1701 GB/Sec
L2_BW_total  =      31.4245 GB/Sec
gpu_total_sim_rate=35321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4265426
	L1I_total_cache_misses = 78931
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47117, Miss = 28924, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46953, Miss = 28632, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47675, Miss = 29242, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47081, Miss = 28729, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47499, Miss = 28687, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47387, Miss = 28752, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47196, Miss = 28896, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47422, Miss = 28658, Miss_rate = 0.604, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46750, Miss = 28467, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46446, Miss = 28623, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46783, Miss = 28682, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47487, Miss = 29072, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46769, Miss = 28435, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 47055, Miss = 29026, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46561, Miss = 28843, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 706181
	L1D_total_cache_misses = 431668
	L1D_total_cache_miss_rate = 0.6113
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254481
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51942
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 880628
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28728
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16243
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108448
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38554
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 909356

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10934, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54597, 22299, 13857, 13857, 13857, 13857, 13857, 13857, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269721984
gpgpu_n_tot_w_icount = 8428812
gpgpu_n_stall_shd_mem = 500047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419963
gpgpu_n_mem_write_global = 182309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381952
gpgpu_n_store_insn = 2916944
gpgpu_n_shmem_insn = 93897648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093184
gpgpu_n_shmem_bkconflict = 125552
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125552
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676371	W0_Idle:15723434	W0_Scoreboard:11748237	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:590577	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4393110	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3359704 {8:419963,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13126248 {72:182309,}
traffic_breakdown_coretomem[INST_ACC_R] = 239952 {8:29994,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67194080 {40:1679852,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916944 {8:364618,}
traffic_breakdown_memtocore[INST_ACC_R] = 4799040 {40:119976,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1107465 	743413 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28551 	1153 	219 	523793 	29403 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262483 	285856 	262249 	317745 	716590 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1646 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4702      4742      4662      4028      3930      4206      4190      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4488      4634      4666      5077      3911      4140      4155      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4478      4969      4482      5250      3943      4221      3968      4632      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036570 n_nop=1961577 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06268
n_activity=290832 dram_eff=0.4389
bk0: 2562a 2004636i bk1: 3426a 2000013i bk2: 2280a 2009932i bk3: 3020a 2003619i bk4: 2598a 2003976i bk5: 3458a 1998820i bk6: 2548a 2008084i bk7: 3468a 2000518i bk8: 2832a 2003529i bk9: 3890a 1995018i bk10: 2104a 2008958i bk11: 2940a 2000916i bk12: 1908a 2011464i bk13: 2784a 2005000i bk14: 1812a 2014747i bk15: 2578a 2007726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.062678 
total_CMD = 2036570 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1791913 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 2036570 
n_nop = 1961577 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005608 
CoL_Bus_Util = 0.031339 
Either_Row_CoL_Bus_Util = 0.036823 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.003374 
queue_avg = 1.267296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2673
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036570 n_nop=1951605 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07216
n_activity=310810 dram_eff=0.4728
bk0: 3030a 2000021i bk1: 3714a 1995629i bk2: 2722a 2003897i bk3: 3262a 1999789i bk4: 3194a 1996535i bk5: 3738a 1989793i bk6: 3232a 1999579i bk7: 3696a 1995498i bk8: 3616a 1994174i bk9: 4150a 1990255i bk10: 2764a 2001114i bk11: 3056a 1996411i bk12: 2364a 2003243i bk13: 2858a 2000139i bk14: 2258a 2007218i bk15: 2768a 2004290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.072162 
total_CMD = 2036570 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1769347 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 2036570 
n_nop = 1951605 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005775 
CoL_Bus_Util = 0.036081 
Either_Row_CoL_Bus_Util = 0.041720 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.003272 
queue_avg = 1.656345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036570 n_nop=1961451 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06271
n_activity=291801 dram_eff=0.4377
bk0: 3460a 1998451i bk1: 2558a 2004860i bk2: 3030a 2004235i bk3: 2276a 2010372i bk4: 3470a 1998154i bk5: 2588a 2004613i bk6: 3484a 2000358i bk7: 2548a 2007118i bk8: 3898a 1994599i bk9: 2836a 2002228i bk10: 3028a 2001557i bk11: 1984a 2008922i bk12: 2768a 2004472i bk13: 1918a 2012541i bk14: 2598a 2007672i bk15: 1786a 2015361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062711 
total_CMD = 2036570 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1790968 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2036570 
n_nop = 1961451 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005655 
CoL_Bus_Util = 0.031356 
Either_Row_CoL_Bus_Util = 0.036885 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.003395 
queue_avg = 1.243690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036570 n_nop=1951509 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07218
n_activity=310959 dram_eff=0.4727
bk0: 3710a 1993655i bk1: 3040a 1999312i bk2: 3276a 1998026i bk3: 2722a 2004142i bk4: 3732a 1989405i bk5: 3206a 1996085i bk6: 3712a 1994817i bk7: 3212a 1999852i bk8: 4146a 1990257i bk9: 3630a 1993694i bk10: 3156a 1998391i bk11: 2634a 1999785i bk12: 2858a 1999013i bk13: 2364a 2005210i bk14: 2784a 2004541i bk15: 2244a 2007913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.072175 
total_CMD = 2036570 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1769119 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 2036570 
n_nop = 1951509 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005816 
CoL_Bus_Util = 0.036088 
Either_Row_CoL_Bus_Util = 0.041767 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.003268 
queue_avg = 1.604955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60496
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036570 n_nop=1961860 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06241
n_activity=290123 dram_eff=0.4381
bk0: 2540a 2005130i bk1: 3394a 1999161i bk2: 2292a 2010108i bk3: 3030a 2004372i bk4: 2560a 2004430i bk5: 3464a 1998172i bk6: 2542a 2007459i bk7: 3476a 1999124i bk8: 2810a 2004688i bk9: 3896a 1994746i bk10: 2068a 2010288i bk11: 2900a 2001585i bk12: 1904a 2012784i bk13: 2762a 2006934i bk14: 1794a 2015651i bk15: 2576a 2007319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.062407 
total_CMD = 2036570 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1793071 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 2036570 
n_nop = 1961860 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005615 
CoL_Bus_Util = 0.031203 
Either_Row_CoL_Bus_Util = 0.036684 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.003668 
queue_avg = 1.247388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24739
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2036570 n_nop=1954319 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.07012
n_activity=294798 dram_eff=0.4844
bk0: 3016a 1997212i bk1: 3428a 1998010i bk2: 2742a 2003252i bk3: 3174a 2000028i bk4: 3184a 1993985i bk5: 3590a 1992557i bk6: 3238a 1997999i bk7: 3580a 1996051i bk8: 3614a 1992533i bk9: 3912a 1990813i bk10: 2694a 1998803i bk11: 2898a 2000153i bk12: 2338a 2003184i bk13: 2726a 2001100i bk14: 2248a 2004686i bk15: 2640a 2004806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070118 
total_CMD = 2036570 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1783068 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 2036570 
n_nop = 1954319 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005452 
CoL_Bus_Util = 0.035059 
Either_Row_CoL_Bus_Util = 0.040387 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.003076 
queue_avg = 1.541116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54112

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158226, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 190044, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174592, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 200892, Miss = 36070, Miss_rate = 0.180, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187908, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 159000, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 198740, Miss = 36254, Miss_rate = 0.182, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176728, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156420, Miss = 24956, Miss_rate = 0.160, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188432, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175560, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 197934, Miss = 34106, Miss_rate = 0.172, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2164476
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1730
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47963
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 369804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77108
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 49940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2164476
icnt_total_pkts_simt_to_mem=814590
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2796708
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2978866
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 3)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 3)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 3)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.652 (88 samples)
	minimum = 5 (88 samples)
	maximum = 217.091 (88 samples)
Network latency average = 20.3515 (88 samples)
	minimum = 5 (88 samples)
	maximum = 214.375 (88 samples)
Flit latency average = 19.5247 (88 samples)
	minimum = 5 (88 samples)
	maximum = 213.943 (88 samples)
Fragmentation average = 0.0022935 (88 samples)
	minimum = 0 (88 samples)
	maximum = 55.5 (88 samples)
Injected packet rate average = 0.0612048 (88 samples)
	minimum = 0.0179529 (88 samples)
	maximum = 0.176952 (88 samples)
Accepted packet rate average = 0.0612048 (88 samples)
	minimum = 0.0176883 (88 samples)
	maximum = 0.0995284 (88 samples)
Injected flit rate average = 0.0651413 (88 samples)
	minimum = 0.0232945 (88 samples)
	maximum = 0.177133 (88 samples)
Accepted flit rate average = 0.0651413 (88 samples)
	minimum = 0.0235684 (88 samples)
	maximum = 0.099562 (88 samples)
Injected packet size average = 1.06432 (88 samples)
Accepted packet size average = 1.06432 (88 samples)
Hops average = 1 (88 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 49 sec (7309 sec)
gpgpu_simulation_rate = 35321 (inst/sec)
gpgpu_simulation_rate = 301 (cycle/sec)
gpgpu_silicon_slowdown = 3322259x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 89 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 89 '_Z13lud_perimeterPfii'
Destroy streams for kernel 89: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 89 
kernel_stream_id = 63811
gpu_sim_cycle = 25559
gpu_sim_insn = 39360
gpu_ipc =       1.5400
gpu_tot_sim_cycle = 2229678
gpu_tot_sim_insn = 258203088
gpu_tot_ipc =     115.8029
gpu_tot_issued_cta = 10936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 28.9600% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343233
partiton_level_parallism =       0.0122
partiton_level_parallism_total  =       0.2837
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7428
L2_BW  =       1.4123 GB/Sec
L2_BW_total  =      31.0804 GB/Sec
gpu_total_sim_rate=34972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4266646
	L1I_total_cache_misses = 79086
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47117, Miss = 28924, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46953, Miss = 28632, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47675, Miss = 29242, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47081, Miss = 28729, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47578, Miss = 28735, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47466, Miss = 28808, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47196, Miss = 28896, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47422, Miss = 28658, Miss_rate = 0.604, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46750, Miss = 28467, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46446, Miss = 28623, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46783, Miss = 28682, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47487, Miss = 29072, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46769, Miss = 28435, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 47055, Miss = 29026, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46561, Miss = 28843, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 706339
	L1D_total_cache_misses = 431772
	L1D_total_cache_miss_rate = 0.6113
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254499
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 881693
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28883
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16243
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108544
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38616
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 910576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54597, 22299, 13857, 13857, 13857, 13857, 13857, 13857, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269799168
gpgpu_n_tot_w_icount = 8431224
gpgpu_n_stall_shd_mem = 500495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420059
gpgpu_n_mem_write_global = 182371
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8383488
gpgpu_n_store_insn = 2917936
gpgpu_n_shmem_insn = 93910384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093568
gpgpu_n_shmem_bkconflict = 126000
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676473	W0_Idle:15797552	W0_Scoreboard:11773559	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759149
single_issue_nums: WS0:4395522	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3360472 {8:420059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13130712 {72:182371,}
traffic_breakdown_coretomem[INST_ACC_R] = 241192 {8:30149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67209440 {40:1680236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2917936 {8:364742,}
traffic_breakdown_memtocore[INST_ACC_R] = 4823840 {40:120596,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1107973 	743413 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28706 	1153 	219 	523951 	29403 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262991 	285856 	262249 	317745 	716590 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1673 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4702      4742      4669      4028      3933      4206      4191      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4488      4634      4674      5077      3914      4140      4156      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4478      4969      4483      5258      3943      4224      3968      4633      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2060186 n_nop=1985193 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06196
n_activity=290832 dram_eff=0.4389
bk0: 2562a 2028252i bk1: 3426a 2023629i bk2: 2280a 2033548i bk3: 3020a 2027235i bk4: 2598a 2027592i bk5: 3458a 2022436i bk6: 2548a 2031700i bk7: 3468a 2024134i bk8: 2832a 2027145i bk9: 3890a 2018634i bk10: 2104a 2032574i bk11: 2940a 2024532i bk12: 1908a 2035080i bk13: 2784a 2028616i bk14: 1812a 2038363i bk15: 2578a 2031342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.061959 
total_CMD = 2060186 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1815529 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 2060186 
n_nop = 1985193 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005544 
CoL_Bus_Util = 0.030980 
Either_Row_CoL_Bus_Util = 0.036401 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.003374 
queue_avg = 1.252769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2060186 n_nop=1975221 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07133
n_activity=310810 dram_eff=0.4728
bk0: 3030a 2023637i bk1: 3714a 2019245i bk2: 2722a 2027513i bk3: 3262a 2023405i bk4: 3194a 2020151i bk5: 3738a 2013409i bk6: 3232a 2023195i bk7: 3696a 2019114i bk8: 3616a 2017790i bk9: 4150a 2013871i bk10: 2764a 2024730i bk11: 3056a 2020027i bk12: 2364a 2026859i bk13: 2858a 2023755i bk14: 2258a 2030834i bk15: 2768a 2027906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.071334 
total_CMD = 2060186 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1792963 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 2060186 
n_nop = 1975221 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005709 
CoL_Bus_Util = 0.035667 
Either_Row_CoL_Bus_Util = 0.041241 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.003272 
queue_avg = 1.637358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63736
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2060186 n_nop=1985067 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06199
n_activity=291801 dram_eff=0.4377
bk0: 3460a 2022067i bk1: 2558a 2028476i bk2: 3030a 2027851i bk3: 2276a 2033988i bk4: 3470a 2021770i bk5: 2588a 2028229i bk6: 3484a 2023974i bk7: 2548a 2030734i bk8: 3898a 2018215i bk9: 2836a 2025844i bk10: 3028a 2025173i bk11: 1984a 2032538i bk12: 2768a 2028088i bk13: 1918a 2036157i bk14: 2598a 2031288i bk15: 1786a 2038977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061992 
total_CMD = 2060186 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1814584 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2060186 
n_nop = 1985067 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005590 
CoL_Bus_Util = 0.030996 
Either_Row_CoL_Bus_Util = 0.036462 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.003395 
queue_avg = 1.229434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22943
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2060186 n_nop=1975125 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07135
n_activity=310959 dram_eff=0.4727
bk0: 3710a 2017271i bk1: 3040a 2022928i bk2: 3276a 2021642i bk3: 2722a 2027758i bk4: 3732a 2013021i bk5: 3206a 2019701i bk6: 3712a 2018433i bk7: 3212a 2023468i bk8: 4146a 2013873i bk9: 3630a 2017310i bk10: 3156a 2022007i bk11: 2634a 2023401i bk12: 2858a 2022629i bk13: 2364a 2028826i bk14: 2784a 2028157i bk15: 2244a 2031529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.071348 
total_CMD = 2060186 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1792735 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 2060186 
n_nop = 1975125 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005749 
CoL_Bus_Util = 0.035674 
Either_Row_CoL_Bus_Util = 0.041288 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.003268 
queue_avg = 1.586558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2060186 n_nop=1985476 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06169
n_activity=290123 dram_eff=0.4381
bk0: 2540a 2028746i bk1: 3394a 2022777i bk2: 2292a 2033724i bk3: 3030a 2027988i bk4: 2560a 2028046i bk5: 3464a 2021788i bk6: 2542a 2031075i bk7: 3476a 2022740i bk8: 2810a 2028304i bk9: 3896a 2018362i bk10: 2068a 2033904i bk11: 2900a 2025201i bk12: 1904a 2036400i bk13: 2762a 2030550i bk14: 1794a 2039267i bk15: 2576a 2030935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.061692 
total_CMD = 2060186 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1816687 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 2060186 
n_nop = 1985476 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005551 
CoL_Bus_Util = 0.030846 
Either_Row_CoL_Bus_Util = 0.036264 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003668 
queue_avg = 1.233090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23309
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2060186 n_nop=1977935 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.06931
n_activity=294798 dram_eff=0.4844
bk0: 3016a 2020828i bk1: 3428a 2021626i bk2: 2742a 2026868i bk3: 3174a 2023644i bk4: 3184a 2017601i bk5: 3590a 2016173i bk6: 3238a 2021615i bk7: 3580a 2019667i bk8: 3614a 2016149i bk9: 3912a 2014429i bk10: 2694a 2022419i bk11: 2898a 2023769i bk12: 2338a 2026800i bk13: 2726a 2024716i bk14: 2248a 2028302i bk15: 2640a 2028422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069314 
total_CMD = 2060186 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1806684 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 2060186 
n_nop = 1977935 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005390 
CoL_Bus_Util = 0.034657 
Either_Row_CoL_Bus_Util = 0.039924 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.003076 
queue_avg = 1.523450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158282, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 190108, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174640, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 201122, Miss = 36070, Miss_rate = 0.179, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187956, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 159048, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 198954, Miss = 36254, Miss_rate = 0.182, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176776, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156468, Miss = 24956, Miss_rate = 0.159, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188480, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175612, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 198158, Miss = 34106, Miss_rate = 0.172, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2165604
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1729
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48583
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 370188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77232
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50560
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2165604
icnt_total_pkts_simt_to_mem=814965
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04303
	minimum = 5
	maximum = 6
Network latency average = 5.04303
	minimum = 5
	maximum = 6
Slowest packet = 2797928
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2979066
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00208812
	minimum = 0 (at node 0)
	maximum = 0.00899879 (at node 18)
Accepted packet rate average = 0.00208812
	minimum = 0 (at node 0)
	maximum = 0.0221448 (at node 4)
Injected flit rate average = 0.00217797
	minimum = 0 (at node 0)
	maximum = 0.00899879 (at node 18)
Accepted flit rate average= 0.00217797
	minimum = 0 (at node 0)
	maximum = 0.0221448 (at node 4)
Injected packet length average = 1.04303
Accepted packet length average = 1.04303
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4654 (89 samples)
	minimum = 5 (89 samples)
	maximum = 214.719 (89 samples)
Network latency average = 20.1794 (89 samples)
	minimum = 5 (89 samples)
	maximum = 212.034 (89 samples)
Flit latency average = 19.3615 (89 samples)
	minimum = 5 (89 samples)
	maximum = 211.596 (89 samples)
Fragmentation average = 0.00226773 (89 samples)
	minimum = 0 (89 samples)
	maximum = 54.8764 (89 samples)
Injected packet rate average = 0.0605406 (89 samples)
	minimum = 0.0177512 (89 samples)
	maximum = 0.175065 (89 samples)
Accepted packet rate average = 0.0605406 (89 samples)
	minimum = 0.0174896 (89 samples)
	maximum = 0.098659 (89 samples)
Injected flit rate average = 0.0644339 (89 samples)
	minimum = 0.0230327 (89 samples)
	maximum = 0.175244 (89 samples)
Accepted flit rate average = 0.0644339 (89 samples)
	minimum = 0.0233036 (89 samples)
	maximum = 0.0986921 (89 samples)
Injected packet size average = 1.06431 (89 samples)
Accepted packet size average = 1.06431 (89 samples)
Hops average = 1 (89 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 3 sec (7383 sec)
gpgpu_simulation_rate = 34972 (inst/sec)
gpgpu_simulation_rate = 302 (cycle/sec)
gpgpu_silicon_slowdown = 3311258x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 90 '_Z12lud_internalPfii'
Destroy streams for kernel 90: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 90 
kernel_stream_id = 63811
gpu_sim_cycle = 2423
gpu_sim_insn = 95232
gpu_ipc =      39.3033
gpu_tot_sim_cycle = 2232101
gpu_tot_sim_insn = 258298320
gpu_tot_ipc =     115.7198
gpu_tot_issued_cta = 10940
gpu_occupancy = 16.4925% 
gpu_tot_occupancy = 28.9542% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343233
partiton_level_parallism =       0.1118
partiton_level_parallism_total  =       0.2835
partiton_level_parallism_util =       1.1107
partiton_level_parallism_util_total  =       1.7424
L2_BW  =      12.6257 GB/Sec
L2_BW_total  =      31.0604 GB/Sec
gpu_total_sim_rate=34952

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4268150
	L1I_total_cache_misses = 79206
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47117, Miss = 28924, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46953, Miss = 28632, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47675, Miss = 29242, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47081, Miss = 28729, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47578, Miss = 28735, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47466, Miss = 28808, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47260, Miss = 28944, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47486, Miss = 28706, Miss_rate = 0.605, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46814, Miss = 28515, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46510, Miss = 28671, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46783, Miss = 28682, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47487, Miss = 29072, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46769, Miss = 28435, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 47055, Miss = 29026, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46561, Miss = 28843, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 706595
	L1D_total_cache_misses = 431964
	L1D_total_cache_miss_rate = 0.6113
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254595
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52056
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 883077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 29003
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16348
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 52056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 912080

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10940, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54597, 22299, 13857, 13857, 13857, 13857, 13857, 13857, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269894400
gpgpu_n_tot_w_icount = 8434200
gpgpu_n_stall_shd_mem = 500623
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420251
gpgpu_n_mem_write_global = 182435
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386560
gpgpu_n_store_insn = 2918960
gpgpu_n_shmem_insn = 93945200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096640
gpgpu_n_shmem_bkconflict = 126000
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676802	W0_Idle:15802511	W0_Scoreboard:11782839	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4397010	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3362008 {8:420251,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13135320 {72:182435,}
traffic_breakdown_coretomem[INST_ACC_R] = 241312 {8:30164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67240160 {40:1681004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2918960 {8:364870,}
traffic_breakdown_memtocore[INST_ACC_R] = 4826240 {40:120656,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1108869 	743413 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28720 	1154 	219 	524207 	29403 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	263140 	285987 	262461 	318051 	716688 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1678 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4702      4742      4677      4028      3946      4206      4198      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4488      4634      4681      5077      3927      4140      4163      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4478      4969      4483      5269      3944      4237      3968      4638      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2062424 n_nop=1987431 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06189
n_activity=290832 dram_eff=0.4389
bk0: 2562a 2030490i bk1: 3426a 2025867i bk2: 2280a 2035786i bk3: 3020a 2029473i bk4: 2598a 2029830i bk5: 3458a 2024674i bk6: 2548a 2033938i bk7: 3468a 2026372i bk8: 2832a 2029383i bk9: 3890a 2020872i bk10: 2104a 2034812i bk11: 2940a 2026770i bk12: 1908a 2037318i bk13: 2784a 2030854i bk14: 1812a 2040601i bk15: 2578a 2033580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.061892 
total_CMD = 2062424 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1817767 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 2062424 
n_nop = 1987431 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005538 
CoL_Bus_Util = 0.030946 
Either_Row_CoL_Bus_Util = 0.036362 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.003374 
queue_avg = 1.251410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2062424 n_nop=1977459 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07126
n_activity=310810 dram_eff=0.4728
bk0: 3030a 2025875i bk1: 3714a 2021483i bk2: 2722a 2029751i bk3: 3262a 2025643i bk4: 3194a 2022389i bk5: 3738a 2015647i bk6: 3232a 2025433i bk7: 3696a 2021352i bk8: 3616a 2020028i bk9: 4150a 2016109i bk10: 2764a 2026968i bk11: 3056a 2022265i bk12: 2364a 2029097i bk13: 2858a 2025993i bk14: 2258a 2033072i bk15: 2768a 2030144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.071257 
total_CMD = 2062424 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1795201 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 2062424 
n_nop = 1977459 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005703 
CoL_Bus_Util = 0.035628 
Either_Row_CoL_Bus_Util = 0.041197 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.003272 
queue_avg = 1.635581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2062424 n_nop=1987305 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06193
n_activity=291801 dram_eff=0.4377
bk0: 3460a 2024305i bk1: 2558a 2030714i bk2: 3030a 2030089i bk3: 2276a 2036226i bk4: 3470a 2024008i bk5: 2588a 2030467i bk6: 3484a 2026212i bk7: 2548a 2032972i bk8: 3898a 2020453i bk9: 2836a 2028082i bk10: 3028a 2027411i bk11: 1984a 2034776i bk12: 2768a 2030326i bk13: 1918a 2038395i bk14: 2598a 2033526i bk15: 1786a 2041215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061925 
total_CMD = 2062424 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1816822 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2062424 
n_nop = 1987305 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005584 
CoL_Bus_Util = 0.030963 
Either_Row_CoL_Bus_Util = 0.036423 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.003395 
queue_avg = 1.228100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2281
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2062424 n_nop=1977363 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07127
n_activity=310959 dram_eff=0.4727
bk0: 3710a 2019509i bk1: 3040a 2025166i bk2: 3276a 2023880i bk3: 2722a 2029996i bk4: 3732a 2015259i bk5: 3206a 2021939i bk6: 3712a 2020671i bk7: 3212a 2025706i bk8: 4146a 2016111i bk9: 3630a 2019548i bk10: 3156a 2024245i bk11: 2634a 2025639i bk12: 2858a 2024867i bk13: 2364a 2031064i bk14: 2784a 2030395i bk15: 2244a 2033767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.071271 
total_CMD = 2062424 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1794973 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 2062424 
n_nop = 1977363 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005743 
CoL_Bus_Util = 0.035635 
Either_Row_CoL_Bus_Util = 0.041243 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.003268 
queue_avg = 1.584836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58484
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2062424 n_nop=1987714 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06162
n_activity=290123 dram_eff=0.4381
bk0: 2540a 2030984i bk1: 3394a 2025015i bk2: 2292a 2035962i bk3: 3030a 2030226i bk4: 2560a 2030284i bk5: 3464a 2024026i bk6: 2542a 2033313i bk7: 3476a 2024978i bk8: 2810a 2030542i bk9: 3896a 2020600i bk10: 2068a 2036142i bk11: 2900a 2027439i bk12: 1904a 2038638i bk13: 2762a 2032788i bk14: 1794a 2041505i bk15: 2576a 2033173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.061625 
total_CMD = 2062424 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1818925 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 2062424 
n_nop = 1987714 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005545 
CoL_Bus_Util = 0.030812 
Either_Row_CoL_Bus_Util = 0.036224 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003668 
queue_avg = 1.231752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23175
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2062424 n_nop=1980173 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.06924
n_activity=294798 dram_eff=0.4844
bk0: 3016a 2023066i bk1: 3428a 2023864i bk2: 2742a 2029106i bk3: 3174a 2025882i bk4: 3184a 2019839i bk5: 3590a 2018411i bk6: 3238a 2023853i bk7: 3580a 2021905i bk8: 3614a 2018387i bk9: 3912a 2016667i bk10: 2694a 2024657i bk11: 2898a 2026007i bk12: 2338a 2029038i bk13: 2726a 2026954i bk14: 2248a 2030540i bk15: 2640a 2030660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069239 
total_CMD = 2062424 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1808922 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 2062424 
n_nop = 1980173 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005384 
CoL_Bus_Util = 0.034619 
Either_Row_CoL_Bus_Util = 0.039881 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.003076 
queue_avg = 1.521797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158282, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 190108, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174640, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 201422, Miss = 36070, Miss_rate = 0.179, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187956, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 159072, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 199254, Miss = 36254, Miss_rate = 0.182, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176800, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156468, Miss = 24956, Miss_rate = 0.159, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188492, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175612, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 198454, Miss = 34106, Miss_rate = 0.172, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2166560
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1728
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 339577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48643
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 370956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50620
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2166560
icnt_total_pkts_simt_to_mem=815300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.5632
	minimum = 5
	maximum = 108
Network latency average = 23.5208
	minimum = 5
	maximum = 108
Slowest packet = 2798861
Flit latency average = 22.5538
	minimum = 5
	maximum = 108
Slowest flit = 2981232
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0187554
	minimum = 0 (at node 0)
	maximum = 0.123813 (at node 18)
Accepted packet rate average = 0.0187554
	minimum = 0 (at node 0)
	maximum = 0.100702 (at node 6)
Injected flit rate average = 0.0197337
	minimum = 0 (at node 0)
	maximum = 0.123813 (at node 18)
Accepted flit rate average= 0.0197337
	minimum = 0 (at node 0)
	maximum = 0.100702 (at node 6)
Injected packet length average = 1.05216
Accepted packet length average = 1.05216
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4887 (90 samples)
	minimum = 5 (90 samples)
	maximum = 213.533 (90 samples)
Network latency average = 20.2166 (90 samples)
	minimum = 5 (90 samples)
	maximum = 210.878 (90 samples)
Flit latency average = 19.397 (90 samples)
	minimum = 5 (90 samples)
	maximum = 210.444 (90 samples)
Fragmentation average = 0.00224253 (90 samples)
	minimum = 0 (90 samples)
	maximum = 54.2667 (90 samples)
Injected packet rate average = 0.0600763 (90 samples)
	minimum = 0.017554 (90 samples)
	maximum = 0.174495 (90 samples)
Accepted packet rate average = 0.0600763 (90 samples)
	minimum = 0.0172953 (90 samples)
	maximum = 0.0986817 (90 samples)
Injected flit rate average = 0.0639372 (90 samples)
	minimum = 0.0227768 (90 samples)
	maximum = 0.174672 (90 samples)
Accepted flit rate average = 0.0639372 (90 samples)
	minimum = 0.0230446 (90 samples)
	maximum = 0.0987144 (90 samples)
Injected packet size average = 1.06427 (90 samples)
Accepted packet size average = 1.06427 (90 samples)
Hops average = 1 (90 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 10 sec (7390 sec)
gpgpu_simulation_rate = 34952 (inst/sec)
gpgpu_simulation_rate = 302 (cycle/sec)
gpgpu_silicon_slowdown = 3311258x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 91 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 91: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 91 
kernel_stream_id = 63811
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2258816
gpu_tot_sim_insn = 258318200
gpu_tot_ipc =     114.3600
gpu_tot_issued_cta = 10941
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 28.9162% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343233
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2802
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7423
L2_BW  =       0.1701 GB/Sec
L2_BW_total  =      30.6950 GB/Sec
gpu_total_sim_rate=34594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4269822
	L1I_total_cache_misses = 79218
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47117, Miss = 28924, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46953, Miss = 28632, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47675, Miss = 29242, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47081, Miss = 28729, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47578, Miss = 28735, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47466, Miss = 28808, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47260, Miss = 28944, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47486, Miss = 28706, Miss_rate = 0.605, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46814, Miss = 28515, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46510, Miss = 28671, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46814, Miss = 28698, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47487, Miss = 29072, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46769, Miss = 28435, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 47055, Miss = 29026, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46561, Miss = 28843, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 706626
	L1D_total_cache_misses = 431980
	L1D_total_cache_miss_rate = 0.6113
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254601
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52062
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 884737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 29015
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16348
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 52062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38695
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 913752

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10941, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54597, 22299, 13857, 13857, 13857, 13857, 13857, 13857, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269988768
gpgpu_n_tot_w_icount = 8437149
gpgpu_n_stall_shd_mem = 501127
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420267
gpgpu_n_mem_write_global = 182450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386816
gpgpu_n_store_insn = 2919200
gpgpu_n_shmem_insn = 93949896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096736
gpgpu_n_shmem_bkconflict = 126504
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676802	W0_Idle:15832961	W0_Scoreboard:11802868	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:593246	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4399959	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3362136 {8:420267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13136400 {72:182450,}
traffic_breakdown_coretomem[INST_ACC_R] = 241408 {8:30176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67242720 {40:1681068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919200 {8:364900,}
traffic_breakdown_memtocore[INST_ACC_R] = 4828160 {40:120704,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1108963 	743413 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28732 	1154 	219 	524238 	29403 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	263234 	285987 	262461 	318051 	716688 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1688 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4702      4742      4677      4028      3948      4206      4198      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4488      4634      4681      5077      3929      4140      4163      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4478      4969      4483      5269      3944      4239      3968      4638      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2087108 n_nop=2012115 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06116
n_activity=290832 dram_eff=0.4389
bk0: 2562a 2055174i bk1: 3426a 2050551i bk2: 2280a 2060470i bk3: 3020a 2054157i bk4: 2598a 2054514i bk5: 3458a 2049358i bk6: 2548a 2058622i bk7: 3468a 2051056i bk8: 2832a 2054067i bk9: 3890a 2045556i bk10: 2104a 2059496i bk11: 2940a 2051454i bk12: 1908a 2062002i bk13: 2784a 2055538i bk14: 1812a 2065285i bk15: 2578a 2058264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.061160 
total_CMD = 2087108 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1842451 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 2087108 
n_nop = 2012115 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005473 
CoL_Bus_Util = 0.030580 
Either_Row_CoL_Bus_Util = 0.035932 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.003374 
queue_avg = 1.236610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2087108 n_nop=2002143 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.07041
n_activity=310810 dram_eff=0.4728
bk0: 3030a 2050559i bk1: 3714a 2046167i bk2: 2722a 2054435i bk3: 3262a 2050327i bk4: 3194a 2047073i bk5: 3738a 2040331i bk6: 3232a 2050117i bk7: 3696a 2046036i bk8: 3616a 2044712i bk9: 4150a 2040793i bk10: 2764a 2051652i bk11: 3056a 2046949i bk12: 2364a 2053781i bk13: 2858a 2050677i bk14: 2258a 2057756i bk15: 2768a 2054828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.070414 
total_CMD = 2087108 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1819885 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 2087108 
n_nop = 2002143 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005636 
CoL_Bus_Util = 0.035207 
Either_Row_CoL_Bus_Util = 0.040709 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003272 
queue_avg = 1.616237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2087108 n_nop=2011989 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06119
n_activity=291801 dram_eff=0.4377
bk0: 3460a 2048989i bk1: 2558a 2055398i bk2: 3030a 2054773i bk3: 2276a 2060910i bk4: 3470a 2048692i bk5: 2588a 2055151i bk6: 3484a 2050896i bk7: 2548a 2057656i bk8: 3898a 2045137i bk9: 2836a 2052766i bk10: 3028a 2052095i bk11: 1984a 2059460i bk12: 2768a 2055010i bk13: 1918a 2063079i bk14: 2598a 2058210i bk15: 1786a 2065899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061193 
total_CMD = 2087108 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1841506 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2087108 
n_nop = 2011989 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005518 
CoL_Bus_Util = 0.030596 
Either_Row_CoL_Bus_Util = 0.035992 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.003395 
queue_avg = 1.213575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21358
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2087108 n_nop=2002047 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.07043
n_activity=310959 dram_eff=0.4727
bk0: 3710a 2044193i bk1: 3040a 2049850i bk2: 3276a 2048564i bk3: 2722a 2054680i bk4: 3732a 2039943i bk5: 3206a 2046623i bk6: 3712a 2045355i bk7: 3212a 2050390i bk8: 4146a 2040795i bk9: 3630a 2044232i bk10: 3156a 2048929i bk11: 2634a 2050323i bk12: 2858a 2049551i bk13: 2364a 2055748i bk14: 2784a 2055079i bk15: 2244a 2058451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.070428 
total_CMD = 2087108 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1819657 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 2087108 
n_nop = 2002047 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005675 
CoL_Bus_Util = 0.035214 
Either_Row_CoL_Bus_Util = 0.040755 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003268 
queue_avg = 1.566092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56609
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2087108 n_nop=2012398 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.0609
n_activity=290123 dram_eff=0.4381
bk0: 2540a 2055668i bk1: 3394a 2049699i bk2: 2292a 2060646i bk3: 3030a 2054910i bk4: 2560a 2054968i bk5: 3464a 2048710i bk6: 2542a 2057997i bk7: 3476a 2049662i bk8: 2810a 2055226i bk9: 3896a 2045284i bk10: 2068a 2060826i bk11: 2900a 2052123i bk12: 1904a 2063322i bk13: 2762a 2057472i bk14: 1794a 2066189i bk15: 2576a 2057857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.060896 
total_CMD = 2087108 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1843609 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 2087108 
n_nop = 2012398 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005479 
CoL_Bus_Util = 0.030448 
Either_Row_CoL_Bus_Util = 0.035796 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.003668 
queue_avg = 1.217184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21718
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2087108 n_nop=2004857 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.06842
n_activity=294798 dram_eff=0.4844
bk0: 3016a 2047750i bk1: 3428a 2048548i bk2: 2742a 2053790i bk3: 3174a 2050566i bk4: 3184a 2044523i bk5: 3590a 2043095i bk6: 3238a 2048537i bk7: 3580a 2046589i bk8: 3614a 2043071i bk9: 3912a 2041351i bk10: 2694a 2049341i bk11: 2898a 2050691i bk12: 2338a 2053722i bk13: 2726a 2051638i bk14: 2248a 2055224i bk15: 2640a 2055344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068420 
total_CMD = 2087108 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1833606 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 2087108 
n_nop = 2004857 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005320 
CoL_Bus_Util = 0.034210 
Either_Row_CoL_Bus_Util = 0.039409 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.003076 
queue_avg = 1.503799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158290, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 190108, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174648, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 201456, Miss = 36070, Miss_rate = 0.179, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187964, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 159072, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 199292, Miss = 36254, Miss_rate = 0.182, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176800, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156476, Miss = 24956, Miss_rate = 0.159, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188492, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175620, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 198484, Miss = 34106, Miss_rate = 0.172, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2166702
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1728
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 339641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48691
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 371020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77390
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50668
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2166702
icnt_total_pkts_simt_to_mem=815358
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2799561
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2981860
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 10)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 10)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 10)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3108 (91 samples)
	minimum = 5 (91 samples)
	maximum = 211.319 (91 samples)
Network latency average = 20.0503 (91 samples)
	minimum = 5 (91 samples)
	maximum = 208.626 (91 samples)
Flit latency average = 19.2388 (91 samples)
	minimum = 5 (91 samples)
	maximum = 208.187 (91 samples)
Fragmentation average = 0.00221789 (91 samples)
	minimum = 0 (91 samples)
	maximum = 53.6703 (91 samples)
Injected packet rate average = 0.059419 (91 samples)
	minimum = 0.0173611 (91 samples)
	maximum = 0.172596 (91 samples)
Accepted packet rate average = 0.059419 (91 samples)
	minimum = 0.0171052 (91 samples)
	maximum = 0.0976556 (91 samples)
Injected flit rate average = 0.0632376 (91 samples)
	minimum = 0.0225265 (91 samples)
	maximum = 0.172777 (91 samples)
Accepted flit rate average = 0.0632376 (91 samples)
	minimum = 0.0227914 (91 samples)
	maximum = 0.0976881 (91 samples)
Injected packet size average = 1.06427 (91 samples)
Accepted packet size average = 1.06427 (91 samples)
Hops average = 1 (91 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 4 min, 27 sec (7467 sec)
gpgpu_simulation_rate = 34594 (inst/sec)
gpgpu_simulation_rate = 302 (cycle/sec)
gpgpu_silicon_slowdown = 3311258x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 92 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 92: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 92 
kernel_stream_id = 63811
gpu_sim_cycle = 23489
gpu_sim_insn = 19680
gpu_ipc =       0.8378
gpu_tot_sim_cycle = 2282305
gpu_tot_sim_insn = 258337880
gpu_tot_ipc =     113.1917
gpu_tot_issued_cta = 10942
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 28.8828% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343233
partiton_level_parallism =       0.0060
partiton_level_parallism_total  =       0.2774
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7420
L2_BW  =       0.6839 GB/Sec
L2_BW_total  =      30.3862 GB/Sec
gpu_total_sim_rate=34289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270432
	L1I_total_cache_misses = 79296
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47117, Miss = 28924, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46953, Miss = 28632, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47675, Miss = 29242, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47081, Miss = 28729, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47578, Miss = 28735, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47466, Miss = 28808, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47260, Miss = 28944, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47486, Miss = 28706, Miss_rate = 0.605, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46814, Miss = 28515, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46510, Miss = 28671, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46814, Miss = 28698, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47566, Miss = 29104, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46769, Miss = 28435, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 47055, Miss = 29026, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46561, Miss = 28843, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 706705
	L1D_total_cache_misses = 432012
	L1D_total_cache_miss_rate = 0.6113
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254610
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52071
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 885269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 29093
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16348
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 52071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38726
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 914362

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54597, 22299, 13857, 13857, 13857, 13857, 13857, 13857, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 270027360
gpgpu_n_tot_w_icount = 8438355
gpgpu_n_stall_shd_mem = 501351
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420299
gpgpu_n_mem_write_global = 182481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8387584
gpgpu_n_store_insn = 2919696
gpgpu_n_shmem_insn = 93956264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096928
gpgpu_n_shmem_bkconflict = 126728
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676853	W0_Idle:15868089	W0_Scoreboard:11813459	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762152
single_issue_nums: WS0:4401165	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3362392 {8:420299,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13138632 {72:182481,}
traffic_breakdown_coretomem[INST_ACC_R] = 242032 {8:30254,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67247840 {40:1681196,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919696 {8:364962,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840640 {40:121016,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1109153 	743413 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28810 	1154 	219 	524301 	29403 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	263424 	285987 	262461 	318051 	716688 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1708 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4702      4742      4677      4028      3951      4206      4200      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4488      4634      4681      5077      3932      4140      4164      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4478      4969      4483      5269      3945      4242      3968      4639      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2108811 n_nop=2033818 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06053
n_activity=290832 dram_eff=0.4389
bk0: 2562a 2076877i bk1: 3426a 2072254i bk2: 2280a 2082173i bk3: 3020a 2075860i bk4: 2598a 2076217i bk5: 3458a 2071061i bk6: 2548a 2080325i bk7: 3468a 2072759i bk8: 2832a 2075770i bk9: 3890a 2067259i bk10: 2104a 2081199i bk11: 2940a 2073157i bk12: 1908a 2083705i bk13: 2784a 2077241i bk14: 1812a 2086988i bk15: 2578a 2079967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.060531 
total_CMD = 2108811 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1864154 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 2108811 
n_nop = 2033818 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005416 
CoL_Bus_Util = 0.030265 
Either_Row_CoL_Bus_Util = 0.035562 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.003374 
queue_avg = 1.223883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2108811 n_nop=2023846 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.06969
n_activity=310810 dram_eff=0.4728
bk0: 3030a 2072262i bk1: 3714a 2067870i bk2: 2722a 2076138i bk3: 3262a 2072030i bk4: 3194a 2068776i bk5: 3738a 2062034i bk6: 3232a 2071820i bk7: 3696a 2067739i bk8: 3616a 2066415i bk9: 4150a 2062496i bk10: 2764a 2073355i bk11: 3056a 2068652i bk12: 2364a 2075484i bk13: 2858a 2072380i bk14: 2258a 2079459i bk15: 2768a 2076531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.069690 
total_CMD = 2108811 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1841588 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 2108811 
n_nop = 2023846 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005578 
CoL_Bus_Util = 0.034845 
Either_Row_CoL_Bus_Util = 0.040290 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.003272 
queue_avg = 1.599604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5996
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2108811 n_nop=2033692 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06056
n_activity=291801 dram_eff=0.4377
bk0: 3460a 2070692i bk1: 2558a 2077101i bk2: 3030a 2076476i bk3: 2276a 2082613i bk4: 3470a 2070395i bk5: 2588a 2076854i bk6: 3484a 2072599i bk7: 2548a 2079359i bk8: 3898a 2066840i bk9: 2836a 2074469i bk10: 3028a 2073798i bk11: 1984a 2081163i bk12: 2768a 2076713i bk13: 1918a 2084782i bk14: 2598a 2079913i bk15: 1786a 2087602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060563 
total_CMD = 2108811 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1863209 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2108811 
n_nop = 2033692 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005461 
CoL_Bus_Util = 0.030282 
Either_Row_CoL_Bus_Util = 0.035621 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.003395 
queue_avg = 1.201085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2108811 n_nop=2023750 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.0697
n_activity=310959 dram_eff=0.4727
bk0: 3710a 2065896i bk1: 3040a 2071553i bk2: 3276a 2070267i bk3: 2722a 2076383i bk4: 3732a 2061646i bk5: 3206a 2068326i bk6: 3712a 2067058i bk7: 3212a 2072093i bk8: 4146a 2062498i bk9: 3630a 2065935i bk10: 3156a 2070632i bk11: 2634a 2072026i bk12: 2858a 2071254i bk13: 2364a 2077451i bk14: 2784a 2076782i bk15: 2244a 2080154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.069703 
total_CMD = 2108811 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1841360 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 2108811 
n_nop = 2023750 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005616 
CoL_Bus_Util = 0.034851 
Either_Row_CoL_Bus_Util = 0.040336 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.003268 
queue_avg = 1.549975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2108811 n_nop=2034101 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06027
n_activity=290123 dram_eff=0.4381
bk0: 2540a 2077371i bk1: 3394a 2071402i bk2: 2292a 2082349i bk3: 3030a 2076613i bk4: 2560a 2076671i bk5: 3464a 2070413i bk6: 2542a 2079700i bk7: 3476a 2071365i bk8: 2810a 2076929i bk9: 3896a 2066987i bk10: 2068a 2082529i bk11: 2900a 2073826i bk12: 1904a 2085025i bk13: 2762a 2079175i bk14: 1794a 2087892i bk15: 2576a 2079560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.060269 
total_CMD = 2108811 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1865312 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 2108811 
n_nop = 2034101 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005423 
CoL_Bus_Util = 0.030135 
Either_Row_CoL_Bus_Util = 0.035428 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.003668 
queue_avg = 1.204657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20466
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2108811 n_nop=2026560 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.06772
n_activity=294798 dram_eff=0.4844
bk0: 3016a 2069453i bk1: 3428a 2070251i bk2: 2742a 2075493i bk3: 3174a 2072269i bk4: 3184a 2066226i bk5: 3590a 2064798i bk6: 3238a 2070240i bk7: 3580a 2068292i bk8: 3614a 2064774i bk9: 3912a 2063054i bk10: 2694a 2071044i bk11: 2898a 2072394i bk12: 2338a 2075425i bk13: 2726a 2073341i bk14: 2248a 2076927i bk15: 2640a 2077047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067716 
total_CMD = 2108811 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1855309 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 2108811 
n_nop = 2026560 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005266 
CoL_Bus_Util = 0.033858 
Either_Row_CoL_Bus_Util = 0.039003 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.003076 
queue_avg = 1.488323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48832

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158318, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 190140, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174672, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 201552, Miss = 36070, Miss_rate = 0.179, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187988, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 159096, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 199382, Miss = 36254, Miss_rate = 0.182, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176824, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156500, Miss = 24956, Miss_rate = 0.159, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188516, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175648, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 198568, Miss = 34106, Miss_rate = 0.172, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2167204
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1728
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 339769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49003
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 371148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77452
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50980
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2167204
icnt_total_pkts_simt_to_mem=815530
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04821
	minimum = 5
	maximum = 6
Network latency average = 5.04821
	minimum = 5
	maximum = 6
Slowest packet = 2800120
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2982060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00101387
	minimum = 0 (at node 0)
	maximum = 0.00600281 (at node 11)
Accepted packet rate average = 0.00101387
	minimum = 0 (at node 0)
	maximum = 0.0213717 (at node 11)
Injected flit rate average = 0.00106275
	minimum = 0 (at node 0)
	maximum = 0.00732258 (at node 11)
Accepted flit rate average= 0.00106275
	minimum = 0 (at node 0)
	maximum = 0.0213717 (at node 11)
Injected packet length average = 1.04821
Accepted packet length average = 1.04821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1341 (92 samples)
	minimum = 5 (92 samples)
	maximum = 209.087 (92 samples)
Network latency average = 19.8872 (92 samples)
	minimum = 5 (92 samples)
	maximum = 206.424 (92 samples)
Flit latency average = 19.084 (92 samples)
	minimum = 5 (92 samples)
	maximum = 205.978 (92 samples)
Fragmentation average = 0.00219378 (92 samples)
	minimum = 0 (92 samples)
	maximum = 53.087 (92 samples)
Injected packet rate average = 0.0587841 (92 samples)
	minimum = 0.0171724 (92 samples)
	maximum = 0.170785 (92 samples)
Accepted packet rate average = 0.0587841 (92 samples)
	minimum = 0.0169193 (92 samples)
	maximum = 0.0968265 (92 samples)
Injected flit rate average = 0.0625618 (92 samples)
	minimum = 0.0222817 (92 samples)
	maximum = 0.170978 (92 samples)
Accepted flit rate average = 0.0625618 (92 samples)
	minimum = 0.0225437 (92 samples)
	maximum = 0.0968586 (92 samples)
Injected packet size average = 1.06426 (92 samples)
Accepted packet size average = 1.06426 (92 samples)
Hops average = 1 (92 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 34 sec (7534 sec)
gpgpu_simulation_rate = 34289 (inst/sec)
gpgpu_simulation_rate = 302 (cycle/sec)
gpgpu_silicon_slowdown = 3311258x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c9360aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 93 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 93: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 93 
kernel_stream_id = 63811
gpu_sim_cycle = 1496
gpu_sim_insn = 23808
gpu_ipc =      15.9144
gpu_tot_sim_cycle = 2283801
gpu_tot_sim_insn = 258361688
gpu_tot_ipc =     113.1279
gpu_tot_issued_cta = 10943
gpu_occupancy = 16.4840% 
gpu_tot_occupancy = 28.8819% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343233
partiton_level_parallism =       0.0321
partiton_level_parallism_total  =       0.2772
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7419
L2_BW  =       3.4225 GB/Sec
L2_BW_total  =      30.3685 GB/Sec
gpu_total_sim_rate=34274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270808
	L1I_total_cache_misses = 79296
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47117, Miss = 28924, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46953, Miss = 28632, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47675, Miss = 29242, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47081, Miss = 28729, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47578, Miss = 28735, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47466, Miss = 28808, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47260, Miss = 28944, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47486, Miss = 28706, Miss_rate = 0.605, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46814, Miss = 28515, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46510, Miss = 28671, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46814, Miss = 28698, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47566, Miss = 29104, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46833, Miss = 28467, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 47055, Miss = 29026, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46561, Miss = 28843, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 706769
	L1D_total_cache_misses = 432044
	L1D_total_cache_miss_rate = 0.6113
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254634
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52095
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 885645
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 29093
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16348
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108848
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 52095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38742
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 914738

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10943, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54597, 22299, 13857, 13857, 13857, 13857, 13857, 13857, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 270051168
gpgpu_n_tot_w_icount = 8439099
gpgpu_n_stall_shd_mem = 501383
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420331
gpgpu_n_mem_write_global = 182497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388352
gpgpu_n_store_insn = 2919952
gpgpu_n_shmem_insn = 93964968
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097696
gpgpu_n_shmem_bkconflict = 126728
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676913	W0_Idle:15868473	W0_Scoreboard:11815261	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4401537	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3362648 {8:420331,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13139784 {72:182497,}
traffic_breakdown_coretomem[INST_ACC_R] = 242032 {8:30254,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67252960 {40:1681324,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919952 {8:364994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840640 {40:121016,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1109313 	743413 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28810 	1154 	219 	524349 	29403 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	263465 	286042 	262502 	318074 	716688 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1711 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4702      4742      4677      4028      3954      4206      4202      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4488      4634      4681      5077      3935      4140      4166      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4478      4969      4483      5269      3945      4244      3969      4640      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110193 n_nop=2035200 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.06049
n_activity=290832 dram_eff=0.4389
bk0: 2562a 2078259i bk1: 3426a 2073636i bk2: 2280a 2083555i bk3: 3020a 2077242i bk4: 2598a 2077599i bk5: 3458a 2072443i bk6: 2548a 2081707i bk7: 3468a 2074141i bk8: 2832a 2077152i bk9: 3890a 2068641i bk10: 2104a 2082581i bk11: 2940a 2074539i bk12: 1908a 2085087i bk13: 2784a 2078623i bk14: 1812a 2088370i bk15: 2578a 2081349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.060491 
total_CMD = 2110193 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1865536 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 2110193 
n_nop = 2035200 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005413 
CoL_Bus_Util = 0.030246 
Either_Row_CoL_Bus_Util = 0.035538 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.003374 
queue_avg = 1.223081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110193 n_nop=2025228 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.06964
n_activity=310810 dram_eff=0.4728
bk0: 3030a 2073644i bk1: 3714a 2069252i bk2: 2722a 2077520i bk3: 3262a 2073412i bk4: 3194a 2070158i bk5: 3738a 2063416i bk6: 3232a 2073202i bk7: 3696a 2069121i bk8: 3616a 2067797i bk9: 4150a 2063878i bk10: 2764a 2074737i bk11: 3056a 2070034i bk12: 2364a 2076866i bk13: 2858a 2073762i bk14: 2258a 2080841i bk15: 2768a 2077913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.069644 
total_CMD = 2110193 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1842970 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 2110193 
n_nop = 2025228 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005574 
CoL_Bus_Util = 0.034822 
Either_Row_CoL_Bus_Util = 0.040264 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.003272 
queue_avg = 1.598556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59856
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110193 n_nop=2035074 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.06052
n_activity=291801 dram_eff=0.4377
bk0: 3460a 2072074i bk1: 2558a 2078483i bk2: 3030a 2077858i bk3: 2276a 2083995i bk4: 3470a 2071777i bk5: 2588a 2078236i bk6: 3484a 2073981i bk7: 2548a 2080741i bk8: 3898a 2068222i bk9: 2836a 2075851i bk10: 3028a 2075180i bk11: 1984a 2082545i bk12: 2768a 2078095i bk13: 1918a 2086164i bk14: 2598a 2081295i bk15: 1786a 2088984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060523 
total_CMD = 2110193 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1864591 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2110193 
n_nop = 2035074 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005457 
CoL_Bus_Util = 0.030262 
Either_Row_CoL_Bus_Util = 0.035598 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.003395 
queue_avg = 1.200299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110193 n_nop=2025132 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.06966
n_activity=310959 dram_eff=0.4727
bk0: 3710a 2067278i bk1: 3040a 2072935i bk2: 3276a 2071649i bk3: 2722a 2077765i bk4: 3732a 2063028i bk5: 3206a 2069708i bk6: 3712a 2068440i bk7: 3212a 2073475i bk8: 4146a 2063880i bk9: 3630a 2067317i bk10: 3156a 2072014i bk11: 2634a 2073408i bk12: 2858a 2072636i bk13: 2364a 2078833i bk14: 2784a 2078164i bk15: 2244a 2081536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.069657 
total_CMD = 2110193 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1842742 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 2110193 
n_nop = 2025132 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005613 
CoL_Bus_Util = 0.034829 
Either_Row_CoL_Bus_Util = 0.040310 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.003268 
queue_avg = 1.548960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54896
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110193 n_nop=2035483 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.06023
n_activity=290123 dram_eff=0.4381
bk0: 2540a 2078753i bk1: 3394a 2072784i bk2: 2292a 2083731i bk3: 3030a 2077995i bk4: 2560a 2078053i bk5: 3464a 2071795i bk6: 2542a 2081082i bk7: 3476a 2072747i bk8: 2810a 2078311i bk9: 3896a 2068369i bk10: 2068a 2083911i bk11: 2900a 2075208i bk12: 1904a 2086407i bk13: 2762a 2080557i bk14: 1794a 2089274i bk15: 2576a 2080942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.060230 
total_CMD = 2110193 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1866694 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 2110193 
n_nop = 2035483 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005419 
CoL_Bus_Util = 0.030115 
Either_Row_CoL_Bus_Util = 0.035404 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.003668 
queue_avg = 1.203868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20387
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2110193 n_nop=2027942 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.06767
n_activity=294798 dram_eff=0.4844
bk0: 3016a 2070835i bk1: 3428a 2071633i bk2: 2742a 2076875i bk3: 3174a 2073651i bk4: 3184a 2067608i bk5: 3590a 2066180i bk6: 3238a 2071622i bk7: 3580a 2069674i bk8: 3614a 2066156i bk9: 3912a 2064436i bk10: 2694a 2072426i bk11: 2898a 2073776i bk12: 2338a 2076807i bk13: 2726a 2074723i bk14: 2248a 2078309i bk15: 2640a 2078429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067672 
total_CMD = 2110193 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1856691 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 2110193 
n_nop = 2027942 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005262 
CoL_Bus_Util = 0.033836 
Either_Row_CoL_Bus_Util = 0.038978 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.003076 
queue_avg = 1.487348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158318, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 190140, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174672, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 201606, Miss = 36070, Miss_rate = 0.179, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187988, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 159096, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 199438, Miss = 36254, Miss_rate = 0.182, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176824, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156500, Miss = 24956, Miss_rate = 0.159, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188516, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175648, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 198618, Miss = 34106, Miss_rate = 0.172, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2167364
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1728
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 339897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49003
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 371276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77484
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50980
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2167364
icnt_total_pkts_simt_to_mem=815594
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3558
	minimum = 5
	maximum = 38
Network latency average = 12.1731
	minimum = 5
	maximum = 38
Slowest packet = 2800328
Flit latency average = 11.5893
	minimum = 5
	maximum = 38
Slowest flit = 2982809
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00514953
	minimum = 0 (at node 0)
	maximum = 0.0374332 (at node 21)
Accepted packet rate average = 0.00514953
	minimum = 0 (at node 0)
	maximum = 0.106952 (at node 12)
Injected flit rate average = 0.00554565
	minimum = 0 (at node 0)
	maximum = 0.0427807 (at node 12)
Accepted flit rate average= 0.00554565
	minimum = 0 (at node 0)
	maximum = 0.106952 (at node 12)
Injected packet length average = 1.07692
Accepted packet length average = 1.07692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0397 (93 samples)
	minimum = 5 (93 samples)
	maximum = 207.247 (93 samples)
Network latency average = 19.8042 (93 samples)
	minimum = 5 (93 samples)
	maximum = 204.613 (93 samples)
Flit latency average = 19.0034 (93 samples)
	minimum = 5 (93 samples)
	maximum = 204.172 (93 samples)
Fragmentation average = 0.00217019 (93 samples)
	minimum = 0 (93 samples)
	maximum = 52.5161 (93 samples)
Injected packet rate average = 0.0582074 (93 samples)
	minimum = 0.0169877 (93 samples)
	maximum = 0.169351 (93 samples)
Accepted packet rate average = 0.0582074 (93 samples)
	minimum = 0.0167374 (93 samples)
	maximum = 0.0969353 (93 samples)
Injected flit rate average = 0.0619488 (93 samples)
	minimum = 0.0220421 (93 samples)
	maximum = 0.1696 (93 samples)
Accepted flit rate average = 0.0619488 (93 samples)
	minimum = 0.0223013 (93 samples)
	maximum = 0.0969671 (93 samples)
Injected packet size average = 1.06428 (93 samples)
Accepted packet size average = 1.06428 (93 samples)
Hops average = 1 (93 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 38 sec (7538 sec)
gpgpu_simulation_rate = 34274 (inst/sec)
gpgpu_simulation_rate = 302 (cycle/sec)
gpgpu_silicon_slowdown = 3311258x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdadcb06e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdadcb06e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5e26c93607d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 94 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 94: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 94 
kernel_stream_id = 63811
gpu_sim_cycle = 25917
gpu_sim_insn = 19880
gpu_ipc =       0.7671
gpu_tot_sim_cycle = 2309718
gpu_tot_sim_insn = 258381568
gpu_tot_ipc =     111.8671
gpu_tot_issued_cta = 10944
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 28.8452% 
max_total_param_size = 0
gpu_stall_dramfull = 212485
gpu_stall_icnt2sh    = 343233
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.2741
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7419
L2_BW  =       0.1457 GB/Sec
L2_BW_total  =      30.0294 GB/Sec
gpu_total_sim_rate=33943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4272480
	L1I_total_cache_misses = 79302
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55752
L1D_cache:
	L1D_cache_core[0]: Access = 47117, Miss = 28924, Miss_rate = 0.614, Pending_hits = 2814, Reservation_fails = 25108
	L1D_cache_core[1]: Access = 46953, Miss = 28632, Miss_rate = 0.610, Pending_hits = 2822, Reservation_fails = 21662
	L1D_cache_core[2]: Access = 47675, Miss = 29242, Miss_rate = 0.613, Pending_hits = 2690, Reservation_fails = 23599
	L1D_cache_core[3]: Access = 47081, Miss = 28729, Miss_rate = 0.610, Pending_hits = 2892, Reservation_fails = 22288
	L1D_cache_core[4]: Access = 47578, Miss = 28735, Miss_rate = 0.604, Pending_hits = 3169, Reservation_fails = 21274
	L1D_cache_core[5]: Access = 47466, Miss = 28808, Miss_rate = 0.607, Pending_hits = 2860, Reservation_fails = 21277
	L1D_cache_core[6]: Access = 47260, Miss = 28944, Miss_rate = 0.612, Pending_hits = 3094, Reservation_fails = 21629
	L1D_cache_core[7]: Access = 47486, Miss = 28706, Miss_rate = 0.605, Pending_hits = 3524, Reservation_fails = 20688
	L1D_cache_core[8]: Access = 46814, Miss = 28515, Miss_rate = 0.609, Pending_hits = 2772, Reservation_fails = 24031
	L1D_cache_core[9]: Access = 46510, Miss = 28671, Miss_rate = 0.616, Pending_hits = 2896, Reservation_fails = 26294
	L1D_cache_core[10]: Access = 46814, Miss = 28698, Miss_rate = 0.613, Pending_hits = 3015, Reservation_fails = 23144
	L1D_cache_core[11]: Access = 47566, Miss = 29104, Miss_rate = 0.612, Pending_hits = 2964, Reservation_fails = 24042
	L1D_cache_core[12]: Access = 46833, Miss = 28467, Miss_rate = 0.608, Pending_hits = 3346, Reservation_fails = 26920
	L1D_cache_core[13]: Access = 47086, Miss = 29042, Miss_rate = 0.617, Pending_hits = 2690, Reservation_fails = 26316
	L1D_cache_core[14]: Access = 46561, Miss = 28843, Miss_rate = 0.619, Pending_hits = 3009, Reservation_fails = 23538
	L1D_total_cache_accesses = 706800
	L1D_total_cache_misses = 432060
	L1D_total_cache_miss_rate = 0.6113
	L1D_total_cache_pending_hits = 44557
	L1D_total_cache_reservation_fails = 351810
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254640
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887311
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 29099
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18192
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16348
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108864
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 52101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38757
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 916410

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 70046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 68016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18192
ctas_completed 10944, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
54597, 22299, 13857, 13857, 13857, 13857, 13857, 13857, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 270145536
gpgpu_n_tot_w_icount = 8442048
gpgpu_n_stall_shd_mem = 501887
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420347
gpgpu_n_mem_write_global = 182512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 2920192
gpgpu_n_shmem_insn = 93969664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097792
gpgpu_n_shmem_bkconflict = 127232
gpgpu_n_l1cache_bkconflict = 41343
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 127232
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41343
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676913	W0_Idle:15897291	W0_Scoreboard:11835326	W1:10112	W2:9472	W3:8832	W4:8192	W5:7552	W6:6912	W7:6272	W8:5632	W9:4992	W10:4352	W11:3712	W12:3072	W13:2432	W14:1792	W15:1088	W16:594736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4404486	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3362776 {8:420347,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13140864 {72:182512,}
traffic_breakdown_coretomem[INST_ACC_R] = 242080 {8:30260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67255520 {40:1681388,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2920192 {8:365024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4841600 {40:121040,}
maxmflatency = 1572 
max_icnt2mem_latency = 1698 
maxmrqlatency = 1356 
max_icnt2sh_latency = 277 
averagemflatency = 286 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 60 
mrq_lat_table:77676 	21559 	22060 	25643 	59267 	72659 	71284 	29210 	5920 	1045 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1109407 	743413 	173159 	20463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28816 	1154 	219 	524380 	29403 	30073 	14781 	3423 	885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	263559 	286042 	262502 	318074 	716688 	199522 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1720 	589 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        96       139       108       128       114       135       101       128        80       139       106       128 
dram[1]:       128       128       128       128       139       134       128       130       139       133       128       128       139       135       128       128 
dram[2]:       128        69       128       102       139        84       128       112       137       114       128        96       139        80       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       138       128       128       133       138       128       128 
dram[4]:        80       128       100       128       100       138       114       128       112       136        93       128        88       138       108       128 
dram[5]:       128       128       128       130       137       131       128       130       131       142       128       128       137       143       128       128 
maximum service time to same row:
dram[0]:     19064     26147     25002     15916     24265     18919     34416     19441     23612     21774     34739     23096     19736     25070     27111     28898 
dram[1]:     16854     25052     19534     15942     20895     18458     21056     19438     25635     21743     23586     24592     25024     25111     28285     27131 
dram[2]:     16672     16998     15909     21934     19521     34366     19440     34437     21768     34423     25204     34766     25064     18395     28242     27467 
dram[3]:     13889     15929     15951     19203     18317     21611     19374     20697     21710     25636     25215     23180     25109     25028     26602     28307 
dram[4]:     21576     13815     22006     15919     34397     19227     34379     19458     34441     21767     34776     23136     20817     25063     27432     28279 
dram[5]:     29990     11725     17923     15954     21500     25792     24250     26505     21674     34136     22573     29648     26015     25336     28532     26539 
average row accesses per activate:
dram[0]:  8.400504 11.154411 10.341137 12.631420  8.206977 11.486747  9.709497 11.455847  8.847575 11.430703  9.249191 10.392307 10.617284 11.244838 11.572770 13.972549 
dram[1]: 11.458453 12.334988 12.473333 13.063218 11.718498 11.085653 11.457364 11.836782 10.485169 11.572289 10.677966 11.165355 11.785455 11.699115 13.178723 14.880309 
dram[2]: 11.116222  7.952381 12.874233 10.447457 11.739557  8.720297 11.508353  9.248000 11.076288  8.620225 10.501260  8.317902 11.611621 10.841004 13.338290 11.758454 
dram[3]: 11.793349 10.714666 13.114943 12.411961 11.367033 11.678191 11.830664 11.592105 11.803279 10.931869 11.678191  9.742547 11.633431 11.871795 13.996390 12.662552 
dram[4]:  8.112745 10.937198  9.916933 12.771341  8.410628 11.346793  9.670391 11.472553  9.028503 11.059670  9.287128  9.866337 10.659751 12.268608 11.931707 13.322098 
dram[5]: 11.159341 12.824859 13.061017 12.839286 11.557292 11.597619 13.225806 12.492308 10.799136 11.670305 10.708571 11.132023 12.122677 12.823529 13.425532 14.925311 
average row locality = 386366/34506 = 11.197067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       946      1397       981      1415      1125      1629      1108      1631      1211      1823       911      1360       824      1278       780      1197 
dram[1]:      1195      1535      1253      1538      1462      1765      1482      1749      1641      1971      1248      1445      1091      1362      1024      1298 
dram[2]:      1404       957      1425       971      1627      1130      1641      1095      1825      1213      1399       859      1280       825      1206       771 
dram[3]:      1532      1208      1546      1243      1765      1472      1759      1469      1971      1653      1493      1182      1363      1090      1309      1014 
dram[4]:       942      1405       981      1413      1113      1630      1099      1631      1200      1828       902      1333       815      1277       778      1193 
dram[5]:      1274      1387      1343      1394      1538      1604      1552      1589      1691      1788      1281      1312      1134      1231      1091      1169 
total dram writes = 127290
bank skew: 1971/771 = 2.56
chip skew: 23069/19540 = 1.18
average mf latency per bank:
dram[0]:       6214      4617      5677      4806      5012      4148      5505      4118      5095      3848      5634      4424      5675      4047      5622      4279
dram[1]:       5147      4631      5008      4824      4634      4702      4742      4677      4028      3955      4206      4203      4018      3775      4387      4072
dram[2]:       4638      5783      4751      5893      4204      4853      4105      5442      3894      4821      4444      5730      4173      5393      4367      5461
dram[3]:       4908      4992      4711      5088      4488      4634      4681      5077      3936      4140      4168      4476      3824      4136      4085      4515
dram[4]:       6336      4564      5676      4879      5040      4160      5396      4190      4997      3793      5498      4636      5663      3955      5684      4370
dram[5]:       4698      5010      4597      5344      4478      4969      4483      5269      3946      4245      3969      4641      3847      4084      3952      4514
maximum mf latency per bank:
dram[0]:       1218      1232      1171      1304      1040      1246      1231      1112      1368      1353      1439      1214      1433      1212      1398      1109
dram[1]:       1387       924      1399      1253      1374      1452      1319      1458      1304      1461      1325      1448      1304      1213      1382      1082
dram[2]:       1291      1095      1347      1106      1330      1071       944      1268      1260      1374      1206      1486      1430      1495      1148      1403
dram[3]:        994      1368      1160      1378      1455      1361      1556      1215      1572      1235      1559      1295      1315      1240      1155      1345
dram[4]:       1221      1264      1212      1292      1072      1257      1227      1011      1374      1272      1471      1268      1474      1371      1402      1148
dram[5]:       1156       960      1100      1193      1169      1434      1159      1528      1153      1553      1292      1508      1023      1254      1090      1112
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134140 n_nop=2059147 n_act=5719 n_pre=5703 n_ref_event=0 n_req=60254 n_rd=44208 n_rd_L2_A=0 n_write=0 n_wr_bk=19616 bw_util=0.05981
n_activity=290832 dram_eff=0.4389
bk0: 2562a 2102206i bk1: 3426a 2097583i bk2: 2280a 2107502i bk3: 3020a 2101189i bk4: 2598a 2101546i bk5: 3458a 2096390i bk6: 2548a 2105654i bk7: 3468a 2098088i bk8: 2832a 2101099i bk9: 3890a 2092588i bk10: 2104a 2106528i bk11: 2940a 2098486i bk12: 1908a 2109034i bk13: 2784a 2102570i bk14: 1812a 2112317i bk15: 2578a 2105296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905268
Row_Buffer_Locality_read = 0.951683
Row_Buffer_Locality_write = 0.777390
Bank_Level_Parallism = 2.337722
Bank_Level_Parallism_Col = 2.272217
Bank_Level_Parallism_Ready = 1.232127
write_to_read_ratio_blp_rw_average = 0.507894
GrpLevelPara = 1.681155 

BW Util details:
bwutil = 0.059812 
total_CMD = 2134140 
util_bw = 127648 
Wasted_Col = 83423 
Wasted_Row = 33586 
Idle = 1889483 

BW Util Bottlenecks: 
RCDc_limit = 18864 
RCDWRc_limit = 15382 
WTRc_limit = 15804 
RTWc_limit = 63836 
CCDLc_limit = 49207 
rwq = 0 
CCDLc_limit_alone = 32722 
WTRc_limit_alone = 14246 
RTWc_limit_alone = 48909 

Commands details: 
total_CMD = 2134140 
n_nop = 2059147 
Read = 44208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19616 
n_act = 5719 
n_pre = 5703 
n_ref = 0 
n_req = 60254 
total_req = 63824 

Dual Bus Interface Util: 
issued_total_row = 11422 
issued_total_col = 63824 
Row_Bus_Util =  0.005352 
CoL_Bus_Util = 0.029906 
Either_Row_CoL_Bus_Util = 0.035140 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.003374 
queue_avg = 1.209357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134140 n_nop=2049175 n_act=5889 n_pre=5873 n_ref_event=0 n_req=69293 n_rd=50422 n_rd_L2_A=0 n_write=0 n_wr_bk=23059 bw_util=0.06886
n_activity=310810 dram_eff=0.4728
bk0: 3030a 2097591i bk1: 3714a 2093199i bk2: 2722a 2101467i bk3: 3262a 2097359i bk4: 3194a 2094105i bk5: 3738a 2087363i bk6: 3232a 2097149i bk7: 3696a 2093068i bk8: 3616a 2091744i bk9: 4150a 2087825i bk10: 2764a 2098684i bk11: 3056a 2093981i bk12: 2364a 2100813i bk13: 2858a 2097709i bk14: 2258a 2104788i bk15: 2768a 2101860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915215
Row_Buffer_Locality_read = 0.957003
Row_Buffer_Locality_write = 0.803561
Bank_Level_Parallism = 2.547573
Bank_Level_Parallism_Col = 2.484095
Bank_Level_Parallism_Ready = 1.270480
write_to_read_ratio_blp_rw_average = 0.527211
GrpLevelPara = 1.810030 

BW Util details:
bwutil = 0.068862 
total_CMD = 2134140 
util_bw = 146962 
Wasted_Col = 88046 
Wasted_Row = 32215 
Idle = 1866917 

BW Util Bottlenecks: 
RCDc_limit = 18561 
RCDWRc_limit = 14722 
WTRc_limit = 18798 
RTWc_limit = 76857 
CCDLc_limit = 53005 
rwq = 0 
CCDLc_limit_alone = 34825 
WTRc_limit_alone = 16843 
RTWc_limit_alone = 60632 

Commands details: 
total_CMD = 2134140 
n_nop = 2049175 
Read = 50422 
Write = 0 
L2_Alloc = 0 
L2_WB = 23059 
n_act = 5889 
n_pre = 5873 
n_ref = 0 
n_req = 69293 
total_req = 73481 

Dual Bus Interface Util: 
issued_total_row = 11762 
issued_total_col = 73481 
Row_Bus_Util =  0.005511 
CoL_Bus_Util = 0.034431 
Either_Row_CoL_Bus_Util = 0.039812 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.003272 
queue_avg = 1.580619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58062
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134140 n_nop=2059021 n_act=5766 n_pre=5750 n_ref_event=0 n_req=60283 n_rd=44230 n_rd_L2_A=0 n_write=0 n_wr_bk=19628 bw_util=0.05984
n_activity=291801 dram_eff=0.4377
bk0: 3460a 2096021i bk1: 2558a 2102430i bk2: 3030a 2101805i bk3: 2276a 2107942i bk4: 3470a 2095724i bk5: 2588a 2102183i bk6: 3484a 2097928i bk7: 2548a 2104688i bk8: 3898a 2092169i bk9: 2836a 2099798i bk10: 3028a 2099127i bk11: 1984a 2106492i bk12: 2768a 2102042i bk13: 1918a 2110111i bk14: 2598a 2105242i bk15: 1786a 2112931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904583
Row_Buffer_Locality_read = 0.951775
Row_Buffer_Locality_write = 0.774559
Bank_Level_Parallism = 2.334249
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.240385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059844 
total_CMD = 2134140 
util_bw = 127716 
Wasted_Col = 83644 
Wasted_Row = 34242 
Idle = 1888538 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 15415 
WTRc_limit = 14749 
RTWc_limit = 63796 
CCDLc_limit = 48152 
rwq = 0 
CCDLc_limit_alone = 32363 
WTRc_limit_alone = 13260 
RTWc_limit_alone = 49496 

Commands details: 
total_CMD = 2134140 
n_nop = 2059021 
Read = 44230 
Write = 0 
L2_Alloc = 0 
L2_WB = 19628 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 60283 
total_req = 63858 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 63858 
Row_Bus_Util =  0.005396 
CoL_Bus_Util = 0.029922 
Either_Row_CoL_Bus_Util = 0.035199 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.003395 
queue_avg = 1.186830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18683
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134140 n_nop=2049079 n_act=5930 n_pre=5914 n_ref_event=4567177155082382276 n_req=69303 n_rd=50426 n_rd_L2_A=0 n_write=0 n_wr_bk=23069 bw_util=0.06888
n_activity=310959 dram_eff=0.4727
bk0: 3710a 2091225i bk1: 3040a 2096882i bk2: 3276a 2095596i bk3: 2722a 2101712i bk4: 3732a 2086975i bk5: 3206a 2093655i bk6: 3712a 2092387i bk7: 3212a 2097422i bk8: 4146a 2087827i bk9: 3630a 2091264i bk10: 3156a 2095961i bk11: 2634a 2097355i bk12: 2858a 2096583i bk13: 2364a 2102780i bk14: 2784a 2102111i bk15: 2244a 2105483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914650
Row_Buffer_Locality_read = 0.956828
Row_Buffer_Locality_write = 0.801981
Bank_Level_Parallism = 2.558567
Bank_Level_Parallism_Col = 2.633729
Bank_Level_Parallism_Ready = 1.280651
write_to_read_ratio_blp_rw_average = 0.527577
GrpLevelPara = 1.809610 

BW Util details:
bwutil = 0.068876 
total_CMD = 2134140 
util_bw = 146990 
Wasted_Col = 87764 
Wasted_Row = 32697 
Idle = 1866689 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 14766 
WTRc_limit = 18591 
RTWc_limit = 76910 
CCDLc_limit = 52786 
rwq = 0 
CCDLc_limit_alone = 34250 
WTRc_limit_alone = 16707 
RTWc_limit_alone = 60258 

Commands details: 
total_CMD = 2134140 
n_nop = 2049079 
Read = 50426 
Write = 0 
L2_Alloc = 0 
L2_WB = 23069 
n_act = 5930 
n_pre = 5914 
n_ref = 4567177155082382276 
n_req = 69303 
total_req = 73495 

Dual Bus Interface Util: 
issued_total_row = 11844 
issued_total_col = 73495 
Row_Bus_Util =  0.005550 
CoL_Bus_Util = 0.034438 
Either_Row_CoL_Bus_Util = 0.039857 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.003268 
queue_avg = 1.531579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53158
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134140 n_nop=2059430 n_act=5726 n_pre=5710 n_ref_event=0 n_req=59998 n_rd=44008 n_rd_L2_A=0 n_write=0 n_wr_bk=19540 bw_util=0.05955
n_activity=290123 dram_eff=0.4381
bk0: 2540a 2102700i bk1: 3394a 2096731i bk2: 2292a 2107678i bk3: 3030a 2101942i bk4: 2560a 2102000i bk5: 3464a 2095742i bk6: 2542a 2105029i bk7: 3476a 2096694i bk8: 2810a 2102258i bk9: 3896a 2092316i bk10: 2068a 2107858i bk11: 2900a 2099155i bk12: 1904a 2110354i bk13: 2762a 2104504i bk14: 1794a 2113221i bk15: 2576a 2104889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904813
Row_Buffer_Locality_read = 0.951532
Row_Buffer_Locality_write = 0.776235
Bank_Level_Parallism = 2.327127
Bank_Level_Parallism_Col = 2.259395
Bank_Level_Parallism_Ready = 1.222037
write_to_read_ratio_blp_rw_average = 0.508046
GrpLevelPara = 1.678483 

BW Util details:
bwutil = 0.059554 
total_CMD = 2134140 
util_bw = 127096 
Wasted_Col = 82831 
Wasted_Row = 33572 
Idle = 1890641 

BW Util Bottlenecks: 
RCDc_limit = 19094 
RCDWRc_limit = 15366 
WTRc_limit = 15528 
RTWc_limit = 61745 
CCDLc_limit = 47329 
rwq = 0 
CCDLc_limit_alone = 31486 
WTRc_limit_alone = 13960 
RTWc_limit_alone = 47470 

Commands details: 
total_CMD = 2134140 
n_nop = 2059430 
Read = 44008 
Write = 0 
L2_Alloc = 0 
L2_WB = 19540 
n_act = 5726 
n_pre = 5710 
n_ref = 0 
n_req = 59998 
total_req = 63548 

Dual Bus Interface Util: 
issued_total_row = 11436 
issued_total_col = 63548 
Row_Bus_Util =  0.005359 
CoL_Bus_Util = 0.029777 
Either_Row_CoL_Bus_Util = 0.035007 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.003668 
queue_avg = 1.190360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134140 n_nop=2051889 n_act=5560 n_pre=5544 n_ref_event=0 n_req=67235 n_rd=49022 n_rd_L2_A=0 n_write=0 n_wr_bk=22378 bw_util=0.06691
n_activity=294798 dram_eff=0.4844
bk0: 3016a 2094782i bk1: 3428a 2095580i bk2: 2742a 2100822i bk3: 3174a 2097598i bk4: 3184a 2091555i bk5: 3590a 2090127i bk6: 3238a 2095569i bk7: 3580a 2093621i bk8: 3614a 2090103i bk9: 3912a 2088383i bk10: 2694a 2096373i bk11: 2898a 2097723i bk12: 2338a 2100754i bk13: 2726a 2098670i bk14: 2248a 2102256i bk15: 2640a 2102376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917528
Row_Buffer_Locality_read = 0.958549
Row_Buffer_Locality_write = 0.807116
Bank_Level_Parallism = 2.688601
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.272571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066912 
total_CMD = 2134140 
util_bw = 142800 
Wasted_Col = 84273 
Wasted_Row = 26429 
Idle = 1880638 

BW Util Bottlenecks: 
RCDc_limit = 17194 
RCDWRc_limit = 13381 
WTRc_limit = 18089 
RTWc_limit = 83451 
CCDLc_limit = 47886 
rwq = 0 
CCDLc_limit_alone = 33109 
WTRc_limit_alone = 16570 
RTWc_limit_alone = 70193 

Commands details: 
total_CMD = 2134140 
n_nop = 2051889 
Read = 49022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22378 
n_act = 5560 
n_pre = 5544 
n_ref = 0 
n_req = 67235 
total_req = 71400 

Dual Bus Interface Util: 
issued_total_row = 11104 
issued_total_col = 71400 
Row_Bus_Util =  0.005203 
CoL_Bus_Util = 0.033456 
Either_Row_CoL_Bus_Util = 0.038541 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.003076 
queue_avg = 1.470658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47066

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158322, Miss = 25126, Miss_rate = 0.159, Pending_hits = 9989, Reservation_fails = 9037
L2_cache_bank[1]: Access = 190140, Miss = 33668, Miss_rate = 0.177, Pending_hits = 13517, Reservation_fails = 11386
L2_cache_bank[2]: Access = 174676, Miss = 30710, Miss_rate = 0.176, Pending_hits = 12734, Reservation_fails = 10650
L2_cache_bank[3]: Access = 201636, Miss = 36070, Miss_rate = 0.179, Pending_hits = 14061, Reservation_fails = 15100
L2_cache_bank[4]: Access = 187992, Miss = 33860, Miss_rate = 0.180, Pending_hits = 13255, Reservation_fails = 9657
L2_cache_bank[5]: Access = 159096, Miss = 24942, Miss_rate = 0.157, Pending_hits = 10102, Reservation_fails = 11689
L2_cache_bank[6]: Access = 199476, Miss = 36254, Miss_rate = 0.182, Pending_hits = 13435, Reservation_fails = 10052
L2_cache_bank[7]: Access = 176824, Miss = 30566, Miss_rate = 0.173, Pending_hits = 12679, Reservation_fails = 11726
L2_cache_bank[8]: Access = 156504, Miss = 24956, Miss_rate = 0.159, Pending_hits = 9696, Reservation_fails = 8371
L2_cache_bank[9]: Access = 188516, Miss = 33582, Miss_rate = 0.178, Pending_hits = 13269, Reservation_fails = 10215
L2_cache_bank[10]: Access = 175652, Miss = 30580, Miss_rate = 0.174, Pending_hits = 12462, Reservation_fails = 10143
L2_cache_bank[11]: Access = 198648, Miss = 34106, Miss_rate = 0.172, Pending_hits = 12891, Reservation_fails = 8383
L2_total_cache_accesses = 2167482
L2_total_cache_misses = 374420
L2_total_cache_miss_rate = 0.1727
L2_total_cache_pending_hits = 148090
L2_total_cache_reservation_fails = 126409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 339961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8207
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49027
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11332
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 528
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 371340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77514
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 51004
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 233
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 248
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11332
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2167482
icnt_total_pkts_simt_to_mem=815646
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2800567
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2982958
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000221505
	minimum = 0 (at node 0)
	maximum = 0.00146622 (at node 21)
Accepted packet rate average = 0.000221505
	minimum = 0 (at node 0)
	maximum = 0.004553 (at node 13)
Injected flit rate average = 0.000242941
	minimum = 0 (at node 0)
	maximum = 0.00200641 (at node 13)
Accepted flit rate average= 0.000242941
	minimum = 0 (at node 0)
	maximum = 0.004553 (at node 13)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8728 (94 samples)
	minimum = 5 (94 samples)
	maximum = 205.17 (94 samples)
Network latency average = 19.6478 (94 samples)
	minimum = 5 (94 samples)
	maximum = 202.5 (94 samples)
Flit latency average = 18.8544 (94 samples)
	minimum = 5 (94 samples)
	maximum = 202.053 (94 samples)
Fragmentation average = 0.0021471 (94 samples)
	minimum = 0 (94 samples)
	maximum = 51.9574 (94 samples)
Injected packet rate average = 0.0575905 (94 samples)
	minimum = 0.016807 (94 samples)
	maximum = 0.167565 (94 samples)
Accepted packet rate average = 0.0575905 (94 samples)
	minimum = 0.0165593 (94 samples)
	maximum = 0.0959526 (94 samples)
Injected flit rate average = 0.0612923 (94 samples)
	minimum = 0.0218076 (94 samples)
	maximum = 0.167817 (94 samples)
Accepted flit rate average = 0.0612923 (94 samples)
	minimum = 0.022064 (94 samples)
	maximum = 0.095984 (94 samples)
Injected packet size average = 1.06428 (94 samples)
Accepted packet size average = 1.06428 (94 samples)
Hops average = 1 (94 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 52 sec (7612 sec)
gpgpu_simulation_rate = 33943 (inst/sec)
gpgpu_simulation_rate = 303 (cycle/sec)
gpgpu_silicon_slowdown = 3300330x
Time consumed(ms): 7611410.378000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
