0.2
2016.1
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v,1539680483,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1539680483,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv.autotb.v,1539680483,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv.v,1539678317,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_AXILiteS_s_axi.v,1539678319,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_fadd_32ns_32ns_32_5_full_dsp.v,1539678318,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_fcmp_32ns_32ns_1_1.v,1539678318,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_fmul_32ns_32ns_32_4_max_dsp.v,1539678318,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_gmem_m_axi.v,1539678319,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_mac_muladd_16ns_16s_48ns_48_1.v,1539678319,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_mul_32ns_16ns_48_3.v,1539678319,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_mul_32s_16ns_48_3.v,1539678319,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_mul_mul_16ns_16ns_32_1.v,1539678319,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_mul_mul_16ns_16s_32_1.v,1539678319,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/Conv_sdiv_19s_9ns_19_23_seq.v,1539678319,verilog,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd,1539680490,vhdl,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd,1539680492,vhdl,,,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd,1539680493,vhdl,,,ieee_proposed=./ieee_proposed,,,,,,
