
Timer_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005150  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08005210  08005210  00015210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800533c  0800533c  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  0800533c  0800533c  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800533c  0800533c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800533c  0800533c  0001533c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005340  08005340  00015340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08005344  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c10  20000014  08005358  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c24  08005358  00021c24  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001538b  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f4a  00000000  00000000  000353c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001288  00000000  00000000  00038318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001160  00000000  00000000  000395a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e02  00000000  00000000  0003a700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015a6c  00000000  00000000  00051502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095d5b  00000000  00000000  00066f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fccc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042a8  00000000  00000000  000fcd1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080051f8 	.word	0x080051f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	080051f8 	.word	0x080051f8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <uartTask>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void uartTask(void *p)
{
 80003f4:	b5b0      	push	{r4, r5, r7, lr}
 80003f6:	b08a      	sub	sp, #40	; 0x28
 80003f8:	af02      	add	r7, sp, #8
 80003fa:	6078      	str	r0, [r7, #4]
	xTimerStart(PTHandle, 0);
 80003fc:	4b0f      	ldr	r3, [pc, #60]	; (800043c <uartTask+0x48>)
 80003fe:	681c      	ldr	r4, [r3, #0]
 8000400:	f003 fc16 	bl	8003c30 <xTaskGetTickCount>
 8000404:	0002      	movs	r2, r0
 8000406:	2300      	movs	r3, #0
 8000408:	9300      	str	r3, [sp, #0]
 800040a:	2300      	movs	r3, #0
 800040c:	2101      	movs	r1, #1
 800040e:	0020      	movs	r0, r4
 8000410:	f004 f952 	bl	80046b8 <xTimerGenericCommand>

	while(1)
	{
		uint8_t data[] = "Sending from UART\r\n";
 8000414:	210c      	movs	r1, #12
 8000416:	187b      	adds	r3, r7, r1
 8000418:	4a09      	ldr	r2, [pc, #36]	; (8000440 <uartTask+0x4c>)
 800041a:	ca31      	ldmia	r2!, {r0, r4, r5}
 800041c:	c331      	stmia	r3!, {r0, r4, r5}
 800041e:	ca11      	ldmia	r2!, {r0, r4}
 8000420:	c311      	stmia	r3!, {r0, r4}
		HAL_UART_Transmit(&huart2, data, sizeof(data), 1000);
 8000422:	23fa      	movs	r3, #250	; 0xfa
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	1879      	adds	r1, r7, r1
 8000428:	4806      	ldr	r0, [pc, #24]	; (8000444 <uartTask+0x50>)
 800042a:	2214      	movs	r2, #20
 800042c:	f001 fefc 	bl	8002228 <HAL_UART_Transmit>
		vTaskDelay(2000);
 8000430:	23fa      	movs	r3, #250	; 0xfa
 8000432:	00db      	lsls	r3, r3, #3
 8000434:	0018      	movs	r0, r3
 8000436:	f003 faa1 	bl	800397c <vTaskDelay>
	{
 800043a:	e7eb      	b.n	8000414 <uartTask+0x20>
 800043c:	200000c4 	.word	0x200000c4
 8000440:	08005210 	.word	0x08005210
 8000444:	20000030 	.word	0x20000030

08000448 <ledTask>:
	}
}

void ledTask(void *p)
{
 8000448:	b5b0      	push	{r4, r5, r7, lr}
 800044a:	b08a      	sub	sp, #40	; 0x28
 800044c:	af02      	add	r7, sp, #8
 800044e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))== 0)
 8000450:	2380      	movs	r3, #128	; 0x80
 8000452:	019b      	lsls	r3, r3, #6
 8000454:	4a15      	ldr	r2, [pc, #84]	; (80004ac <ledTask+0x64>)
 8000456:	0019      	movs	r1, r3
 8000458:	0010      	movs	r0, r2
 800045a:	f000 fd5b 	bl	8000f14 <HAL_GPIO_ReadPin>
 800045e:	1e03      	subs	r3, r0, #0
 8000460:	d120      	bne.n	80004a4 <ledTask+0x5c>
		{
			uint8_t data[] = "Switch is Pressed\r\n";
 8000462:	210c      	movs	r1, #12
 8000464:	187b      	adds	r3, r7, r1
 8000466:	4a12      	ldr	r2, [pc, #72]	; (80004b0 <ledTask+0x68>)
 8000468:	ca31      	ldmia	r2!, {r0, r4, r5}
 800046a:	c331      	stmia	r3!, {r0, r4, r5}
 800046c:	ca11      	ldmia	r2!, {r0, r4}
 800046e:	c311      	stmia	r3!, {r0, r4}
			HAL_UART_Transmit(&huart2, data, sizeof(data), 1000);
 8000470:	23fa      	movs	r3, #250	; 0xfa
 8000472:	009b      	lsls	r3, r3, #2
 8000474:	1879      	adds	r1, r7, r1
 8000476:	480f      	ldr	r0, [pc, #60]	; (80004b4 <ledTask+0x6c>)
 8000478:	2214      	movs	r2, #20
 800047a:	f001 fed5 	bl	8002228 <HAL_UART_Transmit>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, SET);
 800047e:	23a0      	movs	r3, #160	; 0xa0
 8000480:	05db      	lsls	r3, r3, #23
 8000482:	2201      	movs	r2, #1
 8000484:	2120      	movs	r1, #32
 8000486:	0018      	movs	r0, r3
 8000488:	f000 fd61 	bl	8000f4e <HAL_GPIO_WritePin>
			xTimerStart(OTHandle, 0);
 800048c:	4b0a      	ldr	r3, [pc, #40]	; (80004b8 <ledTask+0x70>)
 800048e:	681c      	ldr	r4, [r3, #0]
 8000490:	f003 fbce 	bl	8003c30 <xTaskGetTickCount>
 8000494:	0002      	movs	r2, r0
 8000496:	2300      	movs	r3, #0
 8000498:	9300      	str	r3, [sp, #0]
 800049a:	2300      	movs	r3, #0
 800049c:	2101      	movs	r1, #1
 800049e:	0020      	movs	r0, r4
 80004a0:	f004 f90a 	bl	80046b8 <xTimerGenericCommand>
		}
		vTaskDelay(20);
 80004a4:	2014      	movs	r0, #20
 80004a6:	f003 fa69 	bl	800397c <vTaskDelay>
		if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))== 0)
 80004aa:	e7d1      	b.n	8000450 <ledTask+0x8>
 80004ac:	50000800 	.word	0x50000800
 80004b0:	08005224 	.word	0x08005224
 80004b4:	20000030 	.word	0x20000030
 80004b8:	200000c8 	.word	0x200000c8

080004bc <TimerCallback>:
	}
}

void TimerCallback (xTimerHandle xTimer)
{
 80004bc:	b5b0      	push	{r4, r5, r7, lr}
 80004be:	b08a      	sub	sp, #40	; 0x28
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
		if (xTimer == PTHandle)
 80004c4:	4b13      	ldr	r3, [pc, #76]	; (8000514 <TimerCallback+0x58>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	687a      	ldr	r2, [r7, #4]
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d112      	bne.n	80004f4 <TimerCallback+0x38>
		{
			uint8_t data[] = "Sending from CallBack Task\r\n";
 80004ce:	2008      	movs	r0, #8
 80004d0:	183b      	adds	r3, r7, r0
 80004d2:	4a11      	ldr	r2, [pc, #68]	; (8000518 <TimerCallback+0x5c>)
 80004d4:	ca32      	ldmia	r2!, {r1, r4, r5}
 80004d6:	c332      	stmia	r3!, {r1, r4, r5}
 80004d8:	ca32      	ldmia	r2!, {r1, r4, r5}
 80004da:	c332      	stmia	r3!, {r1, r4, r5}
 80004dc:	6811      	ldr	r1, [r2, #0]
 80004de:	6019      	str	r1, [r3, #0]
 80004e0:	7912      	ldrb	r2, [r2, #4]
 80004e2:	711a      	strb	r2, [r3, #4]
			HAL_UART_Transmit(&huart2, data, sizeof(data), 1000);
 80004e4:	23fa      	movs	r3, #250	; 0xfa
 80004e6:	009b      	lsls	r3, r3, #2
 80004e8:	1839      	adds	r1, r7, r0
 80004ea:	480c      	ldr	r0, [pc, #48]	; (800051c <TimerCallback+0x60>)
 80004ec:	221d      	movs	r2, #29
 80004ee:	f001 fe9b 	bl	8002228 <HAL_UART_Transmit>

		else if(xTimer == OTHandle)
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RESET);
		}
}
 80004f2:	e00b      	b.n	800050c <TimerCallback+0x50>
		else if(xTimer == OTHandle)
 80004f4:	4b0a      	ldr	r3, [pc, #40]	; (8000520 <TimerCallback+0x64>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	687a      	ldr	r2, [r7, #4]
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d106      	bne.n	800050c <TimerCallback+0x50>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RESET);
 80004fe:	23a0      	movs	r3, #160	; 0xa0
 8000500:	05db      	lsls	r3, r3, #23
 8000502:	2200      	movs	r2, #0
 8000504:	2120      	movs	r1, #32
 8000506:	0018      	movs	r0, r3
 8000508:	f000 fd21 	bl	8000f4e <HAL_GPIO_WritePin>
}
 800050c:	46c0      	nop			; (mov r8, r8)
 800050e:	46bd      	mov	sp, r7
 8000510:	b00a      	add	sp, #40	; 0x28
 8000512:	bdb0      	pop	{r4, r5, r7, pc}
 8000514:	200000c4 	.word	0x200000c4
 8000518:	08005238 	.word	0x08005238
 800051c:	20000030 	.word	0x20000030
 8000520:	200000c8 	.word	0x200000c8

08000524 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052a:	f000 faa5 	bl	8000a78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052e:	f000 f849 	bl	80005c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000532:	f000 f8dd 	bl	80006f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000536:	f000 f88d 	bl	8000654 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  PTHandle = xTimerCreate("timer1", pdMS_TO_TICKS(500), pdTRUE, (void *)1, TimerCallback);
 800053a:	23fa      	movs	r3, #250	; 0xfa
 800053c:	0059      	lsls	r1, r3, #1
 800053e:	4816      	ldr	r0, [pc, #88]	; (8000598 <main+0x74>)
 8000540:	4b16      	ldr	r3, [pc, #88]	; (800059c <main+0x78>)
 8000542:	9300      	str	r3, [sp, #0]
 8000544:	2301      	movs	r3, #1
 8000546:	2201      	movs	r2, #1
 8000548:	f004 f864 	bl	8004614 <xTimerCreate>
 800054c:	0002      	movs	r2, r0
 800054e:	4b14      	ldr	r3, [pc, #80]	; (80005a0 <main+0x7c>)
 8000550:	601a      	str	r2, [r3, #0]
  OTHandle = xTimerCreate("timer2", pdMS_TO_TICKS(2000), pdFALSE, (void *)2, TimerCallback);
 8000552:	23fa      	movs	r3, #250	; 0xfa
 8000554:	00d9      	lsls	r1, r3, #3
 8000556:	4813      	ldr	r0, [pc, #76]	; (80005a4 <main+0x80>)
 8000558:	4b10      	ldr	r3, [pc, #64]	; (800059c <main+0x78>)
 800055a:	9300      	str	r3, [sp, #0]
 800055c:	2302      	movs	r3, #2
 800055e:	2200      	movs	r2, #0
 8000560:	f004 f858 	bl	8004614 <xTimerCreate>
 8000564:	0002      	movs	r2, r0
 8000566:	4b10      	ldr	r3, [pc, #64]	; (80005a8 <main+0x84>)
 8000568:	601a      	str	r2, [r3, #0]

  xTaskCreate(uartTask, "uart", 128, NULL, 1, &uartHandle);
 800056a:	4910      	ldr	r1, [pc, #64]	; (80005ac <main+0x88>)
 800056c:	4810      	ldr	r0, [pc, #64]	; (80005b0 <main+0x8c>)
 800056e:	4b11      	ldr	r3, [pc, #68]	; (80005b4 <main+0x90>)
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	2301      	movs	r3, #1
 8000574:	9300      	str	r3, [sp, #0]
 8000576:	2300      	movs	r3, #0
 8000578:	2280      	movs	r2, #128	; 0x80
 800057a:	f003 f8a2 	bl	80036c2 <xTaskCreate>
  xTaskCreate(ledTask, "led", 128, NULL, 1, &ledHandle);
 800057e:	490e      	ldr	r1, [pc, #56]	; (80005b8 <main+0x94>)
 8000580:	480e      	ldr	r0, [pc, #56]	; (80005bc <main+0x98>)
 8000582:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <main+0x9c>)
 8000584:	9301      	str	r3, [sp, #4]
 8000586:	2301      	movs	r3, #1
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	2300      	movs	r3, #0
 800058c:	2280      	movs	r2, #128	; 0x80
 800058e:	f003 f898 	bl	80036c2 <xTaskCreate>

  vTaskStartScheduler();
 8000592:	f003 fa19 	bl	80039c8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000596:	e7fe      	b.n	8000596 <main+0x72>
 8000598:	08005258 	.word	0x08005258
 800059c:	080004bd 	.word	0x080004bd
 80005a0:	200000c4 	.word	0x200000c4
 80005a4:	08005260 	.word	0x08005260
 80005a8:	200000c8 	.word	0x200000c8
 80005ac:	08005268 	.word	0x08005268
 80005b0:	080003f5 	.word	0x080003f5
 80005b4:	200000cc 	.word	0x200000cc
 80005b8:	08005270 	.word	0x08005270
 80005bc:	08000449 	.word	0x08000449
 80005c0:	200000d0 	.word	0x200000d0

080005c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c4:	b590      	push	{r4, r7, lr}
 80005c6:	b093      	sub	sp, #76	; 0x4c
 80005c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ca:	2414      	movs	r4, #20
 80005cc:	193b      	adds	r3, r7, r4
 80005ce:	0018      	movs	r0, r3
 80005d0:	2334      	movs	r3, #52	; 0x34
 80005d2:	001a      	movs	r2, r3
 80005d4:	2100      	movs	r1, #0
 80005d6:	f004 fe06 	bl	80051e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005da:	1d3b      	adds	r3, r7, #4
 80005dc:	0018      	movs	r0, r3
 80005de:	2310      	movs	r3, #16
 80005e0:	001a      	movs	r2, r3
 80005e2:	2100      	movs	r1, #0
 80005e4:	f004 fdff 	bl	80051e6 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e8:	2380      	movs	r3, #128	; 0x80
 80005ea:	009b      	lsls	r3, r3, #2
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 fccb 	bl	8000f88 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f2:	193b      	adds	r3, r7, r4
 80005f4:	2202      	movs	r2, #2
 80005f6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f8:	193b      	adds	r3, r7, r4
 80005fa:	2280      	movs	r2, #128	; 0x80
 80005fc:	0052      	lsls	r2, r2, #1
 80005fe:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000600:	193b      	adds	r3, r7, r4
 8000602:	2200      	movs	r2, #0
 8000604:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000606:	193b      	adds	r3, r7, r4
 8000608:	2240      	movs	r2, #64	; 0x40
 800060a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2200      	movs	r2, #0
 8000610:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000612:	193b      	adds	r3, r7, r4
 8000614:	0018      	movs	r0, r3
 8000616:	f000 fd03 	bl	8001020 <HAL_RCC_OscConfig>
 800061a:	1e03      	subs	r3, r0, #0
 800061c:	d001      	beq.n	8000622 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800061e:	f000 f8db 	bl	80007d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	2207      	movs	r2, #7
 8000626:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2200      	movs	r2, #0
 800062c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	2200      	movs	r2, #0
 8000632:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2200      	movs	r2, #0
 8000638:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	2100      	movs	r1, #0
 800063e:	0018      	movs	r0, r3
 8000640:	f000 fffe 	bl	8001640 <HAL_RCC_ClockConfig>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000648:	f000 f8c6 	bl	80007d8 <Error_Handler>
  }
}
 800064c:	46c0      	nop			; (mov r8, r8)
 800064e:	46bd      	mov	sp, r7
 8000650:	b013      	add	sp, #76	; 0x4c
 8000652:	bd90      	pop	{r4, r7, pc}

08000654 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000658:	4b23      	ldr	r3, [pc, #140]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800065a:	4a24      	ldr	r2, [pc, #144]	; (80006ec <MX_USART2_UART_Init+0x98>)
 800065c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800065e:	4b22      	ldr	r3, [pc, #136]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000660:	22e1      	movs	r2, #225	; 0xe1
 8000662:	0252      	lsls	r2, r2, #9
 8000664:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000666:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800066c:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800066e:	2200      	movs	r2, #0
 8000670:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000672:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000674:	2200      	movs	r2, #0
 8000676:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000678:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800067a:	220c      	movs	r2, #12
 800067c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800067e:	4b1a      	ldr	r3, [pc, #104]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000684:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800068a:	4b17      	ldr	r3, [pc, #92]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800068c:	2200      	movs	r2, #0
 800068e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000690:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000692:	2200      	movs	r2, #0
 8000694:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000696:	4b14      	ldr	r3, [pc, #80]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 8000698:	2200      	movs	r2, #0
 800069a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800069c:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 800069e:	0018      	movs	r0, r3
 80006a0:	f001 fd6c 	bl	800217c <HAL_UART_Init>
 80006a4:	1e03      	subs	r3, r0, #0
 80006a6:	d001      	beq.n	80006ac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80006a8:	f000 f896 	bl	80007d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006ac:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 80006ae:	2100      	movs	r1, #0
 80006b0:	0018      	movs	r0, r3
 80006b2:	f002 f9fd 	bl	8002ab0 <HAL_UARTEx_SetTxFifoThreshold>
 80006b6:	1e03      	subs	r3, r0, #0
 80006b8:	d001      	beq.n	80006be <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80006ba:	f000 f88d 	bl	80007d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006be:	4b0a      	ldr	r3, [pc, #40]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 80006c0:	2100      	movs	r1, #0
 80006c2:	0018      	movs	r0, r3
 80006c4:	f002 fa34 	bl	8002b30 <HAL_UARTEx_SetRxFifoThreshold>
 80006c8:	1e03      	subs	r3, r0, #0
 80006ca:	d001      	beq.n	80006d0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80006cc:	f000 f884 	bl	80007d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80006d0:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <MX_USART2_UART_Init+0x94>)
 80006d2:	0018      	movs	r0, r3
 80006d4:	f002 f9b2 	bl	8002a3c <HAL_UARTEx_DisableFifoMode>
 80006d8:	1e03      	subs	r3, r0, #0
 80006da:	d001      	beq.n	80006e0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80006dc:	f000 f87c 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006e0:	46c0      	nop			; (mov r8, r8)
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	20000030 	.word	0x20000030
 80006ec:	40004400 	.word	0x40004400

080006f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b089      	sub	sp, #36	; 0x24
 80006f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	240c      	movs	r4, #12
 80006f8:	193b      	adds	r3, r7, r4
 80006fa:	0018      	movs	r0, r3
 80006fc:	2314      	movs	r3, #20
 80006fe:	001a      	movs	r2, r3
 8000700:	2100      	movs	r1, #0
 8000702:	f004 fd70 	bl	80051e6 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b29      	ldr	r3, [pc, #164]	; (80007ac <MX_GPIO_Init+0xbc>)
 8000708:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800070a:	4b28      	ldr	r3, [pc, #160]	; (80007ac <MX_GPIO_Init+0xbc>)
 800070c:	2104      	movs	r1, #4
 800070e:	430a      	orrs	r2, r1
 8000710:	635a      	str	r2, [r3, #52]	; 0x34
 8000712:	4b26      	ldr	r3, [pc, #152]	; (80007ac <MX_GPIO_Init+0xbc>)
 8000714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000716:	2204      	movs	r2, #4
 8000718:	4013      	ands	r3, r2
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800071e:	4b23      	ldr	r3, [pc, #140]	; (80007ac <MX_GPIO_Init+0xbc>)
 8000720:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000722:	4b22      	ldr	r3, [pc, #136]	; (80007ac <MX_GPIO_Init+0xbc>)
 8000724:	2120      	movs	r1, #32
 8000726:	430a      	orrs	r2, r1
 8000728:	635a      	str	r2, [r3, #52]	; 0x34
 800072a:	4b20      	ldr	r3, [pc, #128]	; (80007ac <MX_GPIO_Init+0xbc>)
 800072c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800072e:	2220      	movs	r2, #32
 8000730:	4013      	ands	r3, r2
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b1d      	ldr	r3, [pc, #116]	; (80007ac <MX_GPIO_Init+0xbc>)
 8000738:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800073a:	4b1c      	ldr	r3, [pc, #112]	; (80007ac <MX_GPIO_Init+0xbc>)
 800073c:	2101      	movs	r1, #1
 800073e:	430a      	orrs	r2, r1
 8000740:	635a      	str	r2, [r3, #52]	; 0x34
 8000742:	4b1a      	ldr	r3, [pc, #104]	; (80007ac <MX_GPIO_Init+0xbc>)
 8000744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000746:	2201      	movs	r2, #1
 8000748:	4013      	ands	r3, r2
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800074e:	23a0      	movs	r3, #160	; 0xa0
 8000750:	05db      	lsls	r3, r3, #23
 8000752:	2200      	movs	r2, #0
 8000754:	2120      	movs	r1, #32
 8000756:	0018      	movs	r0, r3
 8000758:	f000 fbf9 	bl	8000f4e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800075c:	193b      	adds	r3, r7, r4
 800075e:	2280      	movs	r2, #128	; 0x80
 8000760:	0192      	lsls	r2, r2, #6
 8000762:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000764:	193b      	adds	r3, r7, r4
 8000766:	2200      	movs	r2, #0
 8000768:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	193b      	adds	r3, r7, r4
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000770:	193b      	adds	r3, r7, r4
 8000772:	4a0f      	ldr	r2, [pc, #60]	; (80007b0 <MX_GPIO_Init+0xc0>)
 8000774:	0019      	movs	r1, r3
 8000776:	0010      	movs	r0, r2
 8000778:	f000 fa68 	bl	8000c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800077c:	0021      	movs	r1, r4
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2220      	movs	r2, #32
 8000782:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2201      	movs	r2, #1
 8000788:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000796:	187a      	adds	r2, r7, r1
 8000798:	23a0      	movs	r3, #160	; 0xa0
 800079a:	05db      	lsls	r3, r3, #23
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f000 fa54 	bl	8000c4c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	b009      	add	sp, #36	; 0x24
 80007aa:	bd90      	pop	{r4, r7, pc}
 80007ac:	40021000 	.word	0x40021000
 80007b0:	50000800 	.word	0x50000800

080007b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a04      	ldr	r2, [pc, #16]	; (80007d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d101      	bne.n	80007ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007c6:	f000 f977 	bl	8000ab8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007ca:	46c0      	nop			; (mov r8, r8)
 80007cc:	46bd      	mov	sp, r7
 80007ce:	b002      	add	sp, #8
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	46c0      	nop			; (mov r8, r8)
 80007d4:	40000400 	.word	0x40000400

080007d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007dc:	b672      	cpsid	i
}
 80007de:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e0:	e7fe      	b.n	80007e0 <Error_Handler+0x8>
	...

080007e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ea:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <HAL_MspInit+0x44>)
 80007ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <HAL_MspInit+0x44>)
 80007f0:	2101      	movs	r1, #1
 80007f2:	430a      	orrs	r2, r1
 80007f4:	641a      	str	r2, [r3, #64]	; 0x40
 80007f6:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <HAL_MspInit+0x44>)
 80007f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fa:	2201      	movs	r2, #1
 80007fc:	4013      	ands	r3, r2
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000802:	4b09      	ldr	r3, [pc, #36]	; (8000828 <HAL_MspInit+0x44>)
 8000804:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000806:	4b08      	ldr	r3, [pc, #32]	; (8000828 <HAL_MspInit+0x44>)
 8000808:	2180      	movs	r1, #128	; 0x80
 800080a:	0549      	lsls	r1, r1, #21
 800080c:	430a      	orrs	r2, r1
 800080e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000810:	4b05      	ldr	r3, [pc, #20]	; (8000828 <HAL_MspInit+0x44>)
 8000812:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000814:	2380      	movs	r3, #128	; 0x80
 8000816:	055b      	lsls	r3, r3, #21
 8000818:	4013      	ands	r3, r2
 800081a:	603b      	str	r3, [r7, #0]
 800081c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	46bd      	mov	sp, r7
 8000822:	b002      	add	sp, #8
 8000824:	bd80      	pop	{r7, pc}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	40021000 	.word	0x40021000

0800082c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800082c:	b590      	push	{r4, r7, lr}
 800082e:	b091      	sub	sp, #68	; 0x44
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000834:	232c      	movs	r3, #44	; 0x2c
 8000836:	18fb      	adds	r3, r7, r3
 8000838:	0018      	movs	r0, r3
 800083a:	2314      	movs	r3, #20
 800083c:	001a      	movs	r2, r3
 800083e:	2100      	movs	r1, #0
 8000840:	f004 fcd1 	bl	80051e6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000844:	2410      	movs	r4, #16
 8000846:	193b      	adds	r3, r7, r4
 8000848:	0018      	movs	r0, r3
 800084a:	231c      	movs	r3, #28
 800084c:	001a      	movs	r2, r3
 800084e:	2100      	movs	r1, #0
 8000850:	f004 fcc9 	bl	80051e6 <memset>
  if(huart->Instance==USART2)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a22      	ldr	r2, [pc, #136]	; (80008e4 <HAL_UART_MspInit+0xb8>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d13e      	bne.n	80008dc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800085e:	193b      	adds	r3, r7, r4
 8000860:	2202      	movs	r2, #2
 8000862:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000864:	193b      	adds	r3, r7, r4
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800086a:	193b      	adds	r3, r7, r4
 800086c:	0018      	movs	r0, r3
 800086e:	f001 f8bb 	bl	80019e8 <HAL_RCCEx_PeriphCLKConfig>
 8000872:	1e03      	subs	r3, r0, #0
 8000874:	d001      	beq.n	800087a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000876:	f7ff ffaf 	bl	80007d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800087a:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <HAL_UART_MspInit+0xbc>)
 800087c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800087e:	4b1a      	ldr	r3, [pc, #104]	; (80008e8 <HAL_UART_MspInit+0xbc>)
 8000880:	2180      	movs	r1, #128	; 0x80
 8000882:	0289      	lsls	r1, r1, #10
 8000884:	430a      	orrs	r2, r1
 8000886:	63da      	str	r2, [r3, #60]	; 0x3c
 8000888:	4b17      	ldr	r3, [pc, #92]	; (80008e8 <HAL_UART_MspInit+0xbc>)
 800088a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800088c:	2380      	movs	r3, #128	; 0x80
 800088e:	029b      	lsls	r3, r3, #10
 8000890:	4013      	ands	r3, r2
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	4b14      	ldr	r3, [pc, #80]	; (80008e8 <HAL_UART_MspInit+0xbc>)
 8000898:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800089a:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <HAL_UART_MspInit+0xbc>)
 800089c:	2101      	movs	r1, #1
 800089e:	430a      	orrs	r2, r1
 80008a0:	635a      	str	r2, [r3, #52]	; 0x34
 80008a2:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <HAL_UART_MspInit+0xbc>)
 80008a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008a6:	2201      	movs	r2, #1
 80008a8:	4013      	ands	r3, r2
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008ae:	212c      	movs	r1, #44	; 0x2c
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	220c      	movs	r2, #12
 80008b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2202      	movs	r2, #2
 80008ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2200      	movs	r2, #0
 80008c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2201      	movs	r2, #1
 80008cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ce:	187a      	adds	r2, r7, r1
 80008d0:	23a0      	movs	r3, #160	; 0xa0
 80008d2:	05db      	lsls	r3, r3, #23
 80008d4:	0011      	movs	r1, r2
 80008d6:	0018      	movs	r0, r3
 80008d8:	f000 f9b8 	bl	8000c4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	b011      	add	sp, #68	; 0x44
 80008e2:	bd90      	pop	{r4, r7, pc}
 80008e4:	40004400 	.word	0x40004400
 80008e8:	40021000 	.word	0x40021000

080008ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008ec:	b5b0      	push	{r4, r5, r7, lr}
 80008ee:	b08c      	sub	sp, #48	; 0x30
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80008f4:	232b      	movs	r3, #43	; 0x2b
 80008f6:	18fb      	adds	r3, r7, r3
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80008fc:	4b37      	ldr	r3, [pc, #220]	; (80009dc <HAL_InitTick+0xf0>)
 80008fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000900:	4b36      	ldr	r3, [pc, #216]	; (80009dc <HAL_InitTick+0xf0>)
 8000902:	2102      	movs	r1, #2
 8000904:	430a      	orrs	r2, r1
 8000906:	63da      	str	r2, [r3, #60]	; 0x3c
 8000908:	4b34      	ldr	r3, [pc, #208]	; (80009dc <HAL_InitTick+0xf0>)
 800090a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800090c:	2202      	movs	r2, #2
 800090e:	4013      	ands	r3, r2
 8000910:	60bb      	str	r3, [r7, #8]
 8000912:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000914:	230c      	movs	r3, #12
 8000916:	18fa      	adds	r2, r7, r3
 8000918:	2410      	movs	r4, #16
 800091a:	193b      	adds	r3, r7, r4
 800091c:	0011      	movs	r1, r2
 800091e:	0018      	movs	r0, r3
 8000920:	f001 f838 	bl	8001994 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000924:	193b      	adds	r3, r7, r4
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800092a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800092c:	2b00      	cmp	r3, #0
 800092e:	d104      	bne.n	800093a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000930:	f001 f81a 	bl	8001968 <HAL_RCC_GetPCLK1Freq>
 8000934:	0003      	movs	r3, r0
 8000936:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000938:	e004      	b.n	8000944 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800093a:	f001 f815 	bl	8001968 <HAL_RCC_GetPCLK1Freq>
 800093e:	0003      	movs	r3, r0
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000946:	4926      	ldr	r1, [pc, #152]	; (80009e0 <HAL_InitTick+0xf4>)
 8000948:	0018      	movs	r0, r3
 800094a:	f7ff fbdd 	bl	8000108 <__udivsi3>
 800094e:	0003      	movs	r3, r0
 8000950:	3b01      	subs	r3, #1
 8000952:	623b      	str	r3, [r7, #32]

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000954:	4b23      	ldr	r3, [pc, #140]	; (80009e4 <HAL_InitTick+0xf8>)
 8000956:	4a24      	ldr	r2, [pc, #144]	; (80009e8 <HAL_InitTick+0xfc>)
 8000958:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800095a:	4b22      	ldr	r3, [pc, #136]	; (80009e4 <HAL_InitTick+0xf8>)
 800095c:	4a23      	ldr	r2, [pc, #140]	; (80009ec <HAL_InitTick+0x100>)
 800095e:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8000960:	4b20      	ldr	r3, [pc, #128]	; (80009e4 <HAL_InitTick+0xf8>)
 8000962:	6a3a      	ldr	r2, [r7, #32]
 8000964:	605a      	str	r2, [r3, #4]
  htim3.Init.ClockDivision = 0;
 8000966:	4b1f      	ldr	r3, [pc, #124]	; (80009e4 <HAL_InitTick+0xf8>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800096c:	4b1d      	ldr	r3, [pc, #116]	; (80009e4 <HAL_InitTick+0xf8>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000972:	4b1c      	ldr	r3, [pc, #112]	; (80009e4 <HAL_InitTick+0xf8>)
 8000974:	2200      	movs	r2, #0
 8000976:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8000978:	252b      	movs	r5, #43	; 0x2b
 800097a:	197c      	adds	r4, r7, r5
 800097c:	4b19      	ldr	r3, [pc, #100]	; (80009e4 <HAL_InitTick+0xf8>)
 800097e:	0018      	movs	r0, r3
 8000980:	f001 f966 	bl	8001c50 <HAL_TIM_Base_Init>
 8000984:	0003      	movs	r3, r0
 8000986:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000988:	197b      	adds	r3, r7, r5
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d11e      	bne.n	80009ce <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8000990:	197c      	adds	r4, r7, r5
 8000992:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <HAL_InitTick+0xf8>)
 8000994:	0018      	movs	r0, r3
 8000996:	f001 f9bb 	bl	8001d10 <HAL_TIM_Base_Start_IT>
 800099a:	0003      	movs	r3, r0
 800099c:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 800099e:	197b      	adds	r3, r7, r5
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d113      	bne.n	80009ce <HAL_InitTick+0xe2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80009a6:	2010      	movs	r0, #16
 80009a8:	f000 f93f 	bl	8000c2a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2b03      	cmp	r3, #3
 80009b0:	d809      	bhi.n	80009c6 <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	2200      	movs	r2, #0
 80009b6:	0019      	movs	r1, r3
 80009b8:	2010      	movs	r0, #16
 80009ba:	f000 f921 	bl	8000c00 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <HAL_InitTick+0x104>)
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	e003      	b.n	80009ce <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 80009c6:	232b      	movs	r3, #43	; 0x2b
 80009c8:	18fb      	adds	r3, r7, r3
 80009ca:	2201      	movs	r2, #1
 80009cc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80009ce:	232b      	movs	r3, #43	; 0x2b
 80009d0:	18fb      	adds	r3, r7, r3
 80009d2:	781b      	ldrb	r3, [r3, #0]
}
 80009d4:	0018      	movs	r0, r3
 80009d6:	46bd      	mov	sp, r7
 80009d8:	b00c      	add	sp, #48	; 0x30
 80009da:	bdb0      	pop	{r4, r5, r7, pc}
 80009dc:	40021000 	.word	0x40021000
 80009e0:	000f4240 	.word	0x000f4240
 80009e4:	200000d4 	.word	0x200000d4
 80009e8:	40000400 	.word	0x40000400
 80009ec:	000003e7 	.word	0x000003e7
 80009f0:	20000004 	.word	0x20000004

080009f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009f8:	e7fe      	b.n	80009f8 <NMI_Handler+0x4>

080009fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009fe:	e7fe      	b.n	80009fe <HardFault_Handler+0x4>

08000a00 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000a04:	4b03      	ldr	r3, [pc, #12]	; (8000a14 <TIM3_IRQHandler+0x14>)
 8000a06:	0018      	movs	r0, r3
 8000a08:	f001 f9d8 	bl	8001dbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000a0c:	46c0      	nop			; (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	200000d4 	.word	0x200000d4

08000a18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a1c:	46c0      	nop			; (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
	...

08000a24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a24:	480d      	ldr	r0, [pc, #52]	; (8000a5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a26:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a28:	f7ff fff6 	bl	8000a18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a2c:	480c      	ldr	r0, [pc, #48]	; (8000a60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a2e:	490d      	ldr	r1, [pc, #52]	; (8000a64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a30:	4a0d      	ldr	r2, [pc, #52]	; (8000a68 <LoopForever+0xe>)
  movs r3, #0
 8000a32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a34:	e002      	b.n	8000a3c <LoopCopyDataInit>

08000a36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a3a:	3304      	adds	r3, #4

08000a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a40:	d3f9      	bcc.n	8000a36 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a42:	4a0a      	ldr	r2, [pc, #40]	; (8000a6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a44:	4c0a      	ldr	r4, [pc, #40]	; (8000a70 <LoopForever+0x16>)
  movs r3, #0
 8000a46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a48:	e001      	b.n	8000a4e <LoopFillZerobss>

08000a4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a4c:	3204      	adds	r2, #4

08000a4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a50:	d3fb      	bcc.n	8000a4a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a52:	f004 fb9b 	bl	800518c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000a56:	f7ff fd65 	bl	8000524 <main>

08000a5a <LoopForever>:

LoopForever:
  b LoopForever
 8000a5a:	e7fe      	b.n	8000a5a <LoopForever>
  ldr   r0, =_estack
 8000a5c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000a60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a64:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000a68:	08005344 	.word	0x08005344
  ldr r2, =_sbss
 8000a6c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000a70:	20001c24 	.word	0x20001c24

08000a74 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a74:	e7fe      	b.n	8000a74 <ADC1_IRQHandler>
	...

08000a78 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a7e:	1dfb      	adds	r3, r7, #7
 8000a80:	2200      	movs	r2, #0
 8000a82:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a84:	4b0b      	ldr	r3, [pc, #44]	; (8000ab4 <HAL_Init+0x3c>)
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	4b0a      	ldr	r3, [pc, #40]	; (8000ab4 <HAL_Init+0x3c>)
 8000a8a:	2180      	movs	r1, #128	; 0x80
 8000a8c:	0049      	lsls	r1, r1, #1
 8000a8e:	430a      	orrs	r2, r1
 8000a90:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a92:	2003      	movs	r0, #3
 8000a94:	f7ff ff2a 	bl	80008ec <HAL_InitTick>
 8000a98:	1e03      	subs	r3, r0, #0
 8000a9a:	d003      	beq.n	8000aa4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000a9c:	1dfb      	adds	r3, r7, #7
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	701a      	strb	r2, [r3, #0]
 8000aa2:	e001      	b.n	8000aa8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000aa4:	f7ff fe9e 	bl	80007e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000aa8:	1dfb      	adds	r3, r7, #7
 8000aaa:	781b      	ldrb	r3, [r3, #0]
}
 8000aac:	0018      	movs	r0, r3
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b002      	add	sp, #8
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40022000 	.word	0x40022000

08000ab8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000abc:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <HAL_IncTick+0x1c>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	4b05      	ldr	r3, [pc, #20]	; (8000ad8 <HAL_IncTick+0x20>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	18d2      	adds	r2, r2, r3
 8000ac8:	4b03      	ldr	r3, [pc, #12]	; (8000ad8 <HAL_IncTick+0x20>)
 8000aca:	601a      	str	r2, [r3, #0]
}
 8000acc:	46c0      	nop			; (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	20000120 	.word	0x20000120

08000adc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae0:	4b02      	ldr	r3, [pc, #8]	; (8000aec <HAL_GetTick+0x10>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
}
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	20000120 	.word	0x20000120

08000af0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	0002      	movs	r2, r0
 8000af8:	1dfb      	adds	r3, r7, #7
 8000afa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000afc:	1dfb      	adds	r3, r7, #7
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b7f      	cmp	r3, #127	; 0x7f
 8000b02:	d809      	bhi.n	8000b18 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b04:	1dfb      	adds	r3, r7, #7
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	001a      	movs	r2, r3
 8000b0a:	231f      	movs	r3, #31
 8000b0c:	401a      	ands	r2, r3
 8000b0e:	4b04      	ldr	r3, [pc, #16]	; (8000b20 <__NVIC_EnableIRQ+0x30>)
 8000b10:	2101      	movs	r1, #1
 8000b12:	4091      	lsls	r1, r2
 8000b14:	000a      	movs	r2, r1
 8000b16:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000b18:	46c0      	nop			; (mov r8, r8)
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	b002      	add	sp, #8
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	e000e100 	.word	0xe000e100

08000b24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	0002      	movs	r2, r0
 8000b2c:	6039      	str	r1, [r7, #0]
 8000b2e:	1dfb      	adds	r3, r7, #7
 8000b30:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b32:	1dfb      	adds	r3, r7, #7
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	2b7f      	cmp	r3, #127	; 0x7f
 8000b38:	d828      	bhi.n	8000b8c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b3a:	4a2f      	ldr	r2, [pc, #188]	; (8000bf8 <__NVIC_SetPriority+0xd4>)
 8000b3c:	1dfb      	adds	r3, r7, #7
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	b25b      	sxtb	r3, r3
 8000b42:	089b      	lsrs	r3, r3, #2
 8000b44:	33c0      	adds	r3, #192	; 0xc0
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	589b      	ldr	r3, [r3, r2]
 8000b4a:	1dfa      	adds	r2, r7, #7
 8000b4c:	7812      	ldrb	r2, [r2, #0]
 8000b4e:	0011      	movs	r1, r2
 8000b50:	2203      	movs	r2, #3
 8000b52:	400a      	ands	r2, r1
 8000b54:	00d2      	lsls	r2, r2, #3
 8000b56:	21ff      	movs	r1, #255	; 0xff
 8000b58:	4091      	lsls	r1, r2
 8000b5a:	000a      	movs	r2, r1
 8000b5c:	43d2      	mvns	r2, r2
 8000b5e:	401a      	ands	r2, r3
 8000b60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	019b      	lsls	r3, r3, #6
 8000b66:	22ff      	movs	r2, #255	; 0xff
 8000b68:	401a      	ands	r2, r3
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	0018      	movs	r0, r3
 8000b70:	2303      	movs	r3, #3
 8000b72:	4003      	ands	r3, r0
 8000b74:	00db      	lsls	r3, r3, #3
 8000b76:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b78:	481f      	ldr	r0, [pc, #124]	; (8000bf8 <__NVIC_SetPriority+0xd4>)
 8000b7a:	1dfb      	adds	r3, r7, #7
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	b25b      	sxtb	r3, r3
 8000b80:	089b      	lsrs	r3, r3, #2
 8000b82:	430a      	orrs	r2, r1
 8000b84:	33c0      	adds	r3, #192	; 0xc0
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b8a:	e031      	b.n	8000bf0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b8c:	4a1b      	ldr	r2, [pc, #108]	; (8000bfc <__NVIC_SetPriority+0xd8>)
 8000b8e:	1dfb      	adds	r3, r7, #7
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	0019      	movs	r1, r3
 8000b94:	230f      	movs	r3, #15
 8000b96:	400b      	ands	r3, r1
 8000b98:	3b08      	subs	r3, #8
 8000b9a:	089b      	lsrs	r3, r3, #2
 8000b9c:	3306      	adds	r3, #6
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	18d3      	adds	r3, r2, r3
 8000ba2:	3304      	adds	r3, #4
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	1dfa      	adds	r2, r7, #7
 8000ba8:	7812      	ldrb	r2, [r2, #0]
 8000baa:	0011      	movs	r1, r2
 8000bac:	2203      	movs	r2, #3
 8000bae:	400a      	ands	r2, r1
 8000bb0:	00d2      	lsls	r2, r2, #3
 8000bb2:	21ff      	movs	r1, #255	; 0xff
 8000bb4:	4091      	lsls	r1, r2
 8000bb6:	000a      	movs	r2, r1
 8000bb8:	43d2      	mvns	r2, r2
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	019b      	lsls	r3, r3, #6
 8000bc2:	22ff      	movs	r2, #255	; 0xff
 8000bc4:	401a      	ands	r2, r3
 8000bc6:	1dfb      	adds	r3, r7, #7
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	0018      	movs	r0, r3
 8000bcc:	2303      	movs	r3, #3
 8000bce:	4003      	ands	r3, r0
 8000bd0:	00db      	lsls	r3, r3, #3
 8000bd2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bd4:	4809      	ldr	r0, [pc, #36]	; (8000bfc <__NVIC_SetPriority+0xd8>)
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	001c      	movs	r4, r3
 8000bdc:	230f      	movs	r3, #15
 8000bde:	4023      	ands	r3, r4
 8000be0:	3b08      	subs	r3, #8
 8000be2:	089b      	lsrs	r3, r3, #2
 8000be4:	430a      	orrs	r2, r1
 8000be6:	3306      	adds	r3, #6
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	18c3      	adds	r3, r0, r3
 8000bec:	3304      	adds	r3, #4
 8000bee:	601a      	str	r2, [r3, #0]
}
 8000bf0:	46c0      	nop			; (mov r8, r8)
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	b003      	add	sp, #12
 8000bf6:	bd90      	pop	{r4, r7, pc}
 8000bf8:	e000e100 	.word	0xe000e100
 8000bfc:	e000ed00 	.word	0xe000ed00

08000c00 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60b9      	str	r1, [r7, #8]
 8000c08:	607a      	str	r2, [r7, #4]
 8000c0a:	210f      	movs	r1, #15
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	1c02      	adds	r2, r0, #0
 8000c10:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000c12:	68ba      	ldr	r2, [r7, #8]
 8000c14:	187b      	adds	r3, r7, r1
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	b25b      	sxtb	r3, r3
 8000c1a:	0011      	movs	r1, r2
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f7ff ff81 	bl	8000b24 <__NVIC_SetPriority>
}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	46bd      	mov	sp, r7
 8000c26:	b004      	add	sp, #16
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b082      	sub	sp, #8
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	0002      	movs	r2, r0
 8000c32:	1dfb      	adds	r3, r7, #7
 8000c34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c36:	1dfb      	adds	r3, r7, #7
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	b25b      	sxtb	r3, r3
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f7ff ff57 	bl	8000af0 <__NVIC_EnableIRQ>
}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b002      	add	sp, #8
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c56:	2300      	movs	r3, #0
 8000c58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c5a:	e147      	b.n	8000eec <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2101      	movs	r1, #1
 8000c62:	697a      	ldr	r2, [r7, #20]
 8000c64:	4091      	lsls	r1, r2
 8000c66:	000a      	movs	r2, r1
 8000c68:	4013      	ands	r3, r2
 8000c6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d100      	bne.n	8000c74 <HAL_GPIO_Init+0x28>
 8000c72:	e138      	b.n	8000ee6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	2203      	movs	r2, #3
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d005      	beq.n	8000c8c <HAL_GPIO_Init+0x40>
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	2203      	movs	r2, #3
 8000c86:	4013      	ands	r3, r2
 8000c88:	2b02      	cmp	r3, #2
 8000c8a:	d130      	bne.n	8000cee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	689b      	ldr	r3, [r3, #8]
 8000c90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	2203      	movs	r2, #3
 8000c98:	409a      	lsls	r2, r3
 8000c9a:	0013      	movs	r3, r2
 8000c9c:	43da      	mvns	r2, r3
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	68da      	ldr	r2, [r3, #12]
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	409a      	lsls	r2, r3
 8000cae:	0013      	movs	r3, r2
 8000cb0:	693a      	ldr	r2, [r7, #16]
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	409a      	lsls	r2, r3
 8000cc8:	0013      	movs	r3, r2
 8000cca:	43da      	mvns	r2, r3
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	091b      	lsrs	r3, r3, #4
 8000cd8:	2201      	movs	r2, #1
 8000cda:	401a      	ands	r2, r3
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	409a      	lsls	r2, r3
 8000ce0:	0013      	movs	r3, r2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	2b03      	cmp	r3, #3
 8000cf8:	d017      	beq.n	8000d2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	68db      	ldr	r3, [r3, #12]
 8000cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	2203      	movs	r2, #3
 8000d06:	409a      	lsls	r2, r3
 8000d08:	0013      	movs	r3, r2
 8000d0a:	43da      	mvns	r2, r3
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	4013      	ands	r3, r2
 8000d10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	689a      	ldr	r2, [r3, #8]
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	409a      	lsls	r2, r3
 8000d1c:	0013      	movs	r3, r2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	2203      	movs	r2, #3
 8000d30:	4013      	ands	r3, r2
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	d123      	bne.n	8000d7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	08da      	lsrs	r2, r3, #3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	3208      	adds	r2, #8
 8000d3e:	0092      	lsls	r2, r2, #2
 8000d40:	58d3      	ldr	r3, [r2, r3]
 8000d42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	2207      	movs	r2, #7
 8000d48:	4013      	ands	r3, r2
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	220f      	movs	r2, #15
 8000d4e:	409a      	lsls	r2, r3
 8000d50:	0013      	movs	r3, r2
 8000d52:	43da      	mvns	r2, r3
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	4013      	ands	r3, r2
 8000d58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	691a      	ldr	r2, [r3, #16]
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	2107      	movs	r1, #7
 8000d62:	400b      	ands	r3, r1
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	409a      	lsls	r2, r3
 8000d68:	0013      	movs	r3, r2
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	08da      	lsrs	r2, r3, #3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3208      	adds	r2, #8
 8000d78:	0092      	lsls	r2, r2, #2
 8000d7a:	6939      	ldr	r1, [r7, #16]
 8000d7c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	2203      	movs	r2, #3
 8000d8a:	409a      	lsls	r2, r3
 8000d8c:	0013      	movs	r3, r2
 8000d8e:	43da      	mvns	r2, r3
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	4013      	ands	r3, r2
 8000d94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	2203      	movs	r2, #3
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	409a      	lsls	r2, r3
 8000da4:	0013      	movs	r3, r2
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685a      	ldr	r2, [r3, #4]
 8000db6:	23c0      	movs	r3, #192	; 0xc0
 8000db8:	029b      	lsls	r3, r3, #10
 8000dba:	4013      	ands	r3, r2
 8000dbc:	d100      	bne.n	8000dc0 <HAL_GPIO_Init+0x174>
 8000dbe:	e092      	b.n	8000ee6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000dc0:	4a50      	ldr	r2, [pc, #320]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	089b      	lsrs	r3, r3, #2
 8000dc6:	3318      	adds	r3, #24
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	589b      	ldr	r3, [r3, r2]
 8000dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	2203      	movs	r2, #3
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	00db      	lsls	r3, r3, #3
 8000dd6:	220f      	movs	r2, #15
 8000dd8:	409a      	lsls	r2, r3
 8000dda:	0013      	movs	r3, r2
 8000ddc:	43da      	mvns	r2, r3
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	4013      	ands	r3, r2
 8000de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000de4:	687a      	ldr	r2, [r7, #4]
 8000de6:	23a0      	movs	r3, #160	; 0xa0
 8000de8:	05db      	lsls	r3, r3, #23
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d013      	beq.n	8000e16 <HAL_GPIO_Init+0x1ca>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a45      	ldr	r2, [pc, #276]	; (8000f08 <HAL_GPIO_Init+0x2bc>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d00d      	beq.n	8000e12 <HAL_GPIO_Init+0x1c6>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4a44      	ldr	r2, [pc, #272]	; (8000f0c <HAL_GPIO_Init+0x2c0>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d007      	beq.n	8000e0e <HAL_GPIO_Init+0x1c2>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4a43      	ldr	r2, [pc, #268]	; (8000f10 <HAL_GPIO_Init+0x2c4>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d101      	bne.n	8000e0a <HAL_GPIO_Init+0x1be>
 8000e06:	2303      	movs	r3, #3
 8000e08:	e006      	b.n	8000e18 <HAL_GPIO_Init+0x1cc>
 8000e0a:	2305      	movs	r3, #5
 8000e0c:	e004      	b.n	8000e18 <HAL_GPIO_Init+0x1cc>
 8000e0e:	2302      	movs	r3, #2
 8000e10:	e002      	b.n	8000e18 <HAL_GPIO_Init+0x1cc>
 8000e12:	2301      	movs	r3, #1
 8000e14:	e000      	b.n	8000e18 <HAL_GPIO_Init+0x1cc>
 8000e16:	2300      	movs	r3, #0
 8000e18:	697a      	ldr	r2, [r7, #20]
 8000e1a:	2103      	movs	r1, #3
 8000e1c:	400a      	ands	r2, r1
 8000e1e:	00d2      	lsls	r2, r2, #3
 8000e20:	4093      	lsls	r3, r2
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000e28:	4936      	ldr	r1, [pc, #216]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	089b      	lsrs	r3, r3, #2
 8000e2e:	3318      	adds	r3, #24
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e36:	4b33      	ldr	r3, [pc, #204]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	43da      	mvns	r2, r3
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685a      	ldr	r2, [r3, #4]
 8000e4a:	2380      	movs	r3, #128	; 0x80
 8000e4c:	035b      	lsls	r3, r3, #13
 8000e4e:	4013      	ands	r3, r2
 8000e50:	d003      	beq.n	8000e5a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e5a:	4b2a      	ldr	r3, [pc, #168]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000e5c:	693a      	ldr	r2, [r7, #16]
 8000e5e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000e60:	4b28      	ldr	r3, [pc, #160]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	43da      	mvns	r2, r3
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685a      	ldr	r2, [r3, #4]
 8000e74:	2380      	movs	r3, #128	; 0x80
 8000e76:	039b      	lsls	r3, r3, #14
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d003      	beq.n	8000e84 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e84:	4b1f      	ldr	r3, [pc, #124]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e8a:	4a1e      	ldr	r2, [pc, #120]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000e8c:	2384      	movs	r3, #132	; 0x84
 8000e8e:	58d3      	ldr	r3, [r2, r3]
 8000e90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	43da      	mvns	r2, r3
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685a      	ldr	r2, [r3, #4]
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	029b      	lsls	r3, r3, #10
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d003      	beq.n	8000eb0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000eb0:	4914      	ldr	r1, [pc, #80]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000eb2:	2284      	movs	r2, #132	; 0x84
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000eb8:	4a12      	ldr	r2, [pc, #72]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000eba:	2380      	movs	r3, #128	; 0x80
 8000ebc:	58d3      	ldr	r3, [r2, r3]
 8000ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	43da      	mvns	r2, r3
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685a      	ldr	r2, [r3, #4]
 8000ece:	2380      	movs	r3, #128	; 0x80
 8000ed0:	025b      	lsls	r3, r3, #9
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	d003      	beq.n	8000ede <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ede:	4909      	ldr	r1, [pc, #36]	; (8000f04 <HAL_GPIO_Init+0x2b8>)
 8000ee0:	2280      	movs	r2, #128	; 0x80
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	40da      	lsrs	r2, r3
 8000ef4:	1e13      	subs	r3, r2, #0
 8000ef6:	d000      	beq.n	8000efa <HAL_GPIO_Init+0x2ae>
 8000ef8:	e6b0      	b.n	8000c5c <HAL_GPIO_Init+0x10>
  }
}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	46c0      	nop			; (mov r8, r8)
 8000efe:	46bd      	mov	sp, r7
 8000f00:	b006      	add	sp, #24
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40021800 	.word	0x40021800
 8000f08:	50000400 	.word	0x50000400
 8000f0c:	50000800 	.word	0x50000800
 8000f10:	50000c00 	.word	0x50000c00

08000f14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	000a      	movs	r2, r1
 8000f1e:	1cbb      	adds	r3, r7, #2
 8000f20:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	691b      	ldr	r3, [r3, #16]
 8000f26:	1cba      	adds	r2, r7, #2
 8000f28:	8812      	ldrh	r2, [r2, #0]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	d004      	beq.n	8000f38 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000f2e:	230f      	movs	r3, #15
 8000f30:	18fb      	adds	r3, r7, r3
 8000f32:	2201      	movs	r2, #1
 8000f34:	701a      	strb	r2, [r3, #0]
 8000f36:	e003      	b.n	8000f40 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f38:	230f      	movs	r3, #15
 8000f3a:	18fb      	adds	r3, r7, r3
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000f40:	230f      	movs	r3, #15
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	781b      	ldrb	r3, [r3, #0]
}
 8000f46:	0018      	movs	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	b004      	add	sp, #16
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
 8000f56:	0008      	movs	r0, r1
 8000f58:	0011      	movs	r1, r2
 8000f5a:	1cbb      	adds	r3, r7, #2
 8000f5c:	1c02      	adds	r2, r0, #0
 8000f5e:	801a      	strh	r2, [r3, #0]
 8000f60:	1c7b      	adds	r3, r7, #1
 8000f62:	1c0a      	adds	r2, r1, #0
 8000f64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f66:	1c7b      	adds	r3, r7, #1
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d004      	beq.n	8000f78 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f6e:	1cbb      	adds	r3, r7, #2
 8000f70:	881a      	ldrh	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f76:	e003      	b.n	8000f80 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f78:	1cbb      	adds	r3, r7, #2
 8000f7a:	881a      	ldrh	r2, [r3, #0]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f80:	46c0      	nop			; (mov r8, r8)
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b002      	add	sp, #8
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000f90:	4b19      	ldr	r3, [pc, #100]	; (8000ff8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a19      	ldr	r2, [pc, #100]	; (8000ffc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000f96:	4013      	ands	r3, r2
 8000f98:	0019      	movs	r1, r3
 8000f9a:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	2380      	movs	r3, #128	; 0x80
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d11f      	bne.n	8000fec <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000fac:	4b14      	ldr	r3, [pc, #80]	; (8001000 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	0013      	movs	r3, r2
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	189b      	adds	r3, r3, r2
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	4912      	ldr	r1, [pc, #72]	; (8001004 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000fba:	0018      	movs	r0, r3
 8000fbc:	f7ff f8a4 	bl	8000108 <__udivsi3>
 8000fc0:	0003      	movs	r3, r0
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fc6:	e008      	b.n	8000fda <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	e001      	b.n	8000fda <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e009      	b.n	8000fee <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fda:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000fdc:	695a      	ldr	r2, [r3, #20]
 8000fde:	2380      	movs	r3, #128	; 0x80
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	401a      	ands	r2, r3
 8000fe4:	2380      	movs	r3, #128	; 0x80
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d0ed      	beq.n	8000fc8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	0018      	movs	r0, r3
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	b004      	add	sp, #16
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	40007000 	.word	0x40007000
 8000ffc:	fffff9ff 	.word	0xfffff9ff
 8001000:	20000000 	.word	0x20000000
 8001004:	000f4240 	.word	0x000f4240

08001008 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800100c:	4b03      	ldr	r3, [pc, #12]	; (800101c <LL_RCC_GetAPB1Prescaler+0x14>)
 800100e:	689a      	ldr	r2, [r3, #8]
 8001010:	23e0      	movs	r3, #224	; 0xe0
 8001012:	01db      	lsls	r3, r3, #7
 8001014:	4013      	ands	r3, r2
}
 8001016:	0018      	movs	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40021000 	.word	0x40021000

08001020 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d101      	bne.n	8001032 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e2f3      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2201      	movs	r2, #1
 8001038:	4013      	ands	r3, r2
 800103a:	d100      	bne.n	800103e <HAL_RCC_OscConfig+0x1e>
 800103c:	e07c      	b.n	8001138 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800103e:	4bc3      	ldr	r3, [pc, #780]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	2238      	movs	r2, #56	; 0x38
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001048:	4bc0      	ldr	r3, [pc, #768]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	2203      	movs	r2, #3
 800104e:	4013      	ands	r3, r2
 8001050:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	2b10      	cmp	r3, #16
 8001056:	d102      	bne.n	800105e <HAL_RCC_OscConfig+0x3e>
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	2b03      	cmp	r3, #3
 800105c:	d002      	beq.n	8001064 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	2b08      	cmp	r3, #8
 8001062:	d10b      	bne.n	800107c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001064:	4bb9      	ldr	r3, [pc, #740]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	2380      	movs	r3, #128	; 0x80
 800106a:	029b      	lsls	r3, r3, #10
 800106c:	4013      	ands	r3, r2
 800106e:	d062      	beq.n	8001136 <HAL_RCC_OscConfig+0x116>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d15e      	bne.n	8001136 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e2ce      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	685a      	ldr	r2, [r3, #4]
 8001080:	2380      	movs	r3, #128	; 0x80
 8001082:	025b      	lsls	r3, r3, #9
 8001084:	429a      	cmp	r2, r3
 8001086:	d107      	bne.n	8001098 <HAL_RCC_OscConfig+0x78>
 8001088:	4bb0      	ldr	r3, [pc, #704]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	4baf      	ldr	r3, [pc, #700]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800108e:	2180      	movs	r1, #128	; 0x80
 8001090:	0249      	lsls	r1, r1, #9
 8001092:	430a      	orrs	r2, r1
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	e020      	b.n	80010da <HAL_RCC_OscConfig+0xba>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	685a      	ldr	r2, [r3, #4]
 800109c:	23a0      	movs	r3, #160	; 0xa0
 800109e:	02db      	lsls	r3, r3, #11
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d10e      	bne.n	80010c2 <HAL_RCC_OscConfig+0xa2>
 80010a4:	4ba9      	ldr	r3, [pc, #676]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	4ba8      	ldr	r3, [pc, #672]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80010aa:	2180      	movs	r1, #128	; 0x80
 80010ac:	02c9      	lsls	r1, r1, #11
 80010ae:	430a      	orrs	r2, r1
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	4ba6      	ldr	r3, [pc, #664]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	4ba5      	ldr	r3, [pc, #660]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80010b8:	2180      	movs	r1, #128	; 0x80
 80010ba:	0249      	lsls	r1, r1, #9
 80010bc:	430a      	orrs	r2, r1
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	e00b      	b.n	80010da <HAL_RCC_OscConfig+0xba>
 80010c2:	4ba2      	ldr	r3, [pc, #648]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	4ba1      	ldr	r3, [pc, #644]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80010c8:	49a1      	ldr	r1, [pc, #644]	; (8001350 <HAL_RCC_OscConfig+0x330>)
 80010ca:	400a      	ands	r2, r1
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	4b9f      	ldr	r3, [pc, #636]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	4b9e      	ldr	r3, [pc, #632]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80010d4:	499f      	ldr	r1, [pc, #636]	; (8001354 <HAL_RCC_OscConfig+0x334>)
 80010d6:	400a      	ands	r2, r1
 80010d8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d014      	beq.n	800110c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e2:	f7ff fcfb 	bl	8000adc <HAL_GetTick>
 80010e6:	0003      	movs	r3, r0
 80010e8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010ea:	e008      	b.n	80010fe <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010ec:	f7ff fcf6 	bl	8000adc <HAL_GetTick>
 80010f0:	0002      	movs	r2, r0
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b64      	cmp	r3, #100	; 0x64
 80010f8:	d901      	bls.n	80010fe <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e28d      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010fe:	4b93      	ldr	r3, [pc, #588]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	2380      	movs	r3, #128	; 0x80
 8001104:	029b      	lsls	r3, r3, #10
 8001106:	4013      	ands	r3, r2
 8001108:	d0f0      	beq.n	80010ec <HAL_RCC_OscConfig+0xcc>
 800110a:	e015      	b.n	8001138 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800110c:	f7ff fce6 	bl	8000adc <HAL_GetTick>
 8001110:	0003      	movs	r3, r0
 8001112:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001114:	e008      	b.n	8001128 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001116:	f7ff fce1 	bl	8000adc <HAL_GetTick>
 800111a:	0002      	movs	r2, r0
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	2b64      	cmp	r3, #100	; 0x64
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e278      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001128:	4b88      	ldr	r3, [pc, #544]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	2380      	movs	r3, #128	; 0x80
 800112e:	029b      	lsls	r3, r3, #10
 8001130:	4013      	ands	r3, r2
 8001132:	d1f0      	bne.n	8001116 <HAL_RCC_OscConfig+0xf6>
 8001134:	e000      	b.n	8001138 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001136:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2202      	movs	r2, #2
 800113e:	4013      	ands	r3, r2
 8001140:	d100      	bne.n	8001144 <HAL_RCC_OscConfig+0x124>
 8001142:	e099      	b.n	8001278 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001144:	4b81      	ldr	r3, [pc, #516]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	2238      	movs	r2, #56	; 0x38
 800114a:	4013      	ands	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800114e:	4b7f      	ldr	r3, [pc, #508]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	2203      	movs	r2, #3
 8001154:	4013      	ands	r3, r2
 8001156:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	2b10      	cmp	r3, #16
 800115c:	d102      	bne.n	8001164 <HAL_RCC_OscConfig+0x144>
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	2b02      	cmp	r3, #2
 8001162:	d002      	beq.n	800116a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d135      	bne.n	80011d6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800116a:	4b78      	ldr	r3, [pc, #480]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	2380      	movs	r3, #128	; 0x80
 8001170:	00db      	lsls	r3, r3, #3
 8001172:	4013      	ands	r3, r2
 8001174:	d005      	beq.n	8001182 <HAL_RCC_OscConfig+0x162>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d101      	bne.n	8001182 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e24b      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001182:	4b72      	ldr	r3, [pc, #456]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	4a74      	ldr	r2, [pc, #464]	; (8001358 <HAL_RCC_OscConfig+0x338>)
 8001188:	4013      	ands	r3, r2
 800118a:	0019      	movs	r1, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	021a      	lsls	r2, r3, #8
 8001192:	4b6e      	ldr	r3, [pc, #440]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001194:	430a      	orrs	r2, r1
 8001196:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001198:	69bb      	ldr	r3, [r7, #24]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d112      	bne.n	80011c4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800119e:	4b6b      	ldr	r3, [pc, #428]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a6e      	ldr	r2, [pc, #440]	; (800135c <HAL_RCC_OscConfig+0x33c>)
 80011a4:	4013      	ands	r3, r2
 80011a6:	0019      	movs	r1, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	691a      	ldr	r2, [r3, #16]
 80011ac:	4b67      	ldr	r3, [pc, #412]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80011ae:	430a      	orrs	r2, r1
 80011b0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80011b2:	4b66      	ldr	r3, [pc, #408]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	0adb      	lsrs	r3, r3, #11
 80011b8:	2207      	movs	r2, #7
 80011ba:	4013      	ands	r3, r2
 80011bc:	4a68      	ldr	r2, [pc, #416]	; (8001360 <HAL_RCC_OscConfig+0x340>)
 80011be:	40da      	lsrs	r2, r3
 80011c0:	4b68      	ldr	r3, [pc, #416]	; (8001364 <HAL_RCC_OscConfig+0x344>)
 80011c2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80011c4:	4b68      	ldr	r3, [pc, #416]	; (8001368 <HAL_RCC_OscConfig+0x348>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	0018      	movs	r0, r3
 80011ca:	f7ff fb8f 	bl	80008ec <HAL_InitTick>
 80011ce:	1e03      	subs	r3, r0, #0
 80011d0:	d051      	beq.n	8001276 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e221      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d030      	beq.n	8001240 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011de:	4b5b      	ldr	r3, [pc, #364]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a5e      	ldr	r2, [pc, #376]	; (800135c <HAL_RCC_OscConfig+0x33c>)
 80011e4:	4013      	ands	r3, r2
 80011e6:	0019      	movs	r1, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	691a      	ldr	r2, [r3, #16]
 80011ec:	4b57      	ldr	r3, [pc, #348]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80011ee:	430a      	orrs	r2, r1
 80011f0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80011f2:	4b56      	ldr	r3, [pc, #344]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	4b55      	ldr	r3, [pc, #340]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80011f8:	2180      	movs	r1, #128	; 0x80
 80011fa:	0049      	lsls	r1, r1, #1
 80011fc:	430a      	orrs	r2, r1
 80011fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001200:	f7ff fc6c 	bl	8000adc <HAL_GetTick>
 8001204:	0003      	movs	r3, r0
 8001206:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001208:	e008      	b.n	800121c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800120a:	f7ff fc67 	bl	8000adc <HAL_GetTick>
 800120e:	0002      	movs	r2, r0
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d901      	bls.n	800121c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	e1fe      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800121c:	4b4b      	ldr	r3, [pc, #300]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	2380      	movs	r3, #128	; 0x80
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	4013      	ands	r3, r2
 8001226:	d0f0      	beq.n	800120a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001228:	4b48      	ldr	r3, [pc, #288]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	4a4a      	ldr	r2, [pc, #296]	; (8001358 <HAL_RCC_OscConfig+0x338>)
 800122e:	4013      	ands	r3, r2
 8001230:	0019      	movs	r1, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	021a      	lsls	r2, r3, #8
 8001238:	4b44      	ldr	r3, [pc, #272]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800123a:	430a      	orrs	r2, r1
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	e01b      	b.n	8001278 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001240:	4b42      	ldr	r3, [pc, #264]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b41      	ldr	r3, [pc, #260]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001246:	4949      	ldr	r1, [pc, #292]	; (800136c <HAL_RCC_OscConfig+0x34c>)
 8001248:	400a      	ands	r2, r1
 800124a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124c:	f7ff fc46 	bl	8000adc <HAL_GetTick>
 8001250:	0003      	movs	r3, r0
 8001252:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001254:	e008      	b.n	8001268 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001256:	f7ff fc41 	bl	8000adc <HAL_GetTick>
 800125a:	0002      	movs	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b02      	cmp	r3, #2
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e1d8      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001268:	4b38      	ldr	r3, [pc, #224]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	2380      	movs	r3, #128	; 0x80
 800126e:	00db      	lsls	r3, r3, #3
 8001270:	4013      	ands	r3, r2
 8001272:	d1f0      	bne.n	8001256 <HAL_RCC_OscConfig+0x236>
 8001274:	e000      	b.n	8001278 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001276:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2208      	movs	r2, #8
 800127e:	4013      	ands	r3, r2
 8001280:	d047      	beq.n	8001312 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001282:	4b32      	ldr	r3, [pc, #200]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	2238      	movs	r2, #56	; 0x38
 8001288:	4013      	ands	r3, r2
 800128a:	2b18      	cmp	r3, #24
 800128c:	d10a      	bne.n	80012a4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800128e:	4b2f      	ldr	r3, [pc, #188]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001292:	2202      	movs	r2, #2
 8001294:	4013      	ands	r3, r2
 8001296:	d03c      	beq.n	8001312 <HAL_RCC_OscConfig+0x2f2>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d138      	bne.n	8001312 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	e1ba      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d019      	beq.n	80012e0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80012ac:	4b27      	ldr	r3, [pc, #156]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80012ae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012b0:	4b26      	ldr	r3, [pc, #152]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80012b2:	2101      	movs	r1, #1
 80012b4:	430a      	orrs	r2, r1
 80012b6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b8:	f7ff fc10 	bl	8000adc <HAL_GetTick>
 80012bc:	0003      	movs	r3, r0
 80012be:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012c2:	f7ff fc0b 	bl	8000adc <HAL_GetTick>
 80012c6:	0002      	movs	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e1a2      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012d4:	4b1d      	ldr	r3, [pc, #116]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80012d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012d8:	2202      	movs	r2, #2
 80012da:	4013      	ands	r3, r2
 80012dc:	d0f1      	beq.n	80012c2 <HAL_RCC_OscConfig+0x2a2>
 80012de:	e018      	b.n	8001312 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80012e0:	4b1a      	ldr	r3, [pc, #104]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80012e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012e4:	4b19      	ldr	r3, [pc, #100]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 80012e6:	2101      	movs	r1, #1
 80012e8:	438a      	bics	r2, r1
 80012ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ec:	f7ff fbf6 	bl	8000adc <HAL_GetTick>
 80012f0:	0003      	movs	r3, r0
 80012f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012f4:	e008      	b.n	8001308 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012f6:	f7ff fbf1 	bl	8000adc <HAL_GetTick>
 80012fa:	0002      	movs	r2, r0
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	2b02      	cmp	r3, #2
 8001302:	d901      	bls.n	8001308 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001304:	2303      	movs	r3, #3
 8001306:	e188      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001308:	4b10      	ldr	r3, [pc, #64]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 800130a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800130c:	2202      	movs	r2, #2
 800130e:	4013      	ands	r3, r2
 8001310:	d1f1      	bne.n	80012f6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2204      	movs	r2, #4
 8001318:	4013      	ands	r3, r2
 800131a:	d100      	bne.n	800131e <HAL_RCC_OscConfig+0x2fe>
 800131c:	e0c6      	b.n	80014ac <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800131e:	231f      	movs	r3, #31
 8001320:	18fb      	adds	r3, r7, r3
 8001322:	2200      	movs	r2, #0
 8001324:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001326:	4b09      	ldr	r3, [pc, #36]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	2238      	movs	r2, #56	; 0x38
 800132c:	4013      	ands	r3, r2
 800132e:	2b20      	cmp	r3, #32
 8001330:	d11e      	bne.n	8001370 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <HAL_RCC_OscConfig+0x32c>)
 8001334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001336:	2202      	movs	r2, #2
 8001338:	4013      	ands	r3, r2
 800133a:	d100      	bne.n	800133e <HAL_RCC_OscConfig+0x31e>
 800133c:	e0b6      	b.n	80014ac <HAL_RCC_OscConfig+0x48c>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d000      	beq.n	8001348 <HAL_RCC_OscConfig+0x328>
 8001346:	e0b1      	b.n	80014ac <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e166      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
 800134c:	40021000 	.word	0x40021000
 8001350:	fffeffff 	.word	0xfffeffff
 8001354:	fffbffff 	.word	0xfffbffff
 8001358:	ffff80ff 	.word	0xffff80ff
 800135c:	ffffc7ff 	.word	0xffffc7ff
 8001360:	00f42400 	.word	0x00f42400
 8001364:	20000000 	.word	0x20000000
 8001368:	20000004 	.word	0x20000004
 800136c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001370:	4bac      	ldr	r3, [pc, #688]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001372:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	055b      	lsls	r3, r3, #21
 8001378:	4013      	ands	r3, r2
 800137a:	d101      	bne.n	8001380 <HAL_RCC_OscConfig+0x360>
 800137c:	2301      	movs	r3, #1
 800137e:	e000      	b.n	8001382 <HAL_RCC_OscConfig+0x362>
 8001380:	2300      	movs	r3, #0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d011      	beq.n	80013aa <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001386:	4ba7      	ldr	r3, [pc, #668]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001388:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800138a:	4ba6      	ldr	r3, [pc, #664]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 800138c:	2180      	movs	r1, #128	; 0x80
 800138e:	0549      	lsls	r1, r1, #21
 8001390:	430a      	orrs	r2, r1
 8001392:	63da      	str	r2, [r3, #60]	; 0x3c
 8001394:	4ba3      	ldr	r3, [pc, #652]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001396:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001398:	2380      	movs	r3, #128	; 0x80
 800139a:	055b      	lsls	r3, r3, #21
 800139c:	4013      	ands	r3, r2
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80013a2:	231f      	movs	r3, #31
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	2201      	movs	r2, #1
 80013a8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013aa:	4b9f      	ldr	r3, [pc, #636]	; (8001628 <HAL_RCC_OscConfig+0x608>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	2380      	movs	r3, #128	; 0x80
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	4013      	ands	r3, r2
 80013b4:	d11a      	bne.n	80013ec <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013b6:	4b9c      	ldr	r3, [pc, #624]	; (8001628 <HAL_RCC_OscConfig+0x608>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	4b9b      	ldr	r3, [pc, #620]	; (8001628 <HAL_RCC_OscConfig+0x608>)
 80013bc:	2180      	movs	r1, #128	; 0x80
 80013be:	0049      	lsls	r1, r1, #1
 80013c0:	430a      	orrs	r2, r1
 80013c2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80013c4:	f7ff fb8a 	bl	8000adc <HAL_GetTick>
 80013c8:	0003      	movs	r3, r0
 80013ca:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013cc:	e008      	b.n	80013e0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013ce:	f7ff fb85 	bl	8000adc <HAL_GetTick>
 80013d2:	0002      	movs	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e11c      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013e0:	4b91      	ldr	r3, [pc, #580]	; (8001628 <HAL_RCC_OscConfig+0x608>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	2380      	movs	r3, #128	; 0x80
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	4013      	ands	r3, r2
 80013ea:	d0f0      	beq.n	80013ce <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d106      	bne.n	8001402 <HAL_RCC_OscConfig+0x3e2>
 80013f4:	4b8b      	ldr	r3, [pc, #556]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80013f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013f8:	4b8a      	ldr	r3, [pc, #552]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80013fa:	2101      	movs	r1, #1
 80013fc:	430a      	orrs	r2, r1
 80013fe:	65da      	str	r2, [r3, #92]	; 0x5c
 8001400:	e01c      	b.n	800143c <HAL_RCC_OscConfig+0x41c>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2b05      	cmp	r3, #5
 8001408:	d10c      	bne.n	8001424 <HAL_RCC_OscConfig+0x404>
 800140a:	4b86      	ldr	r3, [pc, #536]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 800140c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800140e:	4b85      	ldr	r3, [pc, #532]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001410:	2104      	movs	r1, #4
 8001412:	430a      	orrs	r2, r1
 8001414:	65da      	str	r2, [r3, #92]	; 0x5c
 8001416:	4b83      	ldr	r3, [pc, #524]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001418:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800141a:	4b82      	ldr	r3, [pc, #520]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 800141c:	2101      	movs	r1, #1
 800141e:	430a      	orrs	r2, r1
 8001420:	65da      	str	r2, [r3, #92]	; 0x5c
 8001422:	e00b      	b.n	800143c <HAL_RCC_OscConfig+0x41c>
 8001424:	4b7f      	ldr	r3, [pc, #508]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001426:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001428:	4b7e      	ldr	r3, [pc, #504]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 800142a:	2101      	movs	r1, #1
 800142c:	438a      	bics	r2, r1
 800142e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001430:	4b7c      	ldr	r3, [pc, #496]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001432:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001434:	4b7b      	ldr	r3, [pc, #492]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001436:	2104      	movs	r1, #4
 8001438:	438a      	bics	r2, r1
 800143a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d014      	beq.n	800146e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001444:	f7ff fb4a 	bl	8000adc <HAL_GetTick>
 8001448:	0003      	movs	r3, r0
 800144a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800144c:	e009      	b.n	8001462 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800144e:	f7ff fb45 	bl	8000adc <HAL_GetTick>
 8001452:	0002      	movs	r2, r0
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	4a74      	ldr	r2, [pc, #464]	; (800162c <HAL_RCC_OscConfig+0x60c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e0db      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001462:	4b70      	ldr	r3, [pc, #448]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001464:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001466:	2202      	movs	r2, #2
 8001468:	4013      	ands	r3, r2
 800146a:	d0f0      	beq.n	800144e <HAL_RCC_OscConfig+0x42e>
 800146c:	e013      	b.n	8001496 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800146e:	f7ff fb35 	bl	8000adc <HAL_GetTick>
 8001472:	0003      	movs	r3, r0
 8001474:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001476:	e009      	b.n	800148c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001478:	f7ff fb30 	bl	8000adc <HAL_GetTick>
 800147c:	0002      	movs	r2, r0
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	4a6a      	ldr	r2, [pc, #424]	; (800162c <HAL_RCC_OscConfig+0x60c>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d901      	bls.n	800148c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e0c6      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800148c:	4b65      	ldr	r3, [pc, #404]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 800148e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001490:	2202      	movs	r2, #2
 8001492:	4013      	ands	r3, r2
 8001494:	d1f0      	bne.n	8001478 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001496:	231f      	movs	r3, #31
 8001498:	18fb      	adds	r3, r7, r3
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d105      	bne.n	80014ac <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80014a0:	4b60      	ldr	r3, [pc, #384]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80014a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014a4:	4b5f      	ldr	r3, [pc, #380]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80014a6:	4962      	ldr	r1, [pc, #392]	; (8001630 <HAL_RCC_OscConfig+0x610>)
 80014a8:	400a      	ands	r2, r1
 80014aa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	69db      	ldr	r3, [r3, #28]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d100      	bne.n	80014b6 <HAL_RCC_OscConfig+0x496>
 80014b4:	e0b0      	b.n	8001618 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014b6:	4b5b      	ldr	r3, [pc, #364]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	2238      	movs	r2, #56	; 0x38
 80014bc:	4013      	ands	r3, r2
 80014be:	2b10      	cmp	r3, #16
 80014c0:	d100      	bne.n	80014c4 <HAL_RCC_OscConfig+0x4a4>
 80014c2:	e078      	b.n	80015b6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	69db      	ldr	r3, [r3, #28]
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d153      	bne.n	8001574 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014cc:	4b55      	ldr	r3, [pc, #340]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4b54      	ldr	r3, [pc, #336]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80014d2:	4958      	ldr	r1, [pc, #352]	; (8001634 <HAL_RCC_OscConfig+0x614>)
 80014d4:	400a      	ands	r2, r1
 80014d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d8:	f7ff fb00 	bl	8000adc <HAL_GetTick>
 80014dc:	0003      	movs	r3, r0
 80014de:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014e0:	e008      	b.n	80014f4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014e2:	f7ff fafb 	bl	8000adc <HAL_GetTick>
 80014e6:	0002      	movs	r2, r0
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d901      	bls.n	80014f4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	e092      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014f4:	4b4b      	ldr	r3, [pc, #300]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	2380      	movs	r3, #128	; 0x80
 80014fa:	049b      	lsls	r3, r3, #18
 80014fc:	4013      	ands	r3, r2
 80014fe:	d1f0      	bne.n	80014e2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001500:	4b48      	ldr	r3, [pc, #288]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	4a4c      	ldr	r2, [pc, #304]	; (8001638 <HAL_RCC_OscConfig+0x618>)
 8001506:	4013      	ands	r3, r2
 8001508:	0019      	movs	r1, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a1a      	ldr	r2, [r3, #32]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001512:	431a      	orrs	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001518:	021b      	lsls	r3, r3, #8
 800151a:	431a      	orrs	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001520:	431a      	orrs	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	431a      	orrs	r2, r3
 8001528:	4b3e      	ldr	r3, [pc, #248]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 800152a:	430a      	orrs	r2, r1
 800152c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800152e:	4b3d      	ldr	r3, [pc, #244]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	4b3c      	ldr	r3, [pc, #240]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001534:	2180      	movs	r1, #128	; 0x80
 8001536:	0449      	lsls	r1, r1, #17
 8001538:	430a      	orrs	r2, r1
 800153a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800153c:	4b39      	ldr	r3, [pc, #228]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	4b38      	ldr	r3, [pc, #224]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001542:	2180      	movs	r1, #128	; 0x80
 8001544:	0549      	lsls	r1, r1, #21
 8001546:	430a      	orrs	r2, r1
 8001548:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800154a:	f7ff fac7 	bl	8000adc <HAL_GetTick>
 800154e:	0003      	movs	r3, r0
 8001550:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001554:	f7ff fac2 	bl	8000adc <HAL_GetTick>
 8001558:	0002      	movs	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e059      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001566:	4b2f      	ldr	r3, [pc, #188]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	2380      	movs	r3, #128	; 0x80
 800156c:	049b      	lsls	r3, r3, #18
 800156e:	4013      	ands	r3, r2
 8001570:	d0f0      	beq.n	8001554 <HAL_RCC_OscConfig+0x534>
 8001572:	e051      	b.n	8001618 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001574:	4b2b      	ldr	r3, [pc, #172]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	4b2a      	ldr	r3, [pc, #168]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 800157a:	492e      	ldr	r1, [pc, #184]	; (8001634 <HAL_RCC_OscConfig+0x614>)
 800157c:	400a      	ands	r2, r1
 800157e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001580:	f7ff faac 	bl	8000adc <HAL_GetTick>
 8001584:	0003      	movs	r3, r0
 8001586:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800158a:	f7ff faa7 	bl	8000adc <HAL_GetTick>
 800158e:	0002      	movs	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e03e      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800159c:	4b21      	ldr	r3, [pc, #132]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	2380      	movs	r3, #128	; 0x80
 80015a2:	049b      	lsls	r3, r3, #18
 80015a4:	4013      	ands	r3, r2
 80015a6:	d1f0      	bne.n	800158a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80015a8:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80015aa:	68da      	ldr	r2, [r3, #12]
 80015ac:	4b1d      	ldr	r3, [pc, #116]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80015ae:	4923      	ldr	r1, [pc, #140]	; (800163c <HAL_RCC_OscConfig+0x61c>)
 80015b0:	400a      	ands	r2, r1
 80015b2:	60da      	str	r2, [r3, #12]
 80015b4:	e030      	b.n	8001618 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d101      	bne.n	80015c2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e02b      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80015c2:	4b18      	ldr	r3, [pc, #96]	; (8001624 <HAL_RCC_OscConfig+0x604>)
 80015c4:	68db      	ldr	r3, [r3, #12]
 80015c6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	2203      	movs	r2, #3
 80015cc:	401a      	ands	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a1b      	ldr	r3, [r3, #32]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d11e      	bne.n	8001614 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	2270      	movs	r2, #112	; 0x70
 80015da:	401a      	ands	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d117      	bne.n	8001614 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015e4:	697a      	ldr	r2, [r7, #20]
 80015e6:	23fe      	movs	r3, #254	; 0xfe
 80015e8:	01db      	lsls	r3, r3, #7
 80015ea:	401a      	ands	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d10e      	bne.n	8001614 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80015f6:	697a      	ldr	r2, [r7, #20]
 80015f8:	23f8      	movs	r3, #248	; 0xf8
 80015fa:	039b      	lsls	r3, r3, #14
 80015fc:	401a      	ands	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001602:	429a      	cmp	r2, r3
 8001604:	d106      	bne.n	8001614 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	0f5b      	lsrs	r3, r3, #29
 800160a:	075a      	lsls	r2, r3, #29
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001610:	429a      	cmp	r2, r3
 8001612:	d001      	beq.n	8001618 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e000      	b.n	800161a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001618:	2300      	movs	r3, #0
}
 800161a:	0018      	movs	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	b008      	add	sp, #32
 8001620:	bd80      	pop	{r7, pc}
 8001622:	46c0      	nop			; (mov r8, r8)
 8001624:	40021000 	.word	0x40021000
 8001628:	40007000 	.word	0x40007000
 800162c:	00001388 	.word	0x00001388
 8001630:	efffffff 	.word	0xefffffff
 8001634:	feffffff 	.word	0xfeffffff
 8001638:	1fc1808c 	.word	0x1fc1808c
 800163c:	effefffc 	.word	0xeffefffc

08001640 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d101      	bne.n	8001654 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e0e9      	b.n	8001828 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001654:	4b76      	ldr	r3, [pc, #472]	; (8001830 <HAL_RCC_ClockConfig+0x1f0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2207      	movs	r2, #7
 800165a:	4013      	ands	r3, r2
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	429a      	cmp	r2, r3
 8001660:	d91e      	bls.n	80016a0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001662:	4b73      	ldr	r3, [pc, #460]	; (8001830 <HAL_RCC_ClockConfig+0x1f0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2207      	movs	r2, #7
 8001668:	4393      	bics	r3, r2
 800166a:	0019      	movs	r1, r3
 800166c:	4b70      	ldr	r3, [pc, #448]	; (8001830 <HAL_RCC_ClockConfig+0x1f0>)
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	430a      	orrs	r2, r1
 8001672:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001674:	f7ff fa32 	bl	8000adc <HAL_GetTick>
 8001678:	0003      	movs	r3, r0
 800167a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800167c:	e009      	b.n	8001692 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800167e:	f7ff fa2d 	bl	8000adc <HAL_GetTick>
 8001682:	0002      	movs	r2, r0
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	4a6a      	ldr	r2, [pc, #424]	; (8001834 <HAL_RCC_ClockConfig+0x1f4>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d901      	bls.n	8001692 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e0ca      	b.n	8001828 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001692:	4b67      	ldr	r3, [pc, #412]	; (8001830 <HAL_RCC_ClockConfig+0x1f0>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2207      	movs	r2, #7
 8001698:	4013      	ands	r3, r2
 800169a:	683a      	ldr	r2, [r7, #0]
 800169c:	429a      	cmp	r2, r3
 800169e:	d1ee      	bne.n	800167e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2202      	movs	r2, #2
 80016a6:	4013      	ands	r3, r2
 80016a8:	d015      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2204      	movs	r2, #4
 80016b0:	4013      	ands	r3, r2
 80016b2:	d006      	beq.n	80016c2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80016b4:	4b60      	ldr	r3, [pc, #384]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 80016b6:	689a      	ldr	r2, [r3, #8]
 80016b8:	4b5f      	ldr	r3, [pc, #380]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 80016ba:	21e0      	movs	r1, #224	; 0xe0
 80016bc:	01c9      	lsls	r1, r1, #7
 80016be:	430a      	orrs	r2, r1
 80016c0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016c2:	4b5d      	ldr	r3, [pc, #372]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	4a5d      	ldr	r2, [pc, #372]	; (800183c <HAL_RCC_ClockConfig+0x1fc>)
 80016c8:	4013      	ands	r3, r2
 80016ca:	0019      	movs	r1, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	4b59      	ldr	r3, [pc, #356]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 80016d2:	430a      	orrs	r2, r1
 80016d4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2201      	movs	r2, #1
 80016dc:	4013      	ands	r3, r2
 80016de:	d057      	beq.n	8001790 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d107      	bne.n	80016f8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016e8:	4b53      	ldr	r3, [pc, #332]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	029b      	lsls	r3, r3, #10
 80016f0:	4013      	ands	r3, r2
 80016f2:	d12b      	bne.n	800174c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	e097      	b.n	8001828 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d107      	bne.n	8001710 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001700:	4b4d      	ldr	r3, [pc, #308]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	2380      	movs	r3, #128	; 0x80
 8001706:	049b      	lsls	r3, r3, #18
 8001708:	4013      	ands	r3, r2
 800170a:	d11f      	bne.n	800174c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e08b      	b.n	8001828 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d107      	bne.n	8001728 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001718:	4b47      	ldr	r3, [pc, #284]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	4013      	ands	r3, r2
 8001722:	d113      	bne.n	800174c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e07f      	b.n	8001828 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	2b03      	cmp	r3, #3
 800172e:	d106      	bne.n	800173e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001730:	4b41      	ldr	r3, [pc, #260]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 8001732:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001734:	2202      	movs	r2, #2
 8001736:	4013      	ands	r3, r2
 8001738:	d108      	bne.n	800174c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e074      	b.n	8001828 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800173e:	4b3e      	ldr	r3, [pc, #248]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 8001740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001742:	2202      	movs	r2, #2
 8001744:	4013      	ands	r3, r2
 8001746:	d101      	bne.n	800174c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e06d      	b.n	8001828 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800174c:	4b3a      	ldr	r3, [pc, #232]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	2207      	movs	r2, #7
 8001752:	4393      	bics	r3, r2
 8001754:	0019      	movs	r1, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	4b37      	ldr	r3, [pc, #220]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 800175c:	430a      	orrs	r2, r1
 800175e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001760:	f7ff f9bc 	bl	8000adc <HAL_GetTick>
 8001764:	0003      	movs	r3, r0
 8001766:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001768:	e009      	b.n	800177e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800176a:	f7ff f9b7 	bl	8000adc <HAL_GetTick>
 800176e:	0002      	movs	r2, r0
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	4a2f      	ldr	r2, [pc, #188]	; (8001834 <HAL_RCC_ClockConfig+0x1f4>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d901      	bls.n	800177e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e054      	b.n	8001828 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800177e:	4b2e      	ldr	r3, [pc, #184]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	2238      	movs	r2, #56	; 0x38
 8001784:	401a      	ands	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	00db      	lsls	r3, r3, #3
 800178c:	429a      	cmp	r2, r3
 800178e:	d1ec      	bne.n	800176a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001790:	4b27      	ldr	r3, [pc, #156]	; (8001830 <HAL_RCC_ClockConfig+0x1f0>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2207      	movs	r2, #7
 8001796:	4013      	ands	r3, r2
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	429a      	cmp	r2, r3
 800179c:	d21e      	bcs.n	80017dc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800179e:	4b24      	ldr	r3, [pc, #144]	; (8001830 <HAL_RCC_ClockConfig+0x1f0>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2207      	movs	r2, #7
 80017a4:	4393      	bics	r3, r2
 80017a6:	0019      	movs	r1, r3
 80017a8:	4b21      	ldr	r3, [pc, #132]	; (8001830 <HAL_RCC_ClockConfig+0x1f0>)
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	430a      	orrs	r2, r1
 80017ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017b0:	f7ff f994 	bl	8000adc <HAL_GetTick>
 80017b4:	0003      	movs	r3, r0
 80017b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017b8:	e009      	b.n	80017ce <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ba:	f7ff f98f 	bl	8000adc <HAL_GetTick>
 80017be:	0002      	movs	r2, r0
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	4a1b      	ldr	r2, [pc, #108]	; (8001834 <HAL_RCC_ClockConfig+0x1f4>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e02c      	b.n	8001828 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017ce:	4b18      	ldr	r3, [pc, #96]	; (8001830 <HAL_RCC_ClockConfig+0x1f0>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2207      	movs	r2, #7
 80017d4:	4013      	ands	r3, r2
 80017d6:	683a      	ldr	r2, [r7, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d1ee      	bne.n	80017ba <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2204      	movs	r2, #4
 80017e2:	4013      	ands	r3, r2
 80017e4:	d009      	beq.n	80017fa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017e6:	4b14      	ldr	r3, [pc, #80]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	4a15      	ldr	r2, [pc, #84]	; (8001840 <HAL_RCC_ClockConfig+0x200>)
 80017ec:	4013      	ands	r3, r2
 80017ee:	0019      	movs	r1, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	68da      	ldr	r2, [r3, #12]
 80017f4:	4b10      	ldr	r3, [pc, #64]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 80017f6:	430a      	orrs	r2, r1
 80017f8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80017fa:	f000 f829 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 80017fe:	0001      	movs	r1, r0
 8001800:	4b0d      	ldr	r3, [pc, #52]	; (8001838 <HAL_RCC_ClockConfig+0x1f8>)
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	0a1b      	lsrs	r3, r3, #8
 8001806:	220f      	movs	r2, #15
 8001808:	401a      	ands	r2, r3
 800180a:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <HAL_RCC_ClockConfig+0x204>)
 800180c:	0092      	lsls	r2, r2, #2
 800180e:	58d3      	ldr	r3, [r2, r3]
 8001810:	221f      	movs	r2, #31
 8001812:	4013      	ands	r3, r2
 8001814:	000a      	movs	r2, r1
 8001816:	40da      	lsrs	r2, r3
 8001818:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <HAL_RCC_ClockConfig+0x208>)
 800181a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800181c:	4b0b      	ldr	r3, [pc, #44]	; (800184c <HAL_RCC_ClockConfig+0x20c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	0018      	movs	r0, r3
 8001822:	f7ff f863 	bl	80008ec <HAL_InitTick>
 8001826:	0003      	movs	r3, r0
}
 8001828:	0018      	movs	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	b004      	add	sp, #16
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40022000 	.word	0x40022000
 8001834:	00001388 	.word	0x00001388
 8001838:	40021000 	.word	0x40021000
 800183c:	fffff0ff 	.word	0xfffff0ff
 8001840:	ffff8fff 	.word	0xffff8fff
 8001844:	0800528c 	.word	0x0800528c
 8001848:	20000000 	.word	0x20000000
 800184c:	20000004 	.word	0x20000004

08001850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001856:	4b3c      	ldr	r3, [pc, #240]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	2238      	movs	r2, #56	; 0x38
 800185c:	4013      	ands	r3, r2
 800185e:	d10f      	bne.n	8001880 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001860:	4b39      	ldr	r3, [pc, #228]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	0adb      	lsrs	r3, r3, #11
 8001866:	2207      	movs	r2, #7
 8001868:	4013      	ands	r3, r2
 800186a:	2201      	movs	r2, #1
 800186c:	409a      	lsls	r2, r3
 800186e:	0013      	movs	r3, r2
 8001870:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001872:	6839      	ldr	r1, [r7, #0]
 8001874:	4835      	ldr	r0, [pc, #212]	; (800194c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001876:	f7fe fc47 	bl	8000108 <__udivsi3>
 800187a:	0003      	movs	r3, r0
 800187c:	613b      	str	r3, [r7, #16]
 800187e:	e05d      	b.n	800193c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001880:	4b31      	ldr	r3, [pc, #196]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	2238      	movs	r2, #56	; 0x38
 8001886:	4013      	ands	r3, r2
 8001888:	2b08      	cmp	r3, #8
 800188a:	d102      	bne.n	8001892 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800188c:	4b30      	ldr	r3, [pc, #192]	; (8001950 <HAL_RCC_GetSysClockFreq+0x100>)
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	e054      	b.n	800193c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001892:	4b2d      	ldr	r3, [pc, #180]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	2238      	movs	r2, #56	; 0x38
 8001898:	4013      	ands	r3, r2
 800189a:	2b10      	cmp	r3, #16
 800189c:	d138      	bne.n	8001910 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800189e:	4b2a      	ldr	r3, [pc, #168]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	2203      	movs	r2, #3
 80018a4:	4013      	ands	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018a8:	4b27      	ldr	r3, [pc, #156]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	091b      	lsrs	r3, r3, #4
 80018ae:	2207      	movs	r2, #7
 80018b0:	4013      	ands	r3, r2
 80018b2:	3301      	adds	r3, #1
 80018b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2b03      	cmp	r3, #3
 80018ba:	d10d      	bne.n	80018d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80018bc:	68b9      	ldr	r1, [r7, #8]
 80018be:	4824      	ldr	r0, [pc, #144]	; (8001950 <HAL_RCC_GetSysClockFreq+0x100>)
 80018c0:	f7fe fc22 	bl	8000108 <__udivsi3>
 80018c4:	0003      	movs	r3, r0
 80018c6:	0019      	movs	r1, r3
 80018c8:	4b1f      	ldr	r3, [pc, #124]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	0a1b      	lsrs	r3, r3, #8
 80018ce:	227f      	movs	r2, #127	; 0x7f
 80018d0:	4013      	ands	r3, r2
 80018d2:	434b      	muls	r3, r1
 80018d4:	617b      	str	r3, [r7, #20]
        break;
 80018d6:	e00d      	b.n	80018f4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80018d8:	68b9      	ldr	r1, [r7, #8]
 80018da:	481c      	ldr	r0, [pc, #112]	; (800194c <HAL_RCC_GetSysClockFreq+0xfc>)
 80018dc:	f7fe fc14 	bl	8000108 <__udivsi3>
 80018e0:	0003      	movs	r3, r0
 80018e2:	0019      	movs	r1, r3
 80018e4:	4b18      	ldr	r3, [pc, #96]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	0a1b      	lsrs	r3, r3, #8
 80018ea:	227f      	movs	r2, #127	; 0x7f
 80018ec:	4013      	ands	r3, r2
 80018ee:	434b      	muls	r3, r1
 80018f0:	617b      	str	r3, [r7, #20]
        break;
 80018f2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80018f4:	4b14      	ldr	r3, [pc, #80]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	0f5b      	lsrs	r3, r3, #29
 80018fa:	2207      	movs	r2, #7
 80018fc:	4013      	ands	r3, r2
 80018fe:	3301      	adds	r3, #1
 8001900:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	6978      	ldr	r0, [r7, #20]
 8001906:	f7fe fbff 	bl	8000108 <__udivsi3>
 800190a:	0003      	movs	r3, r0
 800190c:	613b      	str	r3, [r7, #16]
 800190e:	e015      	b.n	800193c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001910:	4b0d      	ldr	r3, [pc, #52]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	2238      	movs	r2, #56	; 0x38
 8001916:	4013      	ands	r3, r2
 8001918:	2b20      	cmp	r3, #32
 800191a:	d103      	bne.n	8001924 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	021b      	lsls	r3, r3, #8
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	e00b      	b.n	800193c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001924:	4b08      	ldr	r3, [pc, #32]	; (8001948 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	2238      	movs	r2, #56	; 0x38
 800192a:	4013      	ands	r3, r2
 800192c:	2b18      	cmp	r3, #24
 800192e:	d103      	bne.n	8001938 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001930:	23fa      	movs	r3, #250	; 0xfa
 8001932:	01db      	lsls	r3, r3, #7
 8001934:	613b      	str	r3, [r7, #16]
 8001936:	e001      	b.n	800193c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001938:	2300      	movs	r3, #0
 800193a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800193c:	693b      	ldr	r3, [r7, #16]
}
 800193e:	0018      	movs	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	b006      	add	sp, #24
 8001944:	bd80      	pop	{r7, pc}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	40021000 	.word	0x40021000
 800194c:	00f42400 	.word	0x00f42400
 8001950:	007a1200 	.word	0x007a1200

08001954 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001958:	4b02      	ldr	r3, [pc, #8]	; (8001964 <HAL_RCC_GetHCLKFreq+0x10>)
 800195a:	681b      	ldr	r3, [r3, #0]
}
 800195c:	0018      	movs	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	20000000 	.word	0x20000000

08001968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001968:	b5b0      	push	{r4, r5, r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800196c:	f7ff fff2 	bl	8001954 <HAL_RCC_GetHCLKFreq>
 8001970:	0004      	movs	r4, r0
 8001972:	f7ff fb49 	bl	8001008 <LL_RCC_GetAPB1Prescaler>
 8001976:	0003      	movs	r3, r0
 8001978:	0b1a      	lsrs	r2, r3, #12
 800197a:	4b05      	ldr	r3, [pc, #20]	; (8001990 <HAL_RCC_GetPCLK1Freq+0x28>)
 800197c:	0092      	lsls	r2, r2, #2
 800197e:	58d3      	ldr	r3, [r2, r3]
 8001980:	221f      	movs	r2, #31
 8001982:	4013      	ands	r3, r2
 8001984:	40dc      	lsrs	r4, r3
 8001986:	0023      	movs	r3, r4
}
 8001988:	0018      	movs	r0, r3
 800198a:	46bd      	mov	sp, r7
 800198c:	bdb0      	pop	{r4, r5, r7, pc}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	080052cc 	.word	0x080052cc

08001994 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2207      	movs	r2, #7
 80019a2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019a4:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <HAL_RCC_GetClockConfig+0x4c>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	2207      	movs	r2, #7
 80019aa:	401a      	ands	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80019b0:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <HAL_RCC_GetClockConfig+0x4c>)
 80019b2:	689a      	ldr	r2, [r3, #8]
 80019b4:	23f0      	movs	r3, #240	; 0xf0
 80019b6:	011b      	lsls	r3, r3, #4
 80019b8:	401a      	ands	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 80019be:	4b08      	ldr	r3, [pc, #32]	; (80019e0 <HAL_RCC_GetClockConfig+0x4c>)
 80019c0:	689a      	ldr	r2, [r3, #8]
 80019c2:	23e0      	movs	r3, #224	; 0xe0
 80019c4:	01db      	lsls	r3, r3, #7
 80019c6:	401a      	ands	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019cc:	4b05      	ldr	r3, [pc, #20]	; (80019e4 <HAL_RCC_GetClockConfig+0x50>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2207      	movs	r2, #7
 80019d2:	401a      	ands	r2, r3
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	601a      	str	r2, [r3, #0]
}
 80019d8:	46c0      	nop			; (mov r8, r8)
 80019da:	46bd      	mov	sp, r7
 80019dc:	b002      	add	sp, #8
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40022000 	.word	0x40022000

080019e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80019f0:	2313      	movs	r3, #19
 80019f2:	18fb      	adds	r3, r7, r3
 80019f4:	2200      	movs	r2, #0
 80019f6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80019f8:	2312      	movs	r3, #18
 80019fa:	18fb      	adds	r3, r7, r3
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	029b      	lsls	r3, r3, #10
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d100      	bne.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001a0c:	e0a3      	b.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a0e:	2011      	movs	r0, #17
 8001a10:	183b      	adds	r3, r7, r0
 8001a12:	2200      	movs	r2, #0
 8001a14:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a16:	4b86      	ldr	r3, [pc, #536]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a1a:	2380      	movs	r3, #128	; 0x80
 8001a1c:	055b      	lsls	r3, r3, #21
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d110      	bne.n	8001a44 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	4b83      	ldr	r3, [pc, #524]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a26:	4b82      	ldr	r3, [pc, #520]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a28:	2180      	movs	r1, #128	; 0x80
 8001a2a:	0549      	lsls	r1, r1, #21
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a30:	4b7f      	ldr	r3, [pc, #508]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a34:	2380      	movs	r3, #128	; 0x80
 8001a36:	055b      	lsls	r3, r3, #21
 8001a38:	4013      	ands	r3, r2
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a3e:	183b      	adds	r3, r7, r0
 8001a40:	2201      	movs	r2, #1
 8001a42:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a44:	4b7b      	ldr	r3, [pc, #492]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b7a      	ldr	r3, [pc, #488]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001a4a:	2180      	movs	r1, #128	; 0x80
 8001a4c:	0049      	lsls	r1, r1, #1
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001a52:	f7ff f843 	bl	8000adc <HAL_GetTick>
 8001a56:	0003      	movs	r3, r0
 8001a58:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001a5a:	e00b      	b.n	8001a74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a5c:	f7ff f83e 	bl	8000adc <HAL_GetTick>
 8001a60:	0002      	movs	r2, r0
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d904      	bls.n	8001a74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001a6a:	2313      	movs	r3, #19
 8001a6c:	18fb      	adds	r3, r7, r3
 8001a6e:	2203      	movs	r2, #3
 8001a70:	701a      	strb	r2, [r3, #0]
        break;
 8001a72:	e005      	b.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001a74:	4b6f      	ldr	r3, [pc, #444]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d0ed      	beq.n	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001a80:	2313      	movs	r3, #19
 8001a82:	18fb      	adds	r3, r7, r3
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d154      	bne.n	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001a8a:	4b69      	ldr	r3, [pc, #420]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a8e:	23c0      	movs	r3, #192	; 0xc0
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4013      	ands	r3, r2
 8001a94:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d019      	beq.n	8001ad0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d014      	beq.n	8001ad0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001aa6:	4b62      	ldr	r3, [pc, #392]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aaa:	4a63      	ldr	r2, [pc, #396]	; (8001c38 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001aac:	4013      	ands	r3, r2
 8001aae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ab0:	4b5f      	ldr	r3, [pc, #380]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ab2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ab4:	4b5e      	ldr	r3, [pc, #376]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ab6:	2180      	movs	r1, #128	; 0x80
 8001ab8:	0249      	lsls	r1, r1, #9
 8001aba:	430a      	orrs	r2, r1
 8001abc:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001abe:	4b5c      	ldr	r3, [pc, #368]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ac0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ac2:	4b5b      	ldr	r3, [pc, #364]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ac4:	495d      	ldr	r1, [pc, #372]	; (8001c3c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001ac6:	400a      	ands	r2, r1
 8001ac8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001aca:	4b59      	ldr	r3, [pc, #356]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	d016      	beq.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad8:	f7ff f800 	bl	8000adc <HAL_GetTick>
 8001adc:	0003      	movs	r3, r0
 8001ade:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ae0:	e00c      	b.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae2:	f7fe fffb 	bl	8000adc <HAL_GetTick>
 8001ae6:	0002      	movs	r2, r0
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	4a54      	ldr	r2, [pc, #336]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d904      	bls.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001af2:	2313      	movs	r3, #19
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	2203      	movs	r2, #3
 8001af8:	701a      	strb	r2, [r3, #0]
            break;
 8001afa:	e004      	b.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001afc:	4b4c      	ldr	r3, [pc, #304]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b00:	2202      	movs	r2, #2
 8001b02:	4013      	ands	r3, r2
 8001b04:	d0ed      	beq.n	8001ae2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001b06:	2313      	movs	r3, #19
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d10a      	bne.n	8001b26 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b10:	4b47      	ldr	r3, [pc, #284]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b14:	4a48      	ldr	r2, [pc, #288]	; (8001c38 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001b16:	4013      	ands	r3, r2
 8001b18:	0019      	movs	r1, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	699a      	ldr	r2, [r3, #24]
 8001b1e:	4b44      	ldr	r3, [pc, #272]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b20:	430a      	orrs	r2, r1
 8001b22:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b24:	e00c      	b.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001b26:	2312      	movs	r3, #18
 8001b28:	18fb      	adds	r3, r7, r3
 8001b2a:	2213      	movs	r2, #19
 8001b2c:	18ba      	adds	r2, r7, r2
 8001b2e:	7812      	ldrb	r2, [r2, #0]
 8001b30:	701a      	strb	r2, [r3, #0]
 8001b32:	e005      	b.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001b34:	2312      	movs	r3, #18
 8001b36:	18fb      	adds	r3, r7, r3
 8001b38:	2213      	movs	r2, #19
 8001b3a:	18ba      	adds	r2, r7, r2
 8001b3c:	7812      	ldrb	r2, [r2, #0]
 8001b3e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b40:	2311      	movs	r3, #17
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d105      	bne.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b4a:	4b39      	ldr	r3, [pc, #228]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b4e:	4b38      	ldr	r3, [pc, #224]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b50:	493c      	ldr	r1, [pc, #240]	; (8001c44 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001b52:	400a      	ands	r2, r1
 8001b54:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	d009      	beq.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b60:	4b33      	ldr	r3, [pc, #204]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b64:	2203      	movs	r2, #3
 8001b66:	4393      	bics	r3, r2
 8001b68:	0019      	movs	r1, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685a      	ldr	r2, [r3, #4]
 8001b6e:	4b30      	ldr	r3, [pc, #192]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b70:	430a      	orrs	r2, r1
 8001b72:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2202      	movs	r2, #2
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d009      	beq.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b7e:	4b2c      	ldr	r3, [pc, #176]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b82:	220c      	movs	r2, #12
 8001b84:	4393      	bics	r3, r2
 8001b86:	0019      	movs	r1, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	4b28      	ldr	r3, [pc, #160]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2220      	movs	r2, #32
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d009      	beq.n	8001bb0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b9c:	4b24      	ldr	r3, [pc, #144]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ba0:	4a29      	ldr	r2, [pc, #164]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	0019      	movs	r1, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68da      	ldr	r2, [r3, #12]
 8001baa:	4b21      	ldr	r3, [pc, #132]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bac:	430a      	orrs	r2, r1
 8001bae:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	2380      	movs	r3, #128	; 0x80
 8001bb6:	01db      	lsls	r3, r3, #7
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d015      	beq.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001bbc:	4b1c      	ldr	r3, [pc, #112]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	0899      	lsrs	r1, r3, #2
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	695a      	ldr	r2, [r3, #20]
 8001bc8:	4b19      	ldr	r3, [pc, #100]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	695a      	ldr	r2, [r3, #20]
 8001bd2:	2380      	movs	r3, #128	; 0x80
 8001bd4:	05db      	lsls	r3, r3, #23
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d106      	bne.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001bda:	4b15      	ldr	r3, [pc, #84]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	4b14      	ldr	r3, [pc, #80]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001be0:	2180      	movs	r1, #128	; 0x80
 8001be2:	0249      	lsls	r1, r1, #9
 8001be4:	430a      	orrs	r2, r1
 8001be6:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	011b      	lsls	r3, r3, #4
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d016      	beq.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001bf4:	4b0e      	ldr	r3, [pc, #56]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bf8:	4a14      	ldr	r2, [pc, #80]	; (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	0019      	movs	r1, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	691a      	ldr	r2, [r3, #16]
 8001c02:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c04:	430a      	orrs	r2, r1
 8001c06:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	691a      	ldr	r2, [r3, #16]
 8001c0c:	2380      	movs	r3, #128	; 0x80
 8001c0e:	01db      	lsls	r3, r3, #7
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d106      	bne.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001c14:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c16:	68da      	ldr	r2, [r3, #12]
 8001c18:	4b05      	ldr	r3, [pc, #20]	; (8001c30 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c1a:	2180      	movs	r1, #128	; 0x80
 8001c1c:	0249      	lsls	r1, r1, #9
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001c22:	2312      	movs	r3, #18
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	781b      	ldrb	r3, [r3, #0]
}
 8001c28:	0018      	movs	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	b006      	add	sp, #24
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40007000 	.word	0x40007000
 8001c38:	fffffcff 	.word	0xfffffcff
 8001c3c:	fffeffff 	.word	0xfffeffff
 8001c40:	00001388 	.word	0x00001388
 8001c44:	efffffff 	.word	0xefffffff
 8001c48:	ffffcfff 	.word	0xffffcfff
 8001c4c:	ffff3fff 	.word	0xffff3fff

08001c50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e04a      	b.n	8001cf8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	223d      	movs	r2, #61	; 0x3d
 8001c66:	5c9b      	ldrb	r3, [r3, r2]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d107      	bne.n	8001c7e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	223c      	movs	r2, #60	; 0x3c
 8001c72:	2100      	movs	r1, #0
 8001c74:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f000 f841 	bl	8001d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	223d      	movs	r2, #61	; 0x3d
 8001c82:	2102      	movs	r1, #2
 8001c84:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	0019      	movs	r1, r3
 8001c90:	0010      	movs	r0, r2
 8001c92:	f000 f9e5 	bl	8002060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2248      	movs	r2, #72	; 0x48
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	223e      	movs	r2, #62	; 0x3e
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	5499      	strb	r1, [r3, r2]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	223f      	movs	r2, #63	; 0x3f
 8001caa:	2101      	movs	r1, #1
 8001cac:	5499      	strb	r1, [r3, r2]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2240      	movs	r2, #64	; 0x40
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	5499      	strb	r1, [r3, r2]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2241      	movs	r2, #65	; 0x41
 8001cba:	2101      	movs	r1, #1
 8001cbc:	5499      	strb	r1, [r3, r2]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2242      	movs	r2, #66	; 0x42
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	5499      	strb	r1, [r3, r2]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2243      	movs	r2, #67	; 0x43
 8001cca:	2101      	movs	r1, #1
 8001ccc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2244      	movs	r2, #68	; 0x44
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	5499      	strb	r1, [r3, r2]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2245      	movs	r2, #69	; 0x45
 8001cda:	2101      	movs	r1, #1
 8001cdc:	5499      	strb	r1, [r3, r2]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2246      	movs	r2, #70	; 0x46
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	5499      	strb	r1, [r3, r2]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2247      	movs	r2, #71	; 0x47
 8001cea:	2101      	movs	r1, #1
 8001cec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	223d      	movs	r2, #61	; 0x3d
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
}
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	b002      	add	sp, #8
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d08:	46c0      	nop			; (mov r8, r8)
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	b002      	add	sp, #8
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	223d      	movs	r2, #61	; 0x3d
 8001d1c:	5c9b      	ldrb	r3, [r3, r2]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d001      	beq.n	8001d28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e03c      	b.n	8001da2 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	223d      	movs	r2, #61	; 0x3d
 8001d2c:	2102      	movs	r1, #2
 8001d2e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a19      	ldr	r2, [pc, #100]	; (8001dac <HAL_TIM_Base_Start_IT+0x9c>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d009      	beq.n	8001d5e <HAL_TIM_Base_Start_IT+0x4e>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a18      	ldr	r2, [pc, #96]	; (8001db0 <HAL_TIM_Base_Start_IT+0xa0>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d004      	beq.n	8001d5e <HAL_TIM_Base_Start_IT+0x4e>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a16      	ldr	r2, [pc, #88]	; (8001db4 <HAL_TIM_Base_Start_IT+0xa4>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d116      	bne.n	8001d8c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	4a14      	ldr	r2, [pc, #80]	; (8001db8 <HAL_TIM_Base_Start_IT+0xa8>)
 8001d66:	4013      	ands	r3, r2
 8001d68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2b06      	cmp	r3, #6
 8001d6e:	d016      	beq.n	8001d9e <HAL_TIM_Base_Start_IT+0x8e>
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	025b      	lsls	r3, r3, #9
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d011      	beq.n	8001d9e <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2101      	movs	r1, #1
 8001d86:	430a      	orrs	r2, r1
 8001d88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d8a:	e008      	b.n	8001d9e <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2101      	movs	r1, #1
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	e000      	b.n	8001da0 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d9e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	0018      	movs	r0, r3
 8001da4:	46bd      	mov	sp, r7
 8001da6:	b004      	add	sp, #16
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	46c0      	nop			; (mov r8, r8)
 8001dac:	40012c00 	.word	0x40012c00
 8001db0:	40000400 	.word	0x40000400
 8001db4:	40014000 	.word	0x40014000
 8001db8:	00010007 	.word	0x00010007

08001dbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	2202      	movs	r2, #2
 8001dcc:	4013      	ands	r3, r2
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d124      	bne.n	8001e1c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	4013      	ands	r3, r2
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d11d      	bne.n	8001e1c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2203      	movs	r2, #3
 8001de6:	4252      	negs	r2, r2
 8001de8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2201      	movs	r2, #1
 8001dee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	2203      	movs	r2, #3
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d004      	beq.n	8001e06 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	0018      	movs	r0, r3
 8001e00:	f000 f916 	bl	8002030 <HAL_TIM_IC_CaptureCallback>
 8001e04:	e007      	b.n	8001e16 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	0018      	movs	r0, r3
 8001e0a:	f000 f909 	bl	8002020 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	0018      	movs	r0, r3
 8001e12:	f000 f915 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	691b      	ldr	r3, [r3, #16]
 8001e22:	2204      	movs	r2, #4
 8001e24:	4013      	ands	r3, r2
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	d125      	bne.n	8001e76 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	2204      	movs	r2, #4
 8001e32:	4013      	ands	r3, r2
 8001e34:	2b04      	cmp	r3, #4
 8001e36:	d11e      	bne.n	8001e76 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2205      	movs	r2, #5
 8001e3e:	4252      	negs	r2, r2
 8001e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2202      	movs	r2, #2
 8001e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	699a      	ldr	r2, [r3, #24]
 8001e4e:	23c0      	movs	r3, #192	; 0xc0
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4013      	ands	r3, r2
 8001e54:	d004      	beq.n	8001e60 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	0018      	movs	r0, r3
 8001e5a:	f000 f8e9 	bl	8002030 <HAL_TIM_IC_CaptureCallback>
 8001e5e:	e007      	b.n	8001e70 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	0018      	movs	r0, r3
 8001e64:	f000 f8dc 	bl	8002020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f000 f8e8 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	2208      	movs	r2, #8
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b08      	cmp	r3, #8
 8001e82:	d124      	bne.n	8001ece <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	2208      	movs	r2, #8
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	2b08      	cmp	r3, #8
 8001e90:	d11d      	bne.n	8001ece <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2209      	movs	r2, #9
 8001e98:	4252      	negs	r2, r2
 8001e9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2204      	movs	r2, #4
 8001ea0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	69db      	ldr	r3, [r3, #28]
 8001ea8:	2203      	movs	r2, #3
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d004      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f000 f8bd 	bl	8002030 <HAL_TIM_IC_CaptureCallback>
 8001eb6:	e007      	b.n	8001ec8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	0018      	movs	r0, r3
 8001ebc:	f000 f8b0 	bl	8002020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	f000 f8bc 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	2210      	movs	r2, #16
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	2b10      	cmp	r3, #16
 8001eda:	d125      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	2210      	movs	r2, #16
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	2b10      	cmp	r3, #16
 8001ee8:	d11e      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2211      	movs	r2, #17
 8001ef0:	4252      	negs	r2, r2
 8001ef2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2208      	movs	r2, #8
 8001ef8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	69da      	ldr	r2, [r3, #28]
 8001f00:	23c0      	movs	r3, #192	; 0xc0
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4013      	ands	r3, r2
 8001f06:	d004      	beq.n	8001f12 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	0018      	movs	r0, r3
 8001f0c:	f000 f890 	bl	8002030 <HAL_TIM_IC_CaptureCallback>
 8001f10:	e007      	b.n	8001f22 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	0018      	movs	r0, r3
 8001f16:	f000 f883 	bl	8002020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f000 f88f 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	4013      	ands	r3, r2
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d10f      	bne.n	8001f56 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d108      	bne.n	8001f56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2202      	movs	r2, #2
 8001f4a:	4252      	negs	r2, r2
 8001f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	0018      	movs	r0, r3
 8001f52:	f7fe fc2f 	bl	80007b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	2280      	movs	r2, #128	; 0x80
 8001f5e:	4013      	ands	r3, r2
 8001f60:	2b80      	cmp	r3, #128	; 0x80
 8001f62:	d10f      	bne.n	8001f84 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	2280      	movs	r2, #128	; 0x80
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	2b80      	cmp	r3, #128	; 0x80
 8001f70:	d108      	bne.n	8001f84 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2281      	movs	r2, #129	; 0x81
 8001f78:	4252      	negs	r2, r2
 8001f7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f000 f8ec 	bl	800215c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	691a      	ldr	r2, [r3, #16]
 8001f8a:	2380      	movs	r3, #128	; 0x80
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	401a      	ands	r2, r3
 8001f90:	2380      	movs	r3, #128	; 0x80
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d10e      	bne.n	8001fb6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	2280      	movs	r2, #128	; 0x80
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	2b80      	cmp	r3, #128	; 0x80
 8001fa4:	d107      	bne.n	8001fb6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a1c      	ldr	r2, [pc, #112]	; (800201c <HAL_TIM_IRQHandler+0x260>)
 8001fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f000 f8db 	bl	800216c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	691b      	ldr	r3, [r3, #16]
 8001fbc:	2240      	movs	r2, #64	; 0x40
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	2b40      	cmp	r3, #64	; 0x40
 8001fc2:	d10f      	bne.n	8001fe4 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	2240      	movs	r2, #64	; 0x40
 8001fcc:	4013      	ands	r3, r2
 8001fce:	2b40      	cmp	r3, #64	; 0x40
 8001fd0:	d108      	bne.n	8001fe4 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2241      	movs	r2, #65	; 0x41
 8001fd8:	4252      	negs	r2, r2
 8001fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f000 f836 	bl	8002050 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	2220      	movs	r2, #32
 8001fec:	4013      	ands	r3, r2
 8001fee:	2b20      	cmp	r3, #32
 8001ff0:	d10f      	bne.n	8002012 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	2b20      	cmp	r3, #32
 8001ffe:	d108      	bne.n	8002012 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2221      	movs	r2, #33	; 0x21
 8002006:	4252      	negs	r2, r2
 8002008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	0018      	movs	r0, r3
 800200e:	f000 f89d 	bl	800214c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002012:	46c0      	nop			; (mov r8, r8)
 8002014:	46bd      	mov	sp, r7
 8002016:	b002      	add	sp, #8
 8002018:	bd80      	pop	{r7, pc}
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	fffffeff 	.word	0xfffffeff

08002020 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002028:	46c0      	nop			; (mov r8, r8)
 800202a:	46bd      	mov	sp, r7
 800202c:	b002      	add	sp, #8
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002038:	46c0      	nop			; (mov r8, r8)
 800203a:	46bd      	mov	sp, r7
 800203c:	b002      	add	sp, #8
 800203e:	bd80      	pop	{r7, pc}

08002040 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002048:	46c0      	nop			; (mov r8, r8)
 800204a:	46bd      	mov	sp, r7
 800204c:	b002      	add	sp, #8
 800204e:	bd80      	pop	{r7, pc}

08002050 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002058:	46c0      	nop			; (mov r8, r8)
 800205a:	46bd      	mov	sp, r7
 800205c:	b002      	add	sp, #8
 800205e:	bd80      	pop	{r7, pc}

08002060 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a2f      	ldr	r2, [pc, #188]	; (8002130 <TIM_Base_SetConfig+0xd0>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d003      	beq.n	8002080 <TIM_Base_SetConfig+0x20>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a2e      	ldr	r2, [pc, #184]	; (8002134 <TIM_Base_SetConfig+0xd4>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d108      	bne.n	8002092 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2270      	movs	r2, #112	; 0x70
 8002084:	4393      	bics	r3, r2
 8002086:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	4313      	orrs	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a26      	ldr	r2, [pc, #152]	; (8002130 <TIM_Base_SetConfig+0xd0>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d013      	beq.n	80020c2 <TIM_Base_SetConfig+0x62>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a25      	ldr	r2, [pc, #148]	; (8002134 <TIM_Base_SetConfig+0xd4>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d00f      	beq.n	80020c2 <TIM_Base_SetConfig+0x62>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a24      	ldr	r2, [pc, #144]	; (8002138 <TIM_Base_SetConfig+0xd8>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d00b      	beq.n	80020c2 <TIM_Base_SetConfig+0x62>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a23      	ldr	r2, [pc, #140]	; (800213c <TIM_Base_SetConfig+0xdc>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d007      	beq.n	80020c2 <TIM_Base_SetConfig+0x62>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a22      	ldr	r2, [pc, #136]	; (8002140 <TIM_Base_SetConfig+0xe0>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d003      	beq.n	80020c2 <TIM_Base_SetConfig+0x62>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a21      	ldr	r2, [pc, #132]	; (8002144 <TIM_Base_SetConfig+0xe4>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d108      	bne.n	80020d4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	4a20      	ldr	r2, [pc, #128]	; (8002148 <TIM_Base_SetConfig+0xe8>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2280      	movs	r2, #128	; 0x80
 80020d8:	4393      	bics	r3, r2
 80020da:	001a      	movs	r2, r3
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a0c      	ldr	r2, [pc, #48]	; (8002130 <TIM_Base_SetConfig+0xd0>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d00b      	beq.n	800211a <TIM_Base_SetConfig+0xba>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a0d      	ldr	r2, [pc, #52]	; (800213c <TIM_Base_SetConfig+0xdc>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d007      	beq.n	800211a <TIM_Base_SetConfig+0xba>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a0c      	ldr	r2, [pc, #48]	; (8002140 <TIM_Base_SetConfig+0xe0>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d003      	beq.n	800211a <TIM_Base_SetConfig+0xba>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a0b      	ldr	r2, [pc, #44]	; (8002144 <TIM_Base_SetConfig+0xe4>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d103      	bne.n	8002122 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	691a      	ldr	r2, [r3, #16]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2201      	movs	r2, #1
 8002126:	615a      	str	r2, [r3, #20]
}
 8002128:	46c0      	nop			; (mov r8, r8)
 800212a:	46bd      	mov	sp, r7
 800212c:	b004      	add	sp, #16
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40012c00 	.word	0x40012c00
 8002134:	40000400 	.word	0x40000400
 8002138:	40002000 	.word	0x40002000
 800213c:	40014000 	.word	0x40014000
 8002140:	40014400 	.word	0x40014400
 8002144:	40014800 	.word	0x40014800
 8002148:	fffffcff 	.word	0xfffffcff

0800214c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002154:	46c0      	nop			; (mov r8, r8)
 8002156:	46bd      	mov	sp, r7
 8002158:	b002      	add	sp, #8
 800215a:	bd80      	pop	{r7, pc}

0800215c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002164:	46c0      	nop			; (mov r8, r8)
 8002166:	46bd      	mov	sp, r7
 8002168:	b002      	add	sp, #8
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002174:	46c0      	nop			; (mov r8, r8)
 8002176:	46bd      	mov	sp, r7
 8002178:	b002      	add	sp, #8
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e046      	b.n	800221c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2288      	movs	r2, #136	; 0x88
 8002192:	589b      	ldr	r3, [r3, r2]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d107      	bne.n	80021a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2284      	movs	r2, #132	; 0x84
 800219c:	2100      	movs	r1, #0
 800219e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	0018      	movs	r0, r3
 80021a4:	f7fe fb42 	bl	800082c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2288      	movs	r2, #136	; 0x88
 80021ac:	2124      	movs	r1, #36	; 0x24
 80021ae:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2101      	movs	r1, #1
 80021bc:	438a      	bics	r2, r1
 80021be:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	0018      	movs	r0, r3
 80021c4:	f000 f8cc 	bl	8002360 <UART_SetConfig>
 80021c8:	0003      	movs	r3, r0
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e024      	b.n	800221c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	0018      	movs	r0, r3
 80021de:	f000 fa63 	bl	80026a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	490d      	ldr	r1, [pc, #52]	; (8002224 <HAL_UART_Init+0xa8>)
 80021ee:	400a      	ands	r2, r1
 80021f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	212a      	movs	r1, #42	; 0x2a
 80021fe:	438a      	bics	r2, r1
 8002200:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2101      	movs	r1, #1
 800220e:	430a      	orrs	r2, r1
 8002210:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	0018      	movs	r0, r3
 8002216:	f000 fafb 	bl	8002810 <UART_CheckIdleState>
 800221a:	0003      	movs	r3, r0
}
 800221c:	0018      	movs	r0, r3
 800221e:	46bd      	mov	sp, r7
 8002220:	b002      	add	sp, #8
 8002222:	bd80      	pop	{r7, pc}
 8002224:	ffffb7ff 	.word	0xffffb7ff

08002228 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08a      	sub	sp, #40	; 0x28
 800222c:	af02      	add	r7, sp, #8
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	603b      	str	r3, [r7, #0]
 8002234:	1dbb      	adds	r3, r7, #6
 8002236:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2288      	movs	r2, #136	; 0x88
 800223c:	589b      	ldr	r3, [r3, r2]
 800223e:	2b20      	cmp	r3, #32
 8002240:	d000      	beq.n	8002244 <HAL_UART_Transmit+0x1c>
 8002242:	e088      	b.n	8002356 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_UART_Transmit+0x2a>
 800224a:	1dbb      	adds	r3, r7, #6
 800224c:	881b      	ldrh	r3, [r3, #0]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e080      	b.n	8002358 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	015b      	lsls	r3, r3, #5
 800225e:	429a      	cmp	r2, r3
 8002260:	d109      	bne.n	8002276 <HAL_UART_Transmit+0x4e>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d105      	bne.n	8002276 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2201      	movs	r2, #1
 800226e:	4013      	ands	r3, r2
 8002270:	d001      	beq.n	8002276 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e070      	b.n	8002358 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2290      	movs	r2, #144	; 0x90
 800227a:	2100      	movs	r1, #0
 800227c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2288      	movs	r2, #136	; 0x88
 8002282:	2121      	movs	r1, #33	; 0x21
 8002284:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002286:	f7fe fc29 	bl	8000adc <HAL_GetTick>
 800228a:	0003      	movs	r3, r0
 800228c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	1dba      	adds	r2, r7, #6
 8002292:	2154      	movs	r1, #84	; 0x54
 8002294:	8812      	ldrh	r2, [r2, #0]
 8002296:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	1dba      	adds	r2, r7, #6
 800229c:	2156      	movs	r1, #86	; 0x56
 800229e:	8812      	ldrh	r2, [r2, #0]
 80022a0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	689a      	ldr	r2, [r3, #8]
 80022a6:	2380      	movs	r3, #128	; 0x80
 80022a8:	015b      	lsls	r3, r3, #5
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d108      	bne.n	80022c0 <HAL_UART_Transmit+0x98>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d104      	bne.n	80022c0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	61bb      	str	r3, [r7, #24]
 80022be:	e003      	b.n	80022c8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022c8:	e02c      	b.n	8002324 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	0013      	movs	r3, r2
 80022d4:	2200      	movs	r2, #0
 80022d6:	2180      	movs	r1, #128	; 0x80
 80022d8:	f000 fae8 	bl	80028ac <UART_WaitOnFlagUntilTimeout>
 80022dc:	1e03      	subs	r3, r0, #0
 80022de:	d001      	beq.n	80022e4 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e039      	b.n	8002358 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d10b      	bne.n	8002302 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	001a      	movs	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	05d2      	lsls	r2, r2, #23
 80022f6:	0dd2      	lsrs	r2, r2, #23
 80022f8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	3302      	adds	r3, #2
 80022fe:	61bb      	str	r3, [r7, #24]
 8002300:	e007      	b.n	8002312 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	781a      	ldrb	r2, [r3, #0]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	3301      	adds	r3, #1
 8002310:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2256      	movs	r2, #86	; 0x56
 8002316:	5a9b      	ldrh	r3, [r3, r2]
 8002318:	b29b      	uxth	r3, r3
 800231a:	3b01      	subs	r3, #1
 800231c:	b299      	uxth	r1, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2256      	movs	r2, #86	; 0x56
 8002322:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2256      	movs	r2, #86	; 0x56
 8002328:	5a9b      	ldrh	r3, [r3, r2]
 800232a:	b29b      	uxth	r3, r3
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1cc      	bne.n	80022ca <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	0013      	movs	r3, r2
 800233a:	2200      	movs	r2, #0
 800233c:	2140      	movs	r1, #64	; 0x40
 800233e:	f000 fab5 	bl	80028ac <UART_WaitOnFlagUntilTimeout>
 8002342:	1e03      	subs	r3, r0, #0
 8002344:	d001      	beq.n	800234a <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e006      	b.n	8002358 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2288      	movs	r2, #136	; 0x88
 800234e:	2120      	movs	r1, #32
 8002350:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002352:	2300      	movs	r3, #0
 8002354:	e000      	b.n	8002358 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8002356:	2302      	movs	r3, #2
  }
}
 8002358:	0018      	movs	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	b008      	add	sp, #32
 800235e:	bd80      	pop	{r7, pc}

08002360 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b088      	sub	sp, #32
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002368:	231a      	movs	r3, #26
 800236a:	18fb      	adds	r3, r7, r3
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	431a      	orrs	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	4313      	orrs	r3, r2
 8002386:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4abc      	ldr	r2, [pc, #752]	; (8002680 <UART_SetConfig+0x320>)
 8002390:	4013      	ands	r3, r2
 8002392:	0019      	movs	r1, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	69fa      	ldr	r2, [r7, #28]
 800239a:	430a      	orrs	r2, r1
 800239c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	4ab7      	ldr	r2, [pc, #732]	; (8002684 <UART_SetConfig+0x324>)
 80023a6:	4013      	ands	r3, r2
 80023a8:	0019      	movs	r1, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68da      	ldr	r2, [r3, #12]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	69fa      	ldr	r2, [r7, #28]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	4aae      	ldr	r2, [pc, #696]	; (8002688 <UART_SetConfig+0x328>)
 80023ce:	4013      	ands	r3, r2
 80023d0:	0019      	movs	r1, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	69fa      	ldr	r2, [r7, #28]
 80023d8:	430a      	orrs	r2, r1
 80023da:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e2:	220f      	movs	r2, #15
 80023e4:	4393      	bics	r3, r2
 80023e6:	0019      	movs	r1, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	430a      	orrs	r2, r1
 80023f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4aa4      	ldr	r2, [pc, #656]	; (800268c <UART_SetConfig+0x32c>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d127      	bne.n	800244e <UART_SetConfig+0xee>
 80023fe:	4ba4      	ldr	r3, [pc, #656]	; (8002690 <UART_SetConfig+0x330>)
 8002400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002402:	2203      	movs	r2, #3
 8002404:	4013      	ands	r3, r2
 8002406:	2b03      	cmp	r3, #3
 8002408:	d017      	beq.n	800243a <UART_SetConfig+0xda>
 800240a:	d81b      	bhi.n	8002444 <UART_SetConfig+0xe4>
 800240c:	2b02      	cmp	r3, #2
 800240e:	d00a      	beq.n	8002426 <UART_SetConfig+0xc6>
 8002410:	d818      	bhi.n	8002444 <UART_SetConfig+0xe4>
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <UART_SetConfig+0xbc>
 8002416:	2b01      	cmp	r3, #1
 8002418:	d00a      	beq.n	8002430 <UART_SetConfig+0xd0>
 800241a:	e013      	b.n	8002444 <UART_SetConfig+0xe4>
 800241c:	231b      	movs	r3, #27
 800241e:	18fb      	adds	r3, r7, r3
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]
 8002424:	e058      	b.n	80024d8 <UART_SetConfig+0x178>
 8002426:	231b      	movs	r3, #27
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	2202      	movs	r2, #2
 800242c:	701a      	strb	r2, [r3, #0]
 800242e:	e053      	b.n	80024d8 <UART_SetConfig+0x178>
 8002430:	231b      	movs	r3, #27
 8002432:	18fb      	adds	r3, r7, r3
 8002434:	2204      	movs	r2, #4
 8002436:	701a      	strb	r2, [r3, #0]
 8002438:	e04e      	b.n	80024d8 <UART_SetConfig+0x178>
 800243a:	231b      	movs	r3, #27
 800243c:	18fb      	adds	r3, r7, r3
 800243e:	2208      	movs	r2, #8
 8002440:	701a      	strb	r2, [r3, #0]
 8002442:	e049      	b.n	80024d8 <UART_SetConfig+0x178>
 8002444:	231b      	movs	r3, #27
 8002446:	18fb      	adds	r3, r7, r3
 8002448:	2210      	movs	r2, #16
 800244a:	701a      	strb	r2, [r3, #0]
 800244c:	e044      	b.n	80024d8 <UART_SetConfig+0x178>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a90      	ldr	r2, [pc, #576]	; (8002694 <UART_SetConfig+0x334>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d127      	bne.n	80024a8 <UART_SetConfig+0x148>
 8002458:	4b8d      	ldr	r3, [pc, #564]	; (8002690 <UART_SetConfig+0x330>)
 800245a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800245c:	220c      	movs	r2, #12
 800245e:	4013      	ands	r3, r2
 8002460:	2b0c      	cmp	r3, #12
 8002462:	d017      	beq.n	8002494 <UART_SetConfig+0x134>
 8002464:	d81b      	bhi.n	800249e <UART_SetConfig+0x13e>
 8002466:	2b08      	cmp	r3, #8
 8002468:	d00a      	beq.n	8002480 <UART_SetConfig+0x120>
 800246a:	d818      	bhi.n	800249e <UART_SetConfig+0x13e>
 800246c:	2b00      	cmp	r3, #0
 800246e:	d002      	beq.n	8002476 <UART_SetConfig+0x116>
 8002470:	2b04      	cmp	r3, #4
 8002472:	d00a      	beq.n	800248a <UART_SetConfig+0x12a>
 8002474:	e013      	b.n	800249e <UART_SetConfig+0x13e>
 8002476:	231b      	movs	r3, #27
 8002478:	18fb      	adds	r3, r7, r3
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
 800247e:	e02b      	b.n	80024d8 <UART_SetConfig+0x178>
 8002480:	231b      	movs	r3, #27
 8002482:	18fb      	adds	r3, r7, r3
 8002484:	2202      	movs	r2, #2
 8002486:	701a      	strb	r2, [r3, #0]
 8002488:	e026      	b.n	80024d8 <UART_SetConfig+0x178>
 800248a:	231b      	movs	r3, #27
 800248c:	18fb      	adds	r3, r7, r3
 800248e:	2204      	movs	r2, #4
 8002490:	701a      	strb	r2, [r3, #0]
 8002492:	e021      	b.n	80024d8 <UART_SetConfig+0x178>
 8002494:	231b      	movs	r3, #27
 8002496:	18fb      	adds	r3, r7, r3
 8002498:	2208      	movs	r2, #8
 800249a:	701a      	strb	r2, [r3, #0]
 800249c:	e01c      	b.n	80024d8 <UART_SetConfig+0x178>
 800249e:	231b      	movs	r3, #27
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	2210      	movs	r2, #16
 80024a4:	701a      	strb	r2, [r3, #0]
 80024a6:	e017      	b.n	80024d8 <UART_SetConfig+0x178>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a7a      	ldr	r2, [pc, #488]	; (8002698 <UART_SetConfig+0x338>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d104      	bne.n	80024bc <UART_SetConfig+0x15c>
 80024b2:	231b      	movs	r3, #27
 80024b4:	18fb      	adds	r3, r7, r3
 80024b6:	2200      	movs	r2, #0
 80024b8:	701a      	strb	r2, [r3, #0]
 80024ba:	e00d      	b.n	80024d8 <UART_SetConfig+0x178>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a76      	ldr	r2, [pc, #472]	; (800269c <UART_SetConfig+0x33c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d104      	bne.n	80024d0 <UART_SetConfig+0x170>
 80024c6:	231b      	movs	r3, #27
 80024c8:	18fb      	adds	r3, r7, r3
 80024ca:	2200      	movs	r2, #0
 80024cc:	701a      	strb	r2, [r3, #0]
 80024ce:	e003      	b.n	80024d8 <UART_SetConfig+0x178>
 80024d0:	231b      	movs	r3, #27
 80024d2:	18fb      	adds	r3, r7, r3
 80024d4:	2210      	movs	r2, #16
 80024d6:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	69da      	ldr	r2, [r3, #28]
 80024dc:	2380      	movs	r3, #128	; 0x80
 80024de:	021b      	lsls	r3, r3, #8
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d000      	beq.n	80024e6 <UART_SetConfig+0x186>
 80024e4:	e065      	b.n	80025b2 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 80024e6:	231b      	movs	r3, #27
 80024e8:	18fb      	adds	r3, r7, r3
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	d015      	beq.n	800251c <UART_SetConfig+0x1bc>
 80024f0:	dc18      	bgt.n	8002524 <UART_SetConfig+0x1c4>
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	d00d      	beq.n	8002512 <UART_SetConfig+0x1b2>
 80024f6:	dc15      	bgt.n	8002524 <UART_SetConfig+0x1c4>
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d002      	beq.n	8002502 <UART_SetConfig+0x1a2>
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d005      	beq.n	800250c <UART_SetConfig+0x1ac>
 8002500:	e010      	b.n	8002524 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002502:	f7ff fa31 	bl	8001968 <HAL_RCC_GetPCLK1Freq>
 8002506:	0003      	movs	r3, r0
 8002508:	617b      	str	r3, [r7, #20]
        break;
 800250a:	e012      	b.n	8002532 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800250c:	4b64      	ldr	r3, [pc, #400]	; (80026a0 <UART_SetConfig+0x340>)
 800250e:	617b      	str	r3, [r7, #20]
        break;
 8002510:	e00f      	b.n	8002532 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002512:	f7ff f99d 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 8002516:	0003      	movs	r3, r0
 8002518:	617b      	str	r3, [r7, #20]
        break;
 800251a:	e00a      	b.n	8002532 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800251c:	2380      	movs	r3, #128	; 0x80
 800251e:	021b      	lsls	r3, r3, #8
 8002520:	617b      	str	r3, [r7, #20]
        break;
 8002522:	e006      	b.n	8002532 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8002524:	2300      	movs	r3, #0
 8002526:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002528:	231a      	movs	r3, #26
 800252a:	18fb      	adds	r3, r7, r3
 800252c:	2201      	movs	r2, #1
 800252e:	701a      	strb	r2, [r3, #0]
        break;
 8002530:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d100      	bne.n	800253a <UART_SetConfig+0x1da>
 8002538:	e08d      	b.n	8002656 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800253e:	4b59      	ldr	r3, [pc, #356]	; (80026a4 <UART_SetConfig+0x344>)
 8002540:	0052      	lsls	r2, r2, #1
 8002542:	5ad3      	ldrh	r3, [r2, r3]
 8002544:	0019      	movs	r1, r3
 8002546:	6978      	ldr	r0, [r7, #20]
 8002548:	f7fd fdde 	bl	8000108 <__udivsi3>
 800254c:	0003      	movs	r3, r0
 800254e:	005a      	lsls	r2, r3, #1
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	085b      	lsrs	r3, r3, #1
 8002556:	18d2      	adds	r2, r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	0019      	movs	r1, r3
 800255e:	0010      	movs	r0, r2
 8002560:	f7fd fdd2 	bl	8000108 <__udivsi3>
 8002564:	0003      	movs	r3, r0
 8002566:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	2b0f      	cmp	r3, #15
 800256c:	d91c      	bls.n	80025a8 <UART_SetConfig+0x248>
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	2380      	movs	r3, #128	; 0x80
 8002572:	025b      	lsls	r3, r3, #9
 8002574:	429a      	cmp	r2, r3
 8002576:	d217      	bcs.n	80025a8 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	b29a      	uxth	r2, r3
 800257c:	200e      	movs	r0, #14
 800257e:	183b      	adds	r3, r7, r0
 8002580:	210f      	movs	r1, #15
 8002582:	438a      	bics	r2, r1
 8002584:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	085b      	lsrs	r3, r3, #1
 800258a:	b29b      	uxth	r3, r3
 800258c:	2207      	movs	r2, #7
 800258e:	4013      	ands	r3, r2
 8002590:	b299      	uxth	r1, r3
 8002592:	183b      	adds	r3, r7, r0
 8002594:	183a      	adds	r2, r7, r0
 8002596:	8812      	ldrh	r2, [r2, #0]
 8002598:	430a      	orrs	r2, r1
 800259a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	183a      	adds	r2, r7, r0
 80025a2:	8812      	ldrh	r2, [r2, #0]
 80025a4:	60da      	str	r2, [r3, #12]
 80025a6:	e056      	b.n	8002656 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80025a8:	231a      	movs	r3, #26
 80025aa:	18fb      	adds	r3, r7, r3
 80025ac:	2201      	movs	r2, #1
 80025ae:	701a      	strb	r2, [r3, #0]
 80025b0:	e051      	b.n	8002656 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80025b2:	231b      	movs	r3, #27
 80025b4:	18fb      	adds	r3, r7, r3
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b08      	cmp	r3, #8
 80025ba:	d015      	beq.n	80025e8 <UART_SetConfig+0x288>
 80025bc:	dc18      	bgt.n	80025f0 <UART_SetConfig+0x290>
 80025be:	2b04      	cmp	r3, #4
 80025c0:	d00d      	beq.n	80025de <UART_SetConfig+0x27e>
 80025c2:	dc15      	bgt.n	80025f0 <UART_SetConfig+0x290>
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <UART_SetConfig+0x26e>
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d005      	beq.n	80025d8 <UART_SetConfig+0x278>
 80025cc:	e010      	b.n	80025f0 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025ce:	f7ff f9cb 	bl	8001968 <HAL_RCC_GetPCLK1Freq>
 80025d2:	0003      	movs	r3, r0
 80025d4:	617b      	str	r3, [r7, #20]
        break;
 80025d6:	e012      	b.n	80025fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025d8:	4b31      	ldr	r3, [pc, #196]	; (80026a0 <UART_SetConfig+0x340>)
 80025da:	617b      	str	r3, [r7, #20]
        break;
 80025dc:	e00f      	b.n	80025fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025de:	f7ff f937 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 80025e2:	0003      	movs	r3, r0
 80025e4:	617b      	str	r3, [r7, #20]
        break;
 80025e6:	e00a      	b.n	80025fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025e8:	2380      	movs	r3, #128	; 0x80
 80025ea:	021b      	lsls	r3, r3, #8
 80025ec:	617b      	str	r3, [r7, #20]
        break;
 80025ee:	e006      	b.n	80025fe <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80025f4:	231a      	movs	r3, #26
 80025f6:	18fb      	adds	r3, r7, r3
 80025f8:	2201      	movs	r2, #1
 80025fa:	701a      	strb	r2, [r3, #0]
        break;
 80025fc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d028      	beq.n	8002656 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002608:	4b26      	ldr	r3, [pc, #152]	; (80026a4 <UART_SetConfig+0x344>)
 800260a:	0052      	lsls	r2, r2, #1
 800260c:	5ad3      	ldrh	r3, [r2, r3]
 800260e:	0019      	movs	r1, r3
 8002610:	6978      	ldr	r0, [r7, #20]
 8002612:	f7fd fd79 	bl	8000108 <__udivsi3>
 8002616:	0003      	movs	r3, r0
 8002618:	001a      	movs	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	085b      	lsrs	r3, r3, #1
 8002620:	18d2      	adds	r2, r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	0019      	movs	r1, r3
 8002628:	0010      	movs	r0, r2
 800262a:	f7fd fd6d 	bl	8000108 <__udivsi3>
 800262e:	0003      	movs	r3, r0
 8002630:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	2b0f      	cmp	r3, #15
 8002636:	d90a      	bls.n	800264e <UART_SetConfig+0x2ee>
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	2380      	movs	r3, #128	; 0x80
 800263c:	025b      	lsls	r3, r3, #9
 800263e:	429a      	cmp	r2, r3
 8002640:	d205      	bcs.n	800264e <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	b29a      	uxth	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	60da      	str	r2, [r3, #12]
 800264c:	e003      	b.n	8002656 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800264e:	231a      	movs	r3, #26
 8002650:	18fb      	adds	r3, r7, r3
 8002652:	2201      	movs	r2, #1
 8002654:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	226a      	movs	r2, #106	; 0x6a
 800265a:	2101      	movs	r1, #1
 800265c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2268      	movs	r2, #104	; 0x68
 8002662:	2101      	movs	r1, #1
 8002664:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8002672:	231a      	movs	r3, #26
 8002674:	18fb      	adds	r3, r7, r3
 8002676:	781b      	ldrb	r3, [r3, #0]
}
 8002678:	0018      	movs	r0, r3
 800267a:	46bd      	mov	sp, r7
 800267c:	b008      	add	sp, #32
 800267e:	bd80      	pop	{r7, pc}
 8002680:	cfff69f3 	.word	0xcfff69f3
 8002684:	ffffcfff 	.word	0xffffcfff
 8002688:	11fff4ff 	.word	0x11fff4ff
 800268c:	40013800 	.word	0x40013800
 8002690:	40021000 	.word	0x40021000
 8002694:	40004400 	.word	0x40004400
 8002698:	40004800 	.word	0x40004800
 800269c:	40004c00 	.word	0x40004c00
 80026a0:	00f42400 	.word	0x00f42400
 80026a4:	080052ec 	.word	0x080052ec

080026a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b4:	2201      	movs	r2, #1
 80026b6:	4013      	ands	r3, r2
 80026b8:	d00b      	beq.n	80026d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	4a4a      	ldr	r2, [pc, #296]	; (80027ec <UART_AdvFeatureConfig+0x144>)
 80026c2:	4013      	ands	r3, r2
 80026c4:	0019      	movs	r1, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d6:	2202      	movs	r2, #2
 80026d8:	4013      	ands	r3, r2
 80026da:	d00b      	beq.n	80026f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	4a43      	ldr	r2, [pc, #268]	; (80027f0 <UART_AdvFeatureConfig+0x148>)
 80026e4:	4013      	ands	r3, r2
 80026e6:	0019      	movs	r1, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	430a      	orrs	r2, r1
 80026f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	2204      	movs	r2, #4
 80026fa:	4013      	ands	r3, r2
 80026fc:	d00b      	beq.n	8002716 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	4a3b      	ldr	r2, [pc, #236]	; (80027f4 <UART_AdvFeatureConfig+0x14c>)
 8002706:	4013      	ands	r3, r2
 8002708:	0019      	movs	r1, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	430a      	orrs	r2, r1
 8002714:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271a:	2208      	movs	r2, #8
 800271c:	4013      	ands	r3, r2
 800271e:	d00b      	beq.n	8002738 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4a34      	ldr	r2, [pc, #208]	; (80027f8 <UART_AdvFeatureConfig+0x150>)
 8002728:	4013      	ands	r3, r2
 800272a:	0019      	movs	r1, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	430a      	orrs	r2, r1
 8002736:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273c:	2210      	movs	r2, #16
 800273e:	4013      	ands	r3, r2
 8002740:	d00b      	beq.n	800275a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	4a2c      	ldr	r2, [pc, #176]	; (80027fc <UART_AdvFeatureConfig+0x154>)
 800274a:	4013      	ands	r3, r2
 800274c:	0019      	movs	r1, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275e:	2220      	movs	r2, #32
 8002760:	4013      	ands	r3, r2
 8002762:	d00b      	beq.n	800277c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	4a25      	ldr	r2, [pc, #148]	; (8002800 <UART_AdvFeatureConfig+0x158>)
 800276c:	4013      	ands	r3, r2
 800276e:	0019      	movs	r1, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002780:	2240      	movs	r2, #64	; 0x40
 8002782:	4013      	ands	r3, r2
 8002784:	d01d      	beq.n	80027c2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	4a1d      	ldr	r2, [pc, #116]	; (8002804 <UART_AdvFeatureConfig+0x15c>)
 800278e:	4013      	ands	r3, r2
 8002790:	0019      	movs	r1, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	430a      	orrs	r2, r1
 800279c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027a2:	2380      	movs	r3, #128	; 0x80
 80027a4:	035b      	lsls	r3, r3, #13
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d10b      	bne.n	80027c2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4a15      	ldr	r2, [pc, #84]	; (8002808 <UART_AdvFeatureConfig+0x160>)
 80027b2:	4013      	ands	r3, r2
 80027b4:	0019      	movs	r1, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c6:	2280      	movs	r2, #128	; 0x80
 80027c8:	4013      	ands	r3, r2
 80027ca:	d00b      	beq.n	80027e4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	4a0e      	ldr	r2, [pc, #56]	; (800280c <UART_AdvFeatureConfig+0x164>)
 80027d4:	4013      	ands	r3, r2
 80027d6:	0019      	movs	r1, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	430a      	orrs	r2, r1
 80027e2:	605a      	str	r2, [r3, #4]
  }
}
 80027e4:	46c0      	nop			; (mov r8, r8)
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b002      	add	sp, #8
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	fffdffff 	.word	0xfffdffff
 80027f0:	fffeffff 	.word	0xfffeffff
 80027f4:	fffbffff 	.word	0xfffbffff
 80027f8:	ffff7fff 	.word	0xffff7fff
 80027fc:	ffffefff 	.word	0xffffefff
 8002800:	ffffdfff 	.word	0xffffdfff
 8002804:	ffefffff 	.word	0xffefffff
 8002808:	ff9fffff 	.word	0xff9fffff
 800280c:	fff7ffff 	.word	0xfff7ffff

08002810 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af02      	add	r7, sp, #8
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2290      	movs	r2, #144	; 0x90
 800281c:	2100      	movs	r1, #0
 800281e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002820:	f7fe f95c 	bl	8000adc <HAL_GetTick>
 8002824:	0003      	movs	r3, r0
 8002826:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2208      	movs	r2, #8
 8002830:	4013      	ands	r3, r2
 8002832:	2b08      	cmp	r3, #8
 8002834:	d10c      	bne.n	8002850 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2280      	movs	r2, #128	; 0x80
 800283a:	0391      	lsls	r1, r2, #14
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	4a1a      	ldr	r2, [pc, #104]	; (80028a8 <UART_CheckIdleState+0x98>)
 8002840:	9200      	str	r2, [sp, #0]
 8002842:	2200      	movs	r2, #0
 8002844:	f000 f832 	bl	80028ac <UART_WaitOnFlagUntilTimeout>
 8002848:	1e03      	subs	r3, r0, #0
 800284a:	d001      	beq.n	8002850 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e026      	b.n	800289e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2204      	movs	r2, #4
 8002858:	4013      	ands	r3, r2
 800285a:	2b04      	cmp	r3, #4
 800285c:	d10c      	bne.n	8002878 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2280      	movs	r2, #128	; 0x80
 8002862:	03d1      	lsls	r1, r2, #15
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	4a10      	ldr	r2, [pc, #64]	; (80028a8 <UART_CheckIdleState+0x98>)
 8002868:	9200      	str	r2, [sp, #0]
 800286a:	2200      	movs	r2, #0
 800286c:	f000 f81e 	bl	80028ac <UART_WaitOnFlagUntilTimeout>
 8002870:	1e03      	subs	r3, r0, #0
 8002872:	d001      	beq.n	8002878 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e012      	b.n	800289e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2288      	movs	r2, #136	; 0x88
 800287c:	2120      	movs	r1, #32
 800287e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	228c      	movs	r2, #140	; 0x8c
 8002884:	2120      	movs	r1, #32
 8002886:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2284      	movs	r2, #132	; 0x84
 8002898:	2100      	movs	r1, #0
 800289a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	0018      	movs	r0, r3
 80028a0:	46bd      	mov	sp, r7
 80028a2:	b004      	add	sp, #16
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	01ffffff 	.word	0x01ffffff

080028ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b094      	sub	sp, #80	; 0x50
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	603b      	str	r3, [r7, #0]
 80028b8:	1dfb      	adds	r3, r7, #7
 80028ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028bc:	e0a7      	b.n	8002a0e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028c0:	3301      	adds	r3, #1
 80028c2:	d100      	bne.n	80028c6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80028c4:	e0a3      	b.n	8002a0e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028c6:	f7fe f909 	bl	8000adc <HAL_GetTick>
 80028ca:	0002      	movs	r2, r0
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d302      	bcc.n	80028dc <UART_WaitOnFlagUntilTimeout+0x30>
 80028d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d13f      	bne.n	800295c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028dc:	f3ef 8310 	mrs	r3, PRIMASK
 80028e0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80028e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80028e4:	647b      	str	r3, [r7, #68]	; 0x44
 80028e6:	2301      	movs	r3, #1
 80028e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ec:	f383 8810 	msr	PRIMASK, r3
}
 80028f0:	46c0      	nop			; (mov r8, r8)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	494e      	ldr	r1, [pc, #312]	; (8002a38 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80028fe:	400a      	ands	r2, r1
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002904:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002908:	f383 8810 	msr	PRIMASK, r3
}
 800290c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800290e:	f3ef 8310 	mrs	r3, PRIMASK
 8002912:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002916:	643b      	str	r3, [r7, #64]	; 0x40
 8002918:	2301      	movs	r3, #1
 800291a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800291c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800291e:	f383 8810 	msr	PRIMASK, r3
}
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689a      	ldr	r2, [r3, #8]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2101      	movs	r1, #1
 8002930:	438a      	bics	r2, r1
 8002932:	609a      	str	r2, [r3, #8]
 8002934:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002936:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002938:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800293a:	f383 8810 	msr	PRIMASK, r3
}
 800293e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2288      	movs	r2, #136	; 0x88
 8002944:	2120      	movs	r1, #32
 8002946:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	228c      	movs	r2, #140	; 0x8c
 800294c:	2120      	movs	r1, #32
 800294e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2284      	movs	r2, #132	; 0x84
 8002954:	2100      	movs	r1, #0
 8002956:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e069      	b.n	8002a30 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2204      	movs	r2, #4
 8002964:	4013      	ands	r3, r2
 8002966:	d052      	beq.n	8002a0e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	69da      	ldr	r2, [r3, #28]
 800296e:	2380      	movs	r3, #128	; 0x80
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	401a      	ands	r2, r3
 8002974:	2380      	movs	r3, #128	; 0x80
 8002976:	011b      	lsls	r3, r3, #4
 8002978:	429a      	cmp	r2, r3
 800297a:	d148      	bne.n	8002a0e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2280      	movs	r2, #128	; 0x80
 8002982:	0112      	lsls	r2, r2, #4
 8002984:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002986:	f3ef 8310 	mrs	r3, PRIMASK
 800298a:	613b      	str	r3, [r7, #16]
  return(result);
 800298c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800298e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002990:	2301      	movs	r3, #1
 8002992:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	f383 8810 	msr	PRIMASK, r3
}
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4924      	ldr	r1, [pc, #144]	; (8002a38 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80029a8:	400a      	ands	r2, r1
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029ae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	f383 8810 	msr	PRIMASK, r3
}
 80029b6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029b8:	f3ef 8310 	mrs	r3, PRIMASK
 80029bc:	61fb      	str	r3, [r7, #28]
  return(result);
 80029be:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80029c2:	2301      	movs	r3, #1
 80029c4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029c6:	6a3b      	ldr	r3, [r7, #32]
 80029c8:	f383 8810 	msr	PRIMASK, r3
}
 80029cc:	46c0      	nop			; (mov r8, r8)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2101      	movs	r1, #1
 80029da:	438a      	bics	r2, r1
 80029dc:	609a      	str	r2, [r3, #8]
 80029de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029e0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e4:	f383 8810 	msr	PRIMASK, r3
}
 80029e8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2288      	movs	r2, #136	; 0x88
 80029ee:	2120      	movs	r1, #32
 80029f0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	228c      	movs	r2, #140	; 0x8c
 80029f6:	2120      	movs	r1, #32
 80029f8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2290      	movs	r2, #144	; 0x90
 80029fe:	2120      	movs	r1, #32
 8002a00:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2284      	movs	r2, #132	; 0x84
 8002a06:	2100      	movs	r1, #0
 8002a08:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e010      	b.n	8002a30 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	69db      	ldr	r3, [r3, #28]
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	4013      	ands	r3, r2
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	425a      	negs	r2, r3
 8002a1e:	4153      	adcs	r3, r2
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	001a      	movs	r2, r3
 8002a24:	1dfb      	adds	r3, r7, #7
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d100      	bne.n	8002a2e <UART_WaitOnFlagUntilTimeout+0x182>
 8002a2c:	e747      	b.n	80028be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	0018      	movs	r0, r3
 8002a32:	46bd      	mov	sp, r7
 8002a34:	b014      	add	sp, #80	; 0x50
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	fffffe5f 	.word	0xfffffe5f

08002a3c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2284      	movs	r2, #132	; 0x84
 8002a48:	5c9b      	ldrb	r3, [r3, r2]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d101      	bne.n	8002a52 <HAL_UARTEx_DisableFifoMode+0x16>
 8002a4e:	2302      	movs	r3, #2
 8002a50:	e027      	b.n	8002aa2 <HAL_UARTEx_DisableFifoMode+0x66>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2284      	movs	r2, #132	; 0x84
 8002a56:	2101      	movs	r1, #1
 8002a58:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2288      	movs	r2, #136	; 0x88
 8002a5e:	2124      	movs	r1, #36	; 0x24
 8002a60:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2101      	movs	r1, #1
 8002a76:	438a      	bics	r2, r1
 8002a78:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	4a0b      	ldr	r2, [pc, #44]	; (8002aac <HAL_UARTEx_DisableFifoMode+0x70>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2288      	movs	r2, #136	; 0x88
 8002a94:	2120      	movs	r1, #32
 8002a96:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2284      	movs	r2, #132	; 0x84
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	b004      	add	sp, #16
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	46c0      	nop			; (mov r8, r8)
 8002aac:	dfffffff 	.word	0xdfffffff

08002ab0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2284      	movs	r2, #132	; 0x84
 8002abe:	5c9b      	ldrb	r3, [r3, r2]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e02e      	b.n	8002b26 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2284      	movs	r2, #132	; 0x84
 8002acc:	2101      	movs	r1, #1
 8002ace:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2288      	movs	r2, #136	; 0x88
 8002ad4:	2124      	movs	r1, #36	; 0x24
 8002ad6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2101      	movs	r1, #1
 8002aec:	438a      	bics	r2, r1
 8002aee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	08d9      	lsrs	r1, r3, #3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	430a      	orrs	r2, r1
 8002b02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	0018      	movs	r0, r3
 8002b08:	f000 f854 	bl	8002bb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	68fa      	ldr	r2, [r7, #12]
 8002b12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2288      	movs	r2, #136	; 0x88
 8002b18:	2120      	movs	r1, #32
 8002b1a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2284      	movs	r2, #132	; 0x84
 8002b20:	2100      	movs	r1, #0
 8002b22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	0018      	movs	r0, r3
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	b004      	add	sp, #16
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2284      	movs	r2, #132	; 0x84
 8002b3e:	5c9b      	ldrb	r3, [r3, r2]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d101      	bne.n	8002b48 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002b44:	2302      	movs	r3, #2
 8002b46:	e02f      	b.n	8002ba8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2284      	movs	r2, #132	; 0x84
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2288      	movs	r2, #136	; 0x88
 8002b54:	2124      	movs	r1, #36	; 0x24
 8002b56:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	438a      	bics	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	4a0e      	ldr	r2, [pc, #56]	; (8002bb0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002b78:	4013      	ands	r3, r2
 8002b7a:	0019      	movs	r1, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f000 f813 	bl	8002bb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2288      	movs	r2, #136	; 0x88
 8002b9a:	2120      	movs	r1, #32
 8002b9c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2284      	movs	r2, #132	; 0x84
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	0018      	movs	r0, r3
 8002baa:	46bd      	mov	sp, r7
 8002bac:	b004      	add	sp, #16
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	f1ffffff 	.word	0xf1ffffff

08002bb4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d108      	bne.n	8002bd6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	226a      	movs	r2, #106	; 0x6a
 8002bc8:	2101      	movs	r1, #1
 8002bca:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2268      	movs	r2, #104	; 0x68
 8002bd0:	2101      	movs	r1, #1
 8002bd2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002bd4:	e043      	b.n	8002c5e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002bd6:	260f      	movs	r6, #15
 8002bd8:	19bb      	adds	r3, r7, r6
 8002bda:	2208      	movs	r2, #8
 8002bdc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002bde:	200e      	movs	r0, #14
 8002be0:	183b      	adds	r3, r7, r0
 8002be2:	2208      	movs	r2, #8
 8002be4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	0e5b      	lsrs	r3, r3, #25
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	240d      	movs	r4, #13
 8002bf2:	193b      	adds	r3, r7, r4
 8002bf4:	2107      	movs	r1, #7
 8002bf6:	400a      	ands	r2, r1
 8002bf8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	0f5b      	lsrs	r3, r3, #29
 8002c02:	b2da      	uxtb	r2, r3
 8002c04:	250c      	movs	r5, #12
 8002c06:	197b      	adds	r3, r7, r5
 8002c08:	2107      	movs	r1, #7
 8002c0a:	400a      	ands	r2, r1
 8002c0c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002c0e:	183b      	adds	r3, r7, r0
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	197a      	adds	r2, r7, r5
 8002c14:	7812      	ldrb	r2, [r2, #0]
 8002c16:	4914      	ldr	r1, [pc, #80]	; (8002c68 <UARTEx_SetNbDataToProcess+0xb4>)
 8002c18:	5c8a      	ldrb	r2, [r1, r2]
 8002c1a:	435a      	muls	r2, r3
 8002c1c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002c1e:	197b      	adds	r3, r7, r5
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	4a12      	ldr	r2, [pc, #72]	; (8002c6c <UARTEx_SetNbDataToProcess+0xb8>)
 8002c24:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002c26:	0019      	movs	r1, r3
 8002c28:	f7fd faf8 	bl	800021c <__divsi3>
 8002c2c:	0003      	movs	r3, r0
 8002c2e:	b299      	uxth	r1, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	226a      	movs	r2, #106	; 0x6a
 8002c34:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002c36:	19bb      	adds	r3, r7, r6
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	193a      	adds	r2, r7, r4
 8002c3c:	7812      	ldrb	r2, [r2, #0]
 8002c3e:	490a      	ldr	r1, [pc, #40]	; (8002c68 <UARTEx_SetNbDataToProcess+0xb4>)
 8002c40:	5c8a      	ldrb	r2, [r1, r2]
 8002c42:	435a      	muls	r2, r3
 8002c44:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002c46:	193b      	adds	r3, r7, r4
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	4a08      	ldr	r2, [pc, #32]	; (8002c6c <UARTEx_SetNbDataToProcess+0xb8>)
 8002c4c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002c4e:	0019      	movs	r1, r3
 8002c50:	f7fd fae4 	bl	800021c <__divsi3>
 8002c54:	0003      	movs	r3, r0
 8002c56:	b299      	uxth	r1, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2268      	movs	r2, #104	; 0x68
 8002c5c:	5299      	strh	r1, [r3, r2]
}
 8002c5e:	46c0      	nop			; (mov r8, r8)
 8002c60:	46bd      	mov	sp, r7
 8002c62:	b005      	add	sp, #20
 8002c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	08005304 	.word	0x08005304
 8002c6c:	0800530c 	.word	0x0800530c

08002c70 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3308      	adds	r3, #8
 8002c7c:	001a      	movs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2201      	movs	r2, #1
 8002c86:	4252      	negs	r2, r2
 8002c88:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	3308      	adds	r3, #8
 8002c8e:	001a      	movs	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3308      	adds	r3, #8
 8002c98:	001a      	movs	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002ca4:	46c0      	nop			; (mov r8, r8)
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	b002      	add	sp, #8
 8002caa:	bd80      	pop	{r7, pc}

08002cac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002cba:	46c0      	nop			; (mov r8, r8)
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b002      	add	sp, #8
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b084      	sub	sp, #16
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
 8002cca:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	d103      	bne.n	8002ce0 <vListInsert+0x1e>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	e00c      	b.n	8002cfa <vListInsert+0x38>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3308      	adds	r3, #8
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	e002      	b.n	8002cee <vListInsert+0x2c>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d2f6      	bcs.n	8002ce8 <vListInsert+0x26>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	1c5a      	adds	r2, r3, #1
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	601a      	str	r2, [r3, #0]
}
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b004      	add	sp, #16
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b084      	sub	sp, #16
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6892      	ldr	r2, [r2, #8]
 8002d44:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6852      	ldr	r2, [r2, #4]
 8002d4e:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d103      	bne.n	8002d62 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	1e5a      	subs	r2, r3, #1
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
}
 8002d76:	0018      	movs	r0, r3
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	b004      	add	sp, #16
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002d7e:	b5b0      	push	{r4, r5, r7, lr}
 8002d80:	b084      	sub	sp, #16
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
 8002d86:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <xQueueGenericReset+0x1c>
 8002d96:	b672      	cpsid	i
 8002d98:	e7fe      	b.n	8002d98 <xQueueGenericReset+0x1a>

    if( ( pxQueue != NULL ) &&
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d100      	bne.n	8002da2 <xQueueGenericReset+0x24>
 8002da0:	e06a      	b.n	8002e78 <xQueueGenericReset+0xfa>
        ( pxQueue->uxLength >= 1U ) &&
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d066      	beq.n	8002e78 <xQueueGenericReset+0xfa>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002db2:	2400      	movs	r4, #0
 8002db4:	0c15      	lsrs	r5, r2, #16
 8002db6:	0c19      	lsrs	r1, r3, #16
 8002db8:	b2a8      	uxth	r0, r5
 8002dba:	2800      	cmp	r0, #0
 8002dbc:	d104      	bne.n	8002dc8 <xQueueGenericReset+0x4a>
 8002dbe:	b288      	uxth	r0, r1
 8002dc0:	2800      	cmp	r0, #0
 8002dc2:	d013      	beq.n	8002dec <xQueueGenericReset+0x6e>
 8002dc4:	1c10      	adds	r0, r2, #0
 8002dc6:	e004      	b.n	8002dd2 <xQueueGenericReset+0x54>
 8002dc8:	b289      	uxth	r1, r1
 8002dca:	2900      	cmp	r1, #0
 8002dcc:	d10d      	bne.n	8002dea <xQueueGenericReset+0x6c>
 8002dce:	1c29      	adds	r1, r5, #0
 8002dd0:	1c18      	adds	r0, r3, #0
 8002dd2:	b292      	uxth	r2, r2
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	435a      	muls	r2, r3
 8002dd8:	b283      	uxth	r3, r0
 8002dda:	b289      	uxth	r1, r1
 8002ddc:	434b      	muls	r3, r1
 8002dde:	0c12      	lsrs	r2, r2, #16
 8002de0:	189b      	adds	r3, r3, r2
 8002de2:	141b      	asrs	r3, r3, #16
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d000      	beq.n	8002dec <xQueueGenericReset+0x6e>
 8002dea:	2401      	movs	r4, #1
 8002dec:	1e23      	subs	r3, r4, #0
        ( pxQueue->uxLength >= 1U ) &&
 8002dee:	d143      	bne.n	8002e78 <xQueueGenericReset+0xfa>
    {
        taskENTER_CRITICAL();
 8002df0:	f001 ff8e 	bl	8004d10 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	434b      	muls	r3, r1
 8002e02:	18d2      	adds	r2, r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e1e:	1e59      	subs	r1, r3, #1
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	434b      	muls	r3, r1
 8002e26:	18d2      	adds	r2, r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2244      	movs	r2, #68	; 0x44
 8002e30:	21ff      	movs	r1, #255	; 0xff
 8002e32:	5499      	strb	r1, [r3, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2245      	movs	r2, #69	; 0x45
 8002e38:	21ff      	movs	r1, #255	; 0xff
 8002e3a:	5499      	strb	r1, [r3, r2]

            if( xNewQueue == pdFALSE )
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10d      	bne.n	8002e5e <xQueueGenericReset+0xe0>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d013      	beq.n	8002e72 <xQueueGenericReset+0xf4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	3310      	adds	r3, #16
 8002e4e:	0018      	movs	r0, r3
 8002e50:	f001 f8c0 	bl	8003fd4 <xTaskRemoveFromEventList>
 8002e54:	1e03      	subs	r3, r0, #0
 8002e56:	d00c      	beq.n	8002e72 <xQueueGenericReset+0xf4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002e58:	f001 ff4a 	bl	8004cf0 <vPortYield>
 8002e5c:	e009      	b.n	8002e72 <xQueueGenericReset+0xf4>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	3310      	adds	r3, #16
 8002e62:	0018      	movs	r0, r3
 8002e64:	f7ff ff04 	bl	8002c70 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	3324      	adds	r3, #36	; 0x24
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	f7ff feff 	bl	8002c70 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002e72:	f001 ff5f 	bl	8004d34 <vPortExitCritical>
 8002e76:	e001      	b.n	8002e7c <xQueueGenericReset+0xfe>
    }
    else
    {
        xReturn = pdFAIL;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <xQueueGenericReset+0x108>
 8002e82:	b672      	cpsid	i
 8002e84:	e7fe      	b.n	8002e84 <xQueueGenericReset+0x106>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002e86:	68fb      	ldr	r3, [r7, #12]
}
 8002e88:	0018      	movs	r0, r3
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	b004      	add	sp, #16
 8002e8e:	bdb0      	pop	{r4, r5, r7, pc}

08002e90 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e92:	b08b      	sub	sp, #44	; 0x2c
 8002e94:	af02      	add	r7, sp, #8
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	1dfb      	adds	r3, r7, #7
 8002e9c:	701a      	strb	r2, [r3, #0]
        Queue_t * pxNewQueue = NULL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d047      	beq.n	8002f38 <xQueueGenericCreate+0xa8>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	0c19      	lsrs	r1, r3, #16
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	1c1e      	adds	r6, r3, #0
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	0c1b      	lsrs	r3, r3, #16
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	1c15      	adds	r5, r2, #0
 8002eba:	b28a      	uxth	r2, r1
 8002ebc:	2a00      	cmp	r2, #0
 8002ebe:	d105      	bne.n	8002ecc <xQueueGenericCreate+0x3c>
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	2a00      	cmp	r2, #0
 8002ec4:	d013      	beq.n	8002eee <xQueueGenericCreate+0x5e>
 8002ec6:	1c19      	adds	r1, r3, #0
 8002ec8:	1c34      	adds	r4, r6, #0
 8002eca:	e003      	b.n	8002ed4 <xQueueGenericCreate+0x44>
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d10c      	bne.n	8002eec <xQueueGenericCreate+0x5c>
 8002ed2:	1c2c      	adds	r4, r5, #0
 8002ed4:	b2b3      	uxth	r3, r6
 8002ed6:	b2aa      	uxth	r2, r5
 8002ed8:	435a      	muls	r2, r3
 8002eda:	b2a3      	uxth	r3, r4
 8002edc:	b289      	uxth	r1, r1
 8002ede:	434b      	muls	r3, r1
 8002ee0:	0c12      	lsrs	r2, r2, #16
 8002ee2:	189b      	adds	r3, r3, r2
 8002ee4:	141b      	asrs	r3, r3, #16
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d000      	beq.n	8002eee <xQueueGenericCreate+0x5e>
 8002eec:	2001      	movs	r0, #1
 8002eee:	1e03      	subs	r3, r0, #0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002ef0:	d122      	bne.n	8002f38 <xQueueGenericCreate+0xa8>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	4353      	muls	r3, r2
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002ef8:	3351      	adds	r3, #81	; 0x51
 8002efa:	d81d      	bhi.n	8002f38 <xQueueGenericCreate+0xa8>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	68ba      	ldr	r2, [r7, #8]
 8002f00:	4353      	muls	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	3350      	adds	r3, #80	; 0x50
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f001 ff99 	bl	8004e40 <pvPortMalloc>
 8002f0e:	0003      	movs	r3, r0
 8002f10:	61fb      	str	r3, [r7, #28]

            if( pxNewQueue != NULL )
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d014      	beq.n	8002f42 <xQueueGenericCreate+0xb2>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	3350      	adds	r3, #80	; 0x50
 8002f20:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002f22:	1dfb      	adds	r3, r7, #7
 8002f24:	781c      	ldrb	r4, [r3, #0]
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	68b9      	ldr	r1, [r7, #8]
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	9300      	str	r3, [sp, #0]
 8002f30:	0023      	movs	r3, r4
 8002f32:	f000 f80b 	bl	8002f4c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002f36:	e004      	b.n	8002f42 <xQueueGenericCreate+0xb2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <xQueueGenericCreate+0xb2>
 8002f3e:	b672      	cpsid	i
 8002f40:	e7fe      	b.n	8002f40 <xQueueGenericCreate+0xb0>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002f42:	69fb      	ldr	r3, [r7, #28]
    }
 8002f44:	0018      	movs	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	b009      	add	sp, #36	; 0x24
 8002f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002f4c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
 8002f58:	001a      	movs	r2, r3
 8002f5a:	1cfb      	adds	r3, r7, #3
 8002f5c:	701a      	strb	r2, [r3, #0]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d103      	bne.n	8002f6c <prvInitialiseNewQueue+0x20>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	601a      	str	r2, [r3, #0]
 8002f6a:	e002      	b.n	8002f72 <prvInitialiseNewQueue+0x26>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	68ba      	ldr	r2, [r7, #8]
 8002f7c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	2101      	movs	r1, #1
 8002f82:	0018      	movs	r0, r3
 8002f84:	f7ff fefb 	bl	8002d7e <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	1cfa      	adds	r2, r7, #3
 8002f8c:	214c      	movs	r1, #76	; 0x4c
 8002f8e:	7812      	ldrb	r2, [r2, #0]
 8002f90:	545a      	strb	r2, [r3, r1]
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	46bd      	mov	sp, r7
 8002f96:	b004      	add	sp, #16
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b08a      	sub	sp, #40	; 0x28
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	60f8      	str	r0, [r7, #12]
 8002fa2:	60b9      	str	r1, [r7, #8]
 8002fa4:	607a      	str	r2, [r7, #4]
 8002fa6:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 8002fb0:	6a3b      	ldr	r3, [r7, #32]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <xQueueGenericSend+0x20>
 8002fb6:	b672      	cpsid	i
 8002fb8:	e7fe      	b.n	8002fb8 <xQueueGenericSend+0x1e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d103      	bne.n	8002fc8 <xQueueGenericSend+0x2e>
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <xQueueGenericSend+0x32>
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e000      	b.n	8002fce <xQueueGenericSend+0x34>
 8002fcc:	2300      	movs	r3, #0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <xQueueGenericSend+0x3c>
 8002fd2:	b672      	cpsid	i
 8002fd4:	e7fe      	b.n	8002fd4 <xQueueGenericSend+0x3a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d103      	bne.n	8002fe4 <xQueueGenericSend+0x4a>
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d101      	bne.n	8002fe8 <xQueueGenericSend+0x4e>
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e000      	b.n	8002fea <xQueueGenericSend+0x50>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <xQueueGenericSend+0x58>
 8002fee:	b672      	cpsid	i
 8002ff0:	e7fe      	b.n	8002ff0 <xQueueGenericSend+0x56>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ff2:	f001 f9d9 	bl	80043a8 <xTaskGetSchedulerState>
 8002ff6:	1e03      	subs	r3, r0, #0
 8002ff8:	d102      	bne.n	8003000 <xQueueGenericSend+0x66>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <xQueueGenericSend+0x6a>
 8003000:	2301      	movs	r3, #1
 8003002:	e000      	b.n	8003006 <xQueueGenericSend+0x6c>
 8003004:	2300      	movs	r3, #0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <xQueueGenericSend+0x74>
 800300a:	b672      	cpsid	i
 800300c:	e7fe      	b.n	800300c <xQueueGenericSend+0x72>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800300e:	f001 fe7f 	bl	8004d10 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003012:	6a3b      	ldr	r3, [r7, #32]
 8003014:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003016:	6a3b      	ldr	r3, [r7, #32]
 8003018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800301a:	429a      	cmp	r2, r3
 800301c:	d302      	bcc.n	8003024 <xQueueGenericSend+0x8a>
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b02      	cmp	r3, #2
 8003022:	d11e      	bne.n	8003062 <xQueueGenericSend+0xc8>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	68b9      	ldr	r1, [r7, #8]
 8003028:	6a3b      	ldr	r3, [r7, #32]
 800302a:	0018      	movs	r0, r3
 800302c:	f000 f9b4 	bl	8003398 <prvCopyDataToQueue>
 8003030:	0003      	movs	r3, r0
 8003032:	61fb      	str	r3, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003034:	6a3b      	ldr	r3, [r7, #32]
 8003036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003038:	2b00      	cmp	r3, #0
 800303a:	d009      	beq.n	8003050 <xQueueGenericSend+0xb6>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800303c:	6a3b      	ldr	r3, [r7, #32]
 800303e:	3324      	adds	r3, #36	; 0x24
 8003040:	0018      	movs	r0, r3
 8003042:	f000 ffc7 	bl	8003fd4 <xTaskRemoveFromEventList>
 8003046:	1e03      	subs	r3, r0, #0
 8003048:	d007      	beq.n	800305a <xQueueGenericSend+0xc0>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 800304a:	f001 fe51 	bl	8004cf0 <vPortYield>
 800304e:	e004      	b.n	800305a <xQueueGenericSend+0xc0>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <xQueueGenericSend+0xc0>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8003056:	f001 fe4b 	bl	8004cf0 <vPortYield>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800305a:	f001 fe6b 	bl	8004d34 <vPortExitCritical>
                return pdPASS;
 800305e:	2301      	movs	r3, #1
 8003060:	e05b      	b.n	800311a <xQueueGenericSend+0x180>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d103      	bne.n	8003070 <xQueueGenericSend+0xd6>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003068:	f001 fe64 	bl	8004d34 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800306c:	2300      	movs	r3, #0
 800306e:	e054      	b.n	800311a <xQueueGenericSend+0x180>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003072:	2b00      	cmp	r3, #0
 8003074:	d106      	bne.n	8003084 <xQueueGenericSend+0xea>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003076:	2314      	movs	r3, #20
 8003078:	18fb      	adds	r3, r7, r3
 800307a:	0018      	movs	r0, r3
 800307c:	f001 f874 	bl	8004168 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003080:	2301      	movs	r3, #1
 8003082:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003084:	f001 fe56 	bl	8004d34 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003088:	f000 fcde 	bl	8003a48 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800308c:	f001 fe40 	bl	8004d10 <vPortEnterCritical>
 8003090:	6a3b      	ldr	r3, [r7, #32]
 8003092:	2244      	movs	r2, #68	; 0x44
 8003094:	5c9b      	ldrb	r3, [r3, r2]
 8003096:	b25b      	sxtb	r3, r3
 8003098:	3301      	adds	r3, #1
 800309a:	d103      	bne.n	80030a4 <xQueueGenericSend+0x10a>
 800309c:	6a3b      	ldr	r3, [r7, #32]
 800309e:	2244      	movs	r2, #68	; 0x44
 80030a0:	2100      	movs	r1, #0
 80030a2:	5499      	strb	r1, [r3, r2]
 80030a4:	6a3b      	ldr	r3, [r7, #32]
 80030a6:	2245      	movs	r2, #69	; 0x45
 80030a8:	5c9b      	ldrb	r3, [r3, r2]
 80030aa:	b25b      	sxtb	r3, r3
 80030ac:	3301      	adds	r3, #1
 80030ae:	d103      	bne.n	80030b8 <xQueueGenericSend+0x11e>
 80030b0:	6a3b      	ldr	r3, [r7, #32]
 80030b2:	2245      	movs	r2, #69	; 0x45
 80030b4:	2100      	movs	r1, #0
 80030b6:	5499      	strb	r1, [r3, r2]
 80030b8:	f001 fe3c 	bl	8004d34 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030bc:	1d3a      	adds	r2, r7, #4
 80030be:	2314      	movs	r3, #20
 80030c0:	18fb      	adds	r3, r7, r3
 80030c2:	0011      	movs	r1, r2
 80030c4:	0018      	movs	r0, r3
 80030c6:	f001 f863 	bl	8004190 <xTaskCheckForTimeOut>
 80030ca:	1e03      	subs	r3, r0, #0
 80030cc:	d11e      	bne.n	800310c <xQueueGenericSend+0x172>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80030ce:	6a3b      	ldr	r3, [r7, #32]
 80030d0:	0018      	movs	r0, r3
 80030d2:	f000 fa66 	bl	80035a2 <prvIsQueueFull>
 80030d6:	1e03      	subs	r3, r0, #0
 80030d8:	d011      	beq.n	80030fe <xQueueGenericSend+0x164>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80030da:	6a3b      	ldr	r3, [r7, #32]
 80030dc:	3310      	adds	r3, #16
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	0011      	movs	r1, r2
 80030e2:	0018      	movs	r0, r3
 80030e4:	f000 ff1a 	bl	8003f1c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80030e8:	6a3b      	ldr	r3, [r7, #32]
 80030ea:	0018      	movs	r0, r3
 80030ec:	f000 f9e5 	bl	80034ba <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80030f0:	f000 fcb6 	bl	8003a60 <xTaskResumeAll>
 80030f4:	1e03      	subs	r3, r0, #0
 80030f6:	d18a      	bne.n	800300e <xQueueGenericSend+0x74>
                {
                    portYIELD_WITHIN_API();
 80030f8:	f001 fdfa 	bl	8004cf0 <vPortYield>
 80030fc:	e787      	b.n	800300e <xQueueGenericSend+0x74>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80030fe:	6a3b      	ldr	r3, [r7, #32]
 8003100:	0018      	movs	r0, r3
 8003102:	f000 f9da 	bl	80034ba <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003106:	f000 fcab 	bl	8003a60 <xTaskResumeAll>
 800310a:	e780      	b.n	800300e <xQueueGenericSend+0x74>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800310c:	6a3b      	ldr	r3, [r7, #32]
 800310e:	0018      	movs	r0, r3
 8003110:	f000 f9d3 	bl	80034ba <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003114:	f000 fca4 	bl	8003a60 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8003118:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800311a:	0018      	movs	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	b00a      	add	sp, #40	; 0x28
 8003120:	bd80      	pop	{r7, pc}

08003122 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8003122:	b590      	push	{r4, r7, lr}
 8003124:	b08b      	sub	sp, #44	; 0x2c
 8003126:	af00      	add	r7, sp, #0
 8003128:	60f8      	str	r0, [r7, #12]
 800312a:	60b9      	str	r1, [r7, #8]
 800312c:	607a      	str	r2, [r7, #4]
 800312e:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 8003134:	6a3b      	ldr	r3, [r7, #32]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <xQueueGenericSendFromISR+0x1c>
 800313a:	b672      	cpsid	i
 800313c:	e7fe      	b.n	800313c <xQueueGenericSendFromISR+0x1a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d103      	bne.n	800314c <xQueueGenericSendFromISR+0x2a>
 8003144:	6a3b      	ldr	r3, [r7, #32]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	2b00      	cmp	r3, #0
 800314a:	d101      	bne.n	8003150 <xQueueGenericSendFromISR+0x2e>
 800314c:	2301      	movs	r3, #1
 800314e:	e000      	b.n	8003152 <xQueueGenericSendFromISR+0x30>
 8003150:	2300      	movs	r3, #0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <xQueueGenericSendFromISR+0x38>
 8003156:	b672      	cpsid	i
 8003158:	e7fe      	b.n	8003158 <xQueueGenericSendFromISR+0x36>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	2b02      	cmp	r3, #2
 800315e:	d103      	bne.n	8003168 <xQueueGenericSendFromISR+0x46>
 8003160:	6a3b      	ldr	r3, [r7, #32]
 8003162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003164:	2b01      	cmp	r3, #1
 8003166:	d101      	bne.n	800316c <xQueueGenericSendFromISR+0x4a>
 8003168:	2301      	movs	r3, #1
 800316a:	e000      	b.n	800316e <xQueueGenericSendFromISR+0x4c>
 800316c:	2300      	movs	r3, #0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <xQueueGenericSendFromISR+0x54>
 8003172:	b672      	cpsid	i
 8003174:	e7fe      	b.n	8003174 <xQueueGenericSendFromISR+0x52>
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003176:	f001 fdf5 	bl	8004d64 <ulSetInterruptMaskFromISR>
 800317a:	0003      	movs	r3, r0
 800317c:	61fb      	str	r3, [r7, #28]
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800317e:	6a3b      	ldr	r3, [r7, #32]
 8003180:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003182:	6a3b      	ldr	r3, [r7, #32]
 8003184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003186:	429a      	cmp	r2, r3
 8003188:	d302      	bcc.n	8003190 <xQueueGenericSendFromISR+0x6e>
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	2b02      	cmp	r3, #2
 800318e:	d143      	bne.n	8003218 <xQueueGenericSendFromISR+0xf6>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003190:	241b      	movs	r4, #27
 8003192:	193b      	adds	r3, r7, r4
 8003194:	6a3a      	ldr	r2, [r7, #32]
 8003196:	2145      	movs	r1, #69	; 0x45
 8003198:	5c52      	ldrb	r2, [r2, r1]
 800319a:	701a      	strb	r2, [r3, #0]
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800319c:	6a3b      	ldr	r3, [r7, #32]
 800319e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a0:	617b      	str	r3, [r7, #20]
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	68b9      	ldr	r1, [r7, #8]
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	0018      	movs	r0, r3
 80031aa:	f000 f8f5 	bl	8003398 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80031ae:	193b      	adds	r3, r7, r4
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	b25b      	sxtb	r3, r3
 80031b4:	3301      	adds	r3, #1
 80031b6:	d111      	bne.n	80031dc <xQueueGenericSendFromISR+0xba>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031b8:	6a3b      	ldr	r3, [r7, #32]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d028      	beq.n	8003212 <xQueueGenericSendFromISR+0xf0>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031c0:	6a3b      	ldr	r3, [r7, #32]
 80031c2:	3324      	adds	r3, #36	; 0x24
 80031c4:	0018      	movs	r0, r3
 80031c6:	f000 ff05 	bl	8003fd4 <xTaskRemoveFromEventList>
 80031ca:	1e03      	subs	r3, r0, #0
 80031cc:	d021      	beq.n	8003212 <xQueueGenericSendFromISR+0xf0>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d01e      	beq.n	8003212 <xQueueGenericSendFromISR+0xf0>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	e01a      	b.n	8003212 <xQueueGenericSendFromISR+0xf0>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80031dc:	f000 fd36 	bl	8003c4c <uxTaskGetNumberOfTasks>
 80031e0:	0003      	movs	r3, r0
 80031e2:	613b      	str	r3, [r7, #16]
 80031e4:	211b      	movs	r1, #27
 80031e6:	187b      	adds	r3, r7, r1
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	b25b      	sxtb	r3, r3
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d90f      	bls.n	8003212 <xQueueGenericSendFromISR+0xf0>
 80031f2:	187b      	adds	r3, r7, r1
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	b25b      	sxtb	r3, r3
 80031f8:	2b7f      	cmp	r3, #127	; 0x7f
 80031fa:	d101      	bne.n	8003200 <xQueueGenericSendFromISR+0xde>
 80031fc:	b672      	cpsid	i
 80031fe:	e7fe      	b.n	80031fe <xQueueGenericSendFromISR+0xdc>
 8003200:	231b      	movs	r3, #27
 8003202:	18fb      	adds	r3, r7, r3
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	3301      	adds	r3, #1
 8003208:	b2db      	uxtb	r3, r3
 800320a:	b259      	sxtb	r1, r3
 800320c:	6a3b      	ldr	r3, [r7, #32]
 800320e:	2245      	movs	r2, #69	; 0x45
 8003210:	5499      	strb	r1, [r3, r2]
            }

            xReturn = pdPASS;
 8003212:	2301      	movs	r3, #1
 8003214:	627b      	str	r3, [r7, #36]	; 0x24
        {
 8003216:	e001      	b.n	800321c <xQueueGenericSendFromISR+0xfa>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003218:	2300      	movs	r3, #0
 800321a:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	0018      	movs	r0, r3
 8003220:	f001 fda6 	bl	8004d70 <vClearInterruptMaskFromISR>

    return xReturn;
 8003224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003226:	0018      	movs	r0, r3
 8003228:	46bd      	mov	sp, r7
 800322a:	b00b      	add	sp, #44	; 0x2c
 800322c:	bd90      	pop	{r4, r7, pc}

0800322e <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b08a      	sub	sp, #40	; 0x28
 8003232:	af00      	add	r7, sp, #0
 8003234:	60f8      	str	r0, [r7, #12]
 8003236:	60b9      	str	r1, [r7, #8]
 8003238:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800323a:	2300      	movs	r3, #0
 800323c:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <xQueueReceive+0x1e>
 8003248:	b672      	cpsid	i
 800324a:	e7fe      	b.n	800324a <xQueueReceive+0x1c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d103      	bne.n	800325a <xQueueReceive+0x2c>
 8003252:	6a3b      	ldr	r3, [r7, #32]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <xQueueReceive+0x30>
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <xQueueReceive+0x32>
 800325e:	2300      	movs	r3, #0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <xQueueReceive+0x3a>
 8003264:	b672      	cpsid	i
 8003266:	e7fe      	b.n	8003266 <xQueueReceive+0x38>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003268:	f001 f89e 	bl	80043a8 <xTaskGetSchedulerState>
 800326c:	1e03      	subs	r3, r0, #0
 800326e:	d102      	bne.n	8003276 <xQueueReceive+0x48>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <xQueueReceive+0x4c>
 8003276:	2301      	movs	r3, #1
 8003278:	e000      	b.n	800327c <xQueueReceive+0x4e>
 800327a:	2300      	movs	r3, #0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <xQueueReceive+0x56>
 8003280:	b672      	cpsid	i
 8003282:	e7fe      	b.n	8003282 <xQueueReceive+0x54>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003284:	f001 fd44 	bl	8004d10 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003288:	6a3b      	ldr	r3, [r7, #32]
 800328a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800328c:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d01a      	beq.n	80032ca <xQueueReceive+0x9c>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	6a3b      	ldr	r3, [r7, #32]
 8003298:	0011      	movs	r1, r2
 800329a:	0018      	movs	r0, r3
 800329c:	f000 f8e7 	bl	800346e <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	1e5a      	subs	r2, r3, #1
 80032a4:	6a3b      	ldr	r3, [r7, #32]
 80032a6:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032a8:	6a3b      	ldr	r3, [r7, #32]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d008      	beq.n	80032c2 <xQueueReceive+0x94>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032b0:	6a3b      	ldr	r3, [r7, #32]
 80032b2:	3310      	adds	r3, #16
 80032b4:	0018      	movs	r0, r3
 80032b6:	f000 fe8d 	bl	8003fd4 <xTaskRemoveFromEventList>
 80032ba:	1e03      	subs	r3, r0, #0
 80032bc:	d001      	beq.n	80032c2 <xQueueReceive+0x94>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80032be:	f001 fd17 	bl	8004cf0 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80032c2:	f001 fd37 	bl	8004d34 <vPortExitCritical>
                return pdPASS;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e062      	b.n	8003390 <xQueueReceive+0x162>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d103      	bne.n	80032d8 <xQueueReceive+0xaa>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80032d0:	f001 fd30 	bl	8004d34 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80032d4:	2300      	movs	r3, #0
 80032d6:	e05b      	b.n	8003390 <xQueueReceive+0x162>
                }
                else if( xEntryTimeSet == pdFALSE )
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d106      	bne.n	80032ec <xQueueReceive+0xbe>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80032de:	2314      	movs	r3, #20
 80032e0:	18fb      	adds	r3, r7, r3
 80032e2:	0018      	movs	r0, r3
 80032e4:	f000 ff40 	bl	8004168 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80032e8:	2301      	movs	r3, #1
 80032ea:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80032ec:	f001 fd22 	bl	8004d34 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80032f0:	f000 fbaa 	bl	8003a48 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80032f4:	f001 fd0c 	bl	8004d10 <vPortEnterCritical>
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	2244      	movs	r2, #68	; 0x44
 80032fc:	5c9b      	ldrb	r3, [r3, r2]
 80032fe:	b25b      	sxtb	r3, r3
 8003300:	3301      	adds	r3, #1
 8003302:	d103      	bne.n	800330c <xQueueReceive+0xde>
 8003304:	6a3b      	ldr	r3, [r7, #32]
 8003306:	2244      	movs	r2, #68	; 0x44
 8003308:	2100      	movs	r1, #0
 800330a:	5499      	strb	r1, [r3, r2]
 800330c:	6a3b      	ldr	r3, [r7, #32]
 800330e:	2245      	movs	r2, #69	; 0x45
 8003310:	5c9b      	ldrb	r3, [r3, r2]
 8003312:	b25b      	sxtb	r3, r3
 8003314:	3301      	adds	r3, #1
 8003316:	d103      	bne.n	8003320 <xQueueReceive+0xf2>
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	2245      	movs	r2, #69	; 0x45
 800331c:	2100      	movs	r1, #0
 800331e:	5499      	strb	r1, [r3, r2]
 8003320:	f001 fd08 	bl	8004d34 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003324:	1d3a      	adds	r2, r7, #4
 8003326:	2314      	movs	r3, #20
 8003328:	18fb      	adds	r3, r7, r3
 800332a:	0011      	movs	r1, r2
 800332c:	0018      	movs	r0, r3
 800332e:	f000 ff2f 	bl	8004190 <xTaskCheckForTimeOut>
 8003332:	1e03      	subs	r3, r0, #0
 8003334:	d11e      	bne.n	8003374 <xQueueReceive+0x146>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003336:	6a3b      	ldr	r3, [r7, #32]
 8003338:	0018      	movs	r0, r3
 800333a:	f000 f91c 	bl	8003576 <prvIsQueueEmpty>
 800333e:	1e03      	subs	r3, r0, #0
 8003340:	d011      	beq.n	8003366 <xQueueReceive+0x138>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	3324      	adds	r3, #36	; 0x24
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	0011      	movs	r1, r2
 800334a:	0018      	movs	r0, r3
 800334c:	f000 fde6 	bl	8003f1c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	0018      	movs	r0, r3
 8003354:	f000 f8b1 	bl	80034ba <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003358:	f000 fb82 	bl	8003a60 <xTaskResumeAll>
 800335c:	1e03      	subs	r3, r0, #0
 800335e:	d191      	bne.n	8003284 <xQueueReceive+0x56>
                {
                    portYIELD_WITHIN_API();
 8003360:	f001 fcc6 	bl	8004cf0 <vPortYield>
 8003364:	e78e      	b.n	8003284 <xQueueReceive+0x56>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003366:	6a3b      	ldr	r3, [r7, #32]
 8003368:	0018      	movs	r0, r3
 800336a:	f000 f8a6 	bl	80034ba <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800336e:	f000 fb77 	bl	8003a60 <xTaskResumeAll>
 8003372:	e787      	b.n	8003284 <xQueueReceive+0x56>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003374:	6a3b      	ldr	r3, [r7, #32]
 8003376:	0018      	movs	r0, r3
 8003378:	f000 f89f 	bl	80034ba <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800337c:	f000 fb70 	bl	8003a60 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003380:	6a3b      	ldr	r3, [r7, #32]
 8003382:	0018      	movs	r0, r3
 8003384:	f000 f8f7 	bl	8003576 <prvIsQueueEmpty>
 8003388:	1e03      	subs	r3, r0, #0
 800338a:	d100      	bne.n	800338e <xQueueReceive+0x160>
 800338c:	e77a      	b.n	8003284 <xQueueReceive+0x56>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800338e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003390:	0018      	movs	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	b00a      	add	sp, #40	; 0x28
 8003396:	bd80      	pop	{r7, pc}

08003398 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80033a4:	2300      	movs	r3, #0
 80033a6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ac:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d10e      	bne.n	80033d4 <prvCopyDataToQueue+0x3c>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d14e      	bne.n	800345c <prvCopyDataToQueue+0xc4>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	0018      	movs	r0, r3
 80033c4:	f001 f80c 	bl	80043e0 <xTaskPriorityDisinherit>
 80033c8:	0003      	movs	r3, r0
 80033ca:	617b      	str	r3, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	609a      	str	r2, [r3, #8]
 80033d2:	e043      	b.n	800345c <prvCopyDataToQueue+0xc4>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d119      	bne.n	800340e <prvCopyDataToQueue+0x76>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6858      	ldr	r0, [r3, #4]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	0019      	movs	r1, r3
 80033e6:	f001 fef5 	bl	80051d4 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f2:	18d2      	adds	r2, r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	685a      	ldr	r2, [r3, #4]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	429a      	cmp	r2, r3
 8003402:	d32b      	bcc.n	800345c <prvCopyDataToQueue+0xc4>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	605a      	str	r2, [r3, #4]
 800340c:	e026      	b.n	800345c <prvCopyDataToQueue+0xc4>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	68d8      	ldr	r0, [r3, #12]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	0019      	movs	r1, r3
 800341a:	f001 fedb 	bl	80051d4 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	425b      	negs	r3, r3
 8003428:	18d2      	adds	r2, r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	68da      	ldr	r2, [r3, #12]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	429a      	cmp	r2, r3
 8003438:	d207      	bcs.n	800344a <prvCopyDataToQueue+0xb2>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	425b      	negs	r3, r3
 8003444:	18d2      	adds	r2, r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2b02      	cmp	r3, #2
 800344e:	d105      	bne.n	800345c <prvCopyDataToQueue+0xc4>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d002      	beq.n	800345c <prvCopyDataToQueue+0xc4>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	3b01      	subs	r3, #1
 800345a:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	1c5a      	adds	r2, r3, #1
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8003464:	697b      	ldr	r3, [r7, #20]
}
 8003466:	0018      	movs	r0, r3
 8003468:	46bd      	mov	sp, r7
 800346a:	b006      	add	sp, #24
 800346c:	bd80      	pop	{r7, pc}

0800346e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b082      	sub	sp, #8
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
 8003476:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347c:	2b00      	cmp	r3, #0
 800347e:	d018      	beq.n	80034b2 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68da      	ldr	r2, [r3, #12]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003488:	18d2      	adds	r2, r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68da      	ldr	r2, [r3, #12]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	429a      	cmp	r2, r3
 8003498:	d303      	bcc.n	80034a2 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68d9      	ldr	r1, [r3, #12]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	0018      	movs	r0, r3
 80034ae:	f001 fe91 	bl	80051d4 <memcpy>
    }
}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	46bd      	mov	sp, r7
 80034b6:	b002      	add	sp, #8
 80034b8:	bd80      	pop	{r7, pc}

080034ba <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80034c2:	f001 fc25 	bl	8004d10 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80034c6:	230f      	movs	r3, #15
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	2145      	movs	r1, #69	; 0x45
 80034ce:	5c52      	ldrb	r2, [r2, r1]
 80034d0:	701a      	strb	r2, [r3, #0]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80034d2:	e013      	b.n	80034fc <prvUnlockQueue+0x42>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d016      	beq.n	800350a <prvUnlockQueue+0x50>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	3324      	adds	r3, #36	; 0x24
 80034e0:	0018      	movs	r0, r3
 80034e2:	f000 fd77 	bl	8003fd4 <xTaskRemoveFromEventList>
 80034e6:	1e03      	subs	r3, r0, #0
 80034e8:	d001      	beq.n	80034ee <prvUnlockQueue+0x34>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80034ea:	f000 fea5 	bl	8004238 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80034ee:	210f      	movs	r1, #15
 80034f0:	187b      	adds	r3, r7, r1
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	187b      	adds	r3, r7, r1
 80034fa:	701a      	strb	r2, [r3, #0]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80034fc:	230f      	movs	r3, #15
 80034fe:	18fb      	adds	r3, r7, r3
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	b25b      	sxtb	r3, r3
 8003504:	2b00      	cmp	r3, #0
 8003506:	dce5      	bgt.n	80034d4 <prvUnlockQueue+0x1a>
 8003508:	e000      	b.n	800350c <prvUnlockQueue+0x52>
                    break;
 800350a:	46c0      	nop			; (mov r8, r8)
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2245      	movs	r2, #69	; 0x45
 8003510:	21ff      	movs	r1, #255	; 0xff
 8003512:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8003514:	f001 fc0e 	bl	8004d34 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003518:	f001 fbfa 	bl	8004d10 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800351c:	230e      	movs	r3, #14
 800351e:	18fb      	adds	r3, r7, r3
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	2144      	movs	r1, #68	; 0x44
 8003524:	5c52      	ldrb	r2, [r2, r1]
 8003526:	701a      	strb	r2, [r3, #0]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003528:	e013      	b.n	8003552 <prvUnlockQueue+0x98>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d016      	beq.n	8003560 <prvUnlockQueue+0xa6>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	3310      	adds	r3, #16
 8003536:	0018      	movs	r0, r3
 8003538:	f000 fd4c 	bl	8003fd4 <xTaskRemoveFromEventList>
 800353c:	1e03      	subs	r3, r0, #0
 800353e:	d001      	beq.n	8003544 <prvUnlockQueue+0x8a>
                {
                    vTaskMissedYield();
 8003540:	f000 fe7a 	bl	8004238 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003544:	210e      	movs	r1, #14
 8003546:	187b      	adds	r3, r7, r1
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	3b01      	subs	r3, #1
 800354c:	b2da      	uxtb	r2, r3
 800354e:	187b      	adds	r3, r7, r1
 8003550:	701a      	strb	r2, [r3, #0]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003552:	230e      	movs	r3, #14
 8003554:	18fb      	adds	r3, r7, r3
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	b25b      	sxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	dce5      	bgt.n	800352a <prvUnlockQueue+0x70>
 800355e:	e000      	b.n	8003562 <prvUnlockQueue+0xa8>
            }
            else
            {
                break;
 8003560:	46c0      	nop			; (mov r8, r8)
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2244      	movs	r2, #68	; 0x44
 8003566:	21ff      	movs	r1, #255	; 0xff
 8003568:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 800356a:	f001 fbe3 	bl	8004d34 <vPortExitCritical>
}
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	46bd      	mov	sp, r7
 8003572:	b004      	add	sp, #16
 8003574:	bd80      	pop	{r7, pc}

08003576 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003576:	b580      	push	{r7, lr}
 8003578:	b084      	sub	sp, #16
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800357e:	f001 fbc7 	bl	8004d10 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003586:	2b00      	cmp	r3, #0
 8003588:	d102      	bne.n	8003590 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800358a:	2301      	movs	r3, #1
 800358c:	60fb      	str	r3, [r7, #12]
 800358e:	e001      	b.n	8003594 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003590:	2300      	movs	r3, #0
 8003592:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003594:	f001 fbce 	bl	8004d34 <vPortExitCritical>

    return xReturn;
 8003598:	68fb      	ldr	r3, [r7, #12]
}
 800359a:	0018      	movs	r0, r3
 800359c:	46bd      	mov	sp, r7
 800359e:	b004      	add	sp, #16
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80035a2:	b580      	push	{r7, lr}
 80035a4:	b084      	sub	sp, #16
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80035aa:	f001 fbb1 	bl	8004d10 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d102      	bne.n	80035c0 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80035ba:	2301      	movs	r3, #1
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	e001      	b.n	80035c4 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80035c0:	2300      	movs	r3, #0
 80035c2:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80035c4:	f001 fbb6 	bl	8004d34 <vPortExitCritical>

    return xReturn;
 80035c8:	68fb      	ldr	r3, [r7, #12]
}
 80035ca:	0018      	movs	r0, r3
 80035cc:	46bd      	mov	sp, r7
 80035ce:	b004      	add	sp, #16
 80035d0:	bd80      	pop	{r7, pc}
	...

080035d4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80035de:	2300      	movs	r3, #0
 80035e0:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d101      	bne.n	80035ec <vQueueAddToRegistry+0x18>
 80035e8:	b672      	cpsid	i
 80035ea:	e7fe      	b.n	80035ea <vQueueAddToRegistry+0x16>

        if( pcQueueName != NULL )
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d025      	beq.n	800363e <vQueueAddToRegistry+0x6a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80035f2:	2300      	movs	r3, #0
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	e01f      	b.n	8003638 <vQueueAddToRegistry+0x64>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80035f8:	4a17      	ldr	r2, [pc, #92]	; (8003658 <vQueueAddToRegistry+0x84>)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	18d3      	adds	r3, r2, r3
 8003600:	3304      	adds	r3, #4
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	429a      	cmp	r2, r3
 8003608:	d105      	bne.n	8003616 <vQueueAddToRegistry+0x42>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	00da      	lsls	r2, r3, #3
 800360e:	4b12      	ldr	r3, [pc, #72]	; (8003658 <vQueueAddToRegistry+0x84>)
 8003610:	18d3      	adds	r3, r2, r3
 8003612:	60bb      	str	r3, [r7, #8]
                    break;
 8003614:	e013      	b.n	800363e <vQueueAddToRegistry+0x6a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d10a      	bne.n	8003632 <vQueueAddToRegistry+0x5e>
 800361c:	4b0e      	ldr	r3, [pc, #56]	; (8003658 <vQueueAddToRegistry+0x84>)
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	00d2      	lsls	r2, r2, #3
 8003622:	58d3      	ldr	r3, [r2, r3]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d104      	bne.n	8003632 <vQueueAddToRegistry+0x5e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	00da      	lsls	r2, r3, #3
 800362c:	4b0a      	ldr	r3, [pc, #40]	; (8003658 <vQueueAddToRegistry+0x84>)
 800362e:	18d3      	adds	r3, r2, r3
 8003630:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	3301      	adds	r3, #1
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b07      	cmp	r3, #7
 800363c:	d9dc      	bls.n	80035f8 <vQueueAddToRegistry+0x24>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <vQueueAddToRegistry+0x7c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8003650:	46c0      	nop			; (mov r8, r8)
 8003652:	46bd      	mov	sp, r7
 8003654:	b004      	add	sp, #16
 8003656:	bd80      	pop	{r7, pc}
 8003658:	20000124 	.word	0x20000124

0800365c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800366c:	f001 fb50 	bl	8004d10 <vPortEnterCritical>
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	2244      	movs	r2, #68	; 0x44
 8003674:	5c9b      	ldrb	r3, [r3, r2]
 8003676:	b25b      	sxtb	r3, r3
 8003678:	3301      	adds	r3, #1
 800367a:	d103      	bne.n	8003684 <vQueueWaitForMessageRestricted+0x28>
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	2244      	movs	r2, #68	; 0x44
 8003680:	2100      	movs	r1, #0
 8003682:	5499      	strb	r1, [r3, r2]
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	2245      	movs	r2, #69	; 0x45
 8003688:	5c9b      	ldrb	r3, [r3, r2]
 800368a:	b25b      	sxtb	r3, r3
 800368c:	3301      	adds	r3, #1
 800368e:	d103      	bne.n	8003698 <vQueueWaitForMessageRestricted+0x3c>
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	2245      	movs	r2, #69	; 0x45
 8003694:	2100      	movs	r1, #0
 8003696:	5499      	strb	r1, [r3, r2]
 8003698:	f001 fb4c 	bl	8004d34 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d106      	bne.n	80036b2 <vQueueWaitForMessageRestricted+0x56>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	3324      	adds	r3, #36	; 0x24
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	68b9      	ldr	r1, [r7, #8]
 80036ac:	0018      	movs	r0, r3
 80036ae:	f000 fc53 	bl	8003f58 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	0018      	movs	r0, r3
 80036b6:	f7ff ff00 	bl	80034ba <prvUnlockQueue>
    }
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	46bd      	mov	sp, r7
 80036be:	b006      	add	sp, #24
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80036c2:	b590      	push	{r4, r7, lr}
 80036c4:	b08d      	sub	sp, #52	; 0x34
 80036c6:	af04      	add	r7, sp, #16
 80036c8:	60f8      	str	r0, [r7, #12]
 80036ca:	60b9      	str	r1, [r7, #8]
 80036cc:	603b      	str	r3, [r7, #0]
 80036ce:	1dbb      	adds	r3, r7, #6
 80036d0:	801a      	strh	r2, [r3, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80036d2:	1dbb      	adds	r3, r7, #6
 80036d4:	881b      	ldrh	r3, [r3, #0]
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	0018      	movs	r0, r3
 80036da:	f001 fbb1 	bl	8004e40 <pvPortMalloc>
 80036de:	0003      	movs	r3, r0
 80036e0:	617b      	str	r3, [r7, #20]

            if( pxStack != NULL )
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d016      	beq.n	8003716 <xTaskCreate+0x54>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80036e8:	2054      	movs	r0, #84	; 0x54
 80036ea:	f001 fba9 	bl	8004e40 <pvPortMalloc>
 80036ee:	0003      	movs	r3, r0
 80036f0:	61fb      	str	r3, [r7, #28]

                if( pxNewTCB != NULL )
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d009      	beq.n	800370c <xTaskCreate+0x4a>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	2254      	movs	r2, #84	; 0x54
 80036fc:	2100      	movs	r1, #0
 80036fe:	0018      	movs	r0, r3
 8003700:	f001 fd71 	bl	80051e6 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	631a      	str	r2, [r3, #48]	; 0x30
 800370a:	e006      	b.n	800371a <xTaskCreate+0x58>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	0018      	movs	r0, r3
 8003710:	f001 fc3e 	bl	8004f90 <vPortFree>
 8003714:	e001      	b.n	800371a <xTaskCreate+0x58>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8003716:	2300      	movs	r3, #0
 8003718:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d016      	beq.n	800374e <xTaskCreate+0x8c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003720:	1dbb      	adds	r3, r7, #6
 8003722:	881a      	ldrh	r2, [r3, #0]
 8003724:	683c      	ldr	r4, [r7, #0]
 8003726:	68b9      	ldr	r1, [r7, #8]
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	2300      	movs	r3, #0
 800372c:	9303      	str	r3, [sp, #12]
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	9302      	str	r3, [sp, #8]
 8003732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003734:	9301      	str	r3, [sp, #4]
 8003736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	0023      	movs	r3, r4
 800373c:	f000 f810 	bl	8003760 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	0018      	movs	r0, r3
 8003744:	f000 f88c 	bl	8003860 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003748:	2301      	movs	r3, #1
 800374a:	61bb      	str	r3, [r7, #24]
 800374c:	e002      	b.n	8003754 <xTaskCreate+0x92>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800374e:	2301      	movs	r3, #1
 8003750:	425b      	negs	r3, r3
 8003752:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003754:	69bb      	ldr	r3, [r7, #24]
    }
 8003756:	0018      	movs	r0, r3
 8003758:	46bd      	mov	sp, r7
 800375a:	b009      	add	sp, #36	; 0x24
 800375c:	bd90      	pop	{r4, r7, pc}
	...

08003760 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800376e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003770:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	001a      	movs	r2, r3
 8003778:	21a5      	movs	r1, #165	; 0xa5
 800377a:	f001 fd34 	bl	80051e6 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800377e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003780:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4935      	ldr	r1, [pc, #212]	; (800385c <prvInitialiseNewTask+0xfc>)
 8003786:	468c      	mov	ip, r1
 8003788:	4463      	add	r3, ip
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	18d3      	adds	r3, r2, r3
 800378e:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	2207      	movs	r2, #7
 8003794:	4393      	bics	r3, r2
 8003796:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	2207      	movs	r2, #7
 800379c:	4013      	ands	r3, r2
 800379e:	d001      	beq.n	80037a4 <prvInitialiseNewTask+0x44>
 80037a0:	b672      	cpsid	i
 80037a2:	e7fe      	b.n	80037a2 <prvInitialiseNewTask+0x42>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d01f      	beq.n	80037ea <prvInitialiseNewTask+0x8a>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037aa:	2300      	movs	r3, #0
 80037ac:	617b      	str	r3, [r7, #20]
 80037ae:	e013      	b.n	80037d8 <prvInitialiseNewTask+0x78>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	18d3      	adds	r3, r2, r3
 80037b6:	7818      	ldrb	r0, [r3, #0]
 80037b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037ba:	2134      	movs	r1, #52	; 0x34
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	18d3      	adds	r3, r2, r3
 80037c0:	185b      	adds	r3, r3, r1
 80037c2:	1c02      	adds	r2, r0, #0
 80037c4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	18d3      	adds	r3, r2, r3
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d006      	beq.n	80037e0 <prvInitialiseNewTask+0x80>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	3301      	adds	r3, #1
 80037d6:	617b      	str	r3, [r7, #20]
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d9e8      	bls.n	80037b0 <prvInitialiseNewTask+0x50>
 80037de:	e000      	b.n	80037e2 <prvInitialiseNewTask+0x82>
            {
                break;
 80037e0:	46c0      	nop			; (mov r8, r8)
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80037e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037e4:	2238      	movs	r2, #56	; 0x38
 80037e6:	2100      	movs	r1, #0
 80037e8:	5499      	strb	r1, [r3, r2]
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	2b04      	cmp	r3, #4
 80037ee:	d901      	bls.n	80037f4 <prvInitialiseNewTask+0x94>
 80037f0:	b672      	cpsid	i
 80037f2:	e7fe      	b.n	80037f2 <prvInitialiseNewTask+0x92>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80037f4:	6a3b      	ldr	r3, [r7, #32]
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d901      	bls.n	80037fe <prvInitialiseNewTask+0x9e>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80037fa:	2304      	movs	r3, #4
 80037fc:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80037fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003800:	6a3a      	ldr	r2, [r7, #32]
 8003802:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8003804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003806:	6a3a      	ldr	r2, [r7, #32]
 8003808:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800380a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380c:	3304      	adds	r3, #4
 800380e:	0018      	movs	r0, r3
 8003810:	f7ff fa4c 	bl	8002cac <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003816:	3318      	adds	r3, #24
 8003818:	0018      	movs	r0, r3
 800381a:	f7ff fa47 	bl	8002cac <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800381e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003820:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003822:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	2205      	movs	r2, #5
 8003828:	1ad2      	subs	r2, r2, r3
 800382a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800382c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800382e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003830:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003832:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	68f9      	ldr	r1, [r7, #12]
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	0018      	movs	r0, r3
 800383c:	f001 f9ca 	bl	8004bd4 <pxPortInitialiseStack>
 8003840:	0002      	movs	r2, r0
 8003842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003844:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003848:	2b00      	cmp	r3, #0
 800384a:	d002      	beq.n	8003852 <prvInitialiseNewTask+0xf2>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800384c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003850:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	46bd      	mov	sp, r7
 8003856:	b006      	add	sp, #24
 8003858:	bd80      	pop	{r7, pc}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	3fffffff 	.word	0x3fffffff

08003860 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003868:	f001 fa52 	bl	8004d10 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800386c:	4b3d      	ldr	r3, [pc, #244]	; (8003964 <prvAddNewTaskToReadyList+0x104>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	1c5a      	adds	r2, r3, #1
 8003872:	4b3c      	ldr	r3, [pc, #240]	; (8003964 <prvAddNewTaskToReadyList+0x104>)
 8003874:	601a      	str	r2, [r3, #0]

        if( pxCurrentTCB == NULL )
 8003876:	4b3c      	ldr	r3, [pc, #240]	; (8003968 <prvAddNewTaskToReadyList+0x108>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d109      	bne.n	8003892 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800387e:	4b3a      	ldr	r3, [pc, #232]	; (8003968 <prvAddNewTaskToReadyList+0x108>)
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	601a      	str	r2, [r3, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003884:	4b37      	ldr	r3, [pc, #220]	; (8003964 <prvAddNewTaskToReadyList+0x104>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d110      	bne.n	80038ae <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800388c:	f000 fcee 	bl	800426c <prvInitialiseTaskLists>
 8003890:	e00d      	b.n	80038ae <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8003892:	4b36      	ldr	r3, [pc, #216]	; (800396c <prvAddNewTaskToReadyList+0x10c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d109      	bne.n	80038ae <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800389a:	4b33      	ldr	r3, [pc, #204]	; (8003968 <prvAddNewTaskToReadyList+0x108>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d802      	bhi.n	80038ae <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80038a8:	4b2f      	ldr	r3, [pc, #188]	; (8003968 <prvAddNewTaskToReadyList+0x108>)
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	601a      	str	r2, [r3, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80038ae:	4b30      	ldr	r3, [pc, #192]	; (8003970 <prvAddNewTaskToReadyList+0x110>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	1c5a      	adds	r2, r3, #1
 80038b4:	4b2e      	ldr	r3, [pc, #184]	; (8003970 <prvAddNewTaskToReadyList+0x110>)
 80038b6:	601a      	str	r2, [r3, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80038b8:	4b2d      	ldr	r3, [pc, #180]	; (8003970 <prvAddNewTaskToReadyList+0x110>)
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038c4:	4b2b      	ldr	r3, [pc, #172]	; (8003974 <prvAddNewTaskToReadyList+0x114>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d903      	bls.n	80038d4 <prvAddNewTaskToReadyList+0x74>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038d0:	4b28      	ldr	r3, [pc, #160]	; (8003974 <prvAddNewTaskToReadyList+0x114>)
 80038d2:	601a      	str	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038d8:	4927      	ldr	r1, [pc, #156]	; (8003978 <prvAddNewTaskToReadyList+0x118>)
 80038da:	0013      	movs	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	189b      	adds	r3, r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	18cb      	adds	r3, r1, r3
 80038e4:	3304      	adds	r3, #4
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	60fb      	str	r3, [r7, #12]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	609a      	str	r2, [r3, #8]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	60da      	str	r2, [r3, #12]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	3204      	adds	r2, #4
 8003900:	605a      	str	r2, [r3, #4]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	1d1a      	adds	r2, r3, #4
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	609a      	str	r2, [r3, #8]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800390e:	0013      	movs	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	189b      	adds	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	4a18      	ldr	r2, [pc, #96]	; (8003978 <prvAddNewTaskToReadyList+0x118>)
 8003918:	189a      	adds	r2, r3, r2
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	615a      	str	r2, [r3, #20]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003922:	4915      	ldr	r1, [pc, #84]	; (8003978 <prvAddNewTaskToReadyList+0x118>)
 8003924:	0013      	movs	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	189b      	adds	r3, r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	585b      	ldr	r3, [r3, r1]
 800392e:	1c58      	adds	r0, r3, #1
 8003930:	4911      	ldr	r1, [pc, #68]	; (8003978 <prvAddNewTaskToReadyList+0x118>)
 8003932:	0013      	movs	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	189b      	adds	r3, r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	5058      	str	r0, [r3, r1]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800393c:	f001 f9fa 	bl	8004d34 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003940:	4b0a      	ldr	r3, [pc, #40]	; (800396c <prvAddNewTaskToReadyList+0x10c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d008      	beq.n	800395a <prvAddNewTaskToReadyList+0xfa>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003948:	4b07      	ldr	r3, [pc, #28]	; (8003968 <prvAddNewTaskToReadyList+0x108>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003952:	429a      	cmp	r2, r3
 8003954:	d201      	bcs.n	800395a <prvAddNewTaskToReadyList+0xfa>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003956:	f001 f9cb 	bl	8004cf0 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800395a:	46c0      	nop			; (mov r8, r8)
 800395c:	46bd      	mov	sp, r7
 800395e:	b004      	add	sp, #16
 8003960:	bd80      	pop	{r7, pc}
 8003962:	46c0      	nop			; (mov r8, r8)
 8003964:	2000023c 	.word	0x2000023c
 8003968:	20000164 	.word	0x20000164
 800396c:	20000248 	.word	0x20000248
 8003970:	20000258 	.word	0x20000258
 8003974:	20000244 	.word	0x20000244
 8003978:	20000168 	.word	0x20000168

0800397c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8003984:	2300      	movs	r3, #0
 8003986:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d010      	beq.n	80039b0 <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 800398e:	4b0d      	ldr	r3, [pc, #52]	; (80039c4 <vTaskDelay+0x48>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <vTaskDelay+0x1e>
 8003996:	b672      	cpsid	i
 8003998:	e7fe      	b.n	8003998 <vTaskDelay+0x1c>
            vTaskSuspendAll();
 800399a:	f000 f855 	bl	8003a48 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2100      	movs	r1, #0
 80039a2:	0018      	movs	r0, r3
 80039a4:	f000 fd9e 	bl	80044e4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80039a8:	f000 f85a 	bl	8003a60 <xTaskResumeAll>
 80039ac:	0003      	movs	r3, r0
 80039ae:	60fb      	str	r3, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 80039b6:	f001 f99b 	bl	8004cf0 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	46bd      	mov	sp, r7
 80039be:	b004      	add	sp, #16
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	46c0      	nop			; (mov r8, r8)
 80039c4:	20000264 	.word	0x20000264

080039c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80039ce:	4917      	ldr	r1, [pc, #92]	; (8003a2c <vTaskStartScheduler+0x64>)
 80039d0:	4817      	ldr	r0, [pc, #92]	; (8003a30 <vTaskStartScheduler+0x68>)
 80039d2:	4b18      	ldr	r3, [pc, #96]	; (8003a34 <vTaskStartScheduler+0x6c>)
 80039d4:	9301      	str	r3, [sp, #4]
 80039d6:	2300      	movs	r3, #0
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	2300      	movs	r3, #0
 80039dc:	223c      	movs	r2, #60	; 0x3c
 80039de:	f7ff fe70 	bl	80036c2 <xTaskCreate>
 80039e2:	0003      	movs	r3, r0
 80039e4:	607b      	str	r3, [r7, #4]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d103      	bne.n	80039f4 <vTaskStartScheduler+0x2c>
        {
            xReturn = xTimerCreateTimerTask();
 80039ec:	f000 fde8 	bl	80045c0 <xTimerCreateTimerTask>
 80039f0:	0003      	movs	r3, r0
 80039f2:	607b      	str	r3, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d10d      	bne.n	8003a16 <vTaskStartScheduler+0x4e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 80039fa:	b672      	cpsid	i
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80039fc:	4b0e      	ldr	r3, [pc, #56]	; (8003a38 <vTaskStartScheduler+0x70>)
 80039fe:	2201      	movs	r2, #1
 8003a00:	4252      	negs	r2, r2
 8003a02:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003a04:	4b0d      	ldr	r3, [pc, #52]	; (8003a3c <vTaskStartScheduler+0x74>)
 8003a06:	2201      	movs	r2, #1
 8003a08:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003a0a:	4b0d      	ldr	r3, [pc, #52]	; (8003a40 <vTaskStartScheduler+0x78>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8003a10:	f001 f94a 	bl	8004ca8 <xPortStartScheduler>
 8003a14:	e004      	b.n	8003a20 <vTaskStartScheduler+0x58>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	d101      	bne.n	8003a20 <vTaskStartScheduler+0x58>
 8003a1c:	b672      	cpsid	i
 8003a1e:	e7fe      	b.n	8003a1e <vTaskStartScheduler+0x56>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003a20:	4b08      	ldr	r3, [pc, #32]	; (8003a44 <vTaskStartScheduler+0x7c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
}
 8003a24:	46c0      	nop			; (mov r8, r8)
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b002      	add	sp, #8
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	08005274 	.word	0x08005274
 8003a30:	0800424d 	.word	0x0800424d
 8003a34:	20000260 	.word	0x20000260
 8003a38:	2000025c 	.word	0x2000025c
 8003a3c:	20000248 	.word	0x20000248
 8003a40:	20000240 	.word	0x20000240
 8003a44:	2000000c 	.word	0x2000000c

08003a48 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003a4c:	4b03      	ldr	r3, [pc, #12]	; (8003a5c <vTaskSuspendAll+0x14>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	1c5a      	adds	r2, r3, #1
 8003a52:	4b02      	ldr	r3, [pc, #8]	; (8003a5c <vTaskSuspendAll+0x14>)
 8003a54:	601a      	str	r2, [r3, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003a56:	46c0      	nop			; (mov r8, r8)
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	20000264 	.word	0x20000264

08003a60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003a6e:	4b68      	ldr	r3, [pc, #416]	; (8003c10 <xTaskResumeAll+0x1b0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <xTaskResumeAll+0x1a>
 8003a76:	b672      	cpsid	i
 8003a78:	e7fe      	b.n	8003a78 <xTaskResumeAll+0x18>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003a7a:	f001 f949 	bl	8004d10 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003a7e:	4b64      	ldr	r3, [pc, #400]	; (8003c10 <xTaskResumeAll+0x1b0>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	1e5a      	subs	r2, r3, #1
 8003a84:	4b62      	ldr	r3, [pc, #392]	; (8003c10 <xTaskResumeAll+0x1b0>)
 8003a86:	601a      	str	r2, [r3, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a88:	4b61      	ldr	r3, [pc, #388]	; (8003c10 <xTaskResumeAll+0x1b0>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d000      	beq.n	8003a92 <xTaskResumeAll+0x32>
 8003a90:	e0b7      	b.n	8003c02 <xTaskResumeAll+0x1a2>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003a92:	4b60      	ldr	r3, [pc, #384]	; (8003c14 <xTaskResumeAll+0x1b4>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d100      	bne.n	8003a9c <xTaskResumeAll+0x3c>
 8003a9a:	e0b2      	b.n	8003c02 <xTaskResumeAll+0x1a2>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a9c:	e089      	b.n	8003bb2 <xTaskResumeAll+0x152>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a9e:	4b5e      	ldr	r3, [pc, #376]	; (8003c18 <xTaskResumeAll+0x1b8>)
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aaa:	60bb      	str	r3, [r7, #8]
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	69db      	ldr	r3, [r3, #28]
 8003ab0:	697a      	ldr	r2, [r7, #20]
 8003ab2:	6a12      	ldr	r2, [r2, #32]
 8003ab4:	609a      	str	r2, [r3, #8]
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	69d2      	ldr	r2, [r2, #28]
 8003abe:	605a      	str	r2, [r3, #4]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	3318      	adds	r3, #24
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d103      	bne.n	8003ad4 <xTaskResumeAll+0x74>
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	6a1a      	ldr	r2, [r3, #32]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	605a      	str	r2, [r3, #4]
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	629a      	str	r2, [r3, #40]	; 0x28
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	1e5a      	subs	r2, r3, #1
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	695b      	ldr	r3, [r3, #20]
 8003ae8:	607b      	str	r3, [r7, #4]
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	68d2      	ldr	r2, [r2, #12]
 8003af2:	609a      	str	r2, [r3, #8]
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	6892      	ldr	r2, [r2, #8]
 8003afc:	605a      	str	r2, [r3, #4]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685a      	ldr	r2, [r3, #4]
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	3304      	adds	r3, #4
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d103      	bne.n	8003b12 <xTaskResumeAll+0xb2>
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	68da      	ldr	r2, [r3, #12]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	605a      	str	r2, [r3, #4]
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	2200      	movs	r2, #0
 8003b16:	615a      	str	r2, [r3, #20]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	1e5a      	subs	r2, r3, #1
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b26:	4b3d      	ldr	r3, [pc, #244]	; (8003c1c <xTaskResumeAll+0x1bc>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d903      	bls.n	8003b36 <xTaskResumeAll+0xd6>
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b32:	4b3a      	ldr	r3, [pc, #232]	; (8003c1c <xTaskResumeAll+0x1bc>)
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b3a:	4939      	ldr	r1, [pc, #228]	; (8003c20 <xTaskResumeAll+0x1c0>)
 8003b3c:	0013      	movs	r3, r2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	189b      	adds	r3, r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	18cb      	adds	r3, r1, r3
 8003b46:	3304      	adds	r3, #4
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	603b      	str	r3, [r7, #0]
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	609a      	str	r2, [r3, #8]
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	689a      	ldr	r2, [r3, #8]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	60da      	str	r2, [r3, #12]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	3204      	adds	r2, #4
 8003b62:	605a      	str	r2, [r3, #4]
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	1d1a      	adds	r2, r3, #4
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	609a      	str	r2, [r3, #8]
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b70:	0013      	movs	r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	189b      	adds	r3, r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	4a29      	ldr	r2, [pc, #164]	; (8003c20 <xTaskResumeAll+0x1c0>)
 8003b7a:	189a      	adds	r2, r3, r2
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	615a      	str	r2, [r3, #20]
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b84:	4926      	ldr	r1, [pc, #152]	; (8003c20 <xTaskResumeAll+0x1c0>)
 8003b86:	0013      	movs	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	189b      	adds	r3, r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	585b      	ldr	r3, [r3, r1]
 8003b90:	1c58      	adds	r0, r3, #1
 8003b92:	4923      	ldr	r1, [pc, #140]	; (8003c20 <xTaskResumeAll+0x1c0>)
 8003b94:	0013      	movs	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	189b      	adds	r3, r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	5058      	str	r0, [r3, r1]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba2:	4b20      	ldr	r3, [pc, #128]	; (8003c24 <xTaskResumeAll+0x1c4>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d302      	bcc.n	8003bb2 <xTaskResumeAll+0x152>
                    {
                        xYieldPending = pdTRUE;
 8003bac:	4b1e      	ldr	r3, [pc, #120]	; (8003c28 <xTaskResumeAll+0x1c8>)
 8003bae:	2201      	movs	r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003bb2:	4b19      	ldr	r3, [pc, #100]	; (8003c18 <xTaskResumeAll+0x1b8>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d000      	beq.n	8003bbc <xTaskResumeAll+0x15c>
 8003bba:	e770      	b.n	8003a9e <xTaskResumeAll+0x3e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <xTaskResumeAll+0x166>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003bc2:	f000 fbd7 	bl	8004374 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003bc6:	4b19      	ldr	r3, [pc, #100]	; (8003c2c <xTaskResumeAll+0x1cc>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00f      	beq.n	8003bf2 <xTaskResumeAll+0x192>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003bd2:	f000 f845 	bl	8003c60 <xTaskIncrementTick>
 8003bd6:	1e03      	subs	r3, r0, #0
 8003bd8:	d002      	beq.n	8003be0 <xTaskResumeAll+0x180>
                            {
                                xYieldPending = pdTRUE;
 8003bda:	4b13      	ldr	r3, [pc, #76]	; (8003c28 <xTaskResumeAll+0x1c8>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1f2      	bne.n	8003bd2 <xTaskResumeAll+0x172>

                        xPendedTicks = 0;
 8003bec:	4b0f      	ldr	r3, [pc, #60]	; (8003c2c <xTaskResumeAll+0x1cc>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003bf2:	4b0d      	ldr	r3, [pc, #52]	; (8003c28 <xTaskResumeAll+0x1c8>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d003      	beq.n	8003c02 <xTaskResumeAll+0x1a2>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003bfe:	f001 f877 	bl	8004cf0 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003c02:	f001 f897 	bl	8004d34 <vPortExitCritical>

    return xAlreadyYielded;
 8003c06:	693b      	ldr	r3, [r7, #16]
}
 8003c08:	0018      	movs	r0, r3
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	b006      	add	sp, #24
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	20000264 	.word	0x20000264
 8003c14:	2000023c 	.word	0x2000023c
 8003c18:	200001fc 	.word	0x200001fc
 8003c1c:	20000244 	.word	0x20000244
 8003c20:	20000168 	.word	0x20000168
 8003c24:	20000164 	.word	0x20000164
 8003c28:	20000250 	.word	0x20000250
 8003c2c:	2000024c 	.word	0x2000024c

08003c30 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003c36:	4b04      	ldr	r3, [pc, #16]	; (8003c48 <xTaskGetTickCount+0x18>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003c3c:	687b      	ldr	r3, [r7, #4]
}
 8003c3e:	0018      	movs	r0, r3
 8003c40:	46bd      	mov	sp, r7
 8003c42:	b002      	add	sp, #8
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	20000240 	.word	0x20000240

08003c4c <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 8003c50:	4b02      	ldr	r3, [pc, #8]	; (8003c5c <uxTaskGetNumberOfTasks+0x10>)
 8003c52:	681b      	ldr	r3, [r3, #0]
}
 8003c54:	0018      	movs	r0, r3
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	46c0      	nop			; (mov r8, r8)
 8003c5c:	2000023c 	.word	0x2000023c

08003c60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b088      	sub	sp, #32
 8003c64:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003c66:	2300      	movs	r3, #0
 8003c68:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c6a:	4b78      	ldr	r3, [pc, #480]	; (8003e4c <xTaskIncrementTick+0x1ec>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d000      	beq.n	8003c74 <xTaskIncrementTick+0x14>
 8003c72:	e0e0      	b.n	8003e36 <xTaskIncrementTick+0x1d6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c74:	4b76      	ldr	r3, [pc, #472]	; (8003e50 <xTaskIncrementTick+0x1f0>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003c7c:	4b74      	ldr	r3, [pc, #464]	; (8003e50 <xTaskIncrementTick+0x1f0>)
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	601a      	str	r2, [r3, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d117      	bne.n	8003cb8 <xTaskIncrementTick+0x58>
        {
            taskSWITCH_DELAYED_LISTS();
 8003c88:	4b72      	ldr	r3, [pc, #456]	; (8003e54 <xTaskIncrementTick+0x1f4>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <xTaskIncrementTick+0x36>
 8003c92:	b672      	cpsid	i
 8003c94:	e7fe      	b.n	8003c94 <xTaskIncrementTick+0x34>
 8003c96:	4b6f      	ldr	r3, [pc, #444]	; (8003e54 <xTaskIncrementTick+0x1f4>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	617b      	str	r3, [r7, #20]
 8003c9c:	4b6e      	ldr	r3, [pc, #440]	; (8003e58 <xTaskIncrementTick+0x1f8>)
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	4b6c      	ldr	r3, [pc, #432]	; (8003e54 <xTaskIncrementTick+0x1f4>)
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	4b6c      	ldr	r3, [pc, #432]	; (8003e58 <xTaskIncrementTick+0x1f8>)
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	601a      	str	r2, [r3, #0]
 8003caa:	4b6c      	ldr	r3, [pc, #432]	; (8003e5c <xTaskIncrementTick+0x1fc>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	4b6a      	ldr	r3, [pc, #424]	; (8003e5c <xTaskIncrementTick+0x1fc>)
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	f000 fb5e 	bl	8004374 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003cb8:	4b69      	ldr	r3, [pc, #420]	; (8003e60 <xTaskIncrementTick+0x200>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d200      	bcs.n	8003cc4 <xTaskIncrementTick+0x64>
 8003cc2:	e0a4      	b.n	8003e0e <xTaskIncrementTick+0x1ae>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003cc4:	4b63      	ldr	r3, [pc, #396]	; (8003e54 <xTaskIncrementTick+0x1f4>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d104      	bne.n	8003cd8 <xTaskIncrementTick+0x78>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cce:	4b64      	ldr	r3, [pc, #400]	; (8003e60 <xTaskIncrementTick+0x200>)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	4252      	negs	r2, r2
 8003cd4:	601a      	str	r2, [r3, #0]
                    break;
 8003cd6:	e09a      	b.n	8003e0e <xTaskIncrementTick+0x1ae>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cd8:	4b5e      	ldr	r3, [pc, #376]	; (8003e54 <xTaskIncrementTick+0x1f4>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d203      	bcs.n	8003cf8 <xTaskIncrementTick+0x98>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003cf0:	4b5b      	ldr	r3, [pc, #364]	; (8003e60 <xTaskIncrementTick+0x200>)
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	601a      	str	r2, [r3, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8003cf6:	e08a      	b.n	8003e0e <xTaskIncrementTick+0x1ae>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	60bb      	str	r3, [r7, #8]
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	68d2      	ldr	r2, [r2, #12]
 8003d06:	609a      	str	r2, [r3, #8]
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	6892      	ldr	r2, [r2, #8]
 8003d10:	605a      	str	r2, [r3, #4]
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	3304      	adds	r3, #4
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d103      	bne.n	8003d26 <xTaskIncrementTick+0xc6>
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	605a      	str	r2, [r3, #4]
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	615a      	str	r2, [r3, #20]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	1e5a      	subs	r2, r3, #1
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d01e      	beq.n	8003d7c <xTaskIncrementTick+0x11c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d42:	607b      	str	r3, [r7, #4]
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	69db      	ldr	r3, [r3, #28]
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	6a12      	ldr	r2, [r2, #32]
 8003d4c:	609a      	str	r2, [r3, #8]
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	69d2      	ldr	r2, [r2, #28]
 8003d56:	605a      	str	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	3318      	adds	r3, #24
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d103      	bne.n	8003d6c <xTaskIncrementTick+0x10c>
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	6a1a      	ldr	r2, [r3, #32]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	605a      	str	r2, [r3, #4]
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	629a      	str	r2, [r3, #40]	; 0x28
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	1e5a      	subs	r2, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d80:	4b38      	ldr	r3, [pc, #224]	; (8003e64 <xTaskIncrementTick+0x204>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d903      	bls.n	8003d90 <xTaskIncrementTick+0x130>
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d8c:	4b35      	ldr	r3, [pc, #212]	; (8003e64 <xTaskIncrementTick+0x204>)
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d94:	4934      	ldr	r1, [pc, #208]	; (8003e68 <xTaskIncrementTick+0x208>)
 8003d96:	0013      	movs	r3, r2
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	189b      	adds	r3, r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	18cb      	adds	r3, r1, r3
 8003da0:	3304      	adds	r3, #4
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	603b      	str	r3, [r7, #0]
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	683a      	ldr	r2, [r7, #0]
 8003daa:	609a      	str	r2, [r3, #8]
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	689a      	ldr	r2, [r3, #8]
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	60da      	str	r2, [r3, #12]
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	3204      	adds	r2, #4
 8003dbc:	605a      	str	r2, [r3, #4]
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1d1a      	adds	r2, r3, #4
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	609a      	str	r2, [r3, #8]
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dca:	0013      	movs	r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	189b      	adds	r3, r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4a25      	ldr	r2, [pc, #148]	; (8003e68 <xTaskIncrementTick+0x208>)
 8003dd4:	189a      	adds	r2, r3, r2
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	615a      	str	r2, [r3, #20]
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dde:	4922      	ldr	r1, [pc, #136]	; (8003e68 <xTaskIncrementTick+0x208>)
 8003de0:	0013      	movs	r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	189b      	adds	r3, r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	585b      	ldr	r3, [r3, r1]
 8003dea:	1c58      	adds	r0, r3, #1
 8003dec:	491e      	ldr	r1, [pc, #120]	; (8003e68 <xTaskIncrementTick+0x208>)
 8003dee:	0013      	movs	r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	189b      	adds	r3, r3, r2
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	5058      	str	r0, [r3, r1]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dfc:	4b1b      	ldr	r3, [pc, #108]	; (8003e6c <xTaskIncrementTick+0x20c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d800      	bhi.n	8003e08 <xTaskIncrementTick+0x1a8>
 8003e06:	e75d      	b.n	8003cc4 <xTaskIncrementTick+0x64>
                        {
                            xSwitchRequired = pdTRUE;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e0c:	e75a      	b.n	8003cc4 <xTaskIncrementTick+0x64>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003e0e:	4b17      	ldr	r3, [pc, #92]	; (8003e6c <xTaskIncrementTick+0x20c>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e14:	4914      	ldr	r1, [pc, #80]	; (8003e68 <xTaskIncrementTick+0x208>)
 8003e16:	0013      	movs	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	189b      	adds	r3, r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	585b      	ldr	r3, [r3, r1]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d901      	bls.n	8003e28 <xTaskIncrementTick+0x1c8>
            {
                xSwitchRequired = pdTRUE;
 8003e24:	2301      	movs	r3, #1
 8003e26:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8003e28:	4b11      	ldr	r3, [pc, #68]	; (8003e70 <xTaskIncrementTick+0x210>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d007      	beq.n	8003e40 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 8003e30:	2301      	movs	r3, #1
 8003e32:	61fb      	str	r3, [r7, #28]
 8003e34:	e004      	b.n	8003e40 <xTaskIncrementTick+0x1e0>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003e36:	4b0f      	ldr	r3, [pc, #60]	; (8003e74 <xTaskIncrementTick+0x214>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	1c5a      	adds	r2, r3, #1
 8003e3c:	4b0d      	ldr	r3, [pc, #52]	; (8003e74 <xTaskIncrementTick+0x214>)
 8003e3e:	601a      	str	r2, [r3, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8003e40:	69fb      	ldr	r3, [r7, #28]
}
 8003e42:	0018      	movs	r0, r3
 8003e44:	46bd      	mov	sp, r7
 8003e46:	b008      	add	sp, #32
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	46c0      	nop			; (mov r8, r8)
 8003e4c:	20000264 	.word	0x20000264
 8003e50:	20000240 	.word	0x20000240
 8003e54:	200001f4 	.word	0x200001f4
 8003e58:	200001f8 	.word	0x200001f8
 8003e5c:	20000254 	.word	0x20000254
 8003e60:	2000025c 	.word	0x2000025c
 8003e64:	20000244 	.word	0x20000244
 8003e68:	20000168 	.word	0x20000168
 8003e6c:	20000164 	.word	0x20000164
 8003e70:	20000250 	.word	0x20000250
 8003e74:	2000024c 	.word	0x2000024c

08003e78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003e7e:	4b22      	ldr	r3, [pc, #136]	; (8003f08 <vTaskSwitchContext+0x90>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003e86:	4b21      	ldr	r3, [pc, #132]	; (8003f0c <vTaskSwitchContext+0x94>)
 8003e88:	2201      	movs	r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003e8c:	e037      	b.n	8003efe <vTaskSwitchContext+0x86>
        xYieldPending = pdFALSE;
 8003e8e:	4b1f      	ldr	r3, [pc, #124]	; (8003f0c <vTaskSwitchContext+0x94>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e94:	4b1e      	ldr	r3, [pc, #120]	; (8003f10 <vTaskSwitchContext+0x98>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	607b      	str	r3, [r7, #4]
 8003e9a:	e007      	b.n	8003eac <vTaskSwitchContext+0x34>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <vTaskSwitchContext+0x2e>
 8003ea2:	b672      	cpsid	i
 8003ea4:	e7fe      	b.n	8003ea4 <vTaskSwitchContext+0x2c>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	607b      	str	r3, [r7, #4]
 8003eac:	4919      	ldr	r1, [pc, #100]	; (8003f14 <vTaskSwitchContext+0x9c>)
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	0013      	movs	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	189b      	adds	r3, r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	585b      	ldr	r3, [r3, r1]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0ee      	beq.n	8003e9c <vTaskSwitchContext+0x24>
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	0013      	movs	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	189b      	adds	r3, r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	4a12      	ldr	r2, [pc, #72]	; (8003f14 <vTaskSwitchContext+0x9c>)
 8003eca:	189b      	adds	r3, r3, r2
 8003ecc:	603b      	str	r3, [r7, #0]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	685a      	ldr	r2, [r3, #4]
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	605a      	str	r2, [r3, #4]
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	3308      	adds	r3, #8
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d104      	bne.n	8003eee <vTaskSwitchContext+0x76>
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	605a      	str	r2, [r3, #4]
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	68da      	ldr	r2, [r3, #12]
 8003ef4:	4b08      	ldr	r3, [pc, #32]	; (8003f18 <vTaskSwitchContext+0xa0>)
 8003ef6:	601a      	str	r2, [r3, #0]
 8003ef8:	4b05      	ldr	r3, [pc, #20]	; (8003f10 <vTaskSwitchContext+0x98>)
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	601a      	str	r2, [r3, #0]
}
 8003efe:	46c0      	nop			; (mov r8, r8)
 8003f00:	46bd      	mov	sp, r7
 8003f02:	b002      	add	sp, #8
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	20000264 	.word	0x20000264
 8003f0c:	20000250 	.word	0x20000250
 8003f10:	20000244 	.word	0x20000244
 8003f14:	20000168 	.word	0x20000168
 8003f18:	20000164 	.word	0x20000164

08003f1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d101      	bne.n	8003f30 <vTaskPlaceOnEventList+0x14>
 8003f2c:	b672      	cpsid	i
 8003f2e:	e7fe      	b.n	8003f2e <vTaskPlaceOnEventList+0x12>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f30:	4b08      	ldr	r3, [pc, #32]	; (8003f54 <vTaskPlaceOnEventList+0x38>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	3318      	adds	r3, #24
 8003f36:	001a      	movs	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	0011      	movs	r1, r2
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	f7fe fec0 	bl	8002cc2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	2101      	movs	r1, #1
 8003f46:	0018      	movs	r0, r3
 8003f48:	f000 facc 	bl	80044e4 <prvAddCurrentTaskToDelayedList>
}
 8003f4c:	46c0      	nop			; (mov r8, r8)
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b002      	add	sp, #8
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	20000164 	.word	0x20000164

08003f58 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <vTaskPlaceOnEventListRestricted+0x16>
 8003f6a:	b672      	cpsid	i
 8003f6c:	e7fe      	b.n	8003f6c <vTaskPlaceOnEventListRestricted+0x14>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	617b      	str	r3, [r7, #20]
 8003f74:	4b16      	ldr	r3, [pc, #88]	; (8003fd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	61da      	str	r2, [r3, #28]
 8003f7c:	4b14      	ldr	r3, [pc, #80]	; (8003fd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	6892      	ldr	r2, [r2, #8]
 8003f84:	621a      	str	r2, [r3, #32]
 8003f86:	4b12      	ldr	r3, [pc, #72]	; (8003fd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	3218      	adds	r2, #24
 8003f90:	605a      	str	r2, [r3, #4]
 8003f92:	4b0f      	ldr	r3, [pc, #60]	; (8003fd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	3318      	adds	r3, #24
 8003f98:	001a      	movs	r2, r3
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	609a      	str	r2, [r3, #8]
 8003f9e:	4b0c      	ldr	r3, [pc, #48]	; (8003fd0 <vTaskPlaceOnEventListRestricted+0x78>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	629a      	str	r2, [r3, #40]	; 0x28
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	1c5a      	adds	r2, r3, #1
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <vTaskPlaceOnEventListRestricted+0x64>
        {
            xTicksToWait = portMAX_DELAY;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	425b      	negs	r3, r3
 8003fba:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	0011      	movs	r1, r2
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	f000 fa8e 	bl	80044e4 <prvAddCurrentTaskToDelayedList>
    }
 8003fc8:	46c0      	nop			; (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b006      	add	sp, #24
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	20000164 	.word	0x20000164

08003fd4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b088      	sub	sp, #32
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <xTaskRemoveFromEventList+0x1a>
 8003fea:	b672      	cpsid	i
 8003fec:	e7fe      	b.n	8003fec <xTaskRemoveFromEventList+0x18>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff2:	617b      	str	r3, [r7, #20]
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	69db      	ldr	r3, [r3, #28]
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	6a12      	ldr	r2, [r2, #32]
 8003ffc:	609a      	str	r2, [r3, #8]
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	69d2      	ldr	r2, [r2, #28]
 8004006:	605a      	str	r2, [r3, #4]
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	3318      	adds	r3, #24
 8004010:	429a      	cmp	r2, r3
 8004012:	d103      	bne.n	800401c <xTaskRemoveFromEventList+0x48>
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	6a1a      	ldr	r2, [r3, #32]
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	605a      	str	r2, [r3, #4]
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	2200      	movs	r2, #0
 8004020:	629a      	str	r2, [r3, #40]	; 0x28
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	1e5a      	subs	r2, r3, #1
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800402c:	4b48      	ldr	r3, [pc, #288]	; (8004150 <xTaskRemoveFromEventList+0x17c>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d15d      	bne.n	80040f0 <xTaskRemoveFromEventList+0x11c>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	68d2      	ldr	r2, [r2, #12]
 8004042:	609a      	str	r2, [r3, #8]
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	6892      	ldr	r2, [r2, #8]
 800404c:	605a      	str	r2, [r3, #4]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	3304      	adds	r3, #4
 8004056:	429a      	cmp	r2, r3
 8004058:	d103      	bne.n	8004062 <xTaskRemoveFromEventList+0x8e>
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	68da      	ldr	r2, [r3, #12]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	605a      	str	r2, [r3, #4]
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	2200      	movs	r2, #0
 8004066:	615a      	str	r2, [r3, #20]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	1e5a      	subs	r2, r3, #1
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004076:	4b37      	ldr	r3, [pc, #220]	; (8004154 <xTaskRemoveFromEventList+0x180>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d903      	bls.n	8004086 <xTaskRemoveFromEventList+0xb2>
 800407e:	69bb      	ldr	r3, [r7, #24]
 8004080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004082:	4b34      	ldr	r3, [pc, #208]	; (8004154 <xTaskRemoveFromEventList+0x180>)
 8004084:	601a      	str	r2, [r3, #0]
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800408a:	4933      	ldr	r1, [pc, #204]	; (8004158 <xTaskRemoveFromEventList+0x184>)
 800408c:	0013      	movs	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	189b      	adds	r3, r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	18cb      	adds	r3, r1, r3
 8004096:	3304      	adds	r3, #4
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	60bb      	str	r3, [r7, #8]
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	609a      	str	r2, [r3, #8]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	689a      	ldr	r2, [r3, #8]
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	60da      	str	r2, [r3, #12]
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	3204      	adds	r2, #4
 80040b2:	605a      	str	r2, [r3, #4]
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	1d1a      	adds	r2, r3, #4
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	609a      	str	r2, [r3, #8]
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040c0:	0013      	movs	r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	189b      	adds	r3, r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4a23      	ldr	r2, [pc, #140]	; (8004158 <xTaskRemoveFromEventList+0x184>)
 80040ca:	189a      	adds	r2, r3, r2
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	615a      	str	r2, [r3, #20]
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040d4:	4920      	ldr	r1, [pc, #128]	; (8004158 <xTaskRemoveFromEventList+0x184>)
 80040d6:	0013      	movs	r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	189b      	adds	r3, r3, r2
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	585b      	ldr	r3, [r3, r1]
 80040e0:	1c58      	adds	r0, r3, #1
 80040e2:	491d      	ldr	r1, [pc, #116]	; (8004158 <xTaskRemoveFromEventList+0x184>)
 80040e4:	0013      	movs	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	189b      	adds	r3, r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	5058      	str	r0, [r3, r1]
 80040ee:	e01b      	b.n	8004128 <xTaskRemoveFromEventList+0x154>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80040f0:	4b1a      	ldr	r3, [pc, #104]	; (800415c <xTaskRemoveFromEventList+0x188>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	613b      	str	r3, [r7, #16]
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	61da      	str	r2, [r3, #28]
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	689a      	ldr	r2, [r3, #8]
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	621a      	str	r2, [r3, #32]
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	3218      	adds	r2, #24
 800410c:	605a      	str	r2, [r3, #4]
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	3318      	adds	r3, #24
 8004112:	001a      	movs	r2, r3
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	609a      	str	r2, [r3, #8]
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	4a10      	ldr	r2, [pc, #64]	; (800415c <xTaskRemoveFromEventList+0x188>)
 800411c:	629a      	str	r2, [r3, #40]	; 0x28
 800411e:	4b0f      	ldr	r3, [pc, #60]	; (800415c <xTaskRemoveFromEventList+0x188>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	1c5a      	adds	r2, r3, #1
 8004124:	4b0d      	ldr	r3, [pc, #52]	; (800415c <xTaskRemoveFromEventList+0x188>)
 8004126:	601a      	str	r2, [r3, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800412c:	4b0c      	ldr	r3, [pc, #48]	; (8004160 <xTaskRemoveFromEventList+0x18c>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004132:	429a      	cmp	r2, r3
 8004134:	d905      	bls.n	8004142 <xTaskRemoveFromEventList+0x16e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004136:	2301      	movs	r3, #1
 8004138:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800413a:	4b0a      	ldr	r3, [pc, #40]	; (8004164 <xTaskRemoveFromEventList+0x190>)
 800413c:	2201      	movs	r2, #1
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	e001      	b.n	8004146 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        xReturn = pdFALSE;
 8004142:	2300      	movs	r3, #0
 8004144:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8004146:	69fb      	ldr	r3, [r7, #28]
}
 8004148:	0018      	movs	r0, r3
 800414a:	46bd      	mov	sp, r7
 800414c:	b008      	add	sp, #32
 800414e:	bd80      	pop	{r7, pc}
 8004150:	20000264 	.word	0x20000264
 8004154:	20000244 	.word	0x20000244
 8004158:	20000168 	.word	0x20000168
 800415c:	200001fc 	.word	0x200001fc
 8004160:	20000164 	.word	0x20000164
 8004164:	20000250 	.word	0x20000250

08004168 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004170:	4b05      	ldr	r3, [pc, #20]	; (8004188 <vTaskInternalSetTimeOutState+0x20>)
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004178:	4b04      	ldr	r3, [pc, #16]	; (800418c <vTaskInternalSetTimeOutState+0x24>)
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	605a      	str	r2, [r3, #4]
}
 8004180:	46c0      	nop			; (mov r8, r8)
 8004182:	46bd      	mov	sp, r7
 8004184:	b002      	add	sp, #8
 8004186:	bd80      	pop	{r7, pc}
 8004188:	20000254 	.word	0x20000254
 800418c:	20000240 	.word	0x20000240

08004190 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d101      	bne.n	80041a4 <xTaskCheckForTimeOut+0x14>
 80041a0:	b672      	cpsid	i
 80041a2:	e7fe      	b.n	80041a2 <xTaskCheckForTimeOut+0x12>
    configASSERT( pxTicksToWait );
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <xTaskCheckForTimeOut+0x1e>
 80041aa:	b672      	cpsid	i
 80041ac:	e7fe      	b.n	80041ac <xTaskCheckForTimeOut+0x1c>

    taskENTER_CRITICAL();
 80041ae:	f000 fdaf 	bl	8004d10 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80041b2:	4b1f      	ldr	r3, [pc, #124]	; (8004230 <xTaskCheckForTimeOut+0xa0>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	3301      	adds	r3, #1
 80041c8:	d102      	bne.n	80041d0 <xTaskCheckForTimeOut+0x40>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80041ca:	2300      	movs	r3, #0
 80041cc:	617b      	str	r3, [r7, #20]
 80041ce:	e027      	b.n	8004220 <xTaskCheckForTimeOut+0x90>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	4b17      	ldr	r3, [pc, #92]	; (8004234 <xTaskCheckForTimeOut+0xa4>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d00a      	beq.n	80041f2 <xTaskCheckForTimeOut+0x62>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d305      	bcc.n	80041f2 <xTaskCheckForTimeOut+0x62>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80041e6:	2301      	movs	r3, #1
 80041e8:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	e016      	b.n	8004220 <xTaskCheckForTimeOut+0x90>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d20c      	bcs.n	8004216 <xTaskCheckForTimeOut+0x86>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	1ad2      	subs	r2, r2, r3
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	0018      	movs	r0, r3
 800420c:	f7ff ffac 	bl	8004168 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004210:	2300      	movs	r3, #0
 8004212:	617b      	str	r3, [r7, #20]
 8004214:	e004      	b.n	8004220 <xTaskCheckForTimeOut+0x90>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800421c:	2301      	movs	r3, #1
 800421e:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8004220:	f000 fd88 	bl	8004d34 <vPortExitCritical>

    return xReturn;
 8004224:	697b      	ldr	r3, [r7, #20]
}
 8004226:	0018      	movs	r0, r3
 8004228:	46bd      	mov	sp, r7
 800422a:	b006      	add	sp, #24
 800422c:	bd80      	pop	{r7, pc}
 800422e:	46c0      	nop			; (mov r8, r8)
 8004230:	20000240 	.word	0x20000240
 8004234:	20000254 	.word	0x20000254

08004238 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800423c:	4b02      	ldr	r3, [pc, #8]	; (8004248 <vTaskMissedYield+0x10>)
 800423e:	2201      	movs	r2, #1
 8004240:	601a      	str	r2, [r3, #0]
}
 8004242:	46c0      	nop			; (mov r8, r8)
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	20000250 	.word	0x20000250

0800424c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004254:	f000 f84e 	bl	80042f4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004258:	4b03      	ldr	r3, [pc, #12]	; (8004268 <prvIdleTask+0x1c>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d9f9      	bls.n	8004254 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004260:	f000 fd46 	bl	8004cf0 <vPortYield>
        prvCheckTasksWaitingTermination();
 8004264:	e7f6      	b.n	8004254 <prvIdleTask+0x8>
 8004266:	46c0      	nop			; (mov r8, r8)
 8004268:	20000168 	.word	0x20000168

0800426c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004272:	2300      	movs	r3, #0
 8004274:	607b      	str	r3, [r7, #4]
 8004276:	e00c      	b.n	8004292 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	0013      	movs	r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	189b      	adds	r3, r3, r2
 8004280:	009b      	lsls	r3, r3, #2
 8004282:	4a14      	ldr	r2, [pc, #80]	; (80042d4 <prvInitialiseTaskLists+0x68>)
 8004284:	189b      	adds	r3, r3, r2
 8004286:	0018      	movs	r0, r3
 8004288:	f7fe fcf2 	bl	8002c70 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3301      	adds	r3, #1
 8004290:	607b      	str	r3, [r7, #4]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b04      	cmp	r3, #4
 8004296:	d9ef      	bls.n	8004278 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004298:	4b0f      	ldr	r3, [pc, #60]	; (80042d8 <prvInitialiseTaskLists+0x6c>)
 800429a:	0018      	movs	r0, r3
 800429c:	f7fe fce8 	bl	8002c70 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80042a0:	4b0e      	ldr	r3, [pc, #56]	; (80042dc <prvInitialiseTaskLists+0x70>)
 80042a2:	0018      	movs	r0, r3
 80042a4:	f7fe fce4 	bl	8002c70 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80042a8:	4b0d      	ldr	r3, [pc, #52]	; (80042e0 <prvInitialiseTaskLists+0x74>)
 80042aa:	0018      	movs	r0, r3
 80042ac:	f7fe fce0 	bl	8002c70 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80042b0:	4b0c      	ldr	r3, [pc, #48]	; (80042e4 <prvInitialiseTaskLists+0x78>)
 80042b2:	0018      	movs	r0, r3
 80042b4:	f7fe fcdc 	bl	8002c70 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80042b8:	4b0b      	ldr	r3, [pc, #44]	; (80042e8 <prvInitialiseTaskLists+0x7c>)
 80042ba:	0018      	movs	r0, r3
 80042bc:	f7fe fcd8 	bl	8002c70 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80042c0:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <prvInitialiseTaskLists+0x80>)
 80042c2:	4a05      	ldr	r2, [pc, #20]	; (80042d8 <prvInitialiseTaskLists+0x6c>)
 80042c4:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042c6:	4b0a      	ldr	r3, [pc, #40]	; (80042f0 <prvInitialiseTaskLists+0x84>)
 80042c8:	4a04      	ldr	r2, [pc, #16]	; (80042dc <prvInitialiseTaskLists+0x70>)
 80042ca:	601a      	str	r2, [r3, #0]
}
 80042cc:	46c0      	nop			; (mov r8, r8)
 80042ce:	46bd      	mov	sp, r7
 80042d0:	b002      	add	sp, #8
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	20000168 	.word	0x20000168
 80042d8:	200001cc 	.word	0x200001cc
 80042dc:	200001e0 	.word	0x200001e0
 80042e0:	200001fc 	.word	0x200001fc
 80042e4:	20000210 	.word	0x20000210
 80042e8:	20000228 	.word	0x20000228
 80042ec:	200001f4 	.word	0x200001f4
 80042f0:	200001f8 	.word	0x200001f8

080042f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80042fa:	e01a      	b.n	8004332 <prvCheckTasksWaitingTermination+0x3e>
        {
            taskENTER_CRITICAL();
 80042fc:	f000 fd08 	bl	8004d10 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004300:	4b10      	ldr	r3, [pc, #64]	; (8004344 <prvCheckTasksWaitingTermination+0x50>)
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3304      	adds	r3, #4
 800430c:	0018      	movs	r0, r3
 800430e:	f7fe fd0e 	bl	8002d2e <uxListRemove>
                --uxCurrentNumberOfTasks;
 8004312:	4b0d      	ldr	r3, [pc, #52]	; (8004348 <prvCheckTasksWaitingTermination+0x54>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	1e5a      	subs	r2, r3, #1
 8004318:	4b0b      	ldr	r3, [pc, #44]	; (8004348 <prvCheckTasksWaitingTermination+0x54>)
 800431a:	601a      	str	r2, [r3, #0]
                --uxDeletedTasksWaitingCleanUp;
 800431c:	4b0b      	ldr	r3, [pc, #44]	; (800434c <prvCheckTasksWaitingTermination+0x58>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	1e5a      	subs	r2, r3, #1
 8004322:	4b0a      	ldr	r3, [pc, #40]	; (800434c <prvCheckTasksWaitingTermination+0x58>)
 8004324:	601a      	str	r2, [r3, #0]
            }
            taskEXIT_CRITICAL();
 8004326:	f000 fd05 	bl	8004d34 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	0018      	movs	r0, r3
 800432e:	f000 f80f 	bl	8004350 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004332:	4b06      	ldr	r3, [pc, #24]	; (800434c <prvCheckTasksWaitingTermination+0x58>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1e0      	bne.n	80042fc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800433a:	46c0      	nop			; (mov r8, r8)
 800433c:	46c0      	nop			; (mov r8, r8)
 800433e:	46bd      	mov	sp, r7
 8004340:	b002      	add	sp, #8
 8004342:	bd80      	pop	{r7, pc}
 8004344:	20000210 	.word	0x20000210
 8004348:	2000023c 	.word	0x2000023c
 800434c:	20000224 	.word	0x20000224

08004350 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435c:	0018      	movs	r0, r3
 800435e:	f000 fe17 	bl	8004f90 <vPortFree>
            vPortFree( pxTCB );
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	0018      	movs	r0, r3
 8004366:	f000 fe13 	bl	8004f90 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800436a:	46c0      	nop			; (mov r8, r8)
 800436c:	46bd      	mov	sp, r7
 800436e:	b002      	add	sp, #8
 8004370:	bd80      	pop	{r7, pc}
	...

08004374 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004378:	4b09      	ldr	r3, [pc, #36]	; (80043a0 <prvResetNextTaskUnblockTime+0x2c>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d104      	bne.n	800438c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004382:	4b08      	ldr	r3, [pc, #32]	; (80043a4 <prvResetNextTaskUnblockTime+0x30>)
 8004384:	2201      	movs	r2, #1
 8004386:	4252      	negs	r2, r2
 8004388:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800438a:	e005      	b.n	8004398 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800438c:	4b04      	ldr	r3, [pc, #16]	; (80043a0 <prvResetNextTaskUnblockTime+0x2c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	4b03      	ldr	r3, [pc, #12]	; (80043a4 <prvResetNextTaskUnblockTime+0x30>)
 8004396:	601a      	str	r2, [r3, #0]
}
 8004398:	46c0      	nop			; (mov r8, r8)
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	46c0      	nop			; (mov r8, r8)
 80043a0:	200001f4 	.word	0x200001f4
 80043a4:	2000025c 	.word	0x2000025c

080043a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80043ae:	4b0a      	ldr	r3, [pc, #40]	; (80043d8 <xTaskGetSchedulerState+0x30>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d102      	bne.n	80043bc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80043b6:	2301      	movs	r3, #1
 80043b8:	607b      	str	r3, [r7, #4]
 80043ba:	e008      	b.n	80043ce <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043bc:	4b07      	ldr	r3, [pc, #28]	; (80043dc <xTaskGetSchedulerState+0x34>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d102      	bne.n	80043ca <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80043c4:	2302      	movs	r3, #2
 80043c6:	607b      	str	r3, [r7, #4]
 80043c8:	e001      	b.n	80043ce <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80043ca:	2300      	movs	r3, #0
 80043cc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80043ce:	687b      	ldr	r3, [r7, #4]
    }
 80043d0:	0018      	movs	r0, r3
 80043d2:	46bd      	mov	sp, r7
 80043d4:	b002      	add	sp, #8
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	20000248 	.word	0x20000248
 80043dc:	20000264 	.word	0x20000264

080043e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80043ec:	2300      	movs	r3, #0
 80043ee:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d06a      	beq.n	80044cc <xTaskPriorityDisinherit+0xec>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80043f6:	4b38      	ldr	r3, [pc, #224]	; (80044d8 <xTaskPriorityDisinherit+0xf8>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d001      	beq.n	8004404 <xTaskPriorityDisinherit+0x24>
 8004400:	b672      	cpsid	i
 8004402:	e7fe      	b.n	8004402 <xTaskPriorityDisinherit+0x22>
            configASSERT( pxTCB->uxMutexesHeld );
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004408:	2b00      	cmp	r3, #0
 800440a:	d101      	bne.n	8004410 <xTaskPriorityDisinherit+0x30>
 800440c:	b672      	cpsid	i
 800440e:	e7fe      	b.n	800440e <xTaskPriorityDisinherit+0x2e>
            ( pxTCB->uxMutexesHeld )--;
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004414:	1e5a      	subs	r2, r3, #1
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	649a      	str	r2, [r3, #72]	; 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004422:	429a      	cmp	r2, r3
 8004424:	d052      	beq.n	80044cc <xTaskPriorityDisinherit+0xec>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800442a:	2b00      	cmp	r3, #0
 800442c:	d14e      	bne.n	80044cc <xTaskPriorityDisinherit+0xec>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	3304      	adds	r3, #4
 8004432:	0018      	movs	r0, r3
 8004434:	f7fe fc7b 	bl	8002d2e <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004444:	2205      	movs	r2, #5
 8004446:	1ad2      	subs	r2, r2, r3
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004450:	4b22      	ldr	r3, [pc, #136]	; (80044dc <xTaskPriorityDisinherit+0xfc>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	429a      	cmp	r2, r3
 8004456:	d903      	bls.n	8004460 <xTaskPriorityDisinherit+0x80>
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800445c:	4b1f      	ldr	r3, [pc, #124]	; (80044dc <xTaskPriorityDisinherit+0xfc>)
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004464:	491e      	ldr	r1, [pc, #120]	; (80044e0 <xTaskPriorityDisinherit+0x100>)
 8004466:	0013      	movs	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	189b      	adds	r3, r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	18cb      	adds	r3, r1, r3
 8004470:	3304      	adds	r3, #4
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	609a      	str	r2, [r3, #8]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	689a      	ldr	r2, [r3, #8]
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	60da      	str	r2, [r3, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	3204      	adds	r2, #4
 800448c:	605a      	str	r2, [r3, #4]
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1d1a      	adds	r2, r3, #4
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	609a      	str	r2, [r3, #8]
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800449a:	0013      	movs	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	189b      	adds	r3, r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	4a0f      	ldr	r2, [pc, #60]	; (80044e0 <xTaskPriorityDisinherit+0x100>)
 80044a4:	189a      	adds	r2, r3, r2
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	615a      	str	r2, [r3, #20]
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ae:	490c      	ldr	r1, [pc, #48]	; (80044e0 <xTaskPriorityDisinherit+0x100>)
 80044b0:	0013      	movs	r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	189b      	adds	r3, r3, r2
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	585b      	ldr	r3, [r3, r1]
 80044ba:	1c58      	adds	r0, r3, #1
 80044bc:	4908      	ldr	r1, [pc, #32]	; (80044e0 <xTaskPriorityDisinherit+0x100>)
 80044be:	0013      	movs	r3, r2
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	189b      	adds	r3, r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	5058      	str	r0, [r3, r1]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80044c8:	2301      	movs	r3, #1
 80044ca:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80044cc:	697b      	ldr	r3, [r7, #20]
    }
 80044ce:	0018      	movs	r0, r3
 80044d0:	46bd      	mov	sp, r7
 80044d2:	b006      	add	sp, #24
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	46c0      	nop			; (mov r8, r8)
 80044d8:	20000164 	.word	0x20000164
 80044dc:	20000244 	.word	0x20000244
 80044e0:	20000168 	.word	0x20000168

080044e4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80044ee:	4b2e      	ldr	r3, [pc, #184]	; (80045a8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044f4:	4b2d      	ldr	r3, [pc, #180]	; (80045ac <prvAddCurrentTaskToDelayedList+0xc8>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	3304      	adds	r3, #4
 80044fa:	0018      	movs	r0, r3
 80044fc:	f7fe fc17 	bl	8002d2e <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3301      	adds	r3, #1
 8004504:	d124      	bne.n	8004550 <prvAddCurrentTaskToDelayedList+0x6c>
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d021      	beq.n	8004550 <prvAddCurrentTaskToDelayedList+0x6c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800450c:	4b28      	ldr	r3, [pc, #160]	; (80045b0 <prvAddCurrentTaskToDelayedList+0xcc>)
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	613b      	str	r3, [r7, #16]
 8004512:	4b26      	ldr	r3, [pc, #152]	; (80045ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	609a      	str	r2, [r3, #8]
 800451a:	4b24      	ldr	r3, [pc, #144]	; (80045ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	6892      	ldr	r2, [r2, #8]
 8004522:	60da      	str	r2, [r3, #12]
 8004524:	4b21      	ldr	r3, [pc, #132]	; (80045ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	3204      	adds	r2, #4
 800452e:	605a      	str	r2, [r3, #4]
 8004530:	4b1e      	ldr	r3, [pc, #120]	; (80045ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	1d1a      	adds	r2, r3, #4
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	609a      	str	r2, [r3, #8]
 800453a:	4b1c      	ldr	r3, [pc, #112]	; (80045ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a1c      	ldr	r2, [pc, #112]	; (80045b0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004540:	615a      	str	r2, [r3, #20]
 8004542:	4b1b      	ldr	r3, [pc, #108]	; (80045b0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	4b19      	ldr	r3, [pc, #100]	; (80045b0 <prvAddCurrentTaskToDelayedList+0xcc>)
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	46c0      	nop			; (mov r8, r8)

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800454e:	e026      	b.n	800459e <prvAddCurrentTaskToDelayedList+0xba>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	18d3      	adds	r3, r2, r3
 8004556:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004558:	4b14      	ldr	r3, [pc, #80]	; (80045ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68fa      	ldr	r2, [r7, #12]
 800455e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	429a      	cmp	r2, r3
 8004566:	d209      	bcs.n	800457c <prvAddCurrentTaskToDelayedList+0x98>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004568:	4b12      	ldr	r3, [pc, #72]	; (80045b4 <prvAddCurrentTaskToDelayedList+0xd0>)
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	4b0f      	ldr	r3, [pc, #60]	; (80045ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	3304      	adds	r3, #4
 8004572:	0019      	movs	r1, r3
 8004574:	0010      	movs	r0, r2
 8004576:	f7fe fba4 	bl	8002cc2 <vListInsert>
}
 800457a:	e010      	b.n	800459e <prvAddCurrentTaskToDelayedList+0xba>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800457c:	4b0e      	ldr	r3, [pc, #56]	; (80045b8 <prvAddCurrentTaskToDelayedList+0xd4>)
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	4b0a      	ldr	r3, [pc, #40]	; (80045ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	3304      	adds	r3, #4
 8004586:	0019      	movs	r1, r3
 8004588:	0010      	movs	r0, r2
 800458a:	f7fe fb9a 	bl	8002cc2 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800458e:	4b0b      	ldr	r3, [pc, #44]	; (80045bc <prvAddCurrentTaskToDelayedList+0xd8>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	429a      	cmp	r2, r3
 8004596:	d202      	bcs.n	800459e <prvAddCurrentTaskToDelayedList+0xba>
                    xNextTaskUnblockTime = xTimeToWake;
 8004598:	4b08      	ldr	r3, [pc, #32]	; (80045bc <prvAddCurrentTaskToDelayedList+0xd8>)
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	601a      	str	r2, [r3, #0]
}
 800459e:	46c0      	nop			; (mov r8, r8)
 80045a0:	46bd      	mov	sp, r7
 80045a2:	b006      	add	sp, #24
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	46c0      	nop			; (mov r8, r8)
 80045a8:	20000240 	.word	0x20000240
 80045ac:	20000164 	.word	0x20000164
 80045b0:	20000228 	.word	0x20000228
 80045b4:	200001f8 	.word	0x200001f8
 80045b8:	200001f4 	.word	0x200001f4
 80045bc:	2000025c 	.word	0x2000025c

080045c0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80045ca:	f000 fac9 	bl	8004b60 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80045ce:	4b0d      	ldr	r3, [pc, #52]	; (8004604 <xTimerCreateTimerTask+0x44>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00b      	beq.n	80045ee <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80045d6:	490c      	ldr	r1, [pc, #48]	; (8004608 <xTimerCreateTimerTask+0x48>)
 80045d8:	480c      	ldr	r0, [pc, #48]	; (800460c <xTimerCreateTimerTask+0x4c>)
 80045da:	4b0d      	ldr	r3, [pc, #52]	; (8004610 <xTimerCreateTimerTask+0x50>)
 80045dc:	9301      	str	r3, [sp, #4]
 80045de:	2302      	movs	r3, #2
 80045e0:	9300      	str	r3, [sp, #0]
 80045e2:	2300      	movs	r3, #0
 80045e4:	2250      	movs	r2, #80	; 0x50
 80045e6:	f7ff f86c 	bl	80036c2 <xTaskCreate>
 80045ea:	0003      	movs	r3, r0
 80045ec:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <xTimerCreateTimerTask+0x38>
 80045f4:	b672      	cpsid	i
 80045f6:	e7fe      	b.n	80045f6 <xTimerCreateTimerTask+0x36>
        return xReturn;
 80045f8:	687b      	ldr	r3, [r7, #4]
    }
 80045fa:	0018      	movs	r0, r3
 80045fc:	46bd      	mov	sp, r7
 80045fe:	b002      	add	sp, #8
 8004600:	bd80      	pop	{r7, pc}
 8004602:	46c0      	nop			; (mov r8, r8)
 8004604:	20000298 	.word	0x20000298
 8004608:	0800527c 	.word	0x0800527c
 800460c:	080047f5 	.word	0x080047f5
 8004610:	2000029c 	.word	0x2000029c

08004614 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const BaseType_t xAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8004614:	b590      	push	{r4, r7, lr}
 8004616:	b089      	sub	sp, #36	; 0x24
 8004618:	af02      	add	r7, sp, #8
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]
 8004620:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8004622:	202c      	movs	r0, #44	; 0x2c
 8004624:	f000 fc0c 	bl	8004e40 <pvPortMalloc>
 8004628:	0003      	movs	r3, r0
 800462a:	617b      	str	r3, [r7, #20]

            if( pxNewTimer != NULL )
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00e      	beq.n	8004650 <xTimerCreate+0x3c>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	2228      	movs	r2, #40	; 0x28
 8004636:	2100      	movs	r1, #0
 8004638:	5499      	strb	r1, [r3, r2]
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800463a:	683c      	ldr	r4, [r7, #0]
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	9301      	str	r3, [sp, #4]
 8004646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004648:	9300      	str	r3, [sp, #0]
 800464a:	0023      	movs	r3, r4
 800464c:	f000 f805 	bl	800465a <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8004650:	697b      	ldr	r3, [r7, #20]
        }
 8004652:	0018      	movs	r0, r3
 8004654:	46bd      	mov	sp, r7
 8004656:	b007      	add	sp, #28
 8004658:	bd90      	pop	{r4, r7, pc}

0800465a <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const BaseType_t xAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	60f8      	str	r0, [r7, #12]
 8004662:	60b9      	str	r1, [r7, #8]
 8004664:	607a      	str	r2, [r7, #4]
 8004666:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <prvInitialiseNewTimer+0x18>
 800466e:	b672      	cpsid	i
 8004670:	e7fe      	b.n	8004670 <prvInitialiseNewTimer+0x16>

        /* Ensure the infrastructure used by the timer service task has been
         * created/initialised. */
        prvCheckForValidListAndQueue();
 8004672:	f000 fa75 	bl	8004b60 <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
         * parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	68ba      	ldr	r2, [r7, #8]
 8004680:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	3304      	adds	r3, #4
 8004692:	0018      	movs	r0, r3
 8004694:	f7fe fb0a 	bl	8002cac <vListInitialiseItem>

        if( xAutoReload != pdFALSE )
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d008      	beq.n	80046b0 <prvInitialiseNewTimer+0x56>
        {
            pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	2228      	movs	r2, #40	; 0x28
 80046a2:	5c9b      	ldrb	r3, [r3, r2]
 80046a4:	2204      	movs	r2, #4
 80046a6:	4313      	orrs	r3, r2
 80046a8:	b2d9      	uxtb	r1, r3
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	2228      	movs	r2, #40	; 0x28
 80046ae:	5499      	strb	r1, [r3, r2]
        }

        traceTIMER_CREATE( pxNewTimer );
    }
 80046b0:	46c0      	nop			; (mov r8, r8)
 80046b2:	46bd      	mov	sp, r7
 80046b4:	b004      	add	sp, #16
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80046b8:	b590      	push	{r4, r7, lr}
 80046ba:	b089      	sub	sp, #36	; 0x24
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	607a      	str	r2, [r7, #4]
 80046c4:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	61fb      	str	r3, [r7, #28]
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d101      	bne.n	80046d4 <xTimerGenericCommand+0x1c>
 80046d0:	b672      	cpsid	i
 80046d2:	e7fe      	b.n	80046d2 <xTimerGenericCommand+0x1a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80046d4:	4b1c      	ldr	r3, [pc, #112]	; (8004748 <xTimerGenericCommand+0x90>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d030      	beq.n	800473e <xTimerGenericCommand+0x86>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80046dc:	2410      	movs	r4, #16
 80046de:	193b      	adds	r3, r7, r4
 80046e0:	68ba      	ldr	r2, [r7, #8]
 80046e2:	601a      	str	r2, [r3, #0]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80046e4:	193b      	adds	r3, r7, r4
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	605a      	str	r2, [r3, #4]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80046ea:	193b      	adds	r3, r7, r4
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	609a      	str	r2, [r3, #8]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	2b05      	cmp	r3, #5
 80046f4:	dc19      	bgt.n	800472a <xTimerGenericCommand+0x72>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80046f6:	f7ff fe57 	bl	80043a8 <xTaskGetSchedulerState>
 80046fa:	0003      	movs	r3, r0
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d109      	bne.n	8004714 <xTimerGenericCommand+0x5c>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004700:	4b11      	ldr	r3, [pc, #68]	; (8004748 <xTimerGenericCommand+0x90>)
 8004702:	6818      	ldr	r0, [r3, #0]
 8004704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004706:	1939      	adds	r1, r7, r4
 8004708:	2300      	movs	r3, #0
 800470a:	f7fe fc46 	bl	8002f9a <xQueueGenericSend>
 800470e:	0003      	movs	r3, r0
 8004710:	61fb      	str	r3, [r7, #28]
 8004712:	e014      	b.n	800473e <xTimerGenericCommand+0x86>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004714:	4b0c      	ldr	r3, [pc, #48]	; (8004748 <xTimerGenericCommand+0x90>)
 8004716:	6818      	ldr	r0, [r3, #0]
 8004718:	2310      	movs	r3, #16
 800471a:	18f9      	adds	r1, r7, r3
 800471c:	2300      	movs	r3, #0
 800471e:	2200      	movs	r2, #0
 8004720:	f7fe fc3b 	bl	8002f9a <xQueueGenericSend>
 8004724:	0003      	movs	r3, r0
 8004726:	61fb      	str	r3, [r7, #28]
 8004728:	e009      	b.n	800473e <xTimerGenericCommand+0x86>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800472a:	4b07      	ldr	r3, [pc, #28]	; (8004748 <xTimerGenericCommand+0x90>)
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	2310      	movs	r3, #16
 8004732:	18f9      	adds	r1, r7, r3
 8004734:	2300      	movs	r3, #0
 8004736:	f7fe fcf4 	bl	8003122 <xQueueGenericSendFromISR>
 800473a:	0003      	movs	r3, r0
 800473c:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800473e:	69fb      	ldr	r3, [r7, #28]
    }
 8004740:	0018      	movs	r0, r3
 8004742:	46bd      	mov	sp, r7
 8004744:	b009      	add	sp, #36	; 0x24
 8004746:	bd90      	pop	{r4, r7, pc}
 8004748:	20000298 	.word	0x20000298

0800474c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004758:	e009      	b.n	800476e <prvReloadTimer+0x22>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	68ba      	ldr	r2, [r7, #8]
 8004760:	18d3      	adds	r3, r2, r3
 8004762:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	0010      	movs	r0, r2
 800476c:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	699a      	ldr	r2, [r3, #24]
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	18d1      	adds	r1, r2, r3
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f000 f8d8 	bl	8004930 <prvInsertTimerInActiveList>
 8004780:	1e03      	subs	r3, r0, #0
 8004782:	d1ea      	bne.n	800475a <prvReloadTimer+0xe>
        }
    }
 8004784:	46c0      	nop			; (mov r8, r8)
 8004786:	46c0      	nop			; (mov r8, r8)
 8004788:	46bd      	mov	sp, r7
 800478a:	b004      	add	sp, #16
 800478c:	bd80      	pop	{r7, pc}
	...

08004790 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800479a:	4b15      	ldr	r3, [pc, #84]	; (80047f0 <prvProcessExpiredTimer+0x60>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	3304      	adds	r3, #4
 80047a8:	0018      	movs	r0, r3
 80047aa:	f7fe fac0 	bl	8002d2e <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2228      	movs	r2, #40	; 0x28
 80047b2:	5c9b      	ldrb	r3, [r3, r2]
 80047b4:	001a      	movs	r2, r3
 80047b6:	2304      	movs	r3, #4
 80047b8:	4013      	ands	r3, r2
 80047ba:	d006      	beq.n	80047ca <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	6879      	ldr	r1, [r7, #4]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	0018      	movs	r0, r3
 80047c4:	f7ff ffc2 	bl	800474c <prvReloadTimer>
 80047c8:	e008      	b.n	80047dc <prvProcessExpiredTimer+0x4c>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2228      	movs	r2, #40	; 0x28
 80047ce:	5c9b      	ldrb	r3, [r3, r2]
 80047d0:	2201      	movs	r2, #1
 80047d2:	4393      	bics	r3, r2
 80047d4:	b2d9      	uxtb	r1, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2228      	movs	r2, #40	; 0x28
 80047da:	5499      	strb	r1, [r3, r2]
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	68fa      	ldr	r2, [r7, #12]
 80047e2:	0010      	movs	r0, r2
 80047e4:	4798      	blx	r3
    }
 80047e6:	46c0      	nop			; (mov r8, r8)
 80047e8:	46bd      	mov	sp, r7
 80047ea:	b004      	add	sp, #16
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	46c0      	nop			; (mov r8, r8)
 80047f0:	20000290 	.word	0x20000290

080047f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047fc:	2308      	movs	r3, #8
 80047fe:	18fb      	adds	r3, r7, r3
 8004800:	0018      	movs	r0, r3
 8004802:	f000 f853 	bl	80048ac <prvGetNextExpireTime>
 8004806:	0003      	movs	r3, r0
 8004808:	60fb      	str	r3, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	0011      	movs	r1, r2
 8004810:	0018      	movs	r0, r3
 8004812:	f000 f803 	bl	800481c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004816:	f000 f8cd 	bl	80049b4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800481a:	e7ef      	b.n	80047fc <prvTimerTask+0x8>

0800481c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004826:	f7ff f90f 	bl	8003a48 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800482a:	2308      	movs	r3, #8
 800482c:	18fb      	adds	r3, r7, r3
 800482e:	0018      	movs	r0, r3
 8004830:	f000 f85e 	bl	80048f0 <prvSampleTimeNow>
 8004834:	0003      	movs	r3, r0
 8004836:	60fb      	str	r3, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d12b      	bne.n	8004896 <prvProcessTimerOrBlockTask+0x7a>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10c      	bne.n	800485e <prvProcessTimerOrBlockTask+0x42>
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	429a      	cmp	r2, r3
 800484a:	d808      	bhi.n	800485e <prvProcessTimerOrBlockTask+0x42>
                {
                    ( void ) xTaskResumeAll();
 800484c:	f7ff f908 	bl	8003a60 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	0011      	movs	r1, r2
 8004856:	0018      	movs	r0, r3
 8004858:	f7ff ff9a 	bl	8004790 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800485c:	e01d      	b.n	800489a <prvProcessTimerOrBlockTask+0x7e>
                    if( xListWasEmpty != pdFALSE )
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d008      	beq.n	8004876 <prvProcessTimerOrBlockTask+0x5a>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004864:	4b0f      	ldr	r3, [pc, #60]	; (80048a4 <prvProcessTimerOrBlockTask+0x88>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <prvProcessTimerOrBlockTask+0x56>
 800486e:	2301      	movs	r3, #1
 8004870:	e000      	b.n	8004874 <prvProcessTimerOrBlockTask+0x58>
 8004872:	2300      	movs	r3, #0
 8004874:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004876:	4b0c      	ldr	r3, [pc, #48]	; (80048a8 <prvProcessTimerOrBlockTask+0x8c>)
 8004878:	6818      	ldr	r0, [r3, #0]
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	0019      	movs	r1, r3
 8004884:	f7fe feea 	bl	800365c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004888:	f7ff f8ea 	bl	8003a60 <xTaskResumeAll>
 800488c:	1e03      	subs	r3, r0, #0
 800488e:	d104      	bne.n	800489a <prvProcessTimerOrBlockTask+0x7e>
                        portYIELD_WITHIN_API();
 8004890:	f000 fa2e 	bl	8004cf0 <vPortYield>
    }
 8004894:	e001      	b.n	800489a <prvProcessTimerOrBlockTask+0x7e>
                ( void ) xTaskResumeAll();
 8004896:	f7ff f8e3 	bl	8003a60 <xTaskResumeAll>
    }
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	46bd      	mov	sp, r7
 800489e:	b004      	add	sp, #16
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	46c0      	nop			; (mov r8, r8)
 80048a4:	20000294 	.word	0x20000294
 80048a8:	20000298 	.word	0x20000298

080048ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80048b4:	4b0d      	ldr	r3, [pc, #52]	; (80048ec <prvGetNextExpireTime+0x40>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <prvGetNextExpireTime+0x16>
 80048be:	2201      	movs	r2, #1
 80048c0:	e000      	b.n	80048c4 <prvGetNextExpireTime+0x18>
 80048c2:	2200      	movs	r2, #0
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d105      	bne.n	80048dc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048d0:	4b06      	ldr	r3, [pc, #24]	; (80048ec <prvGetNextExpireTime+0x40>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	60fb      	str	r3, [r7, #12]
 80048da:	e001      	b.n	80048e0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80048dc:	2300      	movs	r3, #0
 80048de:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80048e0:	68fb      	ldr	r3, [r7, #12]
    }
 80048e2:	0018      	movs	r0, r3
 80048e4:	46bd      	mov	sp, r7
 80048e6:	b004      	add	sp, #16
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	20000290 	.word	0x20000290

080048f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80048f8:	f7ff f99a 	bl	8003c30 <xTaskGetTickCount>
 80048fc:	0003      	movs	r3, r0
 80048fe:	60fb      	str	r3, [r7, #12]

        if( xTimeNow < xLastTime )
 8004900:	4b0a      	ldr	r3, [pc, #40]	; (800492c <prvSampleTimeNow+0x3c>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	429a      	cmp	r2, r3
 8004908:	d205      	bcs.n	8004916 <prvSampleTimeNow+0x26>
        {
            prvSwitchTimerLists();
 800490a:	f000 f901 	bl	8004b10 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	601a      	str	r2, [r3, #0]
 8004914:	e002      	b.n	800491c <prvSampleTimeNow+0x2c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800491c:	4b03      	ldr	r3, [pc, #12]	; (800492c <prvSampleTimeNow+0x3c>)
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	601a      	str	r2, [r3, #0]

        return xTimeNow;
 8004922:	68fb      	ldr	r3, [r7, #12]
    }
 8004924:	0018      	movs	r0, r3
 8004926:	46bd      	mov	sp, r7
 8004928:	b004      	add	sp, #16
 800492a:	bd80      	pop	{r7, pc}
 800492c:	200002a0 	.word	0x200002a0

08004930 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
 800493c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800493e:	2300      	movs	r3, #0
 8004940:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	429a      	cmp	r2, r3
 8004954:	d812      	bhi.n	800497c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	1ad2      	subs	r2, r2, r3
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	429a      	cmp	r2, r3
 8004962:	d302      	bcc.n	800496a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004964:	2301      	movs	r3, #1
 8004966:	617b      	str	r3, [r7, #20]
 8004968:	e01b      	b.n	80049a2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800496a:	4b10      	ldr	r3, [pc, #64]	; (80049ac <prvInsertTimerInActiveList+0x7c>)
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	3304      	adds	r3, #4
 8004972:	0019      	movs	r1, r3
 8004974:	0010      	movs	r0, r2
 8004976:	f7fe f9a4 	bl	8002cc2 <vListInsert>
 800497a:	e012      	b.n	80049a2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	429a      	cmp	r2, r3
 8004982:	d206      	bcs.n	8004992 <prvInsertTimerInActiveList+0x62>
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	429a      	cmp	r2, r3
 800498a:	d302      	bcc.n	8004992 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800498c:	2301      	movs	r3, #1
 800498e:	617b      	str	r3, [r7, #20]
 8004990:	e007      	b.n	80049a2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004992:	4b07      	ldr	r3, [pc, #28]	; (80049b0 <prvInsertTimerInActiveList+0x80>)
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	3304      	adds	r3, #4
 800499a:	0019      	movs	r1, r3
 800499c:	0010      	movs	r0, r2
 800499e:	f7fe f990 	bl	8002cc2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80049a2:	697b      	ldr	r3, [r7, #20]
    }
 80049a4:	0018      	movs	r0, r3
 80049a6:	46bd      	mov	sp, r7
 80049a8:	b006      	add	sp, #24
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	20000294 	.word	0x20000294
 80049b0:	20000290 	.word	0x20000290

080049b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80049ba:	e095      	b.n	8004ae8 <prvProcessReceivedCommands+0x134>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80049bc:	1d3b      	adds	r3, r7, #4
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	da00      	bge.n	80049c6 <prvProcessReceivedCommands+0x12>
 80049c4:	e08f      	b.n	8004ae6 <prvProcessReceivedCommands+0x132>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80049c6:	1d3b      	adds	r3, r7, #4
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	617b      	str	r3, [r7, #20]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d004      	beq.n	80049de <prvProcessReceivedCommands+0x2a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	3304      	adds	r3, #4
 80049d8:	0018      	movs	r0, r3
 80049da:	f7fe f9a8 	bl	8002d2e <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80049de:	003b      	movs	r3, r7
 80049e0:	0018      	movs	r0, r3
 80049e2:	f7ff ff85 	bl	80048f0 <prvSampleTimeNow>
 80049e6:	0003      	movs	r3, r0
 80049e8:	613b      	str	r3, [r7, #16]

                switch( xMessage.xMessageID )
 80049ea:	1d3b      	adds	r3, r7, #4
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b09      	cmp	r3, #9
 80049f0:	d900      	bls.n	80049f4 <prvProcessReceivedCommands+0x40>
 80049f2:	e079      	b.n	8004ae8 <prvProcessReceivedCommands+0x134>
 80049f4:	009a      	lsls	r2, r3, #2
 80049f6:	4b44      	ldr	r3, [pc, #272]	; (8004b08 <prvProcessReceivedCommands+0x154>)
 80049f8:	18d3      	adds	r3, r2, r3
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	469f      	mov	pc, r3
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2228      	movs	r2, #40	; 0x28
 8004a02:	5c9b      	ldrb	r3, [r3, r2]
 8004a04:	2201      	movs	r2, #1
 8004a06:	4313      	orrs	r3, r2
 8004a08:	b2d9      	uxtb	r1, r3
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	2228      	movs	r2, #40	; 0x28
 8004a0e:	5499      	strb	r1, [r3, r2]

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004a10:	1d3b      	adds	r3, r7, #4
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	18d1      	adds	r1, r2, r3
 8004a1a:	1d3b      	adds	r3, r7, #4
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	6978      	ldr	r0, [r7, #20]
 8004a22:	f7ff ff85 	bl	8004930 <prvInsertTimerInActiveList>
 8004a26:	1e03      	subs	r3, r0, #0
 8004a28:	d05e      	beq.n	8004ae8 <prvProcessReceivedCommands+0x134>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	2228      	movs	r2, #40	; 0x28
 8004a2e:	5c9b      	ldrb	r3, [r3, r2]
 8004a30:	001a      	movs	r2, r3
 8004a32:	2304      	movs	r3, #4
 8004a34:	4013      	ands	r3, r2
 8004a36:	d00a      	beq.n	8004a4e <prvProcessReceivedCommands+0x9a>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8004a38:	1d3b      	adds	r3, r7, #4
 8004a3a:	685a      	ldr	r2, [r3, #4]
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	18d1      	adds	r1, r2, r3
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	0018      	movs	r0, r3
 8004a48:	f7ff fe80 	bl	800474c <prvReloadTimer>
 8004a4c:	e008      	b.n	8004a60 <prvProcessReceivedCommands+0xac>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2228      	movs	r2, #40	; 0x28
 8004a52:	5c9b      	ldrb	r3, [r3, r2]
 8004a54:	2201      	movs	r2, #1
 8004a56:	4393      	bics	r3, r2
 8004a58:	b2d9      	uxtb	r1, r3
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	2228      	movs	r2, #40	; 0x28
 8004a5e:	5499      	strb	r1, [r3, r2]
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	6a1b      	ldr	r3, [r3, #32]
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	0010      	movs	r0, r2
 8004a68:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004a6a:	e03d      	b.n	8004ae8 <prvProcessReceivedCommands+0x134>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	2228      	movs	r2, #40	; 0x28
 8004a70:	5c9b      	ldrb	r3, [r3, r2]
 8004a72:	2201      	movs	r2, #1
 8004a74:	4393      	bics	r3, r2
 8004a76:	b2d9      	uxtb	r1, r3
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	2228      	movs	r2, #40	; 0x28
 8004a7c:	5499      	strb	r1, [r3, r2]
                        break;
 8004a7e:	e033      	b.n	8004ae8 <prvProcessReceivedCommands+0x134>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	2228      	movs	r2, #40	; 0x28
 8004a84:	5c9b      	ldrb	r3, [r3, r2]
 8004a86:	2201      	movs	r2, #1
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	b2d9      	uxtb	r1, r3
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	2228      	movs	r2, #40	; 0x28
 8004a90:	5499      	strb	r1, [r3, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004a92:	1d3b      	adds	r3, r7, #4
 8004a94:	685a      	ldr	r2, [r3, #4]
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <prvProcessReceivedCommands+0xf2>
 8004aa2:	b672      	cpsid	i
 8004aa4:	e7fe      	b.n	8004aa4 <prvProcessReceivedCommands+0xf0>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	699a      	ldr	r2, [r3, #24]
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	18d1      	adds	r1, r2, r3
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	6978      	ldr	r0, [r7, #20]
 8004ab4:	f7ff ff3c 	bl	8004930 <prvInsertTimerInActiveList>
                        break;
 8004ab8:	e016      	b.n	8004ae8 <prvProcessReceivedCommands+0x134>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	2228      	movs	r2, #40	; 0x28
 8004abe:	5c9b      	ldrb	r3, [r3, r2]
 8004ac0:	001a      	movs	r2, r3
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d104      	bne.n	8004ad2 <prvProcessReceivedCommands+0x11e>
                            {
                                vPortFree( pxTimer );
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	0018      	movs	r0, r3
 8004acc:	f000 fa60 	bl	8004f90 <vPortFree>
 8004ad0:	e00a      	b.n	8004ae8 <prvProcessReceivedCommands+0x134>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2228      	movs	r2, #40	; 0x28
 8004ad6:	5c9b      	ldrb	r3, [r3, r2]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	4393      	bics	r3, r2
 8004adc:	b2d9      	uxtb	r1, r3
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	2228      	movs	r2, #40	; 0x28
 8004ae2:	5499      	strb	r1, [r3, r2]
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004ae4:	e000      	b.n	8004ae8 <prvProcessReceivedCommands+0x134>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004ae6:	46c0      	nop			; (mov r8, r8)
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ae8:	4b08      	ldr	r3, [pc, #32]	; (8004b0c <prvProcessReceivedCommands+0x158>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	1d39      	adds	r1, r7, #4
 8004aee:	2200      	movs	r2, #0
 8004af0:	0018      	movs	r0, r3
 8004af2:	f7fe fb9c 	bl	800322e <xQueueReceive>
 8004af6:	1e03      	subs	r3, r0, #0
 8004af8:	d000      	beq.n	8004afc <prvProcessReceivedCommands+0x148>
 8004afa:	e75f      	b.n	80049bc <prvProcessReceivedCommands+0x8>
        }
    }
 8004afc:	46c0      	nop			; (mov r8, r8)
 8004afe:	46c0      	nop			; (mov r8, r8)
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b006      	add	sp, #24
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	46c0      	nop			; (mov r8, r8)
 8004b08:	08005314 	.word	0x08005314
 8004b0c:	20000298 	.word	0x20000298

08004b10 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b16:	e00b      	b.n	8004b30 <prvSwitchTimerLists+0x20>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b18:	4b0f      	ldr	r3, [pc, #60]	; (8004b58 <prvSwitchTimerLists+0x48>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004b22:	2301      	movs	r3, #1
 8004b24:	425a      	negs	r2, r3
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	0011      	movs	r1, r2
 8004b2a:	0018      	movs	r0, r3
 8004b2c:	f7ff fe30 	bl	8004790 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b30:	4b09      	ldr	r3, [pc, #36]	; (8004b58 <prvSwitchTimerLists+0x48>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d1ee      	bne.n	8004b18 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004b3a:	4b07      	ldr	r3, [pc, #28]	; (8004b58 <prvSwitchTimerLists+0x48>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004b40:	4b06      	ldr	r3, [pc, #24]	; (8004b5c <prvSwitchTimerLists+0x4c>)
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	4b04      	ldr	r3, [pc, #16]	; (8004b58 <prvSwitchTimerLists+0x48>)
 8004b46:	601a      	str	r2, [r3, #0]
        pxOverflowTimerList = pxTemp;
 8004b48:	4b04      	ldr	r3, [pc, #16]	; (8004b5c <prvSwitchTimerLists+0x4c>)
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	601a      	str	r2, [r3, #0]
    }
 8004b4e:	46c0      	nop			; (mov r8, r8)
 8004b50:	46bd      	mov	sp, r7
 8004b52:	b002      	add	sp, #8
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	46c0      	nop			; (mov r8, r8)
 8004b58:	20000290 	.word	0x20000290
 8004b5c:	20000294 	.word	0x20000294

08004b60 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004b60:	b580      	push	{r7, lr}
 8004b62:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004b64:	f000 f8d4 	bl	8004d10 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004b68:	4b14      	ldr	r3, [pc, #80]	; (8004bbc <prvCheckForValidListAndQueue+0x5c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d120      	bne.n	8004bb2 <prvCheckForValidListAndQueue+0x52>
            {
                vListInitialise( &xActiveTimerList1 );
 8004b70:	4b13      	ldr	r3, [pc, #76]	; (8004bc0 <prvCheckForValidListAndQueue+0x60>)
 8004b72:	0018      	movs	r0, r3
 8004b74:	f7fe f87c 	bl	8002c70 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004b78:	4b12      	ldr	r3, [pc, #72]	; (8004bc4 <prvCheckForValidListAndQueue+0x64>)
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f7fe f878 	bl	8002c70 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004b80:	4b11      	ldr	r3, [pc, #68]	; (8004bc8 <prvCheckForValidListAndQueue+0x68>)
 8004b82:	4a0f      	ldr	r2, [pc, #60]	; (8004bc0 <prvCheckForValidListAndQueue+0x60>)
 8004b84:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004b86:	4b11      	ldr	r3, [pc, #68]	; (8004bcc <prvCheckForValidListAndQueue+0x6c>)
 8004b88:	4a0e      	ldr	r2, [pc, #56]	; (8004bc4 <prvCheckForValidListAndQueue+0x64>)
 8004b8a:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	210c      	movs	r1, #12
 8004b90:	2005      	movs	r0, #5
 8004b92:	f7fe f97d 	bl	8002e90 <xQueueGenericCreate>
 8004b96:	0002      	movs	r2, r0
 8004b98:	4b08      	ldr	r3, [pc, #32]	; (8004bbc <prvCheckForValidListAndQueue+0x5c>)
 8004b9a:	601a      	str	r2, [r3, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004b9c:	4b07      	ldr	r3, [pc, #28]	; (8004bbc <prvCheckForValidListAndQueue+0x5c>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d006      	beq.n	8004bb2 <prvCheckForValidListAndQueue+0x52>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004ba4:	4b05      	ldr	r3, [pc, #20]	; (8004bbc <prvCheckForValidListAndQueue+0x5c>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a09      	ldr	r2, [pc, #36]	; (8004bd0 <prvCheckForValidListAndQueue+0x70>)
 8004baa:	0011      	movs	r1, r2
 8004bac:	0018      	movs	r0, r3
 8004bae:	f7fe fd11 	bl	80035d4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004bb2:	f000 f8bf 	bl	8004d34 <vPortExitCritical>
    }
 8004bb6:	46c0      	nop			; (mov r8, r8)
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	20000298 	.word	0x20000298
 8004bc0:	20000268 	.word	0x20000268
 8004bc4:	2000027c 	.word	0x2000027c
 8004bc8:	20000290 	.word	0x20000290
 8004bcc:	20000294 	.word	0x20000294
 8004bd0:	08005284 	.word	0x08005284

08004bd4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	3b04      	subs	r3, #4
 8004be4:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2280      	movs	r2, #128	; 0x80
 8004bea:	0452      	lsls	r2, r2, #17
 8004bec:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	3b04      	subs	r3, #4
 8004bf2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	3b04      	subs	r3, #4
 8004bfe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 8004c00:	4a08      	ldr	r2, [pc, #32]	; (8004c24 <pxPortInitialiseStack+0x50>)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                       /* R12, R3, R2 and R1. */
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	3b14      	subs	r3, #20
 8004c0a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                       /* R11..R4. */
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	3b20      	subs	r3, #32
 8004c16:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004c18:	68fb      	ldr	r3, [r7, #12]
}
 8004c1a:	0018      	movs	r0, r3
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	b004      	add	sp, #16
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	46c0      	nop			; (mov r8, r8)
 8004c24:	08004c29 	.word	0x08004c29

08004c28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004c32:	4b08      	ldr	r3, [pc, #32]	; (8004c54 <prvTaskExitError+0x2c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3301      	adds	r3, #1
 8004c38:	d001      	beq.n	8004c3e <prvTaskExitError+0x16>
 8004c3a:	b672      	cpsid	i
 8004c3c:	e7fe      	b.n	8004c3c <prvTaskExitError+0x14>
    portDISABLE_INTERRUPTS();
 8004c3e:	b672      	cpsid	i

    while( ulDummy == 0 )
 8004c40:	46c0      	nop			; (mov r8, r8)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0fc      	beq.n	8004c42 <prvTaskExitError+0x1a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004c48:	46c0      	nop			; (mov r8, r8)
 8004c4a:	46c0      	nop			; (mov r8, r8)
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	b002      	add	sp, #8
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	46c0      	nop			; (mov r8, r8)
 8004c54:	20000010 	.word	0x20000010

08004c58 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
    /* This function is no longer used, but retained for backward
     * compatibility. */
}
 8004c5c:	46c0      	nop			; (mov r8, r8)
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
	...

08004c70 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
    /* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
     * table offset register that can be used to locate the initial stack value.
     * Not all M0 parts have the application vector table at address 0. */
    __asm volatile (
 8004c70:	4a0b      	ldr	r2, [pc, #44]	; (8004ca0 <pxCurrentTCBConst2>)
 8004c72:	6813      	ldr	r3, [r2, #0]
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	3020      	adds	r0, #32
 8004c78:	f380 8809 	msr	PSP, r0
 8004c7c:	2002      	movs	r0, #2
 8004c7e:	f380 8814 	msr	CONTROL, r0
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8004c88:	46ae      	mov	lr, r5
 8004c8a:	bc08      	pop	{r3}
 8004c8c:	bc04      	pop	{r2}
 8004c8e:	b662      	cpsie	i
 8004c90:	4718      	bx	r3
 8004c92:	46c0      	nop			; (mov r8, r8)
 8004c94:	46c0      	nop			; (mov r8, r8)
 8004c96:	46c0      	nop			; (mov r8, r8)
 8004c98:	46c0      	nop			; (mov r8, r8)
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	46c0      	nop			; (mov r8, r8)
 8004c9e:	46c0      	nop			; (mov r8, r8)

08004ca0 <pxCurrentTCBConst2>:
 8004ca0:	20000164 	.word	0x20000164
        "	bx   r3						\n"/* Finally, jump to the user defined task code. */
        "								\n"
        "	.align 4					\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB	  "
        );
}
 8004ca4:	46c0      	nop			; (mov r8, r8)
 8004ca6:	46c0      	nop			; (mov r8, r8)

08004ca8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004cac:	4b0e      	ldr	r3, [pc, #56]	; (8004ce8 <xPortStartScheduler+0x40>)
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	4b0d      	ldr	r3, [pc, #52]	; (8004ce8 <xPortStartScheduler+0x40>)
 8004cb2:	21ff      	movs	r1, #255	; 0xff
 8004cb4:	0409      	lsls	r1, r1, #16
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004cba:	4b0b      	ldr	r3, [pc, #44]	; (8004ce8 <xPortStartScheduler+0x40>)
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <xPortStartScheduler+0x40>)
 8004cc0:	21ff      	movs	r1, #255	; 0xff
 8004cc2:	0609      	lsls	r1, r1, #24
 8004cc4:	430a      	orrs	r2, r1
 8004cc6:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004cc8:	f000 f898 	bl	8004dfc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004ccc:	4b07      	ldr	r3, [pc, #28]	; (8004cec <xPortStartScheduler+0x44>)
 8004cce:	2200      	movs	r2, #0
 8004cd0:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vPortStartFirstTask();
 8004cd2:	f7ff ffcd 	bl	8004c70 <vPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004cd6:	f7ff f8cf 	bl	8003e78 <vTaskSwitchContext>
    prvTaskExitError();
 8004cda:	f7ff ffa5 	bl	8004c28 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	0018      	movs	r0, r3
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	46c0      	nop			; (mov r8, r8)
 8004ce8:	e000ed20 	.word	0xe000ed20
 8004cec:	20000010 	.word	0x20000010

08004cf0 <vPortYield>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004cf4:	4b05      	ldr	r3, [pc, #20]	; (8004d0c <vPortYield+0x1c>)
 8004cf6:	2280      	movs	r2, #128	; 0x80
 8004cf8:	0552      	lsls	r2, r2, #21
 8004cfa:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is completely
     * within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8004cfc:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8004d00:	f3bf 8f6f 	isb	sy
}
 8004d04:	46c0      	nop			; (mov r8, r8)
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	e000ed04 	.word	0xe000ed04

08004d10 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8004d14:	b672      	cpsid	i
    uxCriticalNesting++;
 8004d16:	4b06      	ldr	r3, [pc, #24]	; (8004d30 <vPortEnterCritical+0x20>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	1c5a      	adds	r2, r3, #1
 8004d1c:	4b04      	ldr	r3, [pc, #16]	; (8004d30 <vPortEnterCritical+0x20>)
 8004d1e:	601a      	str	r2, [r3, #0]
    __asm volatile ( "dsb" ::: "memory" );
 8004d20:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8004d24:	f3bf 8f6f 	isb	sy
}
 8004d28:	46c0      	nop			; (mov r8, r8)
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	46c0      	nop			; (mov r8, r8)
 8004d30:	20000010 	.word	0x20000010

08004d34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004d38:	4b09      	ldr	r3, [pc, #36]	; (8004d60 <vPortExitCritical+0x2c>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d101      	bne.n	8004d44 <vPortExitCritical+0x10>
 8004d40:	b672      	cpsid	i
 8004d42:	e7fe      	b.n	8004d42 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8004d44:	4b06      	ldr	r3, [pc, #24]	; (8004d60 <vPortExitCritical+0x2c>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	1e5a      	subs	r2, r3, #1
 8004d4a:	4b05      	ldr	r3, [pc, #20]	; (8004d60 <vPortExitCritical+0x2c>)
 8004d4c:	601a      	str	r2, [r3, #0]

    if( uxCriticalNesting == 0 )
 8004d4e:	4b04      	ldr	r3, [pc, #16]	; (8004d60 <vPortExitCritical+0x2c>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d100      	bne.n	8004d58 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8004d56:	b662      	cpsie	i
    }
}
 8004d58:	46c0      	nop			; (mov r8, r8)
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	46c0      	nop			; (mov r8, r8)
 8004d60:	20000010 	.word	0x20000010

08004d64 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
    __asm volatile (
 8004d64:	f3ef 8010 	mrs	r0, PRIMASK
 8004d68:	b672      	cpsid	i
 8004d6a:	4770      	bx	lr
        " mrs r0, PRIMASK	\n"
        " cpsid i			\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8004d6c:	46c0      	nop			; (mov r8, r8)
 8004d6e:	0018      	movs	r0, r3

08004d70 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
    __asm volatile (
 8004d70:	f380 8810 	msr	PRIMASK, r0
 8004d74:	4770      	bx	lr
        " msr PRIMASK, r0	\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8004d76:	46c0      	nop			; (mov r8, r8)
	...

08004d80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004d80:	f3ef 8009 	mrs	r0, PSP
 8004d84:	4b0e      	ldr	r3, [pc, #56]	; (8004dc0 <pxCurrentTCBConst>)
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	3820      	subs	r0, #32
 8004d8a:	6010      	str	r0, [r2, #0]
 8004d8c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004d8e:	4644      	mov	r4, r8
 8004d90:	464d      	mov	r5, r9
 8004d92:	4656      	mov	r6, sl
 8004d94:	465f      	mov	r7, fp
 8004d96:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004d98:	b508      	push	{r3, lr}
 8004d9a:	b672      	cpsid	i
 8004d9c:	f7ff f86c 	bl	8003e78 <vTaskSwitchContext>
 8004da0:	b662      	cpsie	i
 8004da2:	bc0c      	pop	{r2, r3}
 8004da4:	6811      	ldr	r1, [r2, #0]
 8004da6:	6808      	ldr	r0, [r1, #0]
 8004da8:	3010      	adds	r0, #16
 8004daa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004dac:	46a0      	mov	r8, r4
 8004dae:	46a9      	mov	r9, r5
 8004db0:	46b2      	mov	sl, r6
 8004db2:	46bb      	mov	fp, r7
 8004db4:	f380 8809 	msr	PSP, r0
 8004db8:	3820      	subs	r0, #32
 8004dba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004dbc:	4718      	bx	r3
 8004dbe:	46c0      	nop			; (mov r8, r8)

08004dc0 <pxCurrentTCBConst>:
 8004dc0:	20000164 	.word	0x20000164
        "	bx r3								\n"
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	  "
    );
}
 8004dc4:	46c0      	nop			; (mov r8, r8)
 8004dc6:	46c0      	nop			; (mov r8, r8)

08004dc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8004dce:	f7ff ffc9 	bl	8004d64 <ulSetInterruptMaskFromISR>
 8004dd2:	0003      	movs	r3, r0
 8004dd4:	607b      	str	r3, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004dd6:	f7fe ff43 	bl	8003c60 <xTaskIncrementTick>
 8004dda:	1e03      	subs	r3, r0, #0
 8004ddc:	d003      	beq.n	8004de6 <SysTick_Handler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004dde:	4b06      	ldr	r3, [pc, #24]	; (8004df8 <SysTick_Handler+0x30>)
 8004de0:	2280      	movs	r2, #128	; 0x80
 8004de2:	0552      	lsls	r2, r2, #21
 8004de4:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	0018      	movs	r0, r3
 8004dea:	f7ff ffc1 	bl	8004d70 <vClearInterruptMaskFromISR>
}
 8004dee:	46c0      	nop			; (mov r8, r8)
 8004df0:	46bd      	mov	sp, r7
 8004df2:	b002      	add	sp, #8
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	46c0      	nop			; (mov r8, r8)
 8004df8:	e000ed04 	.word	0xe000ed04

08004dfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e00:	4b0b      	ldr	r3, [pc, #44]	; (8004e30 <vPortSetupTimerInterrupt+0x34>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e06:	4b0b      	ldr	r3, [pc, #44]	; (8004e34 <vPortSetupTimerInterrupt+0x38>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e0c:	4b0a      	ldr	r3, [pc, #40]	; (8004e38 <vPortSetupTimerInterrupt+0x3c>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	22fa      	movs	r2, #250	; 0xfa
 8004e12:	0091      	lsls	r1, r2, #2
 8004e14:	0018      	movs	r0, r3
 8004e16:	f7fb f977 	bl	8000108 <__udivsi3>
 8004e1a:	0003      	movs	r3, r0
 8004e1c:	001a      	movs	r2, r3
 8004e1e:	4b07      	ldr	r3, [pc, #28]	; (8004e3c <vPortSetupTimerInterrupt+0x40>)
 8004e20:	3a01      	subs	r2, #1
 8004e22:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e24:	4b02      	ldr	r3, [pc, #8]	; (8004e30 <vPortSetupTimerInterrupt+0x34>)
 8004e26:	2207      	movs	r2, #7
 8004e28:	601a      	str	r2, [r3, #0]
}
 8004e2a:	46c0      	nop			; (mov r8, r8)
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	e000e010 	.word	0xe000e010
 8004e34:	e000e018 	.word	0xe000e018
 8004e38:	20000000 	.word	0x20000000
 8004e3c:	e000e014 	.word	0xe000e014

08004e40 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b088      	sub	sp, #32
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8004e4c:	f7fe fdfc 	bl	8003a48 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004e50:	4b4a      	ldr	r3, [pc, #296]	; (8004f7c <pvPortMalloc+0x13c>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d101      	bne.n	8004e5c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004e58:	f000 f8e6 	bl	8005028 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d012      	beq.n	8004e88 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8004e62:	2208      	movs	r2, #8
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2107      	movs	r1, #7
 8004e68:	400b      	ands	r3, r1
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	3308      	adds	r3, #8
 8004e6e:	613b      	str	r3, [r7, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	43db      	mvns	r3, r3
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d804      	bhi.n	8004e84 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	18d3      	adds	r3, r2, r3
 8004e80:	607b      	str	r3, [r7, #4]
 8004e82:	e001      	b.n	8004e88 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8004e84:	2300      	movs	r3, #0
 8004e86:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	db68      	blt.n	8004f60 <pvPortMalloc+0x120>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d065      	beq.n	8004f60 <pvPortMalloc+0x120>
 8004e94:	4b3a      	ldr	r3, [pc, #232]	; (8004f80 <pvPortMalloc+0x140>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d860      	bhi.n	8004f60 <pvPortMalloc+0x120>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004e9e:	4b39      	ldr	r3, [pc, #228]	; (8004f84 <pvPortMalloc+0x144>)
 8004ea0:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8004ea2:	4b38      	ldr	r3, [pc, #224]	; (8004f84 <pvPortMalloc+0x144>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ea8:	e004      	b.n	8004eb4 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d903      	bls.n	8004ec6 <pvPortMalloc+0x86>
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1f1      	bne.n	8004eaa <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004ec6:	4b2d      	ldr	r3, [pc, #180]	; (8004f7c <pvPortMalloc+0x13c>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	69fa      	ldr	r2, [r7, #28]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d047      	beq.n	8004f60 <pvPortMalloc+0x120>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2208      	movs	r2, #8
 8004ed6:	189b      	adds	r3, r3, r2
 8004ed8:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	1ad2      	subs	r2, r2, r3
 8004eea:	2308      	movs	r3, #8
 8004eec:	005b      	lsls	r3, r3, #1
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d916      	bls.n	8004f20 <pvPortMalloc+0xe0>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004ef2:	69fa      	ldr	r2, [r7, #28]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	18d3      	adds	r3, r2, r3
 8004ef8:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2207      	movs	r2, #7
 8004efe:	4013      	ands	r3, r2
 8004f00:	d001      	beq.n	8004f06 <pvPortMalloc+0xc6>
 8004f02:	b672      	cpsid	i
 8004f04:	e7fe      	b.n	8004f04 <pvPortMalloc+0xc4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	1ad2      	subs	r2, r2, r3
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	f000 f8de 	bl	80050dc <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f20:	4b17      	ldr	r3, [pc, #92]	; (8004f80 <pvPortMalloc+0x140>)
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	1ad2      	subs	r2, r2, r3
 8004f2a:	4b15      	ldr	r3, [pc, #84]	; (8004f80 <pvPortMalloc+0x140>)
 8004f2c:	601a      	str	r2, [r3, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f2e:	4b14      	ldr	r3, [pc, #80]	; (8004f80 <pvPortMalloc+0x140>)
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	4b15      	ldr	r3, [pc, #84]	; (8004f88 <pvPortMalloc+0x148>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d203      	bcs.n	8004f42 <pvPortMalloc+0x102>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f3a:	4b11      	ldr	r3, [pc, #68]	; (8004f80 <pvPortMalloc+0x140>)
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	4b12      	ldr	r3, [pc, #72]	; (8004f88 <pvPortMalloc+0x148>)
 8004f40:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	2280      	movs	r2, #128	; 0x80
 8004f48:	0612      	lsls	r2, r2, #24
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	2200      	movs	r2, #0
 8004f54:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004f56:	4b0d      	ldr	r3, [pc, #52]	; (8004f8c <pvPortMalloc+0x14c>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	1c5a      	adds	r2, r3, #1
 8004f5c:	4b0b      	ldr	r3, [pc, #44]	; (8004f8c <pvPortMalloc+0x14c>)
 8004f5e:	601a      	str	r2, [r3, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004f60:	f7fe fd7e 	bl	8003a60 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	2207      	movs	r2, #7
 8004f68:	4013      	ands	r3, r2
 8004f6a:	d001      	beq.n	8004f70 <pvPortMalloc+0x130>
 8004f6c:	b672      	cpsid	i
 8004f6e:	e7fe      	b.n	8004f6e <pvPortMalloc+0x12e>
    return pvReturn;
 8004f70:	697b      	ldr	r3, [r7, #20]
}
 8004f72:	0018      	movs	r0, r3
 8004f74:	46bd      	mov	sp, r7
 8004f76:	b008      	add	sp, #32
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	46c0      	nop			; (mov r8, r8)
 8004f7c:	20001c10 	.word	0x20001c10
 8004f80:	20001c14 	.word	0x20001c14
 8004f84:	20001c08 	.word	0x20001c08
 8004f88:	20001c18 	.word	0x20001c18
 8004f8c:	20001c1c 	.word	0x20001c1c

08004f90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d039      	beq.n	8005016 <vPortFree+0x86>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004fa2:	2308      	movs	r3, #8
 8004fa4:	425b      	negs	r3, r3
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	18d3      	adds	r3, r2, r3
 8004faa:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	db01      	blt.n	8004fbc <vPortFree+0x2c>
 8004fb8:	b672      	cpsid	i
 8004fba:	e7fe      	b.n	8004fba <vPortFree+0x2a>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d001      	beq.n	8004fc8 <vPortFree+0x38>
 8004fc4:	b672      	cpsid	i
 8004fc6:	e7fe      	b.n	8004fc6 <vPortFree+0x36>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	0fdb      	lsrs	r3, r3, #31
 8004fce:	1c1a      	adds	r2, r3, #0
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d01d      	beq.n	8005016 <vPortFree+0x86>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d119      	bne.n	8005016 <vPortFree+0x86>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	085a      	lsrs	r2, r3, #1
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8004fee:	f7fe fd2b 	bl	8003a48 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	4b0a      	ldr	r3, [pc, #40]	; (8005020 <vPortFree+0x90>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	18d2      	adds	r2, r2, r3
 8004ffc:	4b08      	ldr	r3, [pc, #32]	; (8005020 <vPortFree+0x90>)
 8004ffe:	601a      	str	r2, [r3, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	0018      	movs	r0, r3
 8005004:	f000 f86a 	bl	80050dc <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8005008:	4b06      	ldr	r3, [pc, #24]	; (8005024 <vPortFree+0x94>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	4b05      	ldr	r3, [pc, #20]	; (8005024 <vPortFree+0x94>)
 8005010:	601a      	str	r2, [r3, #0]
                }
                ( void ) xTaskResumeAll();
 8005012:	f7fe fd25 	bl	8003a60 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8005016:	46c0      	nop			; (mov r8, r8)
 8005018:	46bd      	mov	sp, r7
 800501a:	b004      	add	sp, #16
 800501c:	bd80      	pop	{r7, pc}
 800501e:	46c0      	nop			; (mov r8, r8)
 8005020:	20001c14 	.word	0x20001c14
 8005024:	20001c20 	.word	0x20001c20

08005028 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800502e:	4b25      	ldr	r3, [pc, #148]	; (80050c4 <prvHeapInit+0x9c>)
 8005030:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8005032:	4b25      	ldr	r3, [pc, #148]	; (80050c8 <prvHeapInit+0xa0>)
 8005034:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2207      	movs	r2, #7
 800503a:	4013      	ands	r3, r2
 800503c:	d00c      	beq.n	8005058 <prvHeapInit+0x30>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	3307      	adds	r3, #7
 8005042:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2207      	movs	r2, #7
 8005048:	4393      	bics	r3, r2
 800504a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 800504c:	68ba      	ldr	r2, [r7, #8]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	1ad2      	subs	r2, r2, r3
 8005052:	4b1d      	ldr	r3, [pc, #116]	; (80050c8 <prvHeapInit+0xa0>)
 8005054:	18d3      	adds	r3, r2, r3
 8005056:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800505c:	4b1b      	ldr	r3, [pc, #108]	; (80050cc <prvHeapInit+0xa4>)
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	601a      	str	r2, [r3, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8005062:	4b1a      	ldr	r3, [pc, #104]	; (80050cc <prvHeapInit+0xa4>)
 8005064:	2200      	movs	r2, #0
 8005066:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	68ba      	ldr	r2, [r7, #8]
 800506c:	18d3      	adds	r3, r2, r3
 800506e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005070:	2208      	movs	r2, #8
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	1a9b      	subs	r3, r3, r2
 8005076:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2207      	movs	r2, #7
 800507c:	4393      	bics	r3, r2
 800507e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	4b13      	ldr	r3, [pc, #76]	; (80050d0 <prvHeapInit+0xa8>)
 8005084:	601a      	str	r2, [r3, #0]
    pxEnd->xBlockSize = 0;
 8005086:	4b12      	ldr	r3, [pc, #72]	; (80050d0 <prvHeapInit+0xa8>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2200      	movs	r2, #0
 800508c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800508e:	4b10      	ldr	r3, [pc, #64]	; (80050d0 <prvHeapInit+0xa8>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2200      	movs	r2, #0
 8005094:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	1ad2      	subs	r2, r2, r3
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80050a4:	4b0a      	ldr	r3, [pc, #40]	; (80050d0 <prvHeapInit+0xa8>)
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685a      	ldr	r2, [r3, #4]
 80050b0:	4b08      	ldr	r3, [pc, #32]	; (80050d4 <prvHeapInit+0xac>)
 80050b2:	601a      	str	r2, [r3, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	4b07      	ldr	r3, [pc, #28]	; (80050d8 <prvHeapInit+0xb0>)
 80050ba:	601a      	str	r2, [r3, #0]
}
 80050bc:	46c0      	nop			; (mov r8, r8)
 80050be:	46bd      	mov	sp, r7
 80050c0:	b004      	add	sp, #16
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	00001964 	.word	0x00001964
 80050c8:	200002a4 	.word	0x200002a4
 80050cc:	20001c08 	.word	0x20001c08
 80050d0:	20001c10 	.word	0x20001c10
 80050d4:	20001c18 	.word	0x20001c18
 80050d8:	20001c14 	.word	0x20001c14

080050dc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80050e4:	4b27      	ldr	r3, [pc, #156]	; (8005184 <prvInsertBlockIntoFreeList+0xa8>)
 80050e6:	60fb      	str	r3, [r7, #12]
 80050e8:	e002      	b.n	80050f0 <prvInsertBlockIntoFreeList+0x14>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d8f7      	bhi.n	80050ea <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	68ba      	ldr	r2, [r7, #8]
 8005104:	18d3      	adds	r3, r2, r3
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	429a      	cmp	r2, r3
 800510a:	d108      	bne.n	800511e <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	18d2      	adds	r2, r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	18d2      	adds	r2, r2, r3
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	429a      	cmp	r2, r3
 8005130:	d118      	bne.n	8005164 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	4b14      	ldr	r3, [pc, #80]	; (8005188 <prvInsertBlockIntoFreeList+0xac>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	429a      	cmp	r2, r3
 800513c:	d00d      	beq.n	800515a <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	18d2      	adds	r2, r2, r3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	601a      	str	r2, [r3, #0]
 8005158:	e008      	b.n	800516c <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800515a:	4b0b      	ldr	r3, [pc, #44]	; (8005188 <prvInsertBlockIntoFreeList+0xac>)
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	601a      	str	r2, [r3, #0]
 8005162:	e003      	b.n	800516c <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	429a      	cmp	r2, r3
 8005172:	d002      	beq.n	800517a <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800517a:	46c0      	nop			; (mov r8, r8)
 800517c:	46bd      	mov	sp, r7
 800517e:	b004      	add	sp, #16
 8005180:	bd80      	pop	{r7, pc}
 8005182:	46c0      	nop			; (mov r8, r8)
 8005184:	20001c08 	.word	0x20001c08
 8005188:	20001c10 	.word	0x20001c10

0800518c <__libc_init_array>:
 800518c:	b570      	push	{r4, r5, r6, lr}
 800518e:	2600      	movs	r6, #0
 8005190:	4d0c      	ldr	r5, [pc, #48]	; (80051c4 <__libc_init_array+0x38>)
 8005192:	4c0d      	ldr	r4, [pc, #52]	; (80051c8 <__libc_init_array+0x3c>)
 8005194:	1b64      	subs	r4, r4, r5
 8005196:	10a4      	asrs	r4, r4, #2
 8005198:	42a6      	cmp	r6, r4
 800519a:	d109      	bne.n	80051b0 <__libc_init_array+0x24>
 800519c:	2600      	movs	r6, #0
 800519e:	f000 f82b 	bl	80051f8 <_init>
 80051a2:	4d0a      	ldr	r5, [pc, #40]	; (80051cc <__libc_init_array+0x40>)
 80051a4:	4c0a      	ldr	r4, [pc, #40]	; (80051d0 <__libc_init_array+0x44>)
 80051a6:	1b64      	subs	r4, r4, r5
 80051a8:	10a4      	asrs	r4, r4, #2
 80051aa:	42a6      	cmp	r6, r4
 80051ac:	d105      	bne.n	80051ba <__libc_init_array+0x2e>
 80051ae:	bd70      	pop	{r4, r5, r6, pc}
 80051b0:	00b3      	lsls	r3, r6, #2
 80051b2:	58eb      	ldr	r3, [r5, r3]
 80051b4:	4798      	blx	r3
 80051b6:	3601      	adds	r6, #1
 80051b8:	e7ee      	b.n	8005198 <__libc_init_array+0xc>
 80051ba:	00b3      	lsls	r3, r6, #2
 80051bc:	58eb      	ldr	r3, [r5, r3]
 80051be:	4798      	blx	r3
 80051c0:	3601      	adds	r6, #1
 80051c2:	e7f2      	b.n	80051aa <__libc_init_array+0x1e>
 80051c4:	0800533c 	.word	0x0800533c
 80051c8:	0800533c 	.word	0x0800533c
 80051cc:	0800533c 	.word	0x0800533c
 80051d0:	08005340 	.word	0x08005340

080051d4 <memcpy>:
 80051d4:	2300      	movs	r3, #0
 80051d6:	b510      	push	{r4, lr}
 80051d8:	429a      	cmp	r2, r3
 80051da:	d100      	bne.n	80051de <memcpy+0xa>
 80051dc:	bd10      	pop	{r4, pc}
 80051de:	5ccc      	ldrb	r4, [r1, r3]
 80051e0:	54c4      	strb	r4, [r0, r3]
 80051e2:	3301      	adds	r3, #1
 80051e4:	e7f8      	b.n	80051d8 <memcpy+0x4>

080051e6 <memset>:
 80051e6:	0003      	movs	r3, r0
 80051e8:	1882      	adds	r2, r0, r2
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d100      	bne.n	80051f0 <memset+0xa>
 80051ee:	4770      	bx	lr
 80051f0:	7019      	strb	r1, [r3, #0]
 80051f2:	3301      	adds	r3, #1
 80051f4:	e7f9      	b.n	80051ea <memset+0x4>
	...

080051f8 <_init>:
 80051f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051fa:	46c0      	nop			; (mov r8, r8)
 80051fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051fe:	bc08      	pop	{r3}
 8005200:	469e      	mov	lr, r3
 8005202:	4770      	bx	lr

08005204 <_fini>:
 8005204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005206:	46c0      	nop			; (mov r8, r8)
 8005208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800520a:	bc08      	pop	{r3}
 800520c:	469e      	mov	lr, r3
 800520e:	4770      	bx	lr
