$date
	Sat Aug 26 15:53:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_ReLU $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # data_in [31:0] $end
$scope module relu $end
$var wire 32 $ data_in [31:0] $end
$var wire 32 % data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
1"
bx !
$end
#500
0"
#1000
b101 !
b101 %
1"
b101 #
b101 $
#1500
0"
#2000
b1000 !
b1000 %
1"
b1000 #
b1000 $
#2500
0"
#3000
b1010 !
b1010 %
1"
b1010 #
b1010 $
#3500
0"
#4000
b1101101001001 !
b1101101001001 %
1"
b1101101001001 #
b1101101001001 $
#4500
0"
#5000
b1000101000101 !
b1000101000101 %
1"
b1000101000101 #
b1000101000101 $
#5500
0"
#6000
b0 !
b0 %
1"
b11111111111111111111111111111000 #
b11111111111111111111111111111000 $
#6500
0"
#7000
b1000 !
b1000 %
1"
b1000 #
b1000 $
#7500
0"
#8000
b0 !
b0 %
1"
b11111111111111111110101010010001 #
b11111111111111111110101010010001 $
#8500
0"
#9000
b1101101001001 !
b1101101001001 %
1"
b1101101001001 #
b1101101001001 $
#9500
0"
#10000
b0 !
b0 %
1"
b11111111111111111101110111010111 #
b11111111111111111101110111010111 $
