#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 06 21:12:43 2017
# Process ID: 11640
# Current directory: C:/Users/winiarcc/ECE/SecurityDevice
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16100 C:\Users\winiarcc\ECE\SecurityDevice\SecurityDevice.xpr
# Log file: C:/Users/winiarcc/ECE/SecurityDevice/vivado.log
# Journal file: C:/Users/winiarcc/ECE/SecurityDevice\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/KeyPadController_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'KeyPadController_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
"xvlog -m64 --relax -prj KeyPadController_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module BinaryCounter
WARNING: [VRFC 10-756] identifier MAXVAL is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:57]
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module PasswordStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/Mock_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController
INFO: [VRFC 10-2458] undeclared symbol rest, assumed default net type wire [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [VRFC 10-311] analyzing module KeyPadDecoder
INFO: [VRFC 10-311] analyzing module DigitStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/DisplayController_LiveTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayController_LiveTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-756] identifier buttonPressed is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/Mock_KeyPadDecoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryPulseGenerator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryCounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryCounter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/DigitStore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitStore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/LevelToPulse_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/KeyPadController_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6cde66dc7f614c98b52c68b3aeb0d52e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyPadController_tb_behav xil_defaultlib.KeyPadController_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 84. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 84. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LevelToPulse
Compiling module xil_defaultlib.BinaryCounter(MAXVAL=5)
Compiling module xil_defaultlib.Decoder_
Compiling module xil_defaultlib.DigitStore
Compiling module xil_defaultlib.KeyPadController
Compiling module xil_defaultlib.KeyPadController_tb
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3345] Unable to remove previous simulation file xsim.dir/KeyPadController_tb_behav/xsimk.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Access is denied: "xsim.dir/KeyPadController_tb_behav/xsimk.exe".
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/.Xil/Vivado-11640-ECE419-1WCVM02/dcp/TopLevel.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/.Xil/Vivado-11640-ECE419-1WCVM02/dcp/TopLevel.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1042.824 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1042.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.457 ; gain = 331.242
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274551978A
set_property PROGRAM.FILE {C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/TopLevel.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/TopLevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Dec 06 21:15:10 2017] Launched synth_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/synth_1/runme.log
[Wed Dec 06 21:15:10 2017] Launched impl_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/KeyPadController_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'KeyPadController_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
"xvlog -m64 --relax -prj KeyPadController_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module BinaryCounter
WARNING: [VRFC 10-756] identifier MAXVAL is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:57]
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module PasswordStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/Mock_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController
INFO: [VRFC 10-2458] undeclared symbol rest, assumed default net type wire [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [VRFC 10-311] analyzing module KeyPadDecoder
INFO: [VRFC 10-311] analyzing module DigitStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/DisplayController_LiveTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayController_LiveTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-756] identifier buttonPressed is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/Mock_KeyPadDecoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryPulseGenerator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryCounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryCounter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/DigitStore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitStore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/LevelToPulse_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/KeyPadController_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6cde66dc7f614c98b52c68b3aeb0d52e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyPadController_tb_behav xil_defaultlib.KeyPadController_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 84. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 84. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LevelToPulse
Compiling module xil_defaultlib.BinaryCounter(MAXVAL=5)
Compiling module xil_defaultlib.Decoder_
Compiling module xil_defaultlib.DigitStore
Compiling module xil_defaultlib.KeyPadController
Compiling module xil_defaultlib.KeyPadController_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot KeyPadController_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xsim.dir/KeyPadController_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 06 21:15:29 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "KeyPadController_tb_behav -key {Behavioral:sim_1:Functional:KeyPadController_tb} -tclbatch {KeyPadController_tb.tcl} -view {C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg
source KeyPadController_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'KeyPadController_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_forces { {/KeyPadController_tb/newPassword} }
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/TopLevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
save_wave_config {C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/KeyPadController_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'KeyPadController_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
"xvlog -m64 --relax -prj KeyPadController_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module BinaryCounter
WARNING: [VRFC 10-756] identifier MAXVAL is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:57]
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module PasswordStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/Mock_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController
INFO: [VRFC 10-2458] undeclared symbol rest, assumed default net type wire [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [VRFC 10-311] analyzing module DigitStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/DisplayController_LiveTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayController_LiveTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-756] identifier buttonPressed is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/Mock_KeyPadDecoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryPulseGenerator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryCounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryCounter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/DigitStore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitStore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/LevelToPulse_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/KeyPadController_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6cde66dc7f614c98b52c68b3aeb0d52e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyPadController_tb_behav xil_defaultlib.KeyPadController_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LevelToPulse
Compiling module xil_defaultlib.BinaryCounter(MAXVAL=5)
Compiling module xil_defaultlib.Decoder_
Compiling module xil_defaultlib.DigitStore
Compiling module xil_defaultlib.KeyPadController
Compiling module xil_defaultlib.KeyPadController_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot KeyPadController_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xsim.dir/KeyPadController_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 06 21:24:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "KeyPadController_tb_behav -key {Behavioral:sim_1:Functional:KeyPadController_tb} -tclbatch {KeyPadController_tb.tcl} -view {C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg
source KeyPadController_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'KeyPadController_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Dec 06 21:27:47 2017] Launched synth_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/synth_1/runme.log
[Wed Dec 06 21:27:47 2017] Launched impl_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/runme.log
save_wave_config {C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/KeyPadController_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'KeyPadController_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
"xvlog -m64 --relax -prj KeyPadController_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module BinaryCounter
WARNING: [VRFC 10-756] identifier MAXVAL is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:57]
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module PasswordStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/Mock_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController
INFO: [VRFC 10-2458] undeclared symbol rest, assumed default net type wire [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [VRFC 10-311] analyzing module DigitStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/DisplayController_LiveTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayController_LiveTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-756] identifier buttonPressed is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/Mock_KeyPadDecoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryPulseGenerator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryCounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryCounter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/DigitStore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitStore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/LevelToPulse_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/KeyPadController_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6cde66dc7f614c98b52c68b3aeb0d52e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyPadController_tb_behav xil_defaultlib.KeyPadController_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 20 for port out [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LevelToPulse
Compiling module xil_defaultlib.BinaryCounter(MAXVAL=5)
Compiling module xil_defaultlib.Decoder_
Compiling module xil_defaultlib.DigitStore
Compiling module xil_defaultlib.KeyPadController
Compiling module xil_defaultlib.KeyPadController_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot KeyPadController_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xsim.dir/KeyPadController_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 06 21:28:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "KeyPadController_tb_behav -key {Behavioral:sim_1:Functional:KeyPadController_tb} -tclbatch {KeyPadController_tb.tcl} -view {C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg
source KeyPadController_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'KeyPadController_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/TopLevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/KeyPadController_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'KeyPadController_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
"xvlog -m64 --relax -prj KeyPadController_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module BinaryCounter
WARNING: [VRFC 10-756] identifier MAXVAL is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:57]
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module PasswordStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/Mock_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController
INFO: [VRFC 10-2458] undeclared symbol rest, assumed default net type wire [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [VRFC 10-311] analyzing module DigitStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/DisplayController_LiveTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayController_LiveTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-756] identifier buttonPressed is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/Mock_KeyPadDecoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryPulseGenerator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryCounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryCounter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/DigitStore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitStore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/LevelToPulse_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/KeyPadController_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6cde66dc7f614c98b52c68b3aeb0d52e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyPadController_tb_behav xil_defaultlib.KeyPadController_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LevelToPulse
Compiling module xil_defaultlib.BinaryCounter(MAXVAL=5)
Compiling module xil_defaultlib.Decoder_
Compiling module xil_defaultlib.DigitStore
Compiling module xil_defaultlib.KeyPadController
Compiling module xil_defaultlib.KeyPadController_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot KeyPadController_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xsim.dir/KeyPadController_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 06 21:30:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "KeyPadController_tb_behav -key {Behavioral:sim_1:Functional:KeyPadController_tb} -tclbatch {KeyPadController_tb.tcl} -view {C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg
source KeyPadController_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'KeyPadController_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/KeyPadController_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'KeyPadController_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
"xvlog -m64 --relax -prj KeyPadController_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module BinaryCounter
WARNING: [VRFC 10-756] identifier MAXVAL is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:57]
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module PasswordStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/Mock_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController
INFO: [VRFC 10-2458] undeclared symbol rest, assumed default net type wire [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [VRFC 10-311] analyzing module DigitStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/DisplayController_LiveTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayController_LiveTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-756] identifier buttonPressed is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/Mock_KeyPadDecoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryPulseGenerator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryCounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryCounter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/DigitStore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitStore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/LevelToPulse_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/KeyPadController_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6cde66dc7f614c98b52c68b3aeb0d52e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyPadController_tb_behav xil_defaultlib.KeyPadController_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LevelToPulse
Compiling module xil_defaultlib.BinaryCounter(MAXVAL=5)
Compiling module xil_defaultlib.Decoder_
Compiling module xil_defaultlib.DigitStore
Compiling module xil_defaultlib.KeyPadController
Compiling module xil_defaultlib.KeyPadController_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot KeyPadController_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xsim.dir/KeyPadController_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 06 21:36:52 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "KeyPadController_tb_behav -key {Behavioral:sim_1:Functional:KeyPadController_tb} -tclbatch {KeyPadController_tb.tcl} -view {C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg
source KeyPadController_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'KeyPadController_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/KeyPadController_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'KeyPadController_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
"xvlog -m64 --relax -prj KeyPadController_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module BinaryCounter
WARNING: [VRFC 10-756] identifier MAXVAL is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:57]
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module PasswordStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/Mock_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController
INFO: [VRFC 10-2458] undeclared symbol rest, assumed default net type wire [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [VRFC 10-311] analyzing module DigitStore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/LiveTests/DisplayController_LiveTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayController_LiveTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-756] identifier buttonPressed is used before its declaration [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadDecoder.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/Mock_KeyPadDecoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mock_KeyPadDecoder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryPulseGenerator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryPulseGenerator_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/BinaryCounter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryCounter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/DigitStore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitStore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/LevelToPulse_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LevelToPulse_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/winiarcc/ECE/SecurityDevice/TestBenches/KeyPadController_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPadController_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6cde66dc7f614c98b52c68b3aeb0d52e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyPadController_tb_behav xil_defaultlib.KeyPadController_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 3. Module KeyPadController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 55. Module BinaryCounter(MAXVAL=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv" Line 72. Module DigitStore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv" Line 3. Module LevelToPulse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LevelToPulse
Compiling module xil_defaultlib.BinaryCounter(MAXVAL=5)
Compiling module xil_defaultlib.Decoder_
Compiling module xil_defaultlib.DigitStore
Compiling module xil_defaultlib.KeyPadController
Compiling module xil_defaultlib.KeyPadController_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot KeyPadController_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav/xsim.dir/KeyPadController_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 06 21:37:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "KeyPadController_tb_behav -key {Behavioral:sim_1:Functional:KeyPadController_tb} -tclbatch {KeyPadController_tb.tcl} -view {C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/winiarcc/ECE/SecurityDevice/Mock_KeyPadDecoder_tb_behav.wcfg
source KeyPadController_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'KeyPadController_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Dec 06 21:39:51 2017] Launched synth_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/synth_1/runme.log
[Wed Dec 06 21:39:51 2017] Launched impl_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/TopLevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Dec 06 21:45:03 2017] Launched synth_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/synth_1/runme.log
[Wed Dec 06 21:45:03 2017] Launched impl_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/TopLevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Dec 06 21:49:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/synth_1/runme.log
[Wed Dec 06 21:49:04 2017] Launched impl_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/TopLevel.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Dec 06 21:52:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/synth_1/runme.log
[Wed Dec 06 21:52:32 2017] Launched impl_1...
Run output will be captured here: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/impl_1/runme.log
