--- pipe-nt.hcl	2024-02-23 12:00:54.623913306 +0900
+++ pipe-nt.hcl.new	2024-02-23 14:15:03.211371780 +0900
@@ -139,7 +139,8 @@
 ## What address should instruction be fetched at
 word f_pc = [
 	# Mispredicted branch.  Fetch at incremented PC
-	M_icode == IJXX && !M_Cnd : M_valA;
+	M_icode == IJXX && M_ifun == UNCOND && !M_Cnd : M_valA;
+	M_icode == IJXX && !(M_ifun == UNCOND) && M_Cnd : M_valA;
 	# Completion of RET instruction
 	W_icode == IRET : W_valM;
 	# Default: Use predicted value of PC
@@ -183,7 +184,8 @@
 # Predict next value of PC
 word f_predPC = [
 	# BNT: This is where you'll change the branch prediction rule
-	f_icode in { IJXX, ICALL } : f_valC;
+	f_icode == IJXX && f_ifun == UNCOND : f_valC;
+	f_icode in { ICALL } : f_valC;
 	1 : f_valP;
 ];
 
@@ -273,7 +275,10 @@
 	!m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS, SHLT };
 
 ## Generate valA in execute stage
-word e_valA = E_valA;    # Pass valA through stage
+word e_valA = [
+	E_icode == IJXX && !(E_ifun == UNCOND) : E_valC;
+	1 : E_valA;
+];
 
 ## Set dstE to RNONE in event of not-taken conditional move
 word e_dstE = [
@@ -343,7 +348,8 @@
 
 bool D_bubble =
 	# Mispredicted branch
-	(E_icode == IJXX && !e_Cnd) ||
+	(E_icode == IJXX && E_ifun == UNCOND && !e_Cnd) ||
+	(E_icode == IJXX && !(E_ifun == UNCOND) && e_Cnd) ||
 	# Stalling at fetch while ret passes through pipeline
 	# but not condition for a load/use hazard
 	!(E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }) &&
@@ -354,7 +360,8 @@
 bool E_stall = 0;
 bool E_bubble =
 	# Mispredicted branch
-	(E_icode == IJXX && !e_Cnd) ||
+	(E_icode == IJXX && E_ifun == UNCOND && !e_Cnd) ||
+	(E_icode == IJXX && !(E_ifun == UNCOND) && e_Cnd) ||
 	# Conditions for a load/use hazard
 	E_icode in { IMRMOVQ, IPOPQ } &&
 	 E_dstM in { d_srcA, d_srcB};
