xmverilog(64): 20.09-s007: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xmverilog	20.09-s007: Started on Feb 22, 2023 at 19:08:06 CST
ncverilog
	kmap_tb.v
	+access+r
	+define+FSDB
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
file: kmap_tb.v
	module worklib.kmap_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.kmap_tb:v <0x51f39eb4>
			streams:   8, words: 15870
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Primitives:               8       1
		Registers:                7       7
		Scalar wires:             4       -
		Initial blocks:           3       3
		Pseudo assignments:       4       4
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.kmap_tb:v
Loading snapshot worklib.kmap_tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/xcelium/files/xmsimrc
xcelium> run
FSDB Dumper for IUS, Release Verdi_N-2017.12, Linux x86_64/64bit, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* : Create FSDB file 'kmap.fsdb'
*Verdi* : Begin traversing the scope (kmap_tb.kmap0), layer (0).
*Verdi* : End of traversing.
                   0ns, A=x,B=x,C=x,D=x,Out=x
                  10ns, A=0,B=0,C=0,D=0,Out=1
                  20ns, A=0,B=0,C=0,D=1,Out=1
                  30ns, A=0,B=0,C=1,D=0,Out=1
                  40ns, A=0,B=0,C=1,D=1,Out=0
                  50ns, A=0,B=1,C=0,D=0,Out=1
                  60ns, A=0,B=1,C=0,D=1,Out=1
                  70ns, A=0,B=1,C=1,D=0,Out=0
                  80ns, A=0,B=1,C=1,D=1,Out=0
                  90ns, A=1,B=0,C=0,D=0,Out=1
                 100ns, A=1,B=0,C=0,D=1,Out=0
                 110ns, A=1,B=0,C=1,D=0,Out=1
                 120ns, A=1,B=0,C=1,D=1,Out=1
                 130ns, A=1,B=1,C=0,D=0,Out=0
                 140ns, A=1,B=1,C=0,D=1,Out=0
                 150ns, A=1,B=1,C=1,D=0,Out=1
                 160ns, A=1,B=1,C=1,D=1,Out=1




        **************************               
        *                        *       |__||  
        *  Congratulations !!    *      / O.O  | 
        *                        *    /_____   | 
        *  Simulation PASS!!     *   /^ ^ ^ \  |
        *                        *  |^ ^ ^ ^ |w| 
        **************************   \m___m__|_|


Simulation complete via $finish(1) at time 170 NS + 0
./kmap_tb.v:76 		$finish;	
xcelium> exit
TOOL:	xmverilog	20.09-s007: Exiting on Feb 22, 2023 at 19:08:07 CST  (total: 00:00:01)
