;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #24, -805
	SUB #24, -805
	MOV #-17, -26
	MOV 12, @18
	SUB <-507, -20
	MOV @197, @956
	MOV @197, @956
	ADD 210, 830
	JMP 394, @610
	MOV @197, @956
	JMP 394, @610
	ADD 210, 830
	JMP 394, @610
	DJN 0, 900
	SUB @121, 103
	SPL 0, #190
	SLT @249, -280
	JMN <394, @610
	MOV -7, <-20
	ADD 210, 830
	JMZ 100, 9
	JMN -7, @-20
	ADD 210, 830
	SUB <-24, 805
	MOV -1, <-20
	SUB @-127, 106
	SUB <0, @2
	MOV @197, @956
	MOV @197, @956
	MOV #-17, -26
	JMP -7, @-20
	SUB @127, 106
	MOV #-17, -26
	MOV -1, <-20
	MOV #-17, -26
	JMN -407, @-120
	JMP 94, @730
	JMP 94, @730
	JMP 94, @730
	SUB #-90, 39
	ADD #270, <1
	SPL 0, -835
	MOV -1, <-20
	SPL 0, -835
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
