# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU.srcs/sources_1/new/a_register.vhd" \
"../../../../CPU.srcs/sources_1/new/d_flip_flop.vhd" \
"../../../../CPU.srcs/sources_1/new/register.vhd" \
"../../../../CPU.srcs/sim_1/new/tb_a_register.vhd" \

# Do not sort compile order
nosort
