Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 30 20:07:27 2024
| Host         : nehemias-dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    857         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (857)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1712)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (857)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 783 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1712)
---------------------------------------------------
 There are 1712 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.832      -86.853                    185                 2686        0.105        0.000                      0                 2686        4.500        0.000                       0                  1591  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.832      -86.853                    185                 2686        0.105        0.000                      0                 2686        4.500        0.000                       0                  1591  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          185  Failing Endpoints,  Worst Slack       -0.832ns,  Total Violation      -86.853ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/wb_reg_write_tmp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 2.121ns (36.649%)  route 3.666ns (63.351%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 10.242 - 5.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.546     5.831    ex/i_clk
    SLICE_X36Y65         FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     6.287 r  ex/rs_tmp_reg[2]/Q
                         net (fo=23, routed)          1.181     7.469    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X42Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.593 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.593    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.106 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.106    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.223    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.452 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=10, routed)          0.828     9.280    ex/alu/resultado1
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.310     9.590 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.264     9.854    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.978 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=199, routed)         0.647    10.625    ex/o_ins_type[7]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124    10.749 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.746    11.495    ex/o_res_inferred__1_i_34_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=1, routed)           0.000    11.619    exmem/wb_reg_write_tmp_reg[4]_0[4]
    SLICE_X48Y72         FDRE                                         r  exmem/wb_reg_write_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.427    10.242    exmem/i_clk
    SLICE_X48Y72         FDRE                                         r  exmem/wb_reg_write_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.790    
                         clock uncertainty           -0.035    10.755    
    SLICE_X48Y72         FDRE (Setup_fdre_C_D)        0.032    10.787    exmem/wb_reg_write_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                 -0.832    

Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/wb_reg_write_tmp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.121ns (36.715%)  route 3.656ns (63.285%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 10.242 - 5.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.546     5.831    ex/i_clk
    SLICE_X36Y65         FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     6.287 r  ex/rs_tmp_reg[2]/Q
                         net (fo=23, routed)          1.181     7.469    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X42Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.593 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.593    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.106 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.106    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.223    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.452 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=10, routed)          0.828     9.280    ex/alu/resultado1
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.310     9.590 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.264     9.854    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.978 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=199, routed)         0.647    10.625    ex/o_ins_type[7]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124    10.749 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.735    11.484    ex/o_res_inferred__1_i_34_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.124    11.608 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=1, routed)           0.000    11.608    exmem/wb_reg_write_tmp_reg[4]_0[2]
    SLICE_X49Y72         FDRE                                         r  exmem/wb_reg_write_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.427    10.242    exmem/i_clk
    SLICE_X49Y72         FDRE                                         r  exmem/wb_reg_write_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.790    
                         clock uncertainty           -0.035    10.755    
    SLICE_X49Y72         FDRE (Setup_fdre_C_D)        0.034    10.789    exmem/wb_reg_write_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.789    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 -0.819    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.587ns (27.504%)  route 4.183ns (72.496%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 10.235 - 5.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.541     5.826    ex/i_clk
    SLICE_X44Y71         FDRE                                         r  ex/rt_tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     6.282 f  ex/rt_tmp_reg[24]/Q
                         net (fo=10, routed)          0.904     7.186    ex/alu/Q[24]
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.310 f  ex/alu/o_res_inferred_i_526/O
                         net (fo=1, routed)           0.667     7.977    ex/alu/o_res_inferred_i_526_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I4_O)        0.124     8.101 f  ex/alu/o_res_inferred_i_373/O
                         net (fo=1, routed)           0.585     8.686    ex/alu/o_res_inferred_i_373_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.810 r  ex/alu/o_res_inferred_i_178/O
                         net (fo=49, routed)          0.869     9.679    ex/alu/o_res_inferred_i_178_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.124     9.803 r  ex/alu/o_res_inferred_i_329/O
                         net (fo=1, routed)           0.000     9.803    ex/alu/o_res_inferred_i_329_n_0
    SLICE_X38Y75         MUXF7 (Prop_muxf7_I1_O)      0.214    10.017 r  ex/alu/o_res_inferred_i_146/O
                         net (fo=1, routed)           0.985    11.002    ex/alu/o_res_inferred_i_146_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.297    11.299 r  ex/alu/o_res_inferred_i_28/O
                         net (fo=3, routed)           0.173    11.472    ex/o_res_orig[4]
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124    11.596 r  ex/o_res_inferred__1_i_28/O
                         net (fo=1, routed)           0.000    11.596    exmem/res_tmp_reg[31]_0[4]
    SLICE_X36Y73         FDRE                                         r  exmem/res_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.420    10.235    exmem/i_clk
    SLICE_X36Y73         FDRE                                         r  exmem/res_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.783    
                         clock uncertainty           -0.035    10.748    
    SLICE_X36Y73         FDRE (Setup_fdre_C_D)        0.034    10.782    exmem/res_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.797ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.324ns (23.007%)  route 4.431ns (76.993%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 10.236 - 5.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.540     5.825    ex/i_clk
    SLICE_X41Y78         FDRE                                         r  ex/op_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456     6.281 f  ex/op_tmp_reg[2]/Q
                         net (fo=20, routed)          0.565     6.846    ex/alu/alu_tmp_reg[2][2]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.970 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.673     7.643    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.767 r  ex/alu/o_res_inferred_i_352/O
                         net (fo=1, routed)           0.442     8.209    ex/alu/o_res_inferred_i_352_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  ex/alu/o_res_inferred_i_163_comp/O
                         net (fo=36, routed)          0.540     8.873    ex/alu/o_res_inferred_i_163_n_0
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.997 r  ex/alu/o_res_inferred_i_168/O
                         net (fo=32, routed)          1.082    10.079    ex/alu/o_res_inferred_i_168_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.203 r  ex/alu/o_res_inferred_i_156/O
                         net (fo=1, routed)           0.824    11.027    ex/alu/o_res_inferred_i_156_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.151 r  ex/alu/o_res_inferred_i_31/O
                         net (fo=3, routed)           0.305    11.456    ex/o_res_orig[1]
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.580 r  ex/o_res_inferred__1_i_31/O
                         net (fo=1, routed)           0.000    11.580    exmem/res_tmp_reg[31]_0[1]
    SLICE_X39Y72         FDRE                                         r  exmem/res_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.421    10.236    exmem/i_clk
    SLICE_X39Y72         FDRE                                         r  exmem/res_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.784    
                         clock uncertainty           -0.035    10.749    
    SLICE_X39Y72         FDRE (Setup_fdre_C_D)        0.034    10.783    exmem/res_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                 -0.797    

Slack (VIOLATED) :        -0.789ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 2.121ns (36.940%)  route 3.621ns (63.060%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 10.239 - 5.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.546     5.831    ex/i_clk
    SLICE_X36Y65         FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     6.287 r  ex/rs_tmp_reg[2]/Q
                         net (fo=23, routed)          1.181     7.469    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X42Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.593 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.593    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.106 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.106    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.223    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.452 f  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=10, routed)          0.828     9.280    ex/alu/resultado1
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.310     9.590 f  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.264     9.854    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.978 f  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=199, routed)         0.647    10.625    ex/o_ins_type[7]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124    10.749 r  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.700    11.449    ex/o_res_inferred__1_i_34_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.573 r  ex/o_res_inferred__1_i_25/O
                         net (fo=1, routed)           0.000    11.573    exmem/res_tmp_reg[31]_0[7]
    SLICE_X47Y72         FDRE                                         r  exmem/res_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.424    10.239    exmem/i_clk
    SLICE_X47Y72         FDRE                                         r  exmem/res_tmp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.787    
                         clock uncertainty           -0.035    10.752    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.032    10.784    exmem/res_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 -0.789    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 2.121ns (36.939%)  route 3.621ns (63.061%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 10.242 - 5.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.546     5.831    ex/i_clk
    SLICE_X36Y65         FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     6.287 r  ex/rs_tmp_reg[2]/Q
                         net (fo=23, routed)          1.181     7.469    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X42Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.593 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.593    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.106 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.106    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.223    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.452 f  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=10, routed)          0.828     9.280    ex/alu/resultado1
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.310     9.590 f  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.264     9.854    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.978 f  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=199, routed)         0.647    10.625    ex/o_ins_type[7]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124    10.749 r  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.700    11.449    ex/o_res_inferred__1_i_34_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.573 r  ex/o_res_inferred__1_i_29/O
                         net (fo=1, routed)           0.000    11.573    exmem/res_tmp_reg[31]_0[3]
    SLICE_X51Y73         FDRE                                         r  exmem/res_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.427    10.242    exmem/i_clk
    SLICE_X51Y73         FDRE                                         r  exmem/res_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.790    
                         clock uncertainty           -0.035    10.755    
    SLICE_X51Y73         FDRE (Setup_fdre_C_D)        0.032    10.787    exmem/res_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 -0.786    

Slack (VIOLATED) :        -0.785ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.324ns (23.030%)  route 4.425ns (76.970%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 10.242 - 5.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.540     5.825    ex/i_clk
    SLICE_X41Y78         FDRE                                         r  ex/op_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456     6.281 f  ex/op_tmp_reg[2]/Q
                         net (fo=20, routed)          0.565     6.846    ex/alu/alu_tmp_reg[2][2]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.970 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.673     7.643    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.767 r  ex/alu/o_res_inferred_i_352/O
                         net (fo=1, routed)           0.442     8.209    ex/alu/o_res_inferred_i_352_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  ex/alu/o_res_inferred_i_163_comp/O
                         net (fo=36, routed)          0.685     9.018    ex/alu/o_res_inferred_i_163_n_0
    SLICE_X40Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  ex/alu/o_res_inferred_i_170/O
                         net (fo=32, routed)          1.503    10.645    ex/alu/o_res_inferred_i_170_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  ex/alu/o_res_inferred_i_40/O
                         net (fo=1, routed)           0.264    11.033    ex/alu/o_res_inferred_i_40_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.157 r  ex/alu/o_res_inferred_i_2/O
                         net (fo=1, routed)           0.293    11.451    ex/o_res_orig[30]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.124    11.575 r  ex/o_res_inferred__1_i_2/O
                         net (fo=1, routed)           0.000    11.575    exmem/res_tmp_reg[31]_0[30]
    SLICE_X45Y69         FDRE                                         r  exmem/res_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.427    10.242    exmem/i_clk
    SLICE_X45Y69         FDRE                                         r  exmem/res_tmp_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.790    
                         clock uncertainty           -0.035    10.755    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.034    10.789    exmem/res_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         10.789    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 -0.785    

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 1.324ns (23.069%)  route 4.415ns (76.931%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 10.236 - 5.000 ) 
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.540     5.825    ex/i_clk
    SLICE_X41Y78         FDRE                                         r  ex/op_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456     6.281 f  ex/op_tmp_reg[2]/Q
                         net (fo=20, routed)          0.565     6.846    ex/alu/alu_tmp_reg[2][2]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.970 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.673     7.643    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.767 r  ex/alu/o_res_inferred_i_352/O
                         net (fo=1, routed)           0.442     8.209    ex/alu/o_res_inferred_i_352_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  ex/alu/o_res_inferred_i_163_comp/O
                         net (fo=36, routed)          0.685     9.018    ex/alu/o_res_inferred_i_163_n_0
    SLICE_X40Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  ex/alu/o_res_inferred_i_170/O
                         net (fo=32, routed)          1.122    10.264    ex/alu/o_res_inferred_i_170_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I4_O)        0.124    10.388 r  ex/alu/o_res_inferred_i_76/O
                         net (fo=1, routed)           0.774    11.162    ex/alu/o_res_inferred_i_76_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.124    11.286 r  ex/alu/o_res_inferred_i_11/O
                         net (fo=1, routed)           0.154    11.441    ex/o_res_orig[21]
    SLICE_X37Y77         LUT3 (Prop_lut3_I2_O)        0.124    11.565 r  ex/o_res_inferred__1_i_11/O
                         net (fo=1, routed)           0.000    11.565    exmem/res_tmp_reg[31]_0[21]
    SLICE_X37Y77         FDRE                                         r  exmem/res_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.421    10.236    exmem/i_clk
    SLICE_X37Y77         FDRE                                         r  exmem/res_tmp_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.784    
                         clock uncertainty           -0.035    10.749    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.032    10.781    exmem/res_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                 -0.784    

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 ex/rt_tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 1.592ns (27.742%)  route 4.147ns (72.258%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 10.236 - 5.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.541     5.826    ex/i_clk
    SLICE_X44Y71         FDRE                                         r  ex/rt_tmp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     6.282 f  ex/rt_tmp_reg[24]/Q
                         net (fo=10, routed)          0.904     7.186    ex/alu/Q[24]
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.310 f  ex/alu/o_res_inferred_i_526/O
                         net (fo=1, routed)           0.667     7.977    ex/alu/o_res_inferred_i_526_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I4_O)        0.124     8.101 f  ex/alu/o_res_inferred_i_373/O
                         net (fo=1, routed)           0.585     8.686    ex/alu/o_res_inferred_i_373_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.810 r  ex/alu/o_res_inferred_i_178/O
                         net (fo=49, routed)          0.921     9.732    ex/alu/o_res_inferred_i_178_n_0
    SLICE_X45Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.856 r  ex/alu/o_res_inferred_i_299/O
                         net (fo=1, routed)           0.000     9.856    ex/alu/o_res_inferred_i_299_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.073 r  ex/alu/o_res_inferred_i_122/O
                         net (fo=1, routed)           0.794    10.866    ex/alu/o_res_inferred_i_122_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.299    11.165 r  ex/alu/o_res_inferred_i_22/O
                         net (fo=2, routed)           0.276    11.441    ex/o_res_orig[10]
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.565 r  ex/o_res_inferred__1_i_22/O
                         net (fo=1, routed)           0.000    11.565    exmem/res_tmp_reg[31]_0[10]
    SLICE_X47Y74         FDRE                                         r  exmem/res_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.421    10.236    exmem/i_clk
    SLICE_X47Y74         FDRE                                         r  exmem/res_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.798    
                         clock uncertainty           -0.035    10.763    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)        0.034    10.797    exmem/res_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                 -0.768    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/wb_reg_write_tmp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 2.121ns (36.780%)  route 3.646ns (63.220%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 10.241 - 5.000 ) 
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.546     5.831    ex/i_clk
    SLICE_X36Y65         FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     6.287 r  ex/rs_tmp_reg[2]/Q
                         net (fo=23, routed)          1.181     7.469    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X42Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.593 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.593    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.106 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.106    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.223    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.452 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=10, routed)          0.828     9.280    ex/alu/resultado1
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.310     9.590 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.264     9.854    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.978 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=199, routed)         0.647    10.625    ex/o_ins_type[7]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124    10.749 f  ex/o_res_inferred__1_i_34/O
                         net (fo=9, routed)           0.725    11.474    ex/o_res_inferred__1_i_34_n_0
    SLICE_X46Y71         LUT2 (Prop_lut2_I0_O)        0.124    11.598 r  ex/o_wb_reg_write_inferred_i_2/O
                         net (fo=1, routed)           0.000    11.598    exmem/wb_reg_write_tmp_reg[4]_0[3]
    SLICE_X46Y71         FDRE                                         r  exmem/wb_reg_write_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        1.426    10.241    exmem/i_clk
    SLICE_X46Y71         FDRE                                         r  exmem/wb_reg_write_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.789    
                         clock uncertainty           -0.035    10.754    
    SLICE_X46Y71         FDRE (Setup_fdre_C_D)        0.084    10.838    exmem/wb_reg_write_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.838    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 -0.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.433ns  (logic 0.146ns (33.690%)  route 0.287ns (66.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 7.515 - 5.000 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 6.874 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.760     5.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.031 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.298    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.324 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.551     6.874    exmem/i_clk
    SLICE_X36Y72         FDRE                                         r  exmem/res_tmp_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.146     7.020 r  exmem/res_tmp_reg[13]/Q
                         net (fo=3, routed)           0.287     7.308    memwb/res_tmp_reg[31]_0[13]
    SLICE_X34Y66         FDRE                                         r  memwb/res_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     6.309    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.365 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.664    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.693 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.822     7.515    memwb/i_clk
    SLICE_X34Y66         FDRE                                         r  memwb/res_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.140    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.063     7.203    memwb/res_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.203    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    transmisor/CLK
    SLICE_X61Y93         FDRE                                         r  transmisor/reg_instruccion_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmisor/reg_instruccion_reg[25]/Q
                         net (fo=1, routed)           0.087     1.703    transmisor/reg_instruccion_reg_n_0_[25]
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  transmisor/dato_transmicion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.748    transmisor/dato_transmicion[1]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  transmisor/dato_transmicion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.861     1.989    transmisor/CLK
    SLICE_X60Y93         FDRE                                         r  transmisor/dato_transmicion_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.120     1.608    transmisor/dato_transmicion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.485ns  (logic 0.146ns (30.086%)  route 0.339ns (69.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 7.514 - 5.000 ) 
    Source Clock Delay      (SCD):    1.876ns = ( 6.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.760     5.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.031 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.298    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.324 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.553     6.876    exmem/i_clk
    SLICE_X40Y69         FDRE                                         r  exmem/res_tmp_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.146     7.022 r  exmem/res_tmp_reg[31]/Q
                         net (fo=3, routed)           0.339     7.362    memwb/res_tmp_reg[31]_0[31]
    SLICE_X34Y67         FDRE                                         r  memwb/res_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     6.309    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.365 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.664    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.693 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.820     7.514    memwb/i_clk
    SLICE_X34Y67         FDRE                                         r  memwb/res_tmp_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.139    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.063     7.202    memwb/res_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -7.202    
                         arrival time                           7.362    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.481ns  (logic 0.146ns (30.360%)  route 0.335ns (69.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 7.511 - 5.000 ) 
    Source Clock Delay      (SCD):    1.873ns = ( 6.873 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.760     5.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.031 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.298    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.324 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.550     6.873    exmem/i_clk
    SLICE_X47Y73         FDRE                                         r  exmem/res_tmp_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.146     7.019 r  exmem/res_tmp_reg[27]/Q
                         net (fo=3, routed)           0.335     7.354    memwb/res_tmp_reg[31]_0[27]
    SLICE_X34Y70         FDRE                                         r  memwb/res_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     6.309    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.365 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.664    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.693 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.817     7.511    memwb/i_clk
    SLICE_X34Y70         FDRE                                         r  memwb/res_tmp_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.136    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.056     7.192    memwb/res_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         -7.192    
                         arrival time                           7.354    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.562     1.445    transmisor/CLK
    SLICE_X55Y89         FDRE                                         r  transmisor/reg_instruccion_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmisor/reg_instruccion_reg[29]/Q
                         net (fo=1, routed)           0.116     1.703    transmisor/reg_instruccion_reg_n_0_[29]
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.748    transmisor/dato_transmicion[5]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.961    transmisor/CLK
    SLICE_X54Y91         FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.499     1.462    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.120     1.582    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.503ns  (logic 0.146ns (29.039%)  route 0.357ns (70.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 7.515 - 5.000 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 6.877 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.760     5.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.031 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.298    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.324 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.554     6.877    exmem/i_clk
    SLICE_X45Y69         FDRE                                         r  exmem/res_tmp_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.146     7.023 r  exmem/res_tmp_reg[30]/Q
                         net (fo=3, routed)           0.357     7.380    memwb/res_tmp_reg[31]_0[30]
    SLICE_X34Y66         FDRE                                         r  memwb/res_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     6.309    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.365 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.664    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.693 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.822     7.515    memwb/i_clk
    SLICE_X34Y66         FDRE                                         r  memwb/res_tmp_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.140    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.056     7.196    memwb/res_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -7.196    
                         arrival time                           7.380    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    transmisor/CLK
    SLICE_X61Y93         FDRE                                         r  transmisor/reg_instruccion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmisor/reg_instruccion_reg[4]/Q
                         net (fo=1, routed)           0.138     1.754    transmisor/reg_instruccion_reg_n_0_[4]
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  transmisor/dato_transmicion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    transmisor/dato_transmicion[4]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  transmisor/dato_transmicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.861     1.989    transmisor/CLK
    SLICE_X60Y93         FDRE                                         r  transmisor/dato_transmicion_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.121     1.609    transmisor/dato_transmicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.787%)  route 0.142ns (43.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    transmisor/CLK
    SLICE_X61Y95         FDRE                                         r  transmisor/reg_instruccion_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmisor/reg_instruccion_reg[11]/Q
                         net (fo=1, routed)           0.142     1.758    transmisor/reg_instruccion_reg_n_0_[11]
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    transmisor/dato_transmicion[3]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.861     1.989    transmisor/CLK
    SLICE_X60Y93         FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.121     1.612    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.532ns  (logic 0.146ns (27.465%)  route 0.386ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 7.512 - 5.000 ) 
    Source Clock Delay      (SCD):    1.875ns = ( 6.875 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.760     5.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.031 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.298    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.324 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.552     6.875    exmem/i_clk
    SLICE_X41Y79         FDRE                                         r  exmem/res_tmp_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.146     7.021 r  exmem/res_tmp_reg[22]/Q
                         net (fo=3, routed)           0.386     7.407    memwb/res_tmp_reg[31]_0[22]
    SLICE_X34Y69         FDRE                                         r  memwb/res_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     6.309    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.365 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.664    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.693 f  p_2_out_BUFG_inst/O
                         net (fo=1476, routed)        0.818     7.512    memwb/i_clk
    SLICE_X34Y69         FDRE                                         r  memwb/res_tmp_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.375     7.137    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.063     7.200    memwb/res_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.200    
                         arrival time                           7.407    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.674%)  route 0.181ns (49.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    transmisor/CLK
    SLICE_X59Y93         FDRE                                         r  transmisor/reg_instruccion_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmisor/reg_instruccion_reg[22]/Q
                         net (fo=1, routed)           0.181     1.797    transmisor/reg_instruccion_reg_n_0_[22]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.842    transmisor/dato_transmicion[6]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.861     1.989    transmisor/CLK
    SLICE_X60Y93         FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.121     1.612    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93   FSM_onehot_present_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93   FSM_onehot_present_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   baud_gen/contador_flancos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baud_gen/contador_flancos_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baud_gen/contador_flancos_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1653 Endpoints
Min Delay          1653 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 3.960ns (42.218%)  route 5.420ns (57.782%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reception_end_reg/Q
                         net (fo=17, routed)          5.420     5.876    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.380 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.380    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[8][15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 1.024ns (12.497%)  route 7.170ns (87.503%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[7]/Q
                         net (fo=28, routed)          2.153     2.609    receptor/rec_data[7]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  receptor/FSM_onehot_next_state[4]_i_2/O
                         net (fo=5, routed)           0.713     3.447    receptor/FSM_onehot_next_state[4]_i_2_n_0
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.118     3.565 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.630     5.195    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.326     5.521 r  receptor/my_array[8][31]_i_1/O
                         net (fo=32, routed)          2.673     8.194    receptor_n_5
    SLICE_X57Y97         FDRE                                         r  my_array_reg[8][15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[8][22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 1.024ns (12.497%)  route 7.170ns (87.503%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[7]/Q
                         net (fo=28, routed)          2.153     2.609    receptor/rec_data[7]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  receptor/FSM_onehot_next_state[4]_i_2/O
                         net (fo=5, routed)           0.713     3.447    receptor/FSM_onehot_next_state[4]_i_2_n_0
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.118     3.565 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.630     5.195    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.326     5.521 r  receptor/my_array[8][31]_i_1/O
                         net (fo=32, routed)          2.673     8.194    receptor_n_5
    SLICE_X57Y97         FDRE                                         r  my_array_reg[8][22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[8][23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 1.024ns (12.497%)  route 7.170ns (87.503%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[7]/Q
                         net (fo=28, routed)          2.153     2.609    receptor/rec_data[7]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  receptor/FSM_onehot_next_state[4]_i_2/O
                         net (fo=5, routed)           0.713     3.447    receptor/FSM_onehot_next_state[4]_i_2_n_0
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.118     3.565 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.630     5.195    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.326     5.521 r  receptor/my_array[8][31]_i_1/O
                         net (fo=32, routed)          2.673     8.194    receptor_n_5
    SLICE_X57Y97         FDRE                                         r  my_array_reg[8][23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[16][29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 1.024ns (12.639%)  route 7.078ns (87.361%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[7]/Q
                         net (fo=28, routed)          2.153     2.609    receptor/rec_data[7]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  receptor/FSM_onehot_next_state[4]_i_2/O
                         net (fo=5, routed)           0.713     3.447    receptor/FSM_onehot_next_state[4]_i_2_n_0
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.118     3.565 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.294     4.858    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.326     5.184 r  receptor/my_array[16][31]_i_1/O
                         net (fo=32, routed)          2.917     8.102    receptor_n_4
    SLICE_X59Y90         FDRE                                         r  my_array_reg[16][29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[16][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 1.024ns (12.639%)  route 7.078ns (87.361%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[7]/Q
                         net (fo=28, routed)          2.153     2.609    receptor/rec_data[7]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  receptor/FSM_onehot_next_state[4]_i_2/O
                         net (fo=5, routed)           0.713     3.447    receptor/FSM_onehot_next_state[4]_i_2_n_0
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.118     3.565 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.294     4.858    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.326     5.184 r  receptor/my_array[16][31]_i_1/O
                         net (fo=32, routed)          2.917     8.102    receptor_n_4
    SLICE_X59Y90         FDRE                                         r  my_array_reg[16][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[10][17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 1.024ns (12.762%)  route 7.000ns (87.238%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[7]/Q
                         net (fo=28, routed)          2.153     2.609    receptor/rec_data[7]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  receptor/FSM_onehot_next_state[4]_i_2/O
                         net (fo=5, routed)           0.713     3.447    receptor/FSM_onehot_next_state[4]_i_2_n_0
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.118     3.565 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.655     5.220    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.546 r  receptor/my_array[10][31]_i_1/O
                         net (fo=32, routed)          2.478     8.024    receptor_n_14
    SLICE_X58Y87         FDRE                                         r  my_array_reg[10][17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[10][19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 1.024ns (12.762%)  route 7.000ns (87.238%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[7]/Q
                         net (fo=28, routed)          2.153     2.609    receptor/rec_data[7]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  receptor/FSM_onehot_next_state[4]_i_2/O
                         net (fo=5, routed)           0.713     3.447    receptor/FSM_onehot_next_state[4]_i_2_n_0
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.118     3.565 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.655     5.220    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.546 r  receptor/my_array[10][31]_i_1/O
                         net (fo=32, routed)          2.478     8.024    receptor_n_14
    SLICE_X58Y87         FDRE                                         r  my_array_reg[10][19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[10][20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 1.024ns (12.762%)  route 7.000ns (87.238%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[7]/Q
                         net (fo=28, routed)          2.153     2.609    receptor/rec_data[7]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  receptor/FSM_onehot_next_state[4]_i_2/O
                         net (fo=5, routed)           0.713     3.447    receptor/FSM_onehot_next_state[4]_i_2_n_0
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.118     3.565 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.655     5.220    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.546 r  receptor/my_array[10][31]_i_1/O
                         net (fo=32, routed)          2.478     8.024    receptor_n_14
    SLICE_X58Y87         FDRE                                         r  my_array_reg[10][20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[10][21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 1.024ns (12.762%)  route 7.000ns (87.238%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[7]/Q
                         net (fo=28, routed)          2.153     2.609    receptor/rec_data[7]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.124     2.733 r  receptor/FSM_onehot_next_state[4]_i_2/O
                         net (fo=5, routed)           0.713     3.447    receptor/FSM_onehot_next_state[4]_i_2_n_0
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.118     3.565 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.655     5.220    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.326     5.546 r  receptor/my_array[10][31]_i_1/O
                         net (fo=32, routed)          2.478     8.024    receptor_n_14
    SLICE_X58Y87         FDRE                                         r  my_array_reg[10][21]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INSTRUCCION_reg[16]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_array_reg[22][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDSE                         0.000     0.000 r  INSTRUCCION_reg[16]/C
    SLICE_X55Y95         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  INSTRUCCION_reg[16]/Q
                         net (fo=23, routed)          0.132     0.273    INSTRUCCION_reg_n_0_[16]
    SLICE_X54Y95         FDRE                                         r  my_array_reg[22][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[19]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_array_reg[20][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.535%)  route 0.133ns (48.465%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDSE                         0.000     0.000 r  INSTRUCCION_reg[19]/C
    SLICE_X58Y93         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  INSTRUCCION_reg[19]/Q
                         net (fo=23, routed)          0.133     0.274    INSTRUCCION_reg_n_0_[19]
    SLICE_X62Y93         FDRE                                         r  my_array_reg[20][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[22]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_array_reg[19][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.393%)  route 0.154ns (54.607%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDSE                         0.000     0.000 r  INSTRUCCION_reg[22]/C
    SLICE_X58Y93         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  INSTRUCCION_reg[22]/Q
                         net (fo=23, routed)          0.154     0.282    INSTRUCCION_reg_n_0_[22]
    SLICE_X59Y92         FDRE                                         r  my_array_reg[19][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[20]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_array_reg[21][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.184%)  route 0.152ns (51.816%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDSE                         0.000     0.000 r  INSTRUCCION_reg[20]/C
    SLICE_X58Y93         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  INSTRUCCION_reg[20]/Q
                         net (fo=23, routed)          0.152     0.293    INSTRUCCION_reg_n_0_[20]
    SLICE_X59Y91         FDRE                                         r  my_array_reg[21][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.860%)  route 0.146ns (47.140%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE                         0.000     0.000 r  receptor/dato_reg[2]/C
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/dato_reg[2]/Q
                         net (fo=28, routed)          0.146     0.310    rec_data[2]
    SLICE_X52Y97         FDRE                                         r  my_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.681%)  route 0.147ns (47.319%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE                         0.000     0.000 r  receptor/dato_reg[2]/C
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/dato_reg[2]/Q
                         net (fo=28, routed)          0.147     0.311    rec_data[2]
    SLICE_X52Y98         FDRE                                         r  my_array_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.126     0.267    transmisor/rs_dir_reg[0]
    SLICE_X52Y77         LUT4 (Prop_lut4_I1_O)        0.045     0.312 r  transmisor/rs_dir[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    transmisor/p_0_in__1[3]
    SLICE_X52Y77         FDRE                                         r  transmisor/rs_dir_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.126     0.267    transmisor/rs_dir_reg[0]
    SLICE_X52Y77         LUT5 (Prop_lut5_I2_O)        0.048     0.315 r  transmisor/rs_dir[4]_i_1/O
                         net (fo=1, routed)           0.000     0.315    transmisor/p_0_in__1[4]
    SLICE_X52Y77         FDRE                                         r  transmisor/rs_dir_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_array_reg[14][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.782%)  route 0.153ns (48.218%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDSE                         0.000     0.000 r  INSTRUCCION_reg[10]/C
    SLICE_X54Y94         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  INSTRUCCION_reg[10]/Q
                         net (fo=23, routed)          0.153     0.317    INSTRUCCION_reg_n_0_[10]
    SLICE_X54Y92         FDRE                                         r  my_array_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contadorTX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE                         0.000     0.000 r  transmisor/contadorTX_reg[0]/C
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contadorTX_reg[0]/Q
                         net (fo=15, routed)          0.133     0.274    transmisor/contadorTX_reg_n_0_[0]
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.319 r  transmisor/FSM_onehot_next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.319    transmisor/FSM_onehot_next_state[0]_i_1__0_n_0
    SLICE_X56Y91         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           900 Endpoints
Min Delay           900 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.906ns  (logic 4.036ns (58.444%)  route 2.870ns (41.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.546     5.067    etapa_if/CLK
    SLICE_X52Y70         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=67, routed)          2.870     8.455    o_end_pipeline
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.973 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.973    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[8][15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 1.072ns (16.330%)  route 5.493ns (83.670%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.559     5.080    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=5, routed)           1.189     6.688    receptor/wea_reg_0[4]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.327     7.015 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.630     8.645    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.326     8.971 r  receptor/my_array[8][31]_i_1/O
                         net (fo=32, routed)          2.673    11.644    receptor_n_5
    SLICE_X57Y97         FDRE                                         r  my_array_reg[8][15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[8][22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 1.072ns (16.330%)  route 5.493ns (83.670%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.559     5.080    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=5, routed)           1.189     6.688    receptor/wea_reg_0[4]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.327     7.015 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.630     8.645    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.326     8.971 r  receptor/my_array[8][31]_i_1/O
                         net (fo=32, routed)          2.673    11.644    receptor_n_5
    SLICE_X57Y97         FDRE                                         r  my_array_reg[8][22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[8][23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 1.072ns (16.330%)  route 5.493ns (83.670%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.559     5.080    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=5, routed)           1.189     6.688    receptor/wea_reg_0[4]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.327     7.015 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.630     8.645    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.326     8.971 r  receptor/my_array[8][31]_i_1/O
                         net (fo=32, routed)          2.673    11.644    receptor_n_5
    SLICE_X57Y97         FDRE                                         r  my_array_reg[8][23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[16][29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 1.072ns (16.564%)  route 5.400ns (83.436%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.559     5.080    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=5, routed)           1.189     6.688    receptor/wea_reg_0[4]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.327     7.015 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.294     8.309    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.326     8.635 r  receptor/my_array[16][31]_i_1/O
                         net (fo=32, routed)          2.917    11.552    receptor_n_4
    SLICE_X59Y90         FDRE                                         r  my_array_reg[16][29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[16][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 1.072ns (16.564%)  route 5.400ns (83.436%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.559     5.080    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=5, routed)           1.189     6.688    receptor/wea_reg_0[4]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.327     7.015 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.294     8.309    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.326     8.635 r  receptor/my_array[16][31]_i_1/O
                         net (fo=32, routed)          2.917    11.552    receptor_n_4
    SLICE_X59Y90         FDRE                                         r  my_array_reg[16][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[10][17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 1.072ns (16.766%)  route 5.322ns (83.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.559     5.080    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=5, routed)           1.189     6.688    receptor/wea_reg_0[4]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.327     7.015 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.655     8.670    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.326     8.996 r  receptor/my_array[10][31]_i_1/O
                         net (fo=32, routed)          2.478    11.474    receptor_n_14
    SLICE_X58Y87         FDRE                                         r  my_array_reg[10][17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[10][19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 1.072ns (16.766%)  route 5.322ns (83.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.559     5.080    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=5, routed)           1.189     6.688    receptor/wea_reg_0[4]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.327     7.015 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.655     8.670    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.326     8.996 r  receptor/my_array[10][31]_i_1/O
                         net (fo=32, routed)          2.478    11.474    receptor_n_14
    SLICE_X58Y87         FDRE                                         r  my_array_reg[10][19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[10][20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 1.072ns (16.766%)  route 5.322ns (83.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.559     5.080    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=5, routed)           1.189     6.688    receptor/wea_reg_0[4]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.327     7.015 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.655     8.670    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.326     8.996 r  receptor/my_array[10][31]_i_1/O
                         net (fo=32, routed)          2.478    11.474    receptor_n_14
    SLICE_X58Y87         FDRE                                         r  my_array_reg[10][20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[10][21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 1.072ns (16.766%)  route 5.322ns (83.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.559     5.080    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=5, routed)           1.189     6.688    receptor/wea_reg_0[4]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.327     7.015 r  receptor/contadorArray[4]_i_1__0/O
                         net (fo=40, routed)          1.655     8.670    receptor/FSM_onehot_present_state_reg[4]_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.326     8.996 r  receptor/my_array[10][31]_i_1/O
                         net (fo=32, routed)          2.478    11.474    receptor_n_14
    SLICE_X58Y87         FDRE                                         r  my_array_reg[10][21]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.128ns (58.978%)  route 0.089ns (41.022%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    receptor/CLK
    SLICE_X49Y98         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  receptor/FSM_onehot_present_state_reg[4]/Q
                         net (fo=3, routed)           0.089     1.665    receptor/FSM_onehot_present_state_reg_n_0_[4]
    SLICE_X48Y98         FDRE                                         r  receptor/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.821%)  route 0.129ns (50.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    receptor/CLK
    SLICE_X49Y98         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.129     1.705    receptor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X49Y97         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.806%)  route 0.129ns (50.194%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.448    receptor/CLK
    SLICE_X49Y98         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  receptor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.129     1.705    receptor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X49Y97         FDRE                                         r  receptor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.382%)  route 0.118ns (45.618%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.446    transmisor/CLK
    SLICE_X55Y91         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  transmisor/FSM_onehot_present_state_reg[1]/Q
                         net (fo=2, routed)           0.118     1.706    transmisor/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X55Y90         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.354%)  route 0.139ns (49.646%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=11, routed)          0.139     1.727    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X55Y94         FDRE                                         r  FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTRUCCION_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.354%)  route 0.139ns (49.646%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=11, routed)          0.139     1.727    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X54Y94         FDSE                                         r  INSTRUCCION_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTRUCCION_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.354%)  route 0.139ns (49.646%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=11, routed)          0.139     1.727    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X54Y94         FDSE                                         r  INSTRUCCION_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTRUCCION_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.354%)  route 0.139ns (49.646%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=11, routed)          0.139     1.727    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X54Y94         FDSE                                         r  INSTRUCCION_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTRUCCION_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.354%)  route 0.139ns (49.646%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=11, routed)          0.139     1.727    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X54Y94         FDSE                                         r  INSTRUCCION_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTRUCCION_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.354%)  route 0.139ns (49.646%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=11, routed)          0.139     1.727    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X54Y94         FDSE                                         r  INSTRUCCION_reg[14]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1208 Endpoints
Min Delay          1208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.392ns  (logic 1.565ns (10.876%)  route 12.827ns (89.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          2.174    14.392    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  transmisor/reg_instruccion_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509     4.850    transmisor/CLK
    SLICE_X60Y97         FDRE                                         r  transmisor/reg_instruccion_reg[14]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.392ns  (logic 1.565ns (10.876%)  route 12.827ns (89.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          2.174    14.392    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  transmisor/reg_instruccion_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509     4.850    transmisor/CLK
    SLICE_X60Y97         FDRE                                         r  transmisor/reg_instruccion_reg[6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.252ns  (logic 1.565ns (10.983%)  route 12.686ns (89.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          2.034    14.252    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X60Y96         FDRE                                         r  transmisor/reg_instruccion_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508     4.849    transmisor/CLK
    SLICE_X60Y96         FDRE                                         r  transmisor/reg_instruccion_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.252ns  (logic 1.565ns (10.983%)  route 12.686ns (89.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          2.034    14.252    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X60Y96         FDRE                                         r  transmisor/reg_instruccion_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508     4.849    transmisor/CLK
    SLICE_X60Y96         FDRE                                         r  transmisor/reg_instruccion_reg[28]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.252ns  (logic 1.565ns (10.983%)  route 12.686ns (89.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          2.034    14.252    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X60Y96         FDRE                                         r  transmisor/reg_instruccion_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508     4.849    transmisor/CLK
    SLICE_X60Y96         FDRE                                         r  transmisor/reg_instruccion_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.250ns  (logic 1.565ns (10.984%)  route 12.685ns (89.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          2.032    14.250    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  transmisor/reg_instruccion_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507     4.848    transmisor/CLK
    SLICE_X63Y90         FDRE                                         r  transmisor/reg_instruccion_reg[19]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.918ns  (logic 1.565ns (11.246%)  route 12.353ns (88.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.700    13.918    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  transmisor/reg_instruccion_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508     4.849    transmisor/CLK
    SLICE_X61Y95         FDRE                                         r  transmisor/reg_instruccion_reg[11]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.918ns  (logic 1.565ns (11.246%)  route 12.353ns (88.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.700    13.918    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  transmisor/reg_instruccion_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508     4.849    transmisor/CLK
    SLICE_X61Y95         FDRE                                         r  transmisor/reg_instruccion_reg[12]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.794ns  (logic 1.565ns (11.348%)  route 12.229ns (88.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.576    13.794    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X56Y95         FDRE                                         r  transmisor/reg_instruccion_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.443     4.784    transmisor/CLK
    SLICE_X56Y95         FDRE                                         r  transmisor/reg_instruccion_reg[24]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.738ns  (logic 1.565ns (11.394%)  route 12.173ns (88.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=1021, routed)       10.653    12.094    transmisor/SS[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.124    12.218 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          1.520    13.738    transmisor/reg_instruccion[31]_i_1_n_0
    SLICE_X59Y93         FDRE                                         r  transmisor/reg_instruccion_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.508     4.849    transmisor/CLK
    SLICE_X59Y93         FDRE                                         r  transmisor/reg_instruccion_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[6]/C
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.114     0.242    transmisor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X55Y91         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.961    transmisor/CLK
    SLICE_X55Y91         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[2]/C
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.105     0.246    transmisor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X55Y91         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.961    transmisor/CLK
    SLICE_X55Y91         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[0]/C
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.109     0.250    receptor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X49Y98         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.962    receptor/CLK
    SLICE_X49Y98         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[6]/C
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    receptor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X49Y98         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.962    receptor/CLK
    SLICE_X49Y98         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[0]/C
    SLICE_X56Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    transmisor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X56Y90         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.961    transmisor/CLK
    SLICE_X56Y90         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/contadorArray_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE                         0.000     0.000 r  transmisor/contadorArray_reg[3]/C
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/contadorArray_reg[3]/Q
                         net (fo=34, routed)          0.072     0.236    transmisor/contadorArray_reg[3]
    SLICE_X55Y89         LUT5 (Prop_lut5_I3_O)        0.045     0.281 r  transmisor/reg_instruccion[29]_i_1/O
                         net (fo=1, routed)           0.000     0.281    transmisor/my_array[29]
    SLICE_X55Y89         FDRE                                         r  transmisor/reg_instruccion_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.960    transmisor/CLK
    SLICE_X55Y89         FDRE                                         r  transmisor/reg_instruccion_reg[29]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.476%)  route 0.153ns (54.524%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[4]/C
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.153     0.281    receptor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X49Y98         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.962    receptor/CLK
    SLICE_X49Y98         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.769%)  route 0.142ns (50.231%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[3]/C
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.142     0.283    transmisor/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X55Y91         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.961    transmisor/CLK
    SLICE_X55Y91         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.588%)  route 0.166ns (56.412%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[2]/C
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.166     0.294    FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.962    i_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.152%)  route 0.176ns (57.848%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[7]/C
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.176     0.304    transmisor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X55Y91         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.961    transmisor/CLK
    SLICE_X55Y91         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C





