{
  "module_name": "pwm-mxs.c",
  "hash_id": "5fdb3cbd28463c1a47dcedd146f30b954d21d6afdcc1bf5d576db0f0f40360f2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pwm/pwm-mxs.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pwm.h>\n#include <linux/slab.h>\n#include <linux/stmp_device.h>\n\n#define SET\t0x4\n#define CLR\t0x8\n#define TOG\t0xc\n\n#define PWM_CTRL\t\t0x0\n#define PWM_ACTIVE0\t\t0x10\n#define PWM_PERIOD0\t\t0x20\n#define  PERIOD_PERIOD(p)\t((p) & 0xffff)\n#define  PERIOD_PERIOD_MAX\t0x10000\n#define  PERIOD_ACTIVE_HIGH\t(3 << 16)\n#define  PERIOD_ACTIVE_LOW\t(2 << 16)\n#define  PERIOD_INACTIVE_HIGH\t(3 << 18)\n#define  PERIOD_INACTIVE_LOW\t(2 << 18)\n#define  PERIOD_POLARITY_NORMAL\t(PERIOD_ACTIVE_HIGH | PERIOD_INACTIVE_LOW)\n#define  PERIOD_POLARITY_INVERSE\t(PERIOD_ACTIVE_LOW | PERIOD_INACTIVE_HIGH)\n#define  PERIOD_CDIV(div)\t(((div) & 0x7) << 20)\n#define  PERIOD_CDIV_MAX\t8\n\nstatic const u8 cdiv_shift[PERIOD_CDIV_MAX] = {\n\t0, 1, 2, 3, 4, 6, 8, 10\n};\n\nstruct mxs_pwm_chip {\n\tstruct pwm_chip chip;\n\tstruct clk *clk;\n\tvoid __iomem *base;\n};\n\n#define to_mxs_pwm_chip(_chip) container_of(_chip, struct mxs_pwm_chip, chip)\n\nstatic int mxs_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm,\n\t\t\t const struct pwm_state *state)\n{\n\tstruct mxs_pwm_chip *mxs = to_mxs_pwm_chip(chip);\n\tint ret, div = 0;\n\tunsigned int period_cycles, duty_cycles;\n\tunsigned long rate;\n\tunsigned long long c;\n\tunsigned int pol_bits;\n\n\t \n\tif (!pwm_is_enabled(pwm)) {\n\t\tret = clk_prepare_enable(mxs->clk);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tif (!state->enabled && pwm_is_enabled(pwm))\n\t\twritel(1 << pwm->hwpwm, mxs->base + PWM_CTRL + CLR);\n\n\trate = clk_get_rate(mxs->clk);\n\twhile (1) {\n\t\tc = rate >> cdiv_shift[div];\n\t\tc = c * state->period;\n\t\tdo_div(c, 1000000000);\n\t\tif (c < PERIOD_PERIOD_MAX)\n\t\t\tbreak;\n\t\tdiv++;\n\t\tif (div >= PERIOD_CDIV_MAX)\n\t\t\treturn -EINVAL;\n\t}\n\n\tperiod_cycles = c;\n\tc *= state->duty_cycle;\n\tdo_div(c, state->period);\n\tduty_cycles = c;\n\n\t \n\n\tpol_bits = state->polarity == PWM_POLARITY_NORMAL ?\n\t\tPERIOD_POLARITY_NORMAL : PERIOD_POLARITY_INVERSE;\n\twritel(duty_cycles << 16,\n\t       mxs->base + PWM_ACTIVE0 + pwm->hwpwm * 0x20);\n\twritel(PERIOD_PERIOD(period_cycles) | pol_bits | PERIOD_CDIV(div),\n\t       mxs->base + PWM_PERIOD0 + pwm->hwpwm * 0x20);\n\n\tif (state->enabled) {\n\t\tif (!pwm_is_enabled(pwm)) {\n\t\t\t \n\t\t\twritel(1 << pwm->hwpwm, mxs->base + PWM_CTRL + SET);\n\t\t}\n\t} else {\n\t\tclk_disable_unprepare(mxs->clk);\n\t}\n\treturn 0;\n}\n\nstatic const struct pwm_ops mxs_pwm_ops = {\n\t.apply = mxs_pwm_apply,\n\t.owner = THIS_MODULE,\n};\n\nstatic int mxs_pwm_probe(struct platform_device *pdev)\n{\n\tstruct device_node *np = pdev->dev.of_node;\n\tstruct mxs_pwm_chip *mxs;\n\tint ret;\n\n\tmxs = devm_kzalloc(&pdev->dev, sizeof(*mxs), GFP_KERNEL);\n\tif (!mxs)\n\t\treturn -ENOMEM;\n\n\tmxs->base = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(mxs->base))\n\t\treturn PTR_ERR(mxs->base);\n\n\tmxs->clk = devm_clk_get(&pdev->dev, NULL);\n\tif (IS_ERR(mxs->clk))\n\t\treturn PTR_ERR(mxs->clk);\n\n\tmxs->chip.dev = &pdev->dev;\n\tmxs->chip.ops = &mxs_pwm_ops;\n\n\tret = of_property_read_u32(np, \"fsl,pwm-number\", &mxs->chip.npwm);\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"failed to get pwm number: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\t \n\tret = stmp_reset_block(mxs->base);\n\tif (ret)\n\t\treturn dev_err_probe(&pdev->dev, ret, \"failed to reset PWM\\n\");\n\n\tret = devm_pwmchip_add(&pdev->dev, &mxs->chip);\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"failed to add pwm chip %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct of_device_id mxs_pwm_dt_ids[] = {\n\t{ .compatible = \"fsl,imx23-pwm\", },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, mxs_pwm_dt_ids);\n\nstatic struct platform_driver mxs_pwm_driver = {\n\t.driver = {\n\t\t.name = \"mxs-pwm\",\n\t\t.of_match_table = mxs_pwm_dt_ids,\n\t},\n\t.probe = mxs_pwm_probe,\n};\nmodule_platform_driver(mxs_pwm_driver);\n\nMODULE_ALIAS(\"platform:mxs-pwm\");\nMODULE_AUTHOR(\"Shawn Guo <shawn.guo@linaro.org>\");\nMODULE_DESCRIPTION(\"Freescale MXS PWM Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}