INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA_HW/final/stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA_HW/final/stack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LIFO_tb
