read_vhdl {/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/apb_uart.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_transmitter.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_interrupt.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_mv_filter.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_filter.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_counter.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_receiver.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_edge_detect.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_sync.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_clock_div.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_fifo.vhd /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_baudgen.vhd}
read_verilog -sv {/home/chuckNoRisc/git_version_finale/Thales_contest/include/riscv_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/include/std_cache_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/include/wt_cache_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/include/axi_intf.sv /home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_soc_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_axi_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_pkg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv}
read_verilog -sv {/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_gating.sv /home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/mock_uart.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/util/sram.sv}
read_verilog -sv {/home/chuckNoRisc/git_version_finale/Thales_contest/src/serdiv.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane_regfile_ff.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_stage.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter_32.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/ptw.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/branch_unit.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/dromajo_ram.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/controller.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/CFI.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/re_name.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_buffer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/tlb.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/decoder.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/scoreboard.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/mmu.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/perf_counters.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/store_unit.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu_wrap.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_regfile.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/load_store_unit.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/commit_stage.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/amo_buffer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/multiplier.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/store_buffer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/compressed_decoder.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_shim.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/alu.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/instr_realign.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/ex_stage.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/id_stage.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/mult.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/load_unit.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_read_operands.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_fmt_slice.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_divsqrt_multi.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma_multi.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_multifmt_slice.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_classifier.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_noncomp.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_cast_multi.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_block.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_rounding.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_top.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/frontend.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_scan.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_queue.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/bht.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/btb.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/ras.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/tag_cmp.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/cache_ctrl.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/amo_alu.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_axi_adapter.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_nbdcache.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_ctrl.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/miss_handler.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_cache_subsystem.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_missunit.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_icache.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_icache.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_wbuffer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_l15_adapter.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_mem.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_cache_subsystem.sv /home/chuckNoRisc/git_version_finale/Thales_contest/bootrom/dromajo_bootrom.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/axi_lite_interface.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/clint.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_wrap.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_64_32.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/apb_timer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/timer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_w_buffer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_r_buffer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice_wrap.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_single_slice.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_ar_buffer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_b_buffer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_aw_buffer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_regs_top.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BR_allocator.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BW_allocator.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BR.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_DW_allocator.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BW.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_DW.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_arbiter.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_response_block.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_request_block.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AR_allocator.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AW_allocator.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AR.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AW.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/apb_regs_top.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_intf_wrap.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_wrap_with_slices.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_multiplexer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_res_tbl.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_mem_if/src/axi2mem.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp_entry.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_target.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_gateway.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_regmap.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_top.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_cdc.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag_tap.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_csrs.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_mem.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_sba.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_top.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/debug_rom/debug_rom.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/apb_to_reg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_multicut.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/generic_fifo.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/pulp_sync.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/find_first_one.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen_bypass.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_mux.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_demux.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/exp_backoff.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect_rev.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect_rev.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_cut.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_join.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_delayer.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_to_axi_lite.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpga-support/rtl/SyncSpRamBeNx64.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/unread.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/cdc_2phase.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/spill_register.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync_wedge.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/edge_detect.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter_flushable.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v1.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v2.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/fifo_v3.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lzc.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/popcount.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rr_arb_tree.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/rrarbiter.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_delay.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_8bit.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_16bit.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/delta_counter.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/counter.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/shift_reg.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_gating.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_inverter.sv /home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_mux2.sv /home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_testharness.sv /home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_peripherals.sv /home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/uart.sv /home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimDTM.sv /home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimJTAG.sv}
read_verilog -sv {/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane_peripherals_xilinx.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/cva6_zybo_z7_20.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/bootrom/bootrom.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/ssio_ddr_in.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/rgmii_soc.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/axis_gmii_rx.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/oddr.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/axis_gmii_tx.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/dualmem_widen8.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/rgmii_phy_if.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/dualmem_widen.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/rgmii_lfsr.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/rgmii_core.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/eth_mac_1g.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/iddr.sv /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/ariane-ethernet/framing_top.sv}
