[2021-09-09 10:02:55,210]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-09 10:02:55,211]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:02:55,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; ".

Peak memory: 14176256 bytes

[2021-09-09 10:02:55,416]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:02:55,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34562048 bytes

[2021-09-09 10:02:55,542]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-09 10:02:55,542]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:02:55,564]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 5967872 bytes

[2021-09-09 10:02:55,564]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-09 12:01:58,390]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-09 12:01:58,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:01:58,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; ".

Peak memory: 14057472 bytes

[2021-09-09 12:01:58,642]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:01:58,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34381824 bytes

[2021-09-09 12:01:58,808]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-09 12:01:58,809]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:00,576]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 12365824 bytes

[2021-09-09 12:02:00,577]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-09 13:32:00,818]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-09 13:32:00,818]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:01,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; ".

Peak memory: 14012416 bytes

[2021-09-09 13:32:01,024]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:01,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34418688 bytes

[2021-09-09 13:32:01,176]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-09 13:32:01,177]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:02,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 12357632 bytes

[2021-09-09 13:32:02,937]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-09 15:07:01,660]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-09 15:07:01,661]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:01,661]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:01,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 15:07:01,792]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-09 15:07:01,792]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:03,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 12500992 bytes

[2021-09-09 15:07:03,744]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-09 15:36:05,362]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-09 15:36:05,363]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:05,363]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:05,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34316288 bytes

[2021-09-09 15:36:05,494]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-09 15:36:05,494]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:07,416]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 12357632 bytes

[2021-09-09 15:36:07,417]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-09 16:14:09,361]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-09 16:14:09,361]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:09,362]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:09,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-09-09 16:14:09,494]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-09 16:14:09,494]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:11,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 12341248 bytes

[2021-09-09 16:14:11,418]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-09 16:48:52,582]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-09 16:48:52,582]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:48:52,582]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:48:52,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34254848 bytes

[2021-09-09 16:48:52,708]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-09 16:48:52,708]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:48:54,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 12484608 bytes

[2021-09-09 16:48:54,662]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-09 17:25:13,493]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-09 17:25:13,565]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:13,565]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:13,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34836480 bytes

[2021-09-09 17:25:13,735]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-09 17:25:13,735]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:15,655]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 12308480 bytes

[2021-09-09 17:25:15,656]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-13 23:30:11,896]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-13 23:30:11,897]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:11,897]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:12,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34275328 bytes

[2021-09-13 23:30:12,018]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-13 23:30:12,019]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:13,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11190272 bytes

[2021-09-13 23:30:13,708]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-13 23:42:26,749]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-13 23:42:26,749]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:26,749]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:26,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-09-13 23:42:26,877]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-13 23:42:26,878]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:26,905]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 5890048 bytes

[2021-09-13 23:42:26,905]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-14 09:00:02,892]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-14 09:00:02,892]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:02,892]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:03,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34107392 bytes

[2021-09-14 09:00:03,063]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-14 09:00:03,063]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:04,736]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 12374016 bytes

[2021-09-14 09:00:04,736]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-14 09:21:25,514]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-14 09:21:25,514]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:25,514]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:25,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-09-14 09:21:25,680]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-14 09:21:25,680]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:25,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 6098944 bytes

[2021-09-14 09:21:25,708]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-15 15:33:28,459]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-15 15:33:28,459]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:28,459]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:28,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34152448 bytes

[2021-09-15 15:33:28,568]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-15 15:33:28,569]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:30,160]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 12406784 bytes

[2021-09-15 15:33:30,161]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-15 15:54:47,185]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-15 15:54:47,185]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:47,186]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:47,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-09-15 15:54:47,349]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-15 15:54:47,349]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:47,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 5988352 bytes

[2021-09-15 15:54:47,378]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-18 14:03:56,825]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-18 14:03:56,826]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:03:56,827]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:03:56,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34000896 bytes

[2021-09-18 14:03:56,939]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-18 14:03:56,939]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:03:58,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11194368 bytes

[2021-09-18 14:03:58,503]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-18 16:28:30,354]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-18 16:28:30,354]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:30,354]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:30,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-09-18 16:28:30,465]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-18 16:28:30,465]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:32,097]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11616256 bytes

[2021-09-18 16:28:32,097]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-22 08:58:57,954]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-22 08:58:57,956]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:57,956]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:58,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34258944 bytes

[2021-09-22 08:58:58,125]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-22 08:58:58,125]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:58,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :2
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11198464 bytes

[2021-09-22 08:58:58,918]mapper_test.py:220:[INFO]: area: 2 level: 2
[2021-09-22 11:27:10,479]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-22 11:27:10,479]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:10,479]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:10,638]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33988608 bytes

[2021-09-22 11:27:10,639]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-22 11:27:10,639]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:12,243]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11104256 bytes

[2021-09-22 11:27:12,243]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-23 16:46:13,976]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-23 16:46:13,976]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:13,976]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:14,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34332672 bytes

[2021-09-23 16:46:14,145]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-23 16:46:14,145]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:15,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-09-23 16:46:15,716]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-23 17:09:13,260]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-23 17:09:13,260]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:13,260]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:13,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33980416 bytes

[2021-09-23 17:09:13,431]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-23 17:09:13,431]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:15,049]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11128832 bytes

[2021-09-23 17:09:15,049]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-23 18:10:50,348]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-23 18:10:50,349]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:50,349]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:50,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34013184 bytes

[2021-09-23 18:10:50,460]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-23 18:10:50,460]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:52,060]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11702272 bytes

[2021-09-23 18:10:52,061]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-27 16:37:57,314]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-27 16:37:57,315]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:37:57,315]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:37:57,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33964032 bytes

[2021-09-27 16:37:57,477]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-27 16:37:57,477]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:37:59,039]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11608064 bytes

[2021-09-27 16:37:59,040]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-27 17:44:41,260]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-27 17:44:41,261]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:41,261]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:41,375]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33853440 bytes

[2021-09-27 17:44:41,376]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-27 17:44:41,376]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:42,970]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
balancing!
	current map manager:
		current min nodes:12
		current min depth:3
rewriting!
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11649024 bytes

[2021-09-27 17:44:42,971]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-28 02:10:55,933]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-28 02:10:55,933]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:10:55,934]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:10:56,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33984512 bytes

[2021-09-28 02:10:56,043]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-28 02:10:56,043]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:10:57,618]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11722752 bytes

[2021-09-28 02:10:57,619]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-28 16:50:20,038]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-28 16:50:20,039]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:20,039]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:20,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34263040 bytes

[2021-09-28 16:50:20,151]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-28 16:50:20,152]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:21,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-09-28 16:50:21,714]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-09-28 17:29:22,723]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-09-28 17:29:22,724]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:22,724]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:22,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34246656 bytes

[2021-09-28 17:29:22,836]mapper_test.py:156:[INFO]: area: 2 level: 1
[2021-09-28 17:29:22,837]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:24,458]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11063296 bytes

[2021-09-28 17:29:24,459]mapper_test.py:220:[INFO]: area: 2 level: 1
[2021-10-09 10:42:40,996]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-09 10:42:40,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:40,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:41,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33984512 bytes

[2021-10-09 10:42:41,106]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-09 10:42:41,106]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:41,122]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 6533120 bytes

[2021-10-09 10:42:41,122]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-09 11:25:13,572]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-09 11:25:13,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:13,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:13,682]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34107392 bytes

[2021-10-09 11:25:13,683]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-09 11:25:13,683]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:13,700]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 6418432 bytes

[2021-10-09 11:25:13,701]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-09 16:32:53,655]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-09 16:32:53,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:53,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:53,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33918976 bytes

[2021-10-09 16:32:53,805]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-09 16:32:53,805]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:54,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 10924032 bytes

[2021-10-09 16:32:54,664]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-09 16:50:01,113]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-09 16:50:01,113]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:01,114]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:01,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33959936 bytes

[2021-10-09 16:50:01,227]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-09 16:50:01,228]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:02,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 10743808 bytes

[2021-10-09 16:50:02,025]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-12 11:00:40,229]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-12 11:00:40,233]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:40,233]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:40,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33939456 bytes

[2021-10-12 11:00:40,351]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-12 11:00:40,352]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:42,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-12 11:00:42,016]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-12 11:19:29,665]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-12 11:19:29,665]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:29,665]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:29,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34140160 bytes

[2021-10-12 11:19:29,831]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-12 11:19:29,831]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:29,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 6074368 bytes

[2021-10-12 11:19:29,850]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-12 13:36:08,568]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-12 13:36:08,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:08,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:08,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34283520 bytes

[2021-10-12 13:36:08,709]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-12 13:36:08,709]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:10,375]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-10-12 13:36:10,376]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-12 15:06:48,950]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-12 15:06:48,951]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:48,951]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:49,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34111488 bytes

[2021-10-12 15:06:49,123]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-12 15:06:49,123]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:50,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11309056 bytes

[2021-10-12 15:06:50,792]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-12 18:51:46,268]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-12 18:51:46,268]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:46,269]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:46,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33972224 bytes

[2021-10-12 18:51:46,385]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-12 18:51:46,385]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:48,073]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11632640 bytes

[2021-10-12 18:51:48,073]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-18 11:45:18,581]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-18 11:45:18,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:18,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:18,748]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33918976 bytes

[2021-10-18 11:45:18,749]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-18 11:45:18,750]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:20,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11411456 bytes

[2021-10-18 11:45:20,390]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-18 12:04:18,984]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-18 12:04:18,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:18,985]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:19,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33968128 bytes

[2021-10-18 12:04:19,100]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-18 12:04:19,100]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:19,115]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 6053888 bytes

[2021-10-18 12:04:19,116]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-19 14:12:15,809]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-19 14:12:15,810]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:15,810]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:15,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34152448 bytes

[2021-10-19 14:12:15,924]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-19 14:12:15,925]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:15,939]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 6029312 bytes

[2021-10-19 14:12:15,940]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-22 13:34:34,115]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-22 13:34:34,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:34,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:34,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34103296 bytes

[2021-10-22 13:34:34,231]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-22 13:34:34,231]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:34,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 8876032 bytes

[2021-10-22 13:34:34,274]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-22 13:55:26,877]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-22 13:55:26,878]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:26,878]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:26,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34422784 bytes

[2021-10-22 13:55:26,993]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-22 13:55:26,993]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:27,033]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 8884224 bytes

[2021-10-22 13:55:27,034]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-22 14:02:36,480]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-22 14:02:36,480]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:36,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:36,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33771520 bytes

[2021-10-22 14:02:36,595]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-22 14:02:36,596]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:36,613]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 6053888 bytes

[2021-10-22 14:02:36,613]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-22 14:05:57,457]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-22 14:05:57,457]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:57,457]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:57,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34111488 bytes

[2021-10-22 14:05:57,568]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-22 14:05:57,568]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:57,582]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 6004736 bytes

[2021-10-22 14:05:57,583]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-23 13:34:45,595]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-23 13:34:45,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:45,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:45,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34107392 bytes

[2021-10-23 13:34:45,760]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-23 13:34:45,760]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:47,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11567104 bytes

[2021-10-23 13:34:47,388]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-24 17:46:25,462]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-24 17:46:25,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:25,462]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:25,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34082816 bytes

[2021-10-24 17:46:25,577]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-24 17:46:25,577]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:27,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11489280 bytes

[2021-10-24 17:46:27,229]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-24 18:06:51,181]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-24 18:06:51,181]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:06:51,182]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:06:51,299]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33988608 bytes

[2021-10-24 18:06:51,300]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-24 18:06:51,300]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:06:52,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
	current map manager:
		current min nodes:12
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-24 18:06:52,904]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-26 10:25:50,252]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-26 10:25:50,252]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:50,252]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:50,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33853440 bytes

[2021-10-26 10:25:50,419]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-26 10:25:50,419]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:50,434]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	current map manager:
		current min nodes:12
		current min depth:3
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 6074368 bytes

[2021-10-26 10:25:50,434]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-26 11:04:44,404]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-26 11:04:44,404]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:44,404]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:44,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33751040 bytes

[2021-10-26 11:04:44,564]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-26 11:04:44,564]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:46,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11100160 bytes

[2021-10-26 11:04:46,194]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-26 11:25:24,741]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-26 11:25:24,741]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:24,742]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:24,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33992704 bytes

[2021-10-26 11:25:24,856]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-26 11:25:24,856]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:26,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11415552 bytes

[2021-10-26 11:25:26,465]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-26 12:23:30,509]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-26 12:23:30,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:30,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:30,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34086912 bytes

[2021-10-26 12:23:30,626]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-26 12:23:30,626]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:32,282]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-10-26 12:23:32,283]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-26 14:13:18,670]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-26 14:13:18,671]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:18,671]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:18,785]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34205696 bytes

[2021-10-26 14:13:18,786]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-26 14:13:18,786]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:18,806]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 5771264 bytes

[2021-10-26 14:13:18,807]mapper_test.py:224:[INFO]: area: 2 level: 1
[2021-10-29 16:10:23,791]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-10-29 16:10:23,792]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:23,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:23,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33935360 bytes

[2021-10-29 16:10:23,908]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-10-29 16:10:23,909]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:23,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :11
		klut.num_gates():4
		max delay       :2
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
Peak memory: 5967872 bytes

[2021-10-29 16:10:23,923]mapper_test.py:224:[INFO]: area: 4 level: 2
[2021-11-03 09:52:16,723]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-03 09:52:16,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:16,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:16,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-11-03 09:52:16,839]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-03 09:52:16,839]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:16,865]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :11
		klut.num_gates():4
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig_output.v
	Peak memory: 5738496 bytes

[2021-11-03 09:52:16,866]mapper_test.py:226:[INFO]: area: 4 level: 1
[2021-11-03 10:04:27,625]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-03 10:04:27,625]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:27,625]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:27,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-11-03 10:04:27,739]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-03 10:04:27,739]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:27,766]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :11
		klut.num_gates():4
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig_output.v
	Peak memory: 5607424 bytes

[2021-11-03 10:04:27,767]mapper_test.py:226:[INFO]: area: 4 level: 1
[2021-11-03 13:44:27,313]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-03 13:44:27,315]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:27,315]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:27,481]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-11-03 13:44:27,482]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-03 13:44:27,482]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:27,506]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :11
		klut.num_gates():4
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig_output.v
	Peak memory: 5689344 bytes

[2021-11-03 13:44:27,507]mapper_test.py:226:[INFO]: area: 4 level: 1
[2021-11-03 13:50:42,761]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-03 13:50:42,761]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:42,762]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:42,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33996800 bytes

[2021-11-03 13:50:42,919]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-03 13:50:42,919]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:42,943]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :11
		klut.num_gates():4
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig_output.v
	Peak memory: 5640192 bytes

[2021-11-03 13:50:42,944]mapper_test.py:226:[INFO]: area: 4 level: 1
[2021-11-04 15:57:39,865]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-04 15:57:39,866]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:39,867]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:40,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34066432 bytes

[2021-11-04 15:57:40,038]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-04 15:57:40,038]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:40,052]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig_output.v
	Peak memory: 5554176 bytes

[2021-11-04 15:57:40,053]mapper_test.py:226:[INFO]: area: 2 level: 1
[2021-11-16 12:28:29,179]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-16 12:28:29,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:29,181]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:29,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33878016 bytes

[2021-11-16 12:28:29,303]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-16 12:28:29,304]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:29,329]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000143 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5873664 bytes

[2021-11-16 12:28:29,329]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-16 14:17:26,621]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-16 14:17:26,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:26,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:26,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-11-16 14:17:26,745]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-16 14:17:26,745]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:26,759]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000105 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5763072 bytes

[2021-11-16 14:17:26,760]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-16 14:23:47,220]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-16 14:23:47,221]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:47,221]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:47,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34013184 bytes

[2021-11-16 14:23:47,340]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-16 14:23:47,341]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:47,365]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000142 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5771264 bytes

[2021-11-16 14:23:47,366]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-17 16:36:26,087]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-17 16:36:26,088]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:26,088]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:26,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33935360 bytes

[2021-11-17 16:36:26,211]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-17 16:36:26,211]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:26,231]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000122 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5959680 bytes

[2021-11-17 16:36:26,231]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-18 10:19:02,745]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-18 10:19:02,745]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:02,746]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:02,903]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34172928 bytes

[2021-11-18 10:19:02,904]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-18 10:19:02,905]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:02,927]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000605 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5709824 bytes

[2021-11-18 10:19:02,928]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-23 16:11:53,337]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-23 16:11:53,338]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:53,338]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:53,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34258944 bytes

[2021-11-23 16:11:53,457]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-23 16:11:53,457]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:53,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000739 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5709824 bytes

[2021-11-23 16:11:53,479]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-23 16:42:51,755]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-23 16:42:51,755]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:51,756]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:51,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-11-23 16:42:51,919]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-23 16:42:51,919]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:51,944]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000589 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5742592 bytes

[2021-11-23 16:42:51,944]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-24 11:39:05,038]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-24 11:39:05,039]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:05,039]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:05,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33837056 bytes

[2021-11-24 11:39:05,156]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-24 11:39:05,157]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:05,173]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 2.3e-05 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5869568 bytes

[2021-11-24 11:39:05,174]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-24 12:02:19,294]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-24 12:02:19,294]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:19,295]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:19,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-11-24 12:02:19,408]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-24 12:02:19,408]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:19,422]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 2.1e-05 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5799936 bytes

[2021-11-24 12:02:19,422]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-24 12:06:05,493]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-24 12:06:05,494]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:05,494]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:05,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33910784 bytes

[2021-11-24 12:06:05,610]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-24 12:06:05,611]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:05,636]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000181 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5808128 bytes

[2021-11-24 12:06:05,637]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-24 12:11:41,683]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-24 12:11:41,684]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:41,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:41,797]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33894400 bytes

[2021-11-24 12:11:41,798]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-24 12:11:41,799]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:41,822]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00005 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5210112 bytes

[2021-11-24 12:11:41,822]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-24 12:58:04,319]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-24 12:58:04,319]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:04,320]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:04,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34004992 bytes

[2021-11-24 12:58:04,433]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-24 12:58:04,433]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:04,447]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000196 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-24 12:58:04,448]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-24 13:11:45,981]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-24 13:11:45,982]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:45,982]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:46,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 33976320 bytes

[2021-11-24 13:11:46,149]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-24 13:11:46,150]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:47,773]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 0.000116 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 11268096 bytes

[2021-11-24 13:11:47,774]mapper_test.py:228:[INFO]: area: 2 level: 1
[2021-11-24 13:34:39,279]mapper_test.py:79:[INFO]: run case "C17.iscas_comb"
[2021-11-24 13:34:39,279]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:39,279]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:39,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        8.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-11-24 13:34:39,394]mapper_test.py:160:[INFO]: area: 2 level: 1
[2021-11-24 13:34:39,395]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:41,019]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
Mapping time: 1.5e-05 secs
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v
	Peak memory: 11059200 bytes

[2021-11-24 13:34:41,020]mapper_test.py:228:[INFO]: area: 2 level: 1
