(module "QFN50P700X700X65-49N-D" (layer F.Cu)
  (descr ". UFQFPN48 - 48-lea")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text user %R (at 0 0) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value "QFN50P700X700X65-49N-D" (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -4.125 -4.125) (end 4.125 -4.125) (layer F.CrtYd) (width 0.05))
  (fp_line (start 4.125 -4.125) (end 4.125 4.125) (layer F.CrtYd) (width 0.05))
  (fp_line (start 4.125 4.125) (end -4.125 4.125) (layer F.CrtYd) (width 0.05))
  (fp_line (start -4.125 4.125) (end -4.125 -4.125) (layer F.CrtYd) (width 0.05))
  (fp_line (start -3.5 -3.5) (end 3.5 -3.5) (layer F.Fab) (width 0.1))
  (fp_line (start 3.5 -3.5) (end 3.5 3.5) (layer F.Fab) (width 0.1))
  (fp_line (start 3.5 3.5) (end -3.5 3.5) (layer F.Fab) (width 0.1))
  (fp_line (start -3.5 3.5) (end -3.5 -3.5) (layer F.Fab) (width 0.1))
  (fp_line (start -3.5 -3) (end -3 -3.5) (layer F.Fab) (width 0.1))
  (fp_circle (center -3.875 -3.5) (end -3.875 -3.375) (layer F.SilkS) (width 0.25))
  (pad 1 smd rect (at -3.45 -2.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -3.45 -2.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -3.45 -1.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -3.45 -1.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -3.45 -0.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at -3.45 -0.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at -3.45 0.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at -3.45 0.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 9 smd rect (at -3.45 1.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 10 smd rect (at -3.45 1.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 11 smd rect (at -3.45 2.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 12 smd rect (at -3.45 2.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 13 smd rect (at -2.75 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 14 smd rect (at -2.25 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 15 smd rect (at -1.75 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 16 smd rect (at -1.25 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 17 smd rect (at -0.75 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 18 smd rect (at -0.25 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 19 smd rect (at 0.25 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 20 smd rect (at 0.75 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 21 smd rect (at 1.25 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 22 smd rect (at 1.75 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 23 smd rect (at 2.25 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 24 smd rect (at 2.75 3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 25 smd rect (at 3.45 2.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 26 smd rect (at 3.45 2.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 27 smd rect (at 3.45 1.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 28 smd rect (at 3.45 1.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 29 smd rect (at 3.45 0.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 30 smd rect (at 3.45 0.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 31 smd rect (at 3.45 -0.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 32 smd rect (at 3.45 -0.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 33 smd rect (at 3.45 -1.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 34 smd rect (at 3.45 -1.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 35 smd rect (at 3.45 -2.25 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 36 smd rect (at 3.45 -2.75 90) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 37 smd rect (at 2.75 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 38 smd rect (at 2.25 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 39 smd rect (at 1.75 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 40 smd rect (at 1.25 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 41 smd rect (at 0.75 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 42 smd rect (at 0.25 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 43 smd rect (at -0.25 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 44 smd rect (at -0.75 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 45 smd rect (at -1.25 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 46 smd rect (at -1.75 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 47 smd rect (at -2.25 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 48 smd rect (at -2.75 -3.45 0) (size 0.3 0.85) (layers F.Cu F.Paste F.Mask))
  (pad 49 smd rect (at 0 0 0) (size 5.7 5.7) (layers F.Cu F.Paste F.Mask))
  (model STM32G431CBU3.stp
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
