// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_array_ap_fixed_8u_config5_s_HH_
#define _pooling2d_cl_array_array_ap_fixed_8u_config5_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "shift_line_buffer_array_ap_fixed_8u_config5_s.h"

namespace ap_rtl {

struct pooling2d_cl_array_array_ap_fixed_8u_config5_s : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<6> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<6> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<6> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<6> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<6> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<6> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<6> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<6> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;


    // Module declarations
    pooling2d_cl_array_array_ap_fixed_8u_config5_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_array_ap_fixed_8u_config5_s);

    ~pooling2d_cl_array_array_ap_fixed_8u_config5_s();

    sc_trace_file* mVcdFile;

    shift_line_buffer_array_ap_fixed_8u_config5_s* call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<6> > kernel_data_V_6_8;
    sc_signal< sc_lv<6> > kernel_data_V_6_9;
    sc_signal< sc_lv<6> > kernel_data_V_6_10;
    sc_signal< sc_lv<6> > kernel_data_V_6_11;
    sc_signal< sc_lv<6> > kernel_data_V_6_12;
    sc_signal< sc_lv<6> > kernel_data_V_6_13;
    sc_signal< sc_lv<6> > kernel_data_V_6_14;
    sc_signal< sc_lv<6> > kernel_data_V_6_15;
    sc_signal< sc_lv<6> > kernel_data_V_6_24;
    sc_signal< sc_lv<6> > kernel_data_V_6_25;
    sc_signal< sc_lv<6> > kernel_data_V_6_26;
    sc_signal< sc_lv<6> > kernel_data_V_6_27;
    sc_signal< sc_lv<6> > kernel_data_V_6_28;
    sc_signal< sc_lv<6> > kernel_data_V_6_29;
    sc_signal< sc_lv<6> > kernel_data_V_6_30;
    sc_signal< sc_lv<6> > kernel_data_V_6_31;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1115;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > and_ln185_2_reg_1316;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<14> > indvar_flatten_reg_190;
    sc_signal< sc_lv<1> > icmp_ln233_fu_256_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1115_pp0_iter1_reg;
    sc_signal< sc_lv<14> > add_ln233_fu_262_p2;
    sc_signal< sc_lv<14> > add_ln233_reg_1119;
    sc_signal< sc_lv<6> > pool_window_2_V_7_reg_1124;
    sc_signal< sc_logic > io_acc_block_signal_op28;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op199;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<6> > pool_window_2_V_6_reg_1130;
    sc_signal< sc_lv<6> > pool_window_2_V_5_reg_1136;
    sc_signal< sc_lv<6> > pool_window_2_V_4_reg_1142;
    sc_signal< sc_lv<6> > pool_window_2_V_3_reg_1148;
    sc_signal< sc_lv<6> > pool_window_2_V_2_reg_1154;
    sc_signal< sc_lv<6> > pool_window_2_V_reg_1160;
    sc_signal< sc_lv<6> > pool_window_2_V_1_reg_1166;
    sc_signal< sc_lv<6> > pool_window_0_V_7_reg_1172;
    sc_signal< sc_lv<6> > pool_window_0_V_6_reg_1178;
    sc_signal< sc_lv<6> > pool_window_0_V_5_reg_1184;
    sc_signal< sc_lv<6> > pool_window_0_V_4_reg_1190;
    sc_signal< sc_lv<6> > pool_window_0_V_3_reg_1196;
    sc_signal< sc_lv<6> > pool_window_0_V_2_reg_1202;
    sc_signal< sc_lv<6> > pool_window_0_V_reg_1208;
    sc_signal< sc_lv<6> > pool_window_0_V_1_reg_1214;
    sc_signal< sc_lv<6> > pool_window_1_V_1_reg_1220;
    sc_signal< sc_lv<6> > pool_window_1_V_reg_1226;
    sc_signal< sc_lv<6> > pool_window_1_V_2_reg_1232;
    sc_signal< sc_lv<6> > pool_window_1_V_3_reg_1238;
    sc_signal< sc_lv<6> > pool_window_1_V_4_reg_1244;
    sc_signal< sc_lv<6> > pool_window_1_V_5_reg_1250;
    sc_signal< sc_lv<6> > pool_window_1_V_6_reg_1256;
    sc_signal< sc_lv<6> > pool_window_1_V_7_reg_1262;
    sc_signal< sc_lv<6> > pool_window_3_V_1_reg_1268;
    sc_signal< sc_lv<6> > pool_window_3_V_reg_1274;
    sc_signal< sc_lv<6> > pool_window_3_V_2_reg_1280;
    sc_signal< sc_lv<6> > pool_window_3_V_3_reg_1286;
    sc_signal< sc_lv<6> > pool_window_3_V_4_reg_1292;
    sc_signal< sc_lv<6> > pool_window_3_V_5_reg_1298;
    sc_signal< sc_lv<6> > pool_window_3_V_6_reg_1304;
    sc_signal< sc_lv<6> > pool_window_3_V_7_reg_1310;
    sc_signal< sc_lv<1> > and_ln185_2_fu_664_p2;
    sc_signal< sc_lv<6> > select_ln86_fu_674_p3;
    sc_signal< sc_lv<6> > select_ln86_reg_1320;
    sc_signal< sc_lv<6> > select_ln86_15_fu_684_p3;
    sc_signal< sc_lv<6> > select_ln86_15_reg_1325;
    sc_signal< sc_lv<1> > icmp_ln1496_16_fu_690_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_16_reg_1330;
    sc_signal< sc_lv<6> > select_ln86_17_fu_700_p3;
    sc_signal< sc_lv<6> > select_ln86_17_reg_1335;
    sc_signal< sc_lv<6> > select_ln86_18_fu_710_p3;
    sc_signal< sc_lv<6> > select_ln86_18_reg_1340;
    sc_signal< sc_lv<1> > icmp_ln1496_19_fu_716_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_19_reg_1345;
    sc_signal< sc_lv<6> > select_ln86_20_fu_726_p3;
    sc_signal< sc_lv<6> > select_ln86_20_reg_1350;
    sc_signal< sc_lv<6> > select_ln86_21_fu_736_p3;
    sc_signal< sc_lv<6> > select_ln86_21_reg_1355;
    sc_signal< sc_lv<1> > icmp_ln1496_22_fu_742_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_22_reg_1360;
    sc_signal< sc_lv<6> > select_ln86_23_fu_752_p3;
    sc_signal< sc_lv<6> > select_ln86_23_reg_1365;
    sc_signal< sc_lv<6> > select_ln86_24_fu_762_p3;
    sc_signal< sc_lv<6> > select_ln86_24_reg_1370;
    sc_signal< sc_lv<1> > icmp_ln1496_25_fu_768_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_25_reg_1375;
    sc_signal< sc_lv<6> > select_ln86_26_fu_778_p3;
    sc_signal< sc_lv<6> > select_ln86_26_reg_1380;
    sc_signal< sc_lv<6> > select_ln86_27_fu_788_p3;
    sc_signal< sc_lv<6> > select_ln86_27_reg_1385;
    sc_signal< sc_lv<1> > icmp_ln1496_28_fu_794_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_28_reg_1390;
    sc_signal< sc_lv<6> > select_ln86_29_fu_804_p3;
    sc_signal< sc_lv<6> > select_ln86_29_reg_1395;
    sc_signal< sc_lv<6> > select_ln86_30_fu_814_p3;
    sc_signal< sc_lv<6> > select_ln86_30_reg_1400;
    sc_signal< sc_lv<1> > icmp_ln1496_31_fu_820_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_31_reg_1405;
    sc_signal< sc_lv<6> > select_ln86_32_fu_830_p3;
    sc_signal< sc_lv<6> > select_ln86_32_reg_1410;
    sc_signal< sc_lv<6> > select_ln86_33_fu_840_p3;
    sc_signal< sc_lv<6> > select_ln86_33_reg_1415;
    sc_signal< sc_lv<1> > icmp_ln1496_34_fu_846_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_34_reg_1420;
    sc_signal< sc_lv<6> > select_ln86_35_fu_856_p3;
    sc_signal< sc_lv<6> > select_ln86_35_reg_1425;
    sc_signal< sc_lv<6> > select_ln86_36_fu_866_p3;
    sc_signal< sc_lv<6> > select_ln86_36_reg_1430;
    sc_signal< sc_lv<1> > icmp_ln1496_37_fu_872_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_37_reg_1435;
    sc_signal< sc_lv<1> > icmp_ln203_fu_878_p2;
    sc_signal< sc_lv<1> > icmp_ln203_reg_1440;
    sc_signal< sc_lv<32> > select_ln218_fu_902_p3;
    sc_signal< sc_lv<32> > select_ln218_reg_1444;
    sc_signal< sc_lv<1> > icmp_ln207_fu_922_p2;
    sc_signal< sc_lv<1> > icmp_ln207_reg_1449;
    sc_signal< sc_lv<32> > select_ln213_fu_946_p3;
    sc_signal< sc_lv<32> > select_ln213_reg_1453;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_start;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_done;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_idle;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_ready;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_0;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_1;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_2;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_3;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_4;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_5;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_6;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_7;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_8;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_9;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_10;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_11;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_12;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_13;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_14;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_15;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_16;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_17;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_18;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_19;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_20;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_21;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_22;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_23;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_24;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_25;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_26;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_27;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_28;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_29;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_30;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_return_31;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_ce;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0_ignore_call30;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1_ignore_call30;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp53;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten_phi_fu_194_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_i_i_phi_fu_205_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_201;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_201;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_start_reg;
    sc_signal< sc_lv<32> > add_ln216_fu_884_p2;
    sc_signal< sc_lv<32> > add_ln211_fu_928_p2;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<1> > icmp_ln185_fu_616_p2;
    sc_signal< sc_lv<1> > icmp_ln185_1_fu_626_p2;
    sc_signal< sc_lv<1> > icmp_ln185_2_fu_636_p2;
    sc_signal< sc_lv<1> > icmp_ln185_3_fu_646_p2;
    sc_signal< sc_lv<1> > and_ln185_1_fu_658_p2;
    sc_signal< sc_lv<1> > and_ln185_fu_652_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_670_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_15_fu_680_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_17_fu_696_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_18_fu_706_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_20_fu_722_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_21_fu_732_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_23_fu_748_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_24_fu_758_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_26_fu_774_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_27_fu_784_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_29_fu_800_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_30_fu_810_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_32_fu_826_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_33_fu_836_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_35_fu_852_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_36_fu_862_p2;
    sc_signal< sc_lv<32> > add_ln218_fu_896_p2;
    sc_signal< sc_lv<32> > add_ln213_fu_940_p2;
    sc_signal< sc_lv<6> > select_ln86_16_fu_960_p3;
    sc_signal< sc_lv<11> > tmp_data_0_V_4_fu_965_p3;
    sc_signal< sc_lv<6> > select_ln86_19_fu_978_p3;
    sc_signal< sc_lv<11> > tmp_data_1_V_4_fu_983_p3;
    sc_signal< sc_lv<6> > select_ln86_22_fu_996_p3;
    sc_signal< sc_lv<11> > tmp_data_2_V_4_fu_1001_p3;
    sc_signal< sc_lv<6> > select_ln86_25_fu_1014_p3;
    sc_signal< sc_lv<11> > tmp_data_3_V_3_fu_1019_p3;
    sc_signal< sc_lv<6> > select_ln86_28_fu_1032_p3;
    sc_signal< sc_lv<11> > tmp_data_4_V_3_fu_1037_p3;
    sc_signal< sc_lv<6> > select_ln86_31_fu_1050_p3;
    sc_signal< sc_lv<11> > tmp_data_5_V_2_fu_1055_p3;
    sc_signal< sc_lv<6> > select_ln86_34_fu_1068_p3;
    sc_signal< sc_lv<11> > tmp_data_6_V_2_fu_1073_p3;
    sc_signal< sc_lv<6> > select_ln86_37_fu_1086_p3;
    sc_signal< sc_lv<11> > tmp_data_7_V_2_fu_1091_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_428;
    sc_signal< bool > ap_condition_2009;
    sc_signal< bool > ap_condition_331;
    sc_signal< bool > ap_condition_2014;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<14> ap_const_lv14_2000;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln211_fu_928_p2();
    void thread_add_ln213_fu_940_p2();
    void thread_add_ln216_fu_884_p2();
    void thread_add_ln218_fu_896_p2();
    void thread_add_ln233_fu_262_p2();
    void thread_and_ln185_1_fu_658_p2();
    void thread_and_ln185_2_fu_664_p2();
    void thread_and_ln185_fu_652_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp53();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0_ignore_call30();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1_ignore_call30();
    void thread_ap_condition_2009();
    void thread_ap_condition_2014();
    void thread_ap_condition_331();
    void thread_ap_condition_428();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_194_p4();
    void thread_ap_phi_mux_storemerge_i_i_phi_fu_205_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_201();
    void thread_ap_ready();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_ce();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_start();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_icmp_ln1496_15_fu_680_p2();
    void thread_icmp_ln1496_16_fu_690_p2();
    void thread_icmp_ln1496_17_fu_696_p2();
    void thread_icmp_ln1496_18_fu_706_p2();
    void thread_icmp_ln1496_19_fu_716_p2();
    void thread_icmp_ln1496_20_fu_722_p2();
    void thread_icmp_ln1496_21_fu_732_p2();
    void thread_icmp_ln1496_22_fu_742_p2();
    void thread_icmp_ln1496_23_fu_748_p2();
    void thread_icmp_ln1496_24_fu_758_p2();
    void thread_icmp_ln1496_25_fu_768_p2();
    void thread_icmp_ln1496_26_fu_774_p2();
    void thread_icmp_ln1496_27_fu_784_p2();
    void thread_icmp_ln1496_28_fu_794_p2();
    void thread_icmp_ln1496_29_fu_800_p2();
    void thread_icmp_ln1496_30_fu_810_p2();
    void thread_icmp_ln1496_31_fu_820_p2();
    void thread_icmp_ln1496_32_fu_826_p2();
    void thread_icmp_ln1496_33_fu_836_p2();
    void thread_icmp_ln1496_34_fu_846_p2();
    void thread_icmp_ln1496_35_fu_852_p2();
    void thread_icmp_ln1496_36_fu_862_p2();
    void thread_icmp_ln1496_37_fu_872_p2();
    void thread_icmp_ln1496_fu_670_p2();
    void thread_icmp_ln185_1_fu_626_p2();
    void thread_icmp_ln185_2_fu_636_p2();
    void thread_icmp_ln185_3_fu_646_p2();
    void thread_icmp_ln185_fu_616_p2();
    void thread_icmp_ln203_fu_878_p2();
    void thread_icmp_ln207_fu_922_p2();
    void thread_icmp_ln233_fu_256_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op199();
    void thread_io_acc_block_signal_op28();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_select_ln213_fu_946_p3();
    void thread_select_ln218_fu_902_p3();
    void thread_select_ln86_15_fu_684_p3();
    void thread_select_ln86_16_fu_960_p3();
    void thread_select_ln86_17_fu_700_p3();
    void thread_select_ln86_18_fu_710_p3();
    void thread_select_ln86_19_fu_978_p3();
    void thread_select_ln86_20_fu_726_p3();
    void thread_select_ln86_21_fu_736_p3();
    void thread_select_ln86_22_fu_996_p3();
    void thread_select_ln86_23_fu_752_p3();
    void thread_select_ln86_24_fu_762_p3();
    void thread_select_ln86_25_fu_1014_p3();
    void thread_select_ln86_26_fu_778_p3();
    void thread_select_ln86_27_fu_788_p3();
    void thread_select_ln86_28_fu_1032_p3();
    void thread_select_ln86_29_fu_804_p3();
    void thread_select_ln86_30_fu_814_p3();
    void thread_select_ln86_31_fu_1050_p3();
    void thread_select_ln86_32_fu_830_p3();
    void thread_select_ln86_33_fu_840_p3();
    void thread_select_ln86_34_fu_1068_p3();
    void thread_select_ln86_35_fu_856_p3();
    void thread_select_ln86_36_fu_866_p3();
    void thread_select_ln86_37_fu_1086_p3();
    void thread_select_ln86_fu_674_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_data_0_V_4_fu_965_p3();
    void thread_tmp_data_1_V_4_fu_983_p3();
    void thread_tmp_data_2_V_4_fu_1001_p3();
    void thread_tmp_data_3_V_3_fu_1019_p3();
    void thread_tmp_data_4_V_3_fu_1037_p3();
    void thread_tmp_data_5_V_2_fu_1055_p3();
    void thread_tmp_data_6_V_2_fu_1073_p3();
    void thread_tmp_data_7_V_2_fu_1091_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
