<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CacheP</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CacheP<div class="ingroups"><a class="el" href="group___d_r_v___o_s_a_l___m_o_d_u_l_e.html">OSAL</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:_cache_p_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cache_p_8h.html">CacheP.h</a></td></tr>
<tr class="memdesc:_cache_p_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Handling routines for the RTOS Porting Interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad9f7be5d6de31fafa5a4c6a1f042c6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#gad9f7be5d6de31fafa5a4c6a1f042c6fc">OSAL_CACHEP_COHERENT</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:gad9f7be5d6de31fafa5a4c6a1f042c6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8edcb63820479bd2caeab39a10dc1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#gac8edcb63820479bd2caeab39a10dc1f6">OSAL_CACHEP_NOT_COHERENT</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gac8edcb63820479bd2caeab39a10dc1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac464df7ad80b478ec48278ccbae8de13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac464df7ad80b478ec48278ccbae8de13"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a></td></tr>
<tr class="memdesc:gac464df7ad80b478ec48278ccbae8de13"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enumerator defines the cache coherent or not. <br /></td></tr>
<tr class="separator:gac464df7ad80b478ec48278ccbae8de13"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga311c849999638129076f28929b1d68d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#ga311c849999638129076f28929b1d68d6">CacheP_wb</a> (const void *addr, int32_t size)</td></tr>
<tr class="memdesc:ga311c849999638129076f28929b1d68d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to write back cache lines.  <a href="#ga311c849999638129076f28929b1d68d6">More...</a><br /></td></tr>
<tr class="separator:ga311c849999638129076f28929b1d68d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae537a5631284b57764122c90d775e815"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#gae537a5631284b57764122c90d775e815">CacheP_Inv</a> (const void *addr, int32_t size)</td></tr>
<tr class="memdesc:gae537a5631284b57764122c90d775e815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to invalidate cache lines.  <a href="#gae537a5631284b57764122c90d775e815">More...</a><br /></td></tr>
<tr class="separator:gae537a5631284b57764122c90d775e815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061cc7523aa9f6c4ad4580b54e94ff24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#ga061cc7523aa9f6c4ad4580b54e94ff24">CacheP_wbInv</a> (const void *addr, int32_t size)</td></tr>
<tr class="memdesc:ga061cc7523aa9f6c4ad4580b54e94ff24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to write back and invalidate cache lines.  <a href="#ga061cc7523aa9f6c4ad4580b54e94ff24">More...</a><br /></td></tr>
<tr class="separator:ga061cc7523aa9f6c4ad4580b54e94ff24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240d158737f94926d76231c928805894"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#ga240d158737f94926d76231c928805894">CacheP_fenceCpu2Dma</a> (uintptr_t addr, uint32_t size, <a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a> isCoherent)</td></tr>
<tr class="memdesc:ga240d158737f94926d76231c928805894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to call before handing over the memory buffer to DMA from CPU.  <a href="#ga240d158737f94926d76231c928805894">More...</a><br /></td></tr>
<tr class="separator:ga240d158737f94926d76231c928805894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ea70e0dff9ed452cd9a13cc1bed321"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#ga95ea70e0dff9ed452cd9a13cc1bed321">CacheP_fenceDma2Cpu</a> (uintptr_t addr, uint32_t size, <a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a> isCoherent)</td></tr>
<tr class="memdesc:ga95ea70e0dff9ed452cd9a13cc1bed321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to call before reading the memory to CPU after DMA operations.  <a href="#ga95ea70e0dff9ed452cd9a13cc1bed321">More...</a><br /></td></tr>
<tr class="separator:ga95ea70e0dff9ed452cd9a13cc1bed321"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>CacheP interface </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gad9f7be5d6de31fafa5a4c6a1f042c6fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSAL_CACHEP_COHERENT&#160;&#160;&#160;((uint32_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache is coherent on this CPU </p>

</div>
</div>
<a class="anchor" id="gac8edcb63820479bd2caeab39a10dc1f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSAL_CACHEP_NOT_COHERENT&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cache is not coherent on this CPU </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga240d158737f94926d76231c928805894"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_fenceCpu2Dma </td>
          <td>(</td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a>&#160;</td>
          <td class="paramname"><em>isCoherent</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to call before handing over the memory buffer to DMA from CPU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back and invalidate</td></tr>
    <tr><td class="paramname">isCoherent</td><td>if the cache is coherent on that CPU or not </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga95ea70e0dff9ed452cd9a13cc1bed321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_fenceDma2Cpu </td>
          <td>(</td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a>&#160;</td>
          <td class="paramname"><em>isCoherent</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to call before reading the memory to CPU after DMA operations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back and invalidate</td></tr>
    <tr><td class="paramname">isCoherent</td><td>if the cache is coherent on that CPU or not <a class="el" href="group___d_r_v___o_s_a_l___cache_p.html#gac464df7ad80b478ec48278ccbae8de13">Osal_CacheP_isCoherent</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae537a5631284b57764122c90d775e815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_Inv </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to invalidate cache lines. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to invalidate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga311c849999638129076f28929b1d68d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wb </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to write back cache lines. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga061cc7523aa9f6c4ad4580b54e94ff24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wbInv </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to write back and invalidate cache lines. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back and invalidate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
