###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        23659   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        18430   # Number of read row buffer hits
num_read_cmds                  =        23659   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5233   # Number of ACT commands
num_pre_cmds                   =         5217   # Number of PRE commands
num_ondemand_pres              =         1034   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2927052   # Cyles of rank active rank.0
rank_active_cycles.1           =      2227615   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7072948   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7772385   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        21634   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          211   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           52   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           24   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           16   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            5   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1676   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9029   # Read request latency (cycles)
read_latency[40-59]            =         5156   # Read request latency (cycles)
read_latency[60-79]            =         2003   # Read request latency (cycles)
read_latency[80-99]            =          709   # Read request latency (cycles)
read_latency[100-119]          =          536   # Read request latency (cycles)
read_latency[120-139]          =          428   # Read request latency (cycles)
read_latency[140-159]          =          396   # Read request latency (cycles)
read_latency[160-179]          =          401   # Read request latency (cycles)
read_latency[180-199]          =          352   # Read request latency (cycles)
read_latency[200-]             =         4649   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  9.53931e+07   # Read energy
act_energy                     =  1.43175e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.39502e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.73074e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.82648e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.39003e+09   # Active standby energy rank.1
average_read_latency           =      144.223   # Average read request latency (cycles)
average_interarrival           =      422.656   # Average request interarrival latency (cycles)
total_energy                   =  1.11566e+10   # Total energy (pJ)
average_power                  =      1115.66   # Average power (mW)
average_bandwidth              =      0.20189   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        20212   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        16104   # Number of read row buffer hits
num_read_cmds                  =        20212   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4114   # Number of ACT commands
num_pre_cmds                   =         4100   # Number of PRE commands
num_ondemand_pres              =          100   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2448128   # Cyles of rank active rank.0
rank_active_cycles.1           =      2441433   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7551872   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7558567   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        18080   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          298   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           88   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           26   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1653   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9331   # Read request latency (cycles)
read_latency[40-59]            =         5054   # Read request latency (cycles)
read_latency[60-79]            =         1568   # Read request latency (cycles)
read_latency[80-99]            =          700   # Read request latency (cycles)
read_latency[100-119]          =          477   # Read request latency (cycles)
read_latency[120-139]          =          361   # Read request latency (cycles)
read_latency[140-159]          =          288   # Read request latency (cycles)
read_latency[160-179]          =          278   # Read request latency (cycles)
read_latency[180-199]          =          252   # Read request latency (cycles)
read_latency[200-]             =         1903   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.14948e+07   # Read energy
act_energy                     =  1.12559e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.6249e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.62811e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.52763e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.52345e+09   # Active standby energy rank.1
average_read_latency           =      79.8308   # Average read request latency (cycles)
average_interarrival           =      494.737   # Average request interarrival latency (cycles)
total_energy                   =  1.11015e+10   # Total energy (pJ)
average_power                  =      1110.15   # Average power (mW)
average_bandwidth              =     0.172476   # Average bandwidth
