{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678168216188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678168216188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 23:50:16 2023 " "Processing started: Mon Mar 06 23:50:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678168216188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678168216188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CountdownNBits -c countdown_nbits " "Command: quartus_map --read_settings_files=on --write_settings_files=off CountdownNBits -c countdown_nbits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678168216188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678168216542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678168216542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_nbits " "Found entity 1: countdown_nbits" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678168225112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678168225112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk countdown_nbits_tb.sv(5) " "Verilog HDL Declaration information at countdown_nbits_tb.sv(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "countdown_nbits_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678168225114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_nbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown_nbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_2bits_tb " "Found entity 1: countdown_2bits_tb" {  } { { "countdown_nbits_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678168225114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678168225114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_converter " "Found entity 1: display_converter" {  } { { "display_converter.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/display_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678168225115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678168225115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countdown_nbits " "Elaborating entity \"countdown_nbits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678168225144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(16) " "Verilog HDL assignment warning at countdown_nbits.sv(16): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678168225252 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(25) " "Verilog HDL assignment warning at countdown_nbits.sv(25): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678168225252 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(33) " "Verilog HDL assignment warning at countdown_nbits.sv(33): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678168225252 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(38) " "Verilog HDL assignment warning at countdown_nbits.sv(38): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678168225252 "|countdown_nbits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_converter display_converter:converter4led1 " "Elaborating entity \"display_converter\" for hierarchy \"display_converter:converter4led1\"" {  } { { "countdown_nbits.sv" "converter4led1" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678168225253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] GND " "Pin \"led2\[1\]\" is stuck at GND" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678168225794 "|countdown_nbits|led2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678168225794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678168225861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/output_files/countdown_nbits.map.smsg " "Generated suppressed messages file D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/output_files/countdown_nbits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678168226134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678168226216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678168226216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678168226243 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678168226243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678168226243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678168226243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678168226260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 23:50:26 2023 " "Processing ended: Mon Mar 06 23:50:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678168226260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678168226260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678168226260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678168226260 ""}
