                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divuint
                                      6 	.optsdcc -mmcs51 --model-large
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl __divuint_PARM_2
                                     12 	.globl __divuint
                                     13 ;--------------------------------------------------------
                                     14 ; special function registers
                                     15 ;--------------------------------------------------------
                                     16 	.area RSEG    (ABS,DATA)
      000000                         17 	.org 0x0000
                                     18 ;--------------------------------------------------------
                                     19 ; special function bits
                                     20 ;--------------------------------------------------------
                                     21 	.area RSEG    (ABS,DATA)
      000000                         22 	.org 0x0000
                                     23 ;--------------------------------------------------------
                                     24 ; overlayable register banks
                                     25 ;--------------------------------------------------------
                                     26 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         27 	.ds 8
                                     28 ;--------------------------------------------------------
                                     29 ; internal ram data
                                     30 ;--------------------------------------------------------
                                     31 	.area DSEG    (DATA)
                                     32 ;--------------------------------------------------------
                                     33 ; overlayable items in internal ram
                                     34 ;--------------------------------------------------------
                                     35 ;--------------------------------------------------------
                                     36 ; indirectly addressable internal ram data
                                     37 ;--------------------------------------------------------
                                     38 	.area ISEG    (DATA)
                                     39 ;--------------------------------------------------------
                                     40 ; absolute internal ram data
                                     41 ;--------------------------------------------------------
                                     42 	.area IABS    (ABS,DATA)
                                     43 	.area IABS    (ABS,DATA)
                                     44 ;--------------------------------------------------------
                                     45 ; bit data
                                     46 ;--------------------------------------------------------
                                     47 	.area BSEG    (BIT)
                                     48 ;--------------------------------------------------------
                                     49 ; paged external ram data
                                     50 ;--------------------------------------------------------
                                     51 	.area PSEG    (PAG,XDATA)
                                     52 ;--------------------------------------------------------
                                     53 ; uninitialized external ram data
                                     54 ;--------------------------------------------------------
                                     55 	.area XSEG    (XDATA)
      000000                         56 __divuint_PARM_2:
      000000                         57 	.ds 2
      000002                         58 __divuint_x_65536_1:
      000002                         59 	.ds 2
      000004                         60 __divuint_reste_65536_2:
      000004                         61 	.ds 2
      000006                         62 __divuint_c_65536_2:
      000006                         63 	.ds 1
                                     64 ;--------------------------------------------------------
                                     65 ; absolute external ram data
                                     66 ;--------------------------------------------------------
                                     67 	.area XABS    (ABS,XDATA)
                                     68 ;--------------------------------------------------------
                                     69 ; initialized external ram data
                                     70 ;--------------------------------------------------------
                                     71 	.area XISEG   (XDATA)
                                     72 	.area HOME    (CODE)
                                     73 	.area GSINIT0 (CODE)
                                     74 	.area GSINIT1 (CODE)
                                     75 	.area GSINIT2 (CODE)
                                     76 	.area GSINIT3 (CODE)
                                     77 	.area GSINIT4 (CODE)
                                     78 	.area GSINIT5 (CODE)
                                     79 	.area GSINIT  (CODE)
                                     80 	.area GSFINAL (CODE)
                                     81 	.area CSEG    (CODE)
                                     82 ;--------------------------------------------------------
                                     83 ; global & static initialisations
                                     84 ;--------------------------------------------------------
                                     85 	.area HOME    (CODE)
                                     86 	.area GSINIT  (CODE)
                                     87 	.area GSFINAL (CODE)
                                     88 	.area GSINIT  (CODE)
                                     89 ;--------------------------------------------------------
                                     90 ; Home
                                     91 ;--------------------------------------------------------
                                     92 	.area HOME    (CODE)
                                     93 	.area HOME    (CODE)
                                     94 ;--------------------------------------------------------
                                     95 ; code
                                     96 ;--------------------------------------------------------
                                     97 	.area CSEG    (CODE)
                                     98 ;------------------------------------------------------------
                                     99 ;Allocation info for local variables in function '_divuint'
                                    100 ;------------------------------------------------------------
                                    101 ;y                         Allocated with name '__divuint_PARM_2'
                                    102 ;x                         Allocated with name '__divuint_x_65536_1'
                                    103 ;reste                     Allocated with name '__divuint_reste_65536_2'
                                    104 ;count                     Allocated with name '__divuint_count_65536_2'
                                    105 ;c                         Allocated with name '__divuint_c_65536_2'
                                    106 ;------------------------------------------------------------
                                    107 ;	_divuint.c:161: _divuint (unsigned int x, unsigned int y) __SDCC_NONBANKED
                                    108 ;	-----------------------------------------
                                    109 ;	 function _divuint
                                    110 ;	-----------------------------------------
      000000                        111 __divuint:
                           000007   112 	ar7 = 0x07
                           000006   113 	ar6 = 0x06
                           000005   114 	ar5 = 0x05
                           000004   115 	ar4 = 0x04
                           000003   116 	ar3 = 0x03
                           000002   117 	ar2 = 0x02
                           000001   118 	ar1 = 0x01
                           000000   119 	ar0 = 0x00
      000000 AF 83            [24]  120 	mov	r7,dph
      000002 E5 82            [12]  121 	mov	a,dpl
      000004 90r00r02         [24]  122 	mov	dptr,#__divuint_x_65536_1
      000007 F0               [24]  123 	movx	@dptr,a
      000008 EF               [12]  124 	mov	a,r7
      000009 A3               [24]  125 	inc	dptr
      00000A F0               [24]  126 	movx	@dptr,a
                                    127 ;	_divuint.c:163: unsigned int reste = 0;
      00000B 90r00r04         [24]  128 	mov	dptr,#__divuint_reste_65536_2
      00000E E4               [12]  129 	clr	a
      00000F F0               [24]  130 	movx	@dptr,a
      000010 A3               [24]  131 	inc	dptr
      000011 F0               [24]  132 	movx	@dptr,a
                                    133 ;	_divuint.c:167: do
      000012 90r00r00         [24]  134 	mov	dptr,#__divuint_PARM_2
      000015 E0               [24]  135 	movx	a,@dptr
      000016 FE               [12]  136 	mov	r6,a
      000017 A3               [24]  137 	inc	dptr
      000018 E0               [24]  138 	movx	a,@dptr
      000019 FF               [12]  139 	mov	r7,a
      00001A 7D 10            [12]  140 	mov	r5,#0x10
      00001C                        141 00105$:
                                    142 ;	_divuint.c:170: c = MSB_SET(x);
      00001C 90r00r02         [24]  143 	mov	dptr,#__divuint_x_65536_1
      00001F E0               [24]  144 	movx	a,@dptr
      000020 FB               [12]  145 	mov	r3,a
      000021 A3               [24]  146 	inc	dptr
      000022 E0               [24]  147 	movx	a,@dptr
      000023 FC               [12]  148 	mov	r4,a
      000024 90r00r06         [24]  149 	mov	dptr,#__divuint_c_65536_2
      000027 23               [12]  150 	rl	a
      000028 54 01            [12]  151 	anl	a,#0x01
      00002A F0               [24]  152 	movx	@dptr,a
                                    153 ;	_divuint.c:171: x <<= 1;
      00002B EB               [12]  154 	mov	a,r3
      00002C 2B               [12]  155 	add	a,r3
      00002D FB               [12]  156 	mov	r3,a
      00002E EC               [12]  157 	mov	a,r4
      00002F 33               [12]  158 	rlc	a
      000030 FC               [12]  159 	mov	r4,a
      000031 90r00r02         [24]  160 	mov	dptr,#__divuint_x_65536_1
      000034 EB               [12]  161 	mov	a,r3
      000035 F0               [24]  162 	movx	@dptr,a
      000036 EC               [12]  163 	mov	a,r4
      000037 A3               [24]  164 	inc	dptr
      000038 F0               [24]  165 	movx	@dptr,a
                                    166 ;	_divuint.c:172: reste <<= 1;
      000039 90r00r04         [24]  167 	mov	dptr,#__divuint_reste_65536_2
      00003C E0               [24]  168 	movx	a,@dptr
      00003D FB               [12]  169 	mov	r3,a
      00003E A3               [24]  170 	inc	dptr
      00003F E0               [24]  171 	movx	a,@dptr
      000040 FC               [12]  172 	mov	r4,a
      000041 EB               [12]  173 	mov	a,r3
      000042 2B               [12]  174 	add	a,r3
      000043 FB               [12]  175 	mov	r3,a
      000044 EC               [12]  176 	mov	a,r4
      000045 33               [12]  177 	rlc	a
      000046 FC               [12]  178 	mov	r4,a
      000047 90r00r04         [24]  179 	mov	dptr,#__divuint_reste_65536_2
      00004A EB               [12]  180 	mov	a,r3
      00004B F0               [24]  181 	movx	@dptr,a
      00004C EC               [12]  182 	mov	a,r4
      00004D A3               [24]  183 	inc	dptr
      00004E F0               [24]  184 	movx	@dptr,a
                                    185 ;	_divuint.c:173: if (c)
      00004F 90r00r06         [24]  186 	mov	dptr,#__divuint_c_65536_2
      000052 E0               [24]  187 	movx	a,@dptr
      000053 60 08            [24]  188 	jz	00102$
                                    189 ;	_divuint.c:174: reste |= 1;
      000055 90r00r04         [24]  190 	mov	dptr,#__divuint_reste_65536_2
      000058 E0               [24]  191 	movx	a,@dptr
      000059 43 E0 01         [24]  192 	orl	acc,#0x01
      00005C F0               [24]  193 	movx	@dptr,a
      00005D                        194 00102$:
                                    195 ;	_divuint.c:176: if (reste >= y)
      00005D 90r00r04         [24]  196 	mov	dptr,#__divuint_reste_65536_2
      000060 E0               [24]  197 	movx	a,@dptr
      000061 FB               [12]  198 	mov	r3,a
      000062 A3               [24]  199 	inc	dptr
      000063 E0               [24]  200 	movx	a,@dptr
      000064 FC               [12]  201 	mov	r4,a
      000065 C3               [12]  202 	clr	c
      000066 EB               [12]  203 	mov	a,r3
      000067 9E               [12]  204 	subb	a,r6
      000068 EC               [12]  205 	mov	a,r4
      000069 9F               [12]  206 	subb	a,r7
      00006A 40 13            [24]  207 	jc	00106$
                                    208 ;	_divuint.c:178: reste -= y;
      00006C 90r00r04         [24]  209 	mov	dptr,#__divuint_reste_65536_2
      00006F EB               [12]  210 	mov	a,r3
      000070 C3               [12]  211 	clr	c
      000071 9E               [12]  212 	subb	a,r6
      000072 F0               [24]  213 	movx	@dptr,a
      000073 EC               [12]  214 	mov	a,r4
      000074 9F               [12]  215 	subb	a,r7
      000075 A3               [24]  216 	inc	dptr
      000076 F0               [24]  217 	movx	@dptr,a
                                    218 ;	_divuint.c:180: x |= 1;
      000077 90r00r02         [24]  219 	mov	dptr,#__divuint_x_65536_1
      00007A E0               [24]  220 	movx	a,@dptr
      00007B 43 E0 01         [24]  221 	orl	acc,#0x01
      00007E F0               [24]  222 	movx	@dptr,a
      00007F                        223 00106$:
                                    224 ;	_divuint.c:183: while (--count);
      00007F DD 9B            [24]  225 	djnz	r5,00105$
                                    226 ;	_divuint.c:184: return x;
      000081 90r00r02         [24]  227 	mov	dptr,#__divuint_x_65536_1
      000084 E0               [24]  228 	movx	a,@dptr
      000085 FE               [12]  229 	mov	r6,a
      000086 A3               [24]  230 	inc	dptr
      000087 E0               [24]  231 	movx	a,@dptr
                                    232 ;	_divuint.c:185: }
      000088 8E 82            [24]  233 	mov	dpl,r6
      00008A F5 83            [12]  234 	mov	dph,a
      00008C 22               [24]  235 	ret
                                    236 	.area CSEG    (CODE)
                                    237 	.area CONST   (CODE)
                                    238 	.area XINIT   (CODE)
                                    239 	.area CABS    (ABS,CODE)
