Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep 20 17:34:21 2020
| Host         : duskmoonG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/Files/Programs/vivadoProject/MIPS32_pipeline/assets/timing_report_syn_rebuild.txt
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

led[0]
led[1]
led[2]
led[3]
led[4]
led[5]
led[6]
led[7]
ssdt[0]
ssdt[10]
ssdt[11]
ssdt[1]
ssdt[2]
ssdt[3]
ssdt[4]
ssdt[5]
ssdt[6]
ssdt[7]
ssdt[8]
ssdt[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.115        0.000                      0                 5414        0.084        0.000                      0                 5414        3.750        0.000                       0                  1853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.115        0.000                      0                 5414        0.084        0.000                      0                 5414        3.750        0.000                       0                  1853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[0]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[0]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[10]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[10]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[11]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[11]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[12]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[12]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[13]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[13]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[14]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[14]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[15]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[15]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[16]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[16]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[17]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[17]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mem_wb/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.719ns (29.325%)  route 6.553ns (70.675%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    mem_wb/clk_IBUF_BUFG
                         FDRE                                         r  mem_wb/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  mem_wb/RegWrite_reg/Q
                         net (fo=33, unplaced)        1.037     4.451    ex_mem/alu_out[27]_i_25_2
                                                                      r  ex_mem/rt_data[31]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.746 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, unplaced)         1.122     5.868    ex_mem/EX_Forward_ctrl/p_4_in
                                                                      r  ex_mem/alu_out[27]_i_25/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.992 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, unplaced)        0.521     6.513    ex_mem/ex_forward_1[1]
                                                                      r  ex_mem/alu_out[5]_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.637 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, unplaced)         1.129     7.766    rs_data_forward_ex[5]
                                                                      r  MemRead_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  MemRead_i_32/O
                         net (fo=1, unplaced)         0.000     7.890    MemRead_i_32_n_0
                                                                      r  MemRead_reg_i_25/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.440 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, unplaced)         0.009     8.449    MemRead_reg_i_25_n_0
                                                                      r  MemRead_reg_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.563 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     8.563    MemRead_reg_i_19_n_0
                                                                      r  MemRead_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.813 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, unplaced)         0.452     9.265    program_counter/CO[0]
                                                                      r  program_counter/MemRead_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.310     9.575 r  program_counter/MemRead_i_3/O
                         net (fo=1, unplaced)         0.449    10.024    program_counter/MemRead_i_3_n_0
                                                                      r  program_counter/MemRead_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    10.148 r  program_counter/MemRead_i_2/O
                         net (fo=65, unplaced)        0.538    10.686    if_id/branch_hazard
                                                                      r  if_id/Instruction[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.810 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, unplaced)         0.449    11.259    program_counter/Instruction_reg[31]
                                                                      r  program_counter/Instruction[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.383 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847    12.230    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439    12.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[18]/C
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.035    12.778    
                         FDRE (Setup_fdre_C_R)       -0.433    12.345    if_id/Instruction_reg[18]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[12]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[13]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[14]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[15]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[16]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[17]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[18]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[19]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[20]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.640%)  route 0.182ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    ex_mem/clk_IBUF_BUFG
                         FDRE                                         r  ex_mem/rt_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  ex_mem/rt_data_reg[21]/Q
                         net (fo=12, unplaced)        0.182     1.046    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/D
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/WCLK
                         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/CLK
                         clock pessimism             -0.209     0.868    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     0.962    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bus/timer/TH_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bus/timer/TH_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bus/timer/TH_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bus/timer/TH_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bus/timer/TH_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bus/timer/TH_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bus/timer/TH_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bus/timer/TH_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                ex_mem/alu_out_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750                bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_D/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.999ns  (logic 4.199ns (84.003%)  route 0.800ns (15.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[9]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[9]
    C2                                                                r  ssdt_OBUF[9]_inst/I
    C2                   OBUF (Prop_obuf_I_O)         3.743     7.957 r  ssdt_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.957    ssdt[9]
    C2                                                                r  ssdt[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.997ns  (logic 4.198ns (83.997%)  route 0.800ns (16.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[2]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[2]
    A3                                                                r  ssdt_OBUF[2]_inst/I
    A3                   OBUF (Prop_obuf_I_O)         3.742     7.956 r  ssdt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.956    ssdt[2]
    A3                                                                r  ssdt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.996ns  (logic 4.196ns (83.992%)  route 0.800ns (16.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[10]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[10]
    C1                                                                r  ssdt_OBUF[10]_inst/I
    C1                   OBUF (Prop_obuf_I_O)         3.740     7.954 r  ssdt_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.954    ssdt[10]
    C1                                                                r  ssdt[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.996ns  (logic 4.196ns (83.992%)  route 0.800ns (16.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[5]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[5]
    B3                                                                r  ssdt_OBUF[5]_inst/I
    B3                   OBUF (Prop_obuf_I_O)         3.740     7.954 r  ssdt_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.954    ssdt[5]
    B3                                                                r  ssdt[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.994ns  (logic 4.194ns (83.987%)  route 0.800ns (16.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[6]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[6]
    B2                                                                r  ssdt_OBUF[6]_inst/I
    B2                   OBUF (Prop_obuf_I_O)         3.738     7.952 r  ssdt_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.952    ssdt[6]
    B2                                                                r  ssdt[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.993ns  (logic 4.194ns (83.985%)  route 0.800ns (16.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[0]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[0]
    B4                                                                r  ssdt_OBUF[0]_inst/I
    B4                   OBUF (Prop_obuf_I_O)         3.738     7.952 r  ssdt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.952    ssdt[0]
    B4                                                                r  ssdt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.992ns  (logic 4.192ns (83.979%)  route 0.800ns (16.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[1]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[1]
    A4                                                                r  ssdt_OBUF[1]_inst/I
    A4                   OBUF (Prop_obuf_I_O)         3.736     7.950 r  ssdt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.950    ssdt[1]
    A4                                                                r  ssdt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.991ns  (logic 4.191ns (83.977%)  route 0.800ns (16.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[4]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[4]
    A1                                                                r  ssdt_OBUF[4]_inst/I
    A1                   OBUF (Prop_obuf_I_O)         3.735     7.949 r  ssdt_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.949    ssdt[4]
    A1                                                                r  ssdt[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.990ns  (logic 4.190ns (83.973%)  route 0.800ns (16.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[3]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[3]
    B1                                                                r  ssdt_OBUF[3]_inst/I
    B1                   OBUF (Prop_obuf_I_O)         3.734     7.948 r  ssdt_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.948    ssdt[3]
    B1                                                                r  ssdt[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.983ns  (logic 4.184ns (83.952%)  route 0.800ns (16.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.278    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.584     2.958    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     3.414 r  bus/ssdt_0/ssdt_reg[8]/Q
                         net (fo=2, unplaced)         0.800     4.214    ssdt_OBUF[8]
    G2                                                                r  ssdt_OBUF[8]_inst/I
    G2                   OBUF (Prop_obuf_I_O)         3.728     7.941 r  ssdt_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.941    ssdt[8]
    G2                                                                r  ssdt[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/leds/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.414ns (80.751%)  route 0.337ns (19.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  bus/leds/led_reg[6]/Q
                         net (fo=2, unplaced)         0.337     1.201    led_OBUF[6]
    J2                                                                r  led_OBUF[6]_inst/I
    J2                   OBUF (Prop_obuf_I_O)         1.273     2.475 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.475    led[6]
    J2                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.416ns (80.773%)  route 0.337ns (19.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  bus/leds/led_reg[5]/Q
                         net (fo=2, unplaced)         0.337     1.201    led_OBUF[5]
    J3                                                                r  led_OBUF[5]_inst/I
    J3                   OBUF (Prop_obuf_I_O)         1.275     2.477 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.477    led[5]
    J3                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.420ns (80.815%)  route 0.337ns (19.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  bus/leds/led_reg[7]/Q
                         net (fo=2, unplaced)         0.337     1.201    led_OBUF[7]
    K2                                                                r  led_OBUF[7]_inst/I
    K2                   OBUF (Prop_obuf_I_O)         1.279     2.480 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.480    led[7]
    K2                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.424ns (80.862%)  route 0.337ns (19.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  bus/leds/led_reg[3]/Q
                         net (fo=2, unplaced)         0.337     1.201    led_OBUF[3]
    J4                                                                r  led_OBUF[3]_inst/I
    J4                   OBUF (Prop_obuf_I_O)         1.283     2.485 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.485    led[3]
    J4                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.426ns (80.882%)  route 0.337ns (19.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  bus/leds/led_reg[4]/Q
                         net (fo=2, unplaced)         0.337     1.201    led_OBUF[4]
    H4                                                                r  led_OBUF[4]_inst/I
    H4                   OBUF (Prop_obuf_I_O)         1.285     2.487 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.487    led[4]
    H4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.431ns (80.936%)  route 0.337ns (19.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  bus/leds/led_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.201    led_OBUF[0]
    F6                                                                r  led_OBUF[0]_inst/I
    F6                   OBUF (Prop_obuf_I_O)         1.290     2.492 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.492    led[0]
    F6                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.437ns (80.999%)  route 0.337ns (19.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  bus/leds/led_reg[2]/Q
                         net (fo=2, unplaced)         0.337     1.201    led_OBUF[2]
    G3                                                                r  led_OBUF[2]_inst/I
    G3                   OBUF (Prop_obuf_I_O)         1.296     2.497 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.497    led[2]
    G3                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.439ns (81.017%)  route 0.337ns (18.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.864 r  bus/ssdt_0/ssdt_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.201    ssdt_OBUF[11]
    H1                                                                r  ssdt_OBUF[11]_inst/I
    H1                   OBUF (Prop_obuf_I_O)         1.298     2.499 r  ssdt_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.499    ssdt[11]
    H1                                                                r  ssdt[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.441ns (81.043%)  route 0.337ns (18.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/ssdt_0/clk_IBUF_BUFG
                         FDSE                                         r  bus/ssdt_0/ssdt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.864 r  bus/ssdt_0/ssdt_reg[7]/Q
                         net (fo=2, unplaced)         0.337     1.201    ssdt_OBUF[7]
    D5                                                                r  ssdt_OBUF[7]_inst/I
    D5                   OBUF (Prop_obuf_I_O)         1.300     2.502 r  ssdt_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.502    ssdt[7]
    D5                                                                r  ssdt[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.442ns (81.049%)  route 0.337ns (18.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.583    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.114     0.723    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  bus/leds/led_reg[1]/Q
                         net (fo=2, unplaced)         0.337     1.201    led_OBUF[1]
    G4                                                                r  led_OBUF[1]_inst/I
    G4                   OBUF (Prop_obuf_I_O)         1.301     2.502 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.502    led[1]
    G4                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay          1660 Endpoints
Min Delay          1660 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            if_id/Instruction_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.767ns (40.021%)  route 2.648ns (59.979%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.800     2.318    if_id/reset_IBUF
                                                                      r  if_id/PC_p4[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.442 r  if_id/PC_p4[31]_i_1/O
                         net (fo=97, unplaced)        1.001     3.443    program_counter/E[0]
                                                                      r  program_counter/Instruction[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  program_counter/Instruction[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.414    if_id/Instruction_reg[31]_0
                         FDRE                                         r  if_id/Instruction_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.168    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.439     2.698    if_id/clk_IBUF_BUFG
                         FDRE                                         r  if_id/Instruction_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.286ns (45.913%)  route 0.337ns (54.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1534, unplaced)      0.337     0.623    bus/leds/reset_IBUF
                         FDRE                                         r  bus/leds/led_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.789    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, unplaced)      0.259     1.077    bus/leds/clk_IBUF_BUFG
                         FDRE                                         r  bus/leds/led_reg[18]/C





