$comment
	File created using the following command:
		vcd file PBL4.msim.vcd -direction
$end
$date
	Mon Jun 27 18:34:12 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module validacao_entrada_cedula_vlg_vec_tst $end
$var reg 1 ! atividade $end
$var reg 8 " entrada_nota [7:0] $end
$var reg 3 # erro [2:0] $end
$var reg 3 $ state_entrada [2:0] $end
$var reg 1 % time_out $end
$var wire 1 & clear $end
$var wire 1 ' erro_code [2] $end
$var wire 1 ( erro_code [1] $end
$var wire 1 ) erro_code [0] $end
$var wire 1 * nota [7] $end
$var wire 1 + nota [6] $end
$var wire 1 , nota [5] $end
$var wire 1 - nota [4] $end
$var wire 1 . nota [3] $end
$var wire 1 / nota [2] $end
$var wire 1 0 nota [1] $end
$var wire 1 1 nota [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 always0~0_combout $end
$var wire 1 9 always0~1_combout $end
$var wire 1 : atividade~combout $end
$var wire 1 ; time_out~combout $end
$var wire 1 < comb~1_combout $end
$var wire 1 = comb~0_combout $end
$var wire 1 > clear$latch~combout $end
$var wire 1 ? erro_code[0]~0_combout $end
$var wire 1 @ clear~0_combout $end
$var wire 1 A erro_code[0]$latch~combout $end
$var wire 1 B always0~2_combout $end
$var wire 1 C erro_code[1]~1_combout $end
$var wire 1 D erro_code[1]$latch~combout $end
$var wire 1 E erro_code[2]$latch~combout $end
$var wire 1 F nota[0]~0_combout $end
$var wire 1 G nota[0]$latch~combout $end
$var wire 1 H nota[1]~1_combout $end
$var wire 1 I nota[1]$latch~combout $end
$var wire 1 J nota[2]~2_combout $end
$var wire 1 K nota[2]$latch~combout $end
$var wire 1 L nota[3]~3_combout $end
$var wire 1 M nota[3]$latch~combout $end
$var wire 1 N nota[4]~4_combout $end
$var wire 1 O nota[4]$latch~combout $end
$var wire 1 P nota[5]~5_combout $end
$var wire 1 Q nota[5]$latch~combout $end
$var wire 1 R nota[6]~6_combout $end
$var wire 1 S nota[6]$latch~combout $end
$var wire 1 T nota[7]~7_combout $end
$var wire 1 U nota[7]$latch~combout $end
$var wire 1 V state_entrada~combout [2] $end
$var wire 1 W state_entrada~combout [1] $end
$var wire 1 X state_entrada~combout [0] $end
$var wire 1 Y erro~combout [2] $end
$var wire 1 Z erro~combout [1] $end
$var wire 1 [ erro~combout [0] $end
$var wire 1 \ entrada_nota~combout [7] $end
$var wire 1 ] entrada_nota~combout [6] $end
$var wire 1 ^ entrada_nota~combout [5] $end
$var wire 1 _ entrada_nota~combout [4] $end
$var wire 1 ` entrada_nota~combout [3] $end
$var wire 1 a entrada_nota~combout [2] $end
$var wire 1 b entrada_nota~combout [1] $end
$var wire 1 c entrada_nota~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 "
b1 #
b111 $
0%
x&
x)
x(
x'
x1
x0
x/
x.
x-
x,
x+
x*
02
13
x4
15
16
17
08
09
0:
0;
0<
0=
x>
1?
0@
xA
0B
0C
xD
xE
0F
xG
0H
xI
0J
xK
0L
xM
0N
xO
0P
xQ
0R
xS
0T
xU
1X
1W
1V
1[
0Z
0Y
0c
1b
0a
0`
0_
0^
0]
0\
$end
#1000000
