{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558150784231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558150784240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 22:39:44 2019 " "Processing started: Fri May 17 22:39:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558150784240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150784240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150784240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558150784924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558150784924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg4-behavioral " "Found design unit 1: Reg4-behavioral" {  } { { "Reg4.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Reg4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg4 " "Found entity 1: Reg4" {  } { { "Reg4.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Reg4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCP " "Found entity 1: SCP" {  } { { "SCP.bdf" "" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.bdf" "" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Fetch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-dataflow " "Found design unit 1: Extender-dataflow" {  } { { "Extender.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Extender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794677 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Extender.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavioral " "Found design unit 1: regfile-behavioral" {  } { { "regfile.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/regfile.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794681 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/regfile.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irom-dataflow " "Found design unit 1: irom-dataflow" {  } { { "irom.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/irom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794685 ""} { "Info" "ISGN_ENTITY_NAME" "1 irom " "Found entity 1: irom" {  } { { "irom.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/irom.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behavioral " "Found design unit 1: dmem-behavioral" {  } { { "dmem.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/dmem.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794689 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/dmem.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busmux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busMux2-dataflow " "Found design unit 1: busMux2-dataflow" {  } { { "busMux2.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/busMux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794693 ""} { "Info" "ISGN_ENTITY_NAME" "1 busMux2 " "Found entity 1: busMux2" {  } { { "busMux2.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/busMux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifter-dataflow " "Found design unit 1: barrelShifter-dataflow" {  } { { "barrelShifter.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/barrelShifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794698 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter " "Found entity 1: barrelShifter" {  } { { "barrelShifter.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/barrelShifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-dataflow " "Found design unit 1: ALU-dataflow" {  } { { "ALU.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794702 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-dataflow " "Found design unit 1: Controller-dataflow" {  } { { "Controller.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-dataflow " "Found design unit 1: PC-dataflow" {  } { { "PC.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794711 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constant4-dataflow " "Found design unit 1: Constant4-dataflow" {  } { { "Constant4.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Constant4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794716 ""} { "Info" "ISGN_ENTITY_NAME" "1 Constant4 " "Found entity 1: Constant4" {  } { { "Constant4.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Constant4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constant8-dataflow " "Found design unit 1: Constant8-dataflow" {  } { { "Constant8.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Constant8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Constant8 " "Found entity 1: Constant8" {  } { { "Constant8.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Constant8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-dataflow " "Found design unit 1: Adder-dataflow" {  } { { "Adder.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794724 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsrcbmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsrcbmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSRCBmux-behavioral " "Found design unit 1: RegSRCBmux-behavioral" {  } { { "RegSRCBmux.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/RegSRCBmux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794729 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSRCBmux " "Found entity 1: RegSRCBmux" {  } { { "RegSRCBmux.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/RegSRCBmux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-dataflow " "Found design unit 1: Execute-dataflow" {  } { { "Execute.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Execute.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794732 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Execute.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.bdf" "" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Decode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558150794735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150794735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCP " "Elaborating entity \"SCP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558150794797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst4 " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst4\"" {  } { { "SCP.bdf" "inst4" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 576 584 800 816 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "U Controller.vhd(27) " "Verilog HDL or VHDL warning at Controller.vhd(27): object \"U\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Controller.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558150794802 "|SCP|Controller:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W Controller.vhd(29) " "Verilog HDL or VHDL warning at Controller.vhd(29): object \"W\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Controller.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558150794802 "|SCP|Controller:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:inst1 " "Elaborating entity \"Execute\" for hierarchy \"Execute:inst1\"" {  } { { "SCP.bdf" "inst1" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 256 920 1104 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMux2 Execute:inst1\|busMux2:busmux2_0 " "Elaborating entity \"busMux2\" for hierarchy \"Execute:inst1\|busMux2:busmux2_0\"" {  } { { "Execute.vhd" "busmux2_0" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Execute.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute:inst1\|ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"Execute:inst1\|ALU:ALU_0\"" {  } { { "Execute.vhd" "ALU_0" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Execute.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4 Execute:inst1\|Reg4:Reg4_0 " "Elaborating entity \"Reg4\" for hierarchy \"Execute:inst1\|Reg4:Reg4_0\"" {  } { { "Execute.vhd" "Reg4_0" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Execute.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:inst13 " "Elaborating entity \"Decode\" for hierarchy \"Decode:inst13\"" {  } { { "SCP.bdf" "inst13" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 240 624 848 432 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Decode:inst13\|Adder:inst3 " "Elaborating entity \"Adder\" for hierarchy \"Decode:inst13\|Adder:inst3\"" {  } { { "Decode.bdf" "inst3" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Decode.bdf" { { 80 520 680 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifter Decode:inst13\|barrelShifter:inst2 " "Elaborating entity \"barrelShifter\" for hierarchy \"Decode:inst13\|barrelShifter:inst2\"" {  } { { "Decode.bdf" "inst2" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Decode.bdf" { { 352 512 752 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Decode:inst13\|Extender:inst1 " "Elaborating entity \"Extender\" for hierarchy \"Decode:inst13\|Extender:inst1\"" {  } { { "Decode.bdf" "inst1" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Decode.bdf" { { 352 232 424 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Decode:inst13\|regfile:inst23 " "Elaborating entity \"regfile\" for hierarchy \"Decode:inst13\|regfile:inst23\"" {  } { { "Decode.bdf" "inst23" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Decode.bdf" { { 160 584 776 336 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSRCBmux Decode:inst13\|RegSRCBmux:inst " "Elaborating entity \"RegSRCBmux\" for hierarchy \"Decode:inst13\|RegSRCBmux:inst\"" {  } { { "Decode.bdf" "inst" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Decode.bdf" { { 200 232 392 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794839 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 RegSRCBmux.vhd(20) " "VHDL Process Statement warning at RegSRCBmux.vhd(20): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSRCBmux.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/RegSRCBmux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558150794841 "|SCP|Decode:inst13|RegSRCBmux:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 RegSRCBmux.vhd(22) " "VHDL Process Statement warning at RegSRCBmux.vhd(22): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSRCBmux.vhd" "" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/RegSRCBmux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558150794841 "|SCP|Decode:inst13|RegSRCBmux:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:inst " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:inst\"" {  } { { "SCP.bdf" "inst" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 224 280 488 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irom Fetch:inst\|irom:inst3 " "Elaborating entity \"irom\" for hierarchy \"Fetch:inst\|irom:inst3\"" {  } { { "Fetch.bdf" "inst3" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Fetch.bdf" { { 440 360 528 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Fetch:inst\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"Fetch:inst\|PC:inst2\"" {  } { { "Fetch.bdf" "inst2" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Fetch.bdf" { { 440 96 256 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant4 Fetch:inst\|Constant4:inst " "Elaborating entity \"Constant4\" for hierarchy \"Fetch:inst\|Constant4:inst\"" {  } { { "Fetch.bdf" "inst" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Fetch.bdf" { { 240 96 232 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant8 Fetch:inst\|Constant8:inst1 " "Elaborating entity \"Constant8\" for hierarchy \"Fetch:inst\|Constant8:inst1\"" {  } { { "Fetch.bdf" "inst1" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/Fetch.bdf" { { 352 96 232 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMux2 busMux2:inst10 " "Elaborating entity \"busMux2\" for hierarchy \"busMux2:inst10\"" {  } { { "SCP.bdf" "inst10" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 224 48 216 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:inst5 " "Elaborating entity \"dmem\" for hierarchy \"dmem:inst5\"" {  } { { "SCP.bdf" "inst5" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 256 1208 1392 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150794863 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:inst5\|MEMARRAY " "RAM logic \"dmem:inst5\|MEMARRAY\" is uninferred due to asynchronous read logic" {  } { { "dmem.vhd" "MEMARRAY" { Text "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/dmem.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1558150795556 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1558150795556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCWR VCC " "Pin \"PCWR\" is stuck at VCC" {  } { { "SCP.bdf" "" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 584 968 1144 600 "PCWR" "" } { 256 240 280 273 "PCWR" "" } { 608 800 839 625 "PCWR" "" } { 576 928 968 593 "PCWR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558150800636 "|SCP|PCWR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROTATE\[3\] GND " "Pin \"ROTATE\[3\]\" is stuck at GND" {  } { { "SCP.bdf" "" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 728 968 1144 744 "ROTATE\[3..0\]" "" } { 752 800 871 769 "ROTATE\[3..0\]" "" } { 720 899 968 737 "ROTATE\[3..0\]" "" } { 352 560 631 369 "ROTATE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558150800636 "|SCP|ROTATE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROTATE\[2\] GND " "Pin \"ROTATE\[2\]\" is stuck at GND" {  } { { "SCP.bdf" "" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 728 968 1144 744 "ROTATE\[3..0\]" "" } { 752 800 871 769 "ROTATE\[3..0\]" "" } { 720 899 968 737 "ROTATE\[3..0\]" "" } { 352 560 631 369 "ROTATE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558150800636 "|SCP|ROTATE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROTATE\[1\] GND " "Pin \"ROTATE\[1\]\" is stuck at GND" {  } { { "SCP.bdf" "" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 728 968 1144 744 "ROTATE\[3..0\]" "" } { 752 800 871 769 "ROTATE\[3..0\]" "" } { 720 899 968 737 "ROTATE\[3..0\]" "" } { 352 560 631 369 "ROTATE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558150800636 "|SCP|ROTATE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROTATE\[0\] GND " "Pin \"ROTATE\[0\]\" is stuck at GND" {  } { { "SCP.bdf" "" { Schematic "C:/School/CE1921/Lab 8 - Single Cycle ARMv4/SCP.bdf" { { 728 968 1144 744 "ROTATE\[3..0\]" "" } { 752 800 871 769 "ROTATE\[3..0\]" "" } { 720 899 968 737 "ROTATE\[3..0\]" "" } { 352 560 631 369 "ROTATE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558150800636 "|SCP|ROTATE[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558150800636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558150800773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558150802668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558150802668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3686 " "Implemented 3686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558150802863 ""} { "Info" "ICUT_CUT_TM_OPINS" "209 " "Implemented 209 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558150802863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3475 " "Implemented 3475 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558150802863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558150802863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558150802879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 22:40:02 2019 " "Processing ended: Fri May 17 22:40:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558150802879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558150802879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558150802879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558150802879 ""}
