Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 15 16:45:07 2023
| Host         : DESKTOP-PB1UBV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  240         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (240)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1805)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (240)
--------------------------
 There are 240 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1805)
---------------------------------------------------
 There are 1805 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           0.753     6.295    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.419    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.285     1.872    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.917    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1833 Endpoints
Min Delay          1833 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.419ns  (logic 5.226ns (22.315%)  route 18.193ns (77.685%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          2.772    21.443    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    21.567 r  my_otter/OTTER_MEMORY/memory_reg_bram_5_i_3/O
                         net (fo=1, routed)           1.852    23.419    my_otter/OTTER_MEMORY/memory_reg_bram_5_i_3_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.149ns  (logic 5.226ns (22.576%)  route 17.923ns (77.424%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          3.038    21.709    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.833 r  my_otter/OTTER_MEMORY/memory_reg_bram_5_i_6/O
                         net (fo=1, routed)           1.316    23.149    my_otter/OTTER_MEMORY/memory_reg_bram_5_i_6_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.142ns  (logic 5.226ns (22.583%)  route 17.916ns (77.417%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          3.223    21.895    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X37Y17         LUT6 (Prop_lut6_I3_O)        0.124    22.019 r  my_otter/OTTER_MEMORY/memory_reg_bram_5_i_4/O
                         net (fo=1, routed)           1.123    23.142    my_otter/OTTER_MEMORY/memory_reg_bram_5_i_4_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.065ns  (logic 5.226ns (22.657%)  route 17.839ns (77.343%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          3.003    21.674    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.124    21.798 r  my_otter/OTTER_MEMORY/memory_reg_bram_5_i_5/O
                         net (fo=1, routed)           1.267    23.065    my_otter/OTTER_MEMORY/memory_reg_bram_5_i_5_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_5/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/REG_FILE/reg_file_reg_r2_0_31_30_31/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.796ns  (logic 5.226ns (22.925%)  route 17.570ns (77.075%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          2.928    21.599    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X40Y19         LUT4 (Prop_lut4_I1_O)        0.124    21.723 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           1.073    22.796    my_otter/REG_FILE/reg_file_reg_r2_0_31_30_31/D
    SLICE_X52Y21         RAMD32                                       r  my_otter/REG_FILE/reg_file_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/REG_FILE/reg_file_reg_r2_0_31_30_31/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.796ns  (logic 5.226ns (22.925%)  route 17.570ns (77.075%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          2.928    21.599    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X40Y19         LUT4 (Prop_lut4_I1_O)        0.124    21.723 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           1.073    22.796    my_otter/REG_FILE/reg_file_reg_r2_0_31_30_31/D
    SLICE_X52Y21         RAMD32                                       r  my_otter/REG_FILE/reg_file_reg_r2_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.794ns  (logic 5.226ns (22.927%)  route 17.568ns (77.073%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          2.928    21.599    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X40Y19         LUT4 (Prop_lut4_I1_O)        0.124    21.723 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           1.071    22.794    my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31/D
    SLICE_X52Y21         RAMD32                                       r  my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31__0/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.621ns  (logic 5.226ns (23.103%)  route 17.395ns (76.897%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          2.906    21.577    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124    21.701 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.919    22.621    my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31__0/D
    SLICE_X52Y21         RAMD32                                       r  my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31__0/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.621ns  (logic 5.226ns (23.103%)  route 17.395ns (76.897%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          2.906    21.577    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.124    21.701 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.919    22.621    my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31__0/D
    SLICE_X52Y21         RAMD32                                       r  my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.605ns  (logic 5.226ns (23.119%)  route 17.379ns (76.881%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1]
                         net (fo=1, routed)           2.383     4.837    my_otter/OTTER_MEMORY/memory_reg_bram_5_n_66
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     4.961 r  my_otter/OTTER_MEMORY/pc[31]_i_29/O
                         net (fo=1, routed)           0.000     4.961    my_otter/OTTER_MEMORY/pc[31]_i_29_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I1_O)      0.247     5.208 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_14/O
                         net (fo=1, routed)           0.000     5.208    my_otter/OTTER_MEMORY/pc_reg[31]_i_14_n_0
    SLICE_X50Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     5.306 r  my_otter/OTTER_MEMORY/pc_reg[31]_i_7/O
                         net (fo=3, routed)           1.017     6.322    my_otter/OTTER_MEMORY/ir[1]
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.345     6.667 f  my_otter/OTTER_MEMORY/pc[31]_i_3/O
                         net (fo=51, routed)          1.652     8.319    my_otter/OTTER_MEMORY/pc[31]_i_3_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.326     8.645 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=154, routed)         4.158    12.803    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X47Y16         LUT3 (Prop_lut3_I1_O)        0.124    12.927 r  my_otter/OTTER_MEMORY/result0_carry__3_i_1/O
                         net (fo=1, routed)           1.198    14.126    my_otter/OTTER_ALU/srcA[13]
    SLICE_X43Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.511 r  my_otter/OTTER_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.511    my_otter/OTTER_ALU/result0_carry__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  my_otter/OTTER_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.625    my_otter/OTTER_ALU/result0_carry__4_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.959 f  my_otter/OTTER_ALU/result0_carry__5/O[1]
                         net (fo=2, routed)           0.948    15.907    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_6_11_i_36_0[21]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.303    16.210 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58/O
                         net (fo=1, routed)           1.090    17.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_58_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52/O
                         net (fo=5, routed)           1.124    18.547    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_52_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.124    18.671 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45/O
                         net (fo=93, routed)          2.928    21.599    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_45_n_0
    SLICE_X40Y19         LUT4 (Prop_lut4_I1_O)        0.124    21.723 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.882    22.605    my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31/D
    SLICE_X52Y21         RAMD32                                       r  my_otter/REG_FILE/reg_file_reg_r1_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_PC/pc_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.795%)  route 0.137ns (49.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=52, routed)          0.137     0.278    my_otter/OTTER_PC/Q[2]
    SLICE_X41Y14         FDCE                                         r  my_otter/OTTER_PC/pc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_PC/pc_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.795%)  route 0.137ns (49.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=52, routed)          0.137     0.278    my_otter/OTTER_PC/Q[2]
    SLICE_X40Y14         FDCE                                         r  my_otter/OTTER_PC/pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_PC/pc_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.795%)  route 0.137ns (49.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=52, routed)          0.137     0.278    my_otter/OTTER_PC/Q[2]
    SLICE_X40Y14         FDCE                                         r  my_otter/OTTER_PC/pc_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_PC/pc_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.795%)  route 0.137ns (49.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=52, routed)          0.137     0.278    my_otter/OTTER_PC/Q[2]
    SLICE_X41Y14         FDCE                                         r  my_otter/OTTER_PC/pc_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_PC/pc_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.795%)  route 0.137ns (49.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=52, routed)          0.137     0.278    my_otter/OTTER_PC/Q[2]
    SLICE_X41Y14         FDCE                                         r  my_otter/OTTER_PC/pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_FSM/FSM_onehot_PS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_FSM/FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE                         0.000     0.000 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[3]/C
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[3]/Q
                         net (fo=2, routed)           0.078     0.206    my_otter/OTTER_FSM/Q[3]
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.099     0.305 r  my_otter/OTTER_FSM/FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    my_otter/OTTER_FSM/FSM_onehot_PS[1]_i_1_n_0
    SLICE_X44Y12         FDRE                                         r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_PC/pc_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.026%)  route 0.211ns (59.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=52, routed)          0.211     0.352    my_otter/OTTER_PC/Q[2]
    SLICE_X40Y13         FDCE                                         r  my_otter/OTTER_PC/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_PC/pc_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.026%)  route 0.211ns (59.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=52, routed)          0.211     0.352    my_otter/OTTER_PC/Q[2]
    SLICE_X40Y13         FDCE                                         r  my_otter/OTTER_PC/pc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_PC/pc_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.026%)  route 0.211ns (59.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/OTTER_FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=52, routed)          0.211     0.352    my_otter/OTTER_PC/Q[2]
    SLICE_X40Y13         FDCE                                         r  my_otter/OTTER_PC/pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_61/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_151/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.191%)  route 0.228ns (61.809%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_61/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_61/Q
                         net (fo=69, routed)          0.228     0.369    reg_file_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X36Y14         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_151/CE
  -------------------------------------------------------------------    -------------------





