Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jun 28 18:15:42 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gates_timing_summary_routed.rpt -pb gates_timing_summary_routed.pb -rpx gates_timing_summary_routed.rpx -warn_on_violation
| Design       : gates
| Device       : xa7a50t-csg325
| Speed File   : -1Q  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            xor_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 4.038ns (53.743%)  route 3.475ns (46.257%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V9                   IBUF (Prop_ibuf_I_O)         1.066     1.066 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.754     2.820    b_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.152     2.972 r  xor_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.721     4.693    xor_out_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.820     7.513 r  xor_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.513    xor_out
    V14                                                               r  xor_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            nor_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 4.034ns (53.822%)  route 3.461ns (46.178%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V9                   IBUF (Prop_ibuf_I_O)         1.066     1.066 f  b_IBUF_inst/O
                         net (fo=6, routed)           1.761     2.827    b_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.152     2.979 r  nor_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.700     4.679    nor_out_OBUF
    T12                  OBUF (Prop_obuf_I_O)         2.817     7.496 r  nor_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.496    nor_out
    T12                                                               r  nor_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            and_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.040ns (54.171%)  route 3.418ns (45.829%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  a_IBUF_inst/O
                         net (fo=8, routed)           1.606     2.646    buf_out_OBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.150     2.796 r  and_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812     4.608    and_out_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.850     7.458 r  and_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.458    and_out
    U9                                                                r  and_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            or_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.243ns  (logic 3.817ns (52.704%)  route 3.426ns (47.296%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V9                   IBUF (Prop_ibuf_I_O)         1.066     1.066 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.754     2.820    b_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.124     2.944 r  or_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     4.615    or_out_OBUF
    V13                  OBUF (Prop_obuf_I_O)         2.628     7.243 r  or_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.243    or_out
    V13                                                               r  or_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            xnor_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 3.797ns (53.391%)  route 3.315ns (46.609%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  a_IBUF_inst/O
                         net (fo=8, routed)           1.606     2.646    buf_out_OBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.770 r  xnor_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.709     4.479    xnor_out_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.633     7.112 r  xnor_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.112    xnor_out
    V12                                                               r  xnor_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            nand_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.093ns  (logic 3.803ns (53.614%)  route 3.290ns (46.386%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V9                   IBUF (Prop_ibuf_I_O)         1.066     1.066 f  b_IBUF_inst/O
                         net (fo=6, routed)           1.761     2.827    b_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.124     2.951 r  nand_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     4.480    nand_out_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.613     7.093 r  nand_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.093    nand_out
    U12                                                               r  nand_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            inv_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 3.783ns (54.784%)  route 3.122ns (45.216%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         1.040     1.040 f  a_IBUF_inst/O
                         net (fo=8, routed)           1.455     2.495    buf_out_OBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.619 r  inv_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     4.287    inv_out_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.619     6.905 r  inv_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.905    inv_out
    U11                                                               r  inv_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            buf_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.661ns (63.720%)  route 2.084ns (36.280%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  a_IBUF_inst/O
                         net (fo=8, routed)           2.084     3.125    buf_out_OBUF
    V11                  OBUF (Prop_obuf_I_O)         2.621     5.745 r  buf_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.745    buf_out
    V11                                                               r  buf_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            buf_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.328ns (75.350%)  route 0.434ns (24.650%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  a_IBUF_inst/O
                         net (fo=8, routed)           0.434     0.625    buf_out_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.136     1.762 r  buf_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.762    buf_out
    V11                                                               r  buf_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            xnor_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.410ns (62.383%)  route 0.850ns (37.617%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V9                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.499     0.716    b_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  xnor_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.351     1.112    xnor_out_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.149     2.261 r  xnor_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.261    xnor_out
    V12                                                               r  xnor_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            inv_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.371ns (60.571%)  route 0.892ns (39.429%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         0.191     0.191 f  a_IBUF_inst/O
                         net (fo=8, routed)           0.574     0.765    buf_out_OBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.810 r  inv_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     1.128    inv_out_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.135     2.263 r  inv_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.263    inv_out
    U11                                                               r  inv_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            nand_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.365ns (59.397%)  route 0.933ns (40.603%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         0.191     0.191 f  a_IBUF_inst/O
                         net (fo=8, routed)           0.652     0.843    buf_out_OBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.888 r  nand_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.282     1.169    nand_out_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.129     2.298 r  nand_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.298    nand_out
    U12                                                               r  nand_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            or_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.379ns (58.096%)  route 0.995ns (41.904%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  a_IBUF_inst/O
                         net (fo=8, routed)           0.653     0.844    buf_out_OBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.889 r  or_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     1.231    or_out_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.143     2.374 r  or_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.374    or_out
    V13                                                               r  or_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            and_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.484ns (62.395%)  route 0.894ns (37.605%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V9                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.499     0.716    b_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.042     0.758 r  and_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.395     1.153    and_out_OBUF
    U9                   OBUF (Prop_obuf_I_O)         1.225     2.378 r  and_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.378    and_out
    U9                                                                r  and_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            nor_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.432ns (58.889%)  route 0.999ns (41.111%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         0.191     0.191 f  a_IBUF_inst/O
                         net (fo=8, routed)           0.652     0.843    buf_out_OBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.048     0.891 r  nor_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.348     1.239    nor_out_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.193     2.431 r  nor_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.431    nor_out
    T12                                                               r  nor_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            xor_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.435ns (58.581%)  route 1.015ns (41.419%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U10                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  a_IBUF_inst/O
                         net (fo=8, routed)           0.653     0.844    buf_out_OBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.049     0.893 r  xor_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.362     1.255    xor_out_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.195     2.450 r  xor_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.450    xor_out
    V14                                                               r  xor_out (OUT)
  -------------------------------------------------------------------    -------------------





