********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-03.13:23:33
COMMAND: -cd verilog/src/unisims FIFO18E2.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l FIFO18E2.v.log

[ERR:UH0700] FIFO18E2.v:1154: Unsupported expression "<n<> u<16464> t<Variable_lvalue> p<16470> c<16461> s<16469> l<1154>>          RDRSTBUSY_dly1 <= 1'b0;
".

[ERR:UH0700] FIFO18E2.v:1157: Unsupported expression "<n<> u<16497> t<Variable_lvalue> p<16503> c<16494> s<16502> l<1157>>       else begin
".

[NTE:CP0309] FIFO18E2.v:70: Implicit port type (wire) for "CASDOUT",
there are 15 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

