
*** Running vivado
    with args -log Top_module.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Top_module.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top_module.tcl -notrace
Command: synth_design -top Top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 274.441 ; gain = 67.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_module' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/Top_module.v:23]
INFO: [Synth 8-638] synthesizing module 'top_counter' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/top_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'inc_module' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/inc_module.v:3]
WARNING: [Synth 8-5788] Register inc_reg in module inc_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/inc_module.v:22]
WARNING: [Synth 8-5788] Register isClicked_reg in module inc_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/inc_module.v:21]
INFO: [Synth 8-256] done synthesizing module 'inc_module' (1#1) [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/inc_module.v:3]
INFO: [Synth 8-638] synthesizing module 'CounterTo9' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:23]
WARNING: [Synth 8-5788] Register delay_reg in module CounterTo9 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:53]
INFO: [Synth 8-256] done synthesizing module 'CounterTo9' (2#1) [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:23]
INFO: [Synth 8-638] synthesizing module 'counter_0to5' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/counter_0to5.v:23]
WARNING: [Synth 8-5788] Register delay_reg in module counter_0to5 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/counter_0to5.v:53]
INFO: [Synth 8-256] done synthesizing module 'counter_0to5' (3#1) [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/counter_0to5.v:23]
INFO: [Synth 8-256] done synthesizing module 'top_counter' (4#1) [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/top_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'ss_drive' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_drive.v:3]
INFO: [Synth 8-638] synthesizing module 'ss_decoder' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:25]
INFO: [Synth 8-256] done synthesizing module 'ss_decoder' (5#1) [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'ss_drive' (6#1) [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_drive.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top_module' (7#1) [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/Top_module.v:23]
WARNING: [Synth 8-3331] design ss_drive has unconnected port mask[7]
WARNING: [Synth 8-3331] design ss_drive has unconnected port mask[6]
WARNING: [Synth 8-3331] design ss_drive has unconnected port mask[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 311.711 ; gain = 104.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 311.711 ; gain = 104.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/constrs_1/imports/constrs/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/constrs_1/imports/constrs/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/constrs_1/imports/constrs/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 614.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "fin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'f_reg' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'g_reg' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inc_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module CounterTo9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_0to5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ss_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 8     
Module ss_drive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'top_counter/counter_msec_1/temp_1_reg[0:0]' into 'top_counter/counter_msec_2/temp_1_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:42]
INFO: [Synth 8-4471] merging register 'top_counter/counter_msec_1/temp_2_reg[0:0]' into 'top_counter/counter_msec_2/temp_2_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:44]
INFO: [Synth 8-4471] merging register 'top_counter/counter_msec_1/temp_3_reg[0:0]' into 'top_counter/counter_msec_2/temp_3_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:46]
INFO: [Synth 8-4471] merging register 'top_counter/counter_sec_1/temp_1_reg[0:0]' into 'top_counter/counter_msec_2/temp_1_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:42]
INFO: [Synth 8-4471] merging register 'top_counter/counter_sec_1/temp_2_reg[0:0]' into 'top_counter/counter_msec_2/temp_2_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:44]
INFO: [Synth 8-4471] merging register 'top_counter/counter_sec_1/temp_3_reg[0:0]' into 'top_counter/counter_msec_2/temp_3_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:46]
INFO: [Synth 8-4471] merging register 'top_counter/counter_sec_2/temp_1_reg[0:0]' into 'top_counter/counter_msec_2/temp_1_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/counter_0to5.v:42]
INFO: [Synth 8-4471] merging register 'top_counter/counter_sec_2/temp_2_reg[0:0]' into 'top_counter/counter_msec_2/temp_2_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/counter_0to5.v:44]
INFO: [Synth 8-4471] merging register 'top_counter/counter_sec_2/temp_3_reg[0:0]' into 'top_counter/counter_msec_2/temp_3_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/counter_0to5.v:46]
INFO: [Synth 8-4471] merging register 'top_counter/counter_min/temp_1_reg[0:0]' into 'top_counter/counter_msec_2/temp_1_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:42]
INFO: [Synth 8-4471] merging register 'top_counter/counter_min/temp_2_reg[0:0]' into 'top_counter/counter_msec_2/temp_2_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:44]
INFO: [Synth 8-4471] merging register 'top_counter/counter_min/temp_3_reg[0:0]' into 'top_counter/counter_msec_2/temp_3_reg[0:0]' [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:46]
WARNING: [Synth 8-3917] design Top_module has port AN5 driven by constant 1
WARNING: [Synth 8-3917] design Top_module has port AN6 driven by constant 1
WARNING: [Synth 8-3917] design Top_module has port AN7 driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 614.449 ; gain = 407.535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_min/delay_reg[22]' (FDE) to 'i_4/top_counter/counter_min/delay_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_min/delay_reg[21]' (FDE) to 'i_4/top_counter/counter_min/delay_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_min/delay_reg[23]' (FDE) to 'i_4/top_counter/counter_min/delay_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\top_counter/counter_min/delay_reg[24] )
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_msec_1/delay_reg[21]' (FDE) to 'i_4/top_counter/counter_msec_1/delay_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_msec_1/delay_reg[22]' (FDE) to 'i_4/top_counter/counter_msec_1/delay_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_msec_1/delay_reg[23]' (FDE) to 'i_4/top_counter/counter_msec_1/delay_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\top_counter/counter_msec_1/delay_reg[24] )
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_msec_2/delay_reg[23]' (FDE) to 'i_4/top_counter/counter_msec_2/delay_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_msec_2/delay_reg[24]' (FDE) to 'i_4/top_counter/counter_msec_2/delay_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_msec_2/delay_reg[21]' (FDE) to 'i_4/top_counter/counter_msec_2/delay_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\top_counter/counter_msec_2/delay_reg[22] )
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_sec_2/delay_reg[21]' (FDE) to 'i_4/top_counter/counter_sec_2/delay_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_sec_2/delay_reg[22]' (FDE) to 'i_4/top_counter/counter_sec_2/delay_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_sec_2/delay_reg[23]' (FDE) to 'i_4/top_counter/counter_sec_2/delay_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\top_counter/counter_sec_2/delay_reg[24] )
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_sec_1/delay_reg[21]' (FDE) to 'i_4/top_counter/counter_sec_1/delay_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_sec_1/delay_reg[22]' (FDE) to 'i_4/top_counter/counter_sec_1/delay_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_4/top_counter/counter_sec_1/delay_reg[23]' (FDE) to 'i_4/top_counter/counter_sec_1/delay_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\top_counter/counter_sec_1/delay_reg[24] )
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_msec_2/delay_reg[21]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_msec_2/delay_reg[22]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_msec_2/delay_reg[23]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_msec_2/delay_reg[24]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_msec_1/delay_reg[21]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_msec_1/delay_reg[22]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_msec_1/delay_reg[23]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_msec_1/delay_reg[24]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_sec_1/delay_reg[21]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_sec_1/delay_reg[22]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_sec_1/delay_reg[23]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_sec_1/delay_reg[24]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_sec_2/delay_reg[21]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_sec_2/delay_reg[22]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_sec_2/delay_reg[23]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_sec_2/delay_reg[24]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_min/delay_reg[21]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_min/delay_reg[22]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_min/delay_reg[23]) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (top_counter/counter_min/delay_reg[24]) is unused and will be removed from module Top_module.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 614.449 ; gain = 407.535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |    38|
|4     |LUT2   |   124|
|5     |LUT3   |    24|
|6     |LUT4   |    38|
|7     |LUT5   |    10|
|8     |LUT6   |    28|
|9     |FDCE   |    22|
|10    |FDPE   |     2|
|11    |FDRE   |   146|
|12    |LD     |     7|
|13    |LDC    |     2|
|14    |IBUF   |     3|
|15    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------+------+
|      |Instance           |Module       |Cells |
+------+-------------------+-------------+------+
|1     |top                |             |   503|
|2     |  counter_ss_drive |ss_drive     |   125|
|3     |    data_decode    |ss_decoder   |    19|
|4     |  top_counter      |top_counter  |   358|
|5     |    counter_min    |CounterTo9   |    66|
|6     |    counter_msec_1 |CounterTo9_0 |    71|
|7     |    counter_msec_2 |CounterTo9_1 |    68|
|8     |    counter_sec_1  |CounterTo9_2 |    68|
|9     |    counter_sec_2  |counter_0to5 |    67|
|10    |    push_module    |inc_module   |    18|
+------+-------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 614.449 ; gain = 407.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 614.449 ; gain = 104.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 614.449 ; gain = 407.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 7 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 614.449 ; gain = 407.535
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 614.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 18:14:18 2016...
