{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414642722803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414642722804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 23:18:42 2014 " "Processing started: Wed Oct 29 23:18:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414642722804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414642722804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414642722804 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414642723508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/reg_32b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/RegisterFile.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMux " "Found entity 1: DisplayMux" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "ClockCounter.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ClockCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_nto1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_nto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muxn " "Found entity 1: Muxn" {  } { { "MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MUX_NTO1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomaccessmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file randomaccessmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomAccessMemory " "Found entity 1: RandomAccessMemory" {  } { { "RandomAccessMemory.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/RandomAccessMemory.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticlogicalunit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticlogicalunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicalUnit " "Found entity 1: ArithmeticLogicalUnit" {  } { { "ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ArithmeticLogicalUnit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MuxMA_Out Processor.v(158) " "Verilog HDL Implicit Net warning at Processor.v(158): created implicit net for \"MuxMA_Out\"" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642723595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_Temp Processor.v(198) " "Verilog HDL Implicit Net warning at Processor.v(198): created implicit net for \"PC_Temp\"" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642723595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable RandomAccessMemory.v(30) " "Verilog HDL Implicit Net warning at RandomAccessMemory.v(30): created implicit net for \"enable\"" {  } { { "RandomAccessMemory.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/RandomAccessMemory.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642723595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MasterVerilog " "Elaborating entity \"MasterVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414642723646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer PushButton_Debouncer:debounceit0 " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"PushButton_Debouncer:debounceit0\"" {  } { { "MasterVerilog.v" "debounceit0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PushButton_Debouncer.v(51) " "Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/PushButton_Debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414642723649 "|MasterVerilog|PushButton_Debouncer:debounceit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:InstructionROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:InstructionROM\"" {  } { { "MasterVerilog.v" "InstructionROM" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:InstructionROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:InstructionROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:InstructionROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:InstructionROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:InstructionROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:InstructionROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitializationFile.mif " "Parameter \"init_file\" = \"MemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723690 ""}  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414642723690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp91 " "Found entity 1: altsyncram_cp91" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414642723766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414642723766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cp91 ROM:InstructionROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated " "Elaborating entity \"altsyncram_cp91\" for hierarchy \"ROM:InstructionROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:aProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:aProcessor\"" {  } { { "MasterVerilog.v" "aProcessor" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723772 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ROM_Read Processor.v(14) " "Output port \"ROM_Read\" at Processor.v(14) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414642723775 "|MasterVerilog|Processor:aProcessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TestLight Processor.v(16) " "Output port \"TestLight\" at Processor.v(16) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414642723775 "|MasterVerilog|Processor:aProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32b Processor:aProcessor\|reg_32b:IR " "Elaborating entity \"reg_32b\" for hierarchy \"Processor:aProcessor\|reg_32b:IR\"" {  } { { "Processor.v" "IR" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator Processor:aProcessor\|InstructionAddressGenerator:InstAddGen " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"Processor:aProcessor\|InstructionAddressGenerator:InstAddGen\"" {  } { { "Processor.v" "InstAddGen" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxn Processor:aProcessor\|Muxn:MuxC " "Elaborating entity \"Muxn\" for hierarchy \"Processor:aProcessor\|Muxn:MuxC\"" {  } { { "Processor.v" "MuxC" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 MUX_NTO1.v(15) " "Verilog HDL assignment warning at MUX_NTO1.v(15): truncated value with size 64 to match size of target (32)" {  } { { "MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MUX_NTO1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414642723782 "|MasterVerilog|Processor:aProcessor|Muxn:MuxC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:aProcessor\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:aProcessor\|RegisterFile:RegFile\"" {  } { { "Processor.v" "RegFile" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicalUnit Processor:aProcessor\|ArithmeticLogicalUnit:ALU1 " "Elaborating entity \"ArithmeticLogicalUnit\" for hierarchy \"Processor:aProcessor\|ArithmeticLogicalUnit:ALU1\"" {  } { { "Processor.v" "ALU1" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723790 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "NOP_FLAG 0 ArithmeticLogicalUnit.v(22) " "Net \"NOP_FLAG\" at ArithmeticLogicalUnit.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1414642723792 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INR_FLAG ArithmeticLogicalUnit.v(22) " "Output port \"INR_FLAG\" at ArithmeticLogicalUnit.v(22) has no driver" {  } { { "ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414642723792 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CARRY_FLAG ArithmeticLogicalUnit.v(24) " "Output port \"CARRY_FLAG\" at ArithmeticLogicalUnit.v(24) has no driver" {  } { { "ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ArithmeticLogicalUnit.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414642723792 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxn Processor:aProcessor\|Muxn:MuxY " "Elaborating entity \"Muxn\" for hierarchy \"Processor:aProcessor\|Muxn:MuxY\"" {  } { { "Processor.v" "MuxY" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 32 MUX_NTO1.v(15) " "Verilog HDL assignment warning at MUX_NTO1.v(15): truncated value with size 96 to match size of target (32)" {  } { { "MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MUX_NTO1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414642723799 "|MasterVerilog|Processor:aProcessor|Muxn:MuxY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayMux Processor:aProcessor\|DisplayMux:displayAll " "Elaborating entity \"DisplayMux\" for hierarchy \"Processor:aProcessor\|DisplayMux:displayAll\"" {  } { { "Processor.v" "displayAll" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723803 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Display_Select DisplayMux.v(119) " "Verilog HDL Always Construct warning at DisplayMux.v(119): variable \"Display_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723805 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClockCount DisplayMux.v(120) " "Verilog HDL Always Construct warning at DisplayMux.v(120): variable \"ClockCount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC DisplayMux.v(121) " "Verilog HDL Always Construct warning at DisplayMux.v(121): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR_Out DisplayMux.v(122) " "Verilog HDL Always Construct warning at DisplayMux.v(122): variable \"IR_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ConditionControlFlags DisplayMux.v(123) " "Verilog HDL Always Construct warning at DisplayMux.v(123): variable \"ConditionControlFlags\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AddressRF DisplayMux.v(124) " "Verilog HDL Always Construct warning at DisplayMux.v(124): variable \"AddressRF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA DisplayMux.v(125) " "Verilog HDL Always Construct warning at DisplayMux.v(125): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RB DisplayMux.v(126) " "Verilog HDL Always Construct warning at DisplayMux.v(126): variable \"RB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RZ DisplayMux.v(127) " "Verilog HDL Always Construct warning at DisplayMux.v(127): variable \"RZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RM DisplayMux.v(128) " "Verilog HDL Always Construct warning at DisplayMux.v(128): variable \"RM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RY DisplayMux.v(129) " "Verilog HDL Always Construct warning at DisplayMux.v(129): variable \"RY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CCR_Out DisplayMux.v(130) " "Verilog HDL Always Construct warning at DisplayMux.v(130): variable \"CCR_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ROM_Out DisplayMux.v(131) " "Verilog HDL Always Construct warning at DisplayMux.v(131): variable \"ROM_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723806 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_Temp DisplayMux.v(132) " "Verilog HDL Always Construct warning at DisplayMux.v(132): variable \"PC_Temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BranchOffset DisplayMux.v(133) " "Verilog HDL Always Construct warning at DisplayMux.v(133): variable \"BranchOffset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_Select DisplayMux.v(134) " "Verilog HDL Always Construct warning at DisplayMux.v(134): variable \"PC_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_Enable DisplayMux.v(135) " "Verilog HDL Always Construct warning at DisplayMux.v(135): variable \"PC_Enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "INC_Select DisplayMux.v(136) " "Verilog HDL Always Construct warning at DisplayMux.v(136): variable \"INC_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CCR_Out DisplayMux.v(137) " "Verilog HDL Always Construct warning at DisplayMux.v(137): variable \"CCR_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP_Code DisplayMux.v(138) " "Verilog HDL Always Construct warning at DisplayMux.v(138): variable \"OP_Code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMMEDIATE_Decoded DisplayMux.v(139) " "Verilog HDL Always Construct warning at DisplayMux.v(139): variable \"IMMEDIATE_Decoded\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "InstructionFormat DisplayMux.v(140) " "Verilog HDL Always Construct warning at DisplayMux.v(140): variable \"InstructionFormat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HexDisplay32Bits DisplayMux.v(109) " "Verilog HDL Always Construct warning at DisplayMux.v(109): inferring latch(es) for variable \"HexDisplay32Bits\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/DisplayMux.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414642723807 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:uHEX0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:uHEX0\"" {  } { { "MasterVerilog.v" "uHEX0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414642723809 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|PC_Enable " "Net \"Processor:aProcessor\|PC_Enable\" is missing source, defaulting to GND" {  } { { "Processor.v" "PC_Enable" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|PC_Select " "Net \"Processor:aProcessor\|PC_Select\" is missing source, defaulting to GND" {  } { { "Processor.v" "PC_Select" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|INC_Select " "Net \"Processor:aProcessor\|INC_Select\" is missing source, defaulting to GND" {  } { { "Processor.v" "INC_Select" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[31\] " "Net \"Processor:aProcessor\|BranchOffset\[31\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[31\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[30\] " "Net \"Processor:aProcessor\|BranchOffset\[30\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[30\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[29\] " "Net \"Processor:aProcessor\|BranchOffset\[29\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[29\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[28\] " "Net \"Processor:aProcessor\|BranchOffset\[28\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[28\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[27\] " "Net \"Processor:aProcessor\|BranchOffset\[27\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[27\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[26\] " "Net \"Processor:aProcessor\|BranchOffset\[26\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[26\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[25\] " "Net \"Processor:aProcessor\|BranchOffset\[25\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[25\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[24\] " "Net \"Processor:aProcessor\|BranchOffset\[24\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[24\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[23\] " "Net \"Processor:aProcessor\|BranchOffset\[23\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[23\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[22\] " "Net \"Processor:aProcessor\|BranchOffset\[22\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[22\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[21\] " "Net \"Processor:aProcessor\|BranchOffset\[21\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[21\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[20\] " "Net \"Processor:aProcessor\|BranchOffset\[20\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[20\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[19\] " "Net \"Processor:aProcessor\|BranchOffset\[19\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[19\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[18\] " "Net \"Processor:aProcessor\|BranchOffset\[18\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[18\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[17\] " "Net \"Processor:aProcessor\|BranchOffset\[17\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[17\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[16\] " "Net \"Processor:aProcessor\|BranchOffset\[16\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[16\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[15\] " "Net \"Processor:aProcessor\|BranchOffset\[15\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[15\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[14\] " "Net \"Processor:aProcessor\|BranchOffset\[14\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[14\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[13\] " "Net \"Processor:aProcessor\|BranchOffset\[13\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[13\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[12\] " "Net \"Processor:aProcessor\|BranchOffset\[12\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[12\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[11\] " "Net \"Processor:aProcessor\|BranchOffset\[11\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[11\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[10\] " "Net \"Processor:aProcessor\|BranchOffset\[10\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[10\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[9\] " "Net \"Processor:aProcessor\|BranchOffset\[9\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[9\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[8\] " "Net \"Processor:aProcessor\|BranchOffset\[8\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[8\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[7\] " "Net \"Processor:aProcessor\|BranchOffset\[7\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[7\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[6\] " "Net \"Processor:aProcessor\|BranchOffset\[6\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[6\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[5\] " "Net \"Processor:aProcessor\|BranchOffset\[5\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[5\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[4\] " "Net \"Processor:aProcessor\|BranchOffset\[4\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[4\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[3\] " "Net \"Processor:aProcessor\|BranchOffset\[3\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[3\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[2\] " "Net \"Processor:aProcessor\|BranchOffset\[2\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[2\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[1\] " "Net \"Processor:aProcessor\|BranchOffset\[1\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[1\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|BranchOffset\[0\] " "Net \"Processor:aProcessor\|BranchOffset\[0\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "BranchOffset\[0\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc1\[4\] " "Net \"Processor:aProcessor\|Rsrc1\[4\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc1\[4\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc1\[3\] " "Net \"Processor:aProcessor\|Rsrc1\[3\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc1\[3\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc1\[2\] " "Net \"Processor:aProcessor\|Rsrc1\[2\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc1\[2\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc1\[1\] " "Net \"Processor:aProcessor\|Rsrc1\[1\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc1\[1\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc1\[0\] " "Net \"Processor:aProcessor\|Rsrc1\[0\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc1\[0\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc2\[4\] " "Net \"Processor:aProcessor\|Rsrc2\[4\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc2\[4\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc2\[3\] " "Net \"Processor:aProcessor\|Rsrc2\[3\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc2\[3\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc2\[2\] " "Net \"Processor:aProcessor\|Rsrc2\[2\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc2\[2\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc2\[1\] " "Net \"Processor:aProcessor\|Rsrc2\[1\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc2\[1\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|Rsrc2\[0\] " "Net \"Processor:aProcessor\|Rsrc2\[0\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "Rsrc2\[0\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|InstructionFormat\[1\] " "Net \"Processor:aProcessor\|InstructionFormat\[1\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "InstructionFormat\[1\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|InstructionFormat\[0\] " "Net \"Processor:aProcessor\|InstructionFormat\[0\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "InstructionFormat\[0\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[31\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[31\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[31\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[30\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[30\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[30\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[29\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[29\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[29\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[28\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[28\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[28\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[27\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[27\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[27\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[26\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[26\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[26\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[25\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[25\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[25\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[24\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[24\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[24\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[23\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[23\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[23\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[22\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[22\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[22\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[21\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[21\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[21\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[20\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[20\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[20\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[19\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[19\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[19\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[18\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[18\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[18\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[17\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[17\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[17\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[16\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[16\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[16\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[15\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[15\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[15\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[14\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[14\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[14\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[13\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[13\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[13\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[12\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[12\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[12\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[11\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[11\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[11\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[10\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[10\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[10\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[9\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[9\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[9\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[8\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[8\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[8\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[7\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[7\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[7\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[6\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[6\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[6\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[5\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[5\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[5\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[4\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[4\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[4\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[3\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[3\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[3\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[2\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[2\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[2\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[1\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[1\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[1\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:aProcessor\|IMMEDIATE_Decoded\[0\] " "Net \"Processor:aProcessor\|IMMEDIATE_Decoded\[0\]\" is missing source, defaulting to GND" {  } { { "Processor.v" "IMMEDIATE_Decoded\[0\]" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/Processor.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414642723925 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414642724413 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[8\] GND " "Pin \"red\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[9\] GND " "Pin \"red\[9\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[10\] GND " "Pin \"red\[10\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[11\] GND " "Pin \"red\[11\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[12\] GND " "Pin \"red\[12\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[13\] GND " "Pin \"red\[13\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[14\] GND " "Pin \"red\[14\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[15\] GND " "Pin \"red\[15\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[16\] GND " "Pin \"red\[16\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[17\] GND " "Pin \"red\[17\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414642724484 "|MasterVerilog|red[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414642724484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1414642724645 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ROM:InstructionROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"ROM:InstructionROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/ROM.v" 86 0 0 } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 42 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642724650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414642725015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725015 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[10\] " "No output dependent on input pin \"switch\[10\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[11\] " "No output dependent on input pin \"switch\[11\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[12\] " "No output dependent on input pin \"switch\[12\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[13\] " "No output dependent on input pin \"switch\[13\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[14\] " "No output dependent on input pin \"switch\[14\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[15\] " "No output dependent on input pin \"switch\[15\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[16\] " "No output dependent on input pin \"switch\[16\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[17\] " "No output dependent on input pin \"switch\[17\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|switch[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[3\] " "No output dependent on input pin \"pushBut\[3\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10292014)/ProcessorProjectCSC317/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414642725090 "|MasterVerilog|pushBut[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414642725090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414642725092 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414642725092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414642725092 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1414642725092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414642725092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414642725130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 29 23:18:45 2014 " "Processing ended: Wed Oct 29 23:18:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414642725130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414642725130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414642725130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414642725130 ""}
