\BOOKMARK [0][-]{chapter*.2}{Introduzione}{}
\BOOKMARK [1][-]{section.0.1}{Obiettivi del progetto}{chapter*.2}
\BOOKMARK [0][-]{chapter.1}{Caratteristiche della memoria cache}{}
\BOOKMARK [1][-]{section.1.1}{Politica di rimpiazzamento}{chapter.1}
\BOOKMARK [1][-]{section.1.2}{Struttura e interfacce}{chapter.1}
\BOOKMARK [0][-]{chapter.2}{Realizzazione e collaudo}{}
\BOOKMARK [1][-]{section.2.1}{Strutture dati}{chapter.2}
\BOOKMARK [1][-]{section.2.2}{Implementazione}{chapter.2}
\BOOKMARK [2][-]{subsection.2.2.1}{cache\137read}{section.2.2}
\BOOKMARK [2][-]{subsection.2.2.2}{cache\137replace\137line}{section.2.2}
\BOOKMARK [2][-]{subsection.2.2.3}{cache\137hit\137on}{section.2.2}
\BOOKMARK [2][-]{subsection.2.2.4}{cache\137inv\137on}{section.2.2}
\BOOKMARK [2][-]{subsection.2.2.5}{cache\137write}{section.2.2}
\BOOKMARK [2][-]{subsection.2.2.6}{get\137way}{section.2.2}
\BOOKMARK [2][-]{subsection.2.2.7}{ram\137write}{section.2.2}
\BOOKMARK [2][-]{subsection.2.2.8}{snoop}{section.2.2}
\BOOKMARK [1][-]{section.2.3}{Diagrammi temporali}{chapter.2}
\BOOKMARK [1][-]{section.2.4}{Problematiche principali affrontate}{chapter.2}
\BOOKMARK [0][-]{chapter.3}{Integrazione con DLX}{}
\BOOKMARK [0][-]{chapter.4}{Block RAM}{}
\BOOKMARK [0][-]{chapter*.3}{Bibliografia}{}
