From 3bc96ac8757fa6dbbb2cc8179a5f8af38e2988c7 Mon Sep 17 00:00:00 2001
From: Dinh Nguyen <dinguyen@opensource.altera.com>
Date: Tue, 23 Feb 2016 15:22:37 -0600
Subject: [PATCH 59/73] FogBugz #358974: remove 25MHz clock limit on Arria10
 SD/MMC

The 25MHz clock limit was only applicable to Rev.A of the A10 devkits.
Since Rev.A devkits are no longer officially supported, we can remove
this limit, as all Rev. B+ devkits supports the full 50MHz clock speed.

Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
[mli1:Original patch taken from
https://github.com/altera-opensource/linux-socfpga.git socfpga-4.1-ltsi]
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts |    1 -
 1 files changed, 0 insertions(+), 1 deletions(-)

diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts b/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts
index 6625826..81c0762 100644
--- a/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts
+++ b/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc.dts
@@ -24,7 +24,6 @@
 	broken-cd;
 	altr,dw-mshc-ciu-div = <3>;
 	altr,dw-mshc-sdr-timing = <0 3>;
-	clock-freq-min-max = <400000 25000000>;
 	cap-sd-highspeed;
 
 	slot@0 {
-- 
1.7.5.4

