# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab7.srcs/sources_1/new/d_latch.v" \
"../../../../../Lab6/VerilogFiles_Fall2021/248NeededFiles/d_latch_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
