

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Thu Jan 12 11:13:59 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trmm-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     9154|   307522|  91.540 us|  3.075 ms|  9154|  307522|       no|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |   Latency  |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_132_1   |     9152|   307520|  143 ~ 4805|          -|          -|      64|        no|
        | + VITIS_LOOP_138_3  |       74|     4736|          74|          -|          -|  1 ~ 64|        no|
        +---------------------+---------+---------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0"   --->   Operation 11 'getelementptr' 'reg_file_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 12 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln132 = store i7 0, i7 %i" [trmm-max-sharing/src/correlation.cpp:132]   --->   Operation 13 'store' 'store_ln132' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 21 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_2" [trmm-max-sharing/src/correlation.cpp:132]   --->   Operation 22 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%k_2 = load i7 %i" [trmm-max-sharing/src/correlation.cpp:137]   --->   Operation 23 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.81ns)   --->   "%icmp_ln132 = icmp_eq  i7 %k_2, i7 64" [trmm-max-sharing/src/correlation.cpp:132]   --->   Operation 24 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln132 = add i7 %k_2, i7 1" [trmm-max-sharing/src/correlation.cpp:132]   --->   Operation 26 'add' 'add_ln132' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %VITIS_LOOP_133_2.split, void %for.end34" [trmm-max-sharing/src/correlation.cpp:132]   --->   Operation 27 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i7 %k_2" [trmm-max-sharing/src/correlation.cpp:137]   --->   Operation 28 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.23ns)   --->   "%call_ln137 = call void @compute_Pipeline_VITIS_LOOP_133_2, i16 %reg_file_4_1, i16 %reg_file_4_0, i6 %trunc_ln137" [trmm-max-sharing/src/correlation.cpp:137]   --->   Operation 29 'call' 'call_ln137' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln149 = ret" [trmm-max-sharing/src/correlation.cpp:149]   --->   Operation 30 'ret' 'ret_ln149' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i7 %k_2" [trmm-max-sharing/src/correlation.cpp:130]   --->   Operation 31 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [trmm-max-sharing/src/correlation.cpp:130]   --->   Operation 32 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln137, i5 0" [trmm-max-sharing/src/correlation.cpp:137]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln137 = call void @compute_Pipeline_VITIS_LOOP_133_2, i16 %reg_file_4_1, i16 %reg_file_4_0, i6 %trunc_ln137" [trmm-max-sharing/src/correlation.cpp:137]   --->   Operation 34 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.42ns)   --->   "%br_ln138 = br void %VITIS_LOOP_142_4" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 35 'br' 'br_ln138' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%k = phi i64 %add_ln138, void %fpga_resource_limit_hint.VITIS_LOOP_142_4.1_begin, i64 %zext_ln130, void %VITIS_LOOP_133_2.split" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 36 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i64 %k" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 37 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln138 = icmp_eq  i64 %k, i64 64" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 38 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 64, i64 0"   --->   Operation 39 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %fpga_resource_limit_hint.VITIS_LOOP_142_4.1_begin, void %for.inc32" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 40 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln141_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %k, i32 1, i32 11" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 41 'partselect' 'trunc_ln141_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln141 = add i11 %trunc_ln141_1, i11 %shl_ln" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 42 'add' 'add_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i11 %add_ln141" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 43 'zext' 'zext_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln141" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 44 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln141" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 45 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i64 %k" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 46 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 47 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 48 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 48 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 49 [1/1] (1.08ns)   --->   "%add_ln138 = add i64 %k, i64 1" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 49 'add' 'add_ln138' <Predicate = (!icmp_ln138)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln132 = store i7 %add_ln132, i7 %i" [trmm-max-sharing/src/correlation.cpp:132]   --->   Operation 50 'store' 'store_ln132' <Predicate = (icmp_ln138)> <Delay = 0.42>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_2" [trmm-max-sharing/src/correlation.cpp:132]   --->   Operation 51 'br' 'br_ln132' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 52 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 52 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 53 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 53 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 54 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln141" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 54 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [2/2] (4.72ns)   --->   "%tmp_1 = hmul i16 %reg_file_0_0_load, i16 %tmp" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 55 'hmul' 'tmp_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.72>
ST_7 : Operation 56 [1/2] (4.72ns)   --->   "%tmp_1 = hmul i16 %reg_file_0_0_load, i16 %tmp" [trmm-max-sharing/src/correlation.cpp:141]   --->   Operation 56 'hmul' 'tmp_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 57 [2/2] (1.23ns)   --->   "%call_ln138 = call void @compute_Pipeline_VITIS_LOOP_142_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i6 %trunc_ln138, i16 %tmp_1, i6 %trunc_ln137" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 57 'call' 'call_ln138' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [trmm-max-sharing/src/correlation.cpp:130]   --->   Operation 58 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 59 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 60 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln138 = call void @compute_Pipeline_VITIS_LOOP_142_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i6 %trunc_ln138, i16 %tmp_1, i6 %trunc_ln137" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 61 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specresourcelimit_ln147 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_22, void @empty_12, void @empty_12, void @empty_12" [trmm-max-sharing/src/correlation.cpp:147]   --->   Operation 62 'specresourcelimit' 'specresourcelimit_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin1" [trmm-max-sharing/src/correlation.cpp:147]   --->   Operation 63 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specresourcelimit_ln147 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_10, void @empty_12, void @empty_12, void @empty_12" [trmm-max-sharing/src/correlation.cpp:147]   --->   Operation 64 'specresourcelimit' 'specresourcelimit_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin" [trmm-max-sharing/src/correlation.cpp:147]   --->   Operation 65 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln138 = br void %VITIS_LOOP_142_4" [trmm-max-sharing/src/correlation.cpp:138]   --->   Operation 66 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('reg_file_0_0_addr') [16]  (0 ns)
	'load' operation ('reg_file_0_0_load') on array 'reg_file_0_0' [17]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('reg_file_0_0_load') on array 'reg_file_0_0' [17]  (1.24 ns)

 <State 3>: 2.05ns
The critical path consists of the following:
	'load' operation ('k', trmm-max-sharing/src/correlation.cpp:137) on local variable 'i' [21]  (0 ns)
	'call' operation ('call_ln137', trmm-max-sharing/src/correlation.cpp:137) to 'compute_Pipeline_VITIS_LOOP_133_2' [31]  (1.24 ns)
	blocking operation 0.817 ns on control path)

 <State 4>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', trmm-max-sharing/src/correlation.cpp:138) with incoming values : ('zext_ln130', trmm-max-sharing/src/correlation.cpp:130) ('add_ln138', trmm-max-sharing/src/correlation.cpp:138) [34]  (0.427 ns)

 <State 5>: 2.04ns
The critical path consists of the following:
	'phi' operation ('k', trmm-max-sharing/src/correlation.cpp:138) with incoming values : ('zext_ln130', trmm-max-sharing/src/correlation.cpp:130) ('add_ln138', trmm-max-sharing/src/correlation.cpp:138) [34]  (0 ns)
	'add' operation ('add_ln141', trmm-max-sharing/src/correlation.cpp:141) [44]  (0.798 ns)
	'getelementptr' operation ('reg_file_2_0_addr', trmm-max-sharing/src/correlation.cpp:141) [46]  (0 ns)
	'load' operation ('reg_file_2_0_load', trmm-max-sharing/src/correlation.cpp:141) on array 'reg_file_2_0' [49]  (1.24 ns)

 <State 6>: 6.39ns
The critical path consists of the following:
	'load' operation ('reg_file_2_0_load', trmm-max-sharing/src/correlation.cpp:141) on array 'reg_file_2_0' [49]  (1.24 ns)
	'mux' operation ('tmp', trmm-max-sharing/src/correlation.cpp:141) [51]  (0.427 ns)
	'hmul' operation ('tmp', trmm-max-sharing/src/correlation.cpp:141) [52]  (4.72 ns)

 <State 7>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('tmp', trmm-max-sharing/src/correlation.cpp:141) [52]  (4.72 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ln138', trmm-max-sharing/src/correlation.cpp:138) to 'compute_Pipeline_VITIS_LOOP_142_4' [53]  (1.24 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
