INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:33:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 buffer60/fifo/Memory_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            load1/addr_tehb/dataReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.339ns (22.429%)  route 4.631ns (77.571%))
  Logic Levels:           15  (CARRY4=2 LUT2=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2461, unset)         0.508     0.508    buffer60/fifo/clk
                         FDRE                                         r  buffer60/fifo/Memory_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer60/fifo/Memory_reg[0][1]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer60/fifo/fifo_out_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 f  buffer60/fifo/Memory[0][0]_i_3__3/O
                         net (fo=3, unplaced)         0.395     1.664    buffer60/fifo/Memory[0][0]_i_3__3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.707 f  buffer60/fifo/Memory[0][0]_i_2__42/O
                         net (fo=48, unplaced)        0.303     2.010    buffer69/fifo/Memory_reg[0][0]_5
                         LUT6 (Prop_lut6_I3_O)        0.043     2.053 f  buffer69/fifo/transmitValue_i_3__44/O
                         net (fo=19, unplaced)        0.303     2.356    control_merge0/tehb/control/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I1_O)        0.043     2.399 f  control_merge0/tehb/control/transmitValue_i_3__42/O
                         net (fo=12, unplaced)        0.292     2.691    control_merge1/tehb/control/transmitValue_reg_40
                         LUT5 (Prop_lut5_I3_O)        0.043     2.734 f  control_merge1/tehb/control/tmp_storeEn_INST_0_i_5/O
                         net (fo=18, unplaced)        0.301     3.035    control_merge1/tehb/control/fullReg_reg_1
                         LUT4 (Prop_lut4_I0_O)        0.043     3.078 r  control_merge1/tehb/control/fullReg_i_2__27/O
                         net (fo=4, unplaced)         0.268     3.346    control_merge1/tehb/control/transmitValue_reg_10
                         LUT2 (Prop_lut2_I0_O)        0.043     3.389 f  control_merge1/tehb/control/transmitValue_i_4__16/O
                         net (fo=23, unplaced)        0.307     3.696    buffer45/control/transmitValue_reg_8
                         LUT4 (Prop_lut4_I1_O)        0.043     3.739 f  buffer45/control/dataReg[4]_i_5/O
                         net (fo=9, unplaced)         0.285     4.024    buffer45/control/transmitValue_reg_4
                         LUT2 (Prop_lut2_I0_O)        0.043     4.067 f  buffer45/control/Memory[1][4]_i_4/O
                         net (fo=9, unplaced)         0.285     4.352    buffer45/control/Memory[1][4]_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.395 r  buffer45/control/Memory[1][4]_i_2__2/O
                         net (fo=8, unplaced)         0.282     4.677    buffer46/fifo/buffer27_outs[4]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.720 r  buffer46/fifo/result_carry_i_1/O
                         net (fo=4, unplaced)         0.268     4.988    shli4/buffer46_outs[4]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.031 r  shli4/result_carry_i_2/O
                         net (fo=2, unplaced)         0.470     5.501    addi4/I3717[4]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     5.793 r  addi4/result_carry/O[3]
                         net (fo=1, unplaced)         0.456     6.249    buffer48/fifo/O[2]
                         LUT2 (Prop_lut2_I1_O)        0.120     6.369 r  buffer48/fifo/result__9_carry__0_i_2__0/O
                         net (fo=1, unplaced)         0.000     6.369    addi4/dataReg_reg[6][2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109     6.478 r  addi4/result__9_carry__0/O[2]
                         net (fo=2, unplaced)         0.000     6.478    load1/addr_tehb/D[6]
                         FDRE                                         r  load1/addr_tehb/dataReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=2461, unset)         0.483    11.183    load1/addr_tehb/clk
                         FDRE                                         r  load1/addr_tehb/dataReg_reg[6]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
                         FDRE (Setup_fdre_C_D)        0.076    11.223    load1/addr_tehb/dataReg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  4.745    




