// Seed: 632913842
module module_0 (
    id_1
);
  output wire id_1;
  always @(negedge 1) fork : SymbolIdentifier id_1 = 1'b0 == 1; join
  assign id_1 = 1;
  assign module_1.SymbolIdentifier.type_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1
    , id_10,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8
);
  always @*
  fork
    id_0  <= 1;
    id_10 <= 1;
  join_none
  tri1 id_11;
  assign id_11 = id_7;
  wire  id_12;
  uwire id_13;
  assign id_13 = id_8;
  always @(negedge 1'd0) id_0 = 1;
  module_0 modCall_1 (id_12);
  assign id_10 = 1;
endmodule
