;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 7, <402
	SPL 0, <-402
	SUB 12, @15
	MOV #300, 90
	MOV #-30, 9
	ADD 30, 9
	SUB -1, -20
	ADD 130, 9
	DJN -1, @-20
	SPL 7, <402
	SUB 12, @10
	ADD 37, 9
	SPL 0, <402
	ADD 30, 9
	SUB 12, @15
	SUB #1, <-36
	SUB 0, @0
	SUB 0, @0
	MOV 14, @15
	SUB #12, @200
	SUB @121, 100
	SUB #12, @200
	SUB @121, 100
	SUB @121, 100
	SUB @-127, 100
	SUB 12, @10
	SUB #812, @200
	SUB 12, @10
	SUB #812, @200
	SUB 12, @10
	SUB 12, @10
	SUB -1, <-20
	SUB 12, @10
	SPL 800, <402
	SUB 12, @10
	ADD 10, 20
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 100
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SPL 800, <402
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
