// Seed: 3095187537
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  tri   id_2,
    output tri0  id_3
);
  wire id_5;
  module_2 modCall_1 ();
  assign modCall_1.id_3  = 0;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output tri0 id_2,
    output wor id_3,
    output tri id_4,
    output supply0 id_5,
    input wire id_6
);
  tri id_8 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_0
  );
  always id_5 = -1 === -1'd0;
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_2 = 1;
  initial begin : LABEL_0
    id_1 <= -1;
  end
  assign id_1 = 1;
  assign id_1 = -1;
  uwire id_3 = 1;
endmodule : SymbolIdentifier
