Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Oct 24 17:03:07 2022
| Host         : DESKTOP-HB7S9MN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_control_sets_placed.rpt
| Design       : lab5
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             145 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | btn_db0/is_waiting_i_1_n_0   |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | lcd0/icode[3]_i_1_n_0        |                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd0/tcode[3]_i_1_n_0        |                                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                              |                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | lcd0/reset_n                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0       |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG | row_A                        | lcd0/reset_n                     |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG | btn_db0/current_cycle        | btn_db0/current_cycle[0]_i_1_n_0 |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG | launched                     | row_B                            |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG | lcd0/init_e_i_2_n_0          | lcd0/reset_n                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | row_B                        |                                  |               20 |             55 |         2.75 |
+----------------+------------------------------+----------------------------------+------------------+----------------+--------------+


