From 777a1f82224336aa60725157114b2e9a063c30dd Mon Sep 17 00:00:00 2001
From: Frank Hunleth <fhunleth@troodon-software.com>
Date: Wed, 13 Jul 2022 13:35:58 -0400
Subject: [PATCH] nezha: support spidev on spi1

---
 arch/riscv/dts/sun20i-d1-nezha.dts | 42 +++++++++++++++++++++++++++++-
 1 file changed, 41 insertions(+), 1 deletion(-)

diff --git a/arch/riscv/dts/sun20i-d1-nezha.dts b/arch/riscv/dts/sun20i-d1-nezha.dts
index e00acf58..d0b1484d 100644
--- a/arch/riscv/dts/sun20i-d1-nezha.dts
+++ b/arch/riscv/dts/sun20i-d1-nezha.dts
@@ -156,6 +156,16 @@
 		pins = "PD22";
 		function = "spdif";
 	};
+
+	spi1_clock_and_data_pd_pins: spi1-clock-and-data-pd-pins {
+		pins = "PD11", "PD12", "PD13";
+		function = "spi1";
+	};
+
+	spi1_cs_pd_pins: spi1-cs-pd-pins {
+		pins = "PD10", "PD15";
+		function = "gpio_out";
+	};
 };
 
 &hdmi {
@@ -317,9 +327,39 @@
 };
 
 &spi1 {
-	pinctrl-0 = <&spi1_pd_pins>;
+	/* SPI-1 Notes
+	 *
+	 * 1. Using the SPI controller to set the chip select pins didn't work for either
+	 *    chip select. CS0 (PD10) would go low during the transaction, but would also
+	 *    go low 2s after the transaction (matches runtime PM timer). I couldn't get
+	 *    CS1 (PD15) to work.
+	 * 2. CS0 (PD10) and CS1 (PD15) are configured as GPIO outputs. DBI-DCX(PD14) was
+	 *    removed from pinctrl and is available for other uses now.
+	 * 3. The use of "rohm,dh2228fv" for the spidev devices is just used to get the
+	 *    usermode access.
+	 */
+	pinctrl-0 = <&spi1_clock_and_data_pd_pins>;
+	pinctrl-1 = <&spi1_cs_pd_pins>;
 	pinctrl-names = "default";
 	status = "okay";
+	num-cs = <2>;
+	cs-gpios = <&gpio 3 10 0>, <&gpio 3 15 0>; /* PD10 and PD15 */
+
+	spidev0: spidev@0 {
+		compatible = "rohm,dh2228fv";
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		spi-max-frequency = <100000000>;
+	};
+
+	spidev1: spidev@1 {
+		compatible = "rohm,dh2228fv";
+		reg = <1>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		spi-max-frequency = <100000000>;
+	};
 };
 
 &uart0 {
-- 
2.25.1

