<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab9_uart_rx.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/uart_rx_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/uart_rx_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/uart_rx_timesim.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_uart_rx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_uart_rx_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_uart_rx_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_uart_rx_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_uart_rx_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_uart_rx_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_uart_rx_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="uart_rx.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="uart_rx.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="uart_rx.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="uart_rx.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="uart_rx.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="uart_rx.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="uart_rx.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="uart_rx.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="uart_rx.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="uart_rx.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_rx.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="uart_rx.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="uart_rx.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="uart_rx.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="uart_rx.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="uart_rx.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="uart_rx.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="uart_rx.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="uart_rx.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="uart_rx_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="uart_rx_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="uart_rx_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_rx_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="uart_rx_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="uart_rx_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="uart_rx_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="uart_rx_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_rx_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_rx_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="uart_rx_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="uart_rx_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_rx_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="uart_rx_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="uart_rx_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="uart_rx_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_rx_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1414300520" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1414300520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414505364" xil_pn:in_ck="5599361256655043169" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1414505364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="baudgen.v"/>
      <outfile xil_pn:name="tb_uart_rx.v"/>
      <outfile xil_pn:name="uart_rx.v"/>
    </transform>
    <transform xil_pn:end_ts="1414300520" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3600214342309618799" xil_pn:start_ts="1414300520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414300520" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4311274208930360851" xil_pn:start_ts="1414300520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414300521" xil_pn:in_ck="3970123931322433460" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4033157479118170120" xil_pn:start_ts="1414300520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo_rx.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_rx.v"/>
    </transform>
    <transform xil_pn:end_ts="1414505364" xil_pn:in_ck="5599361256655043169" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1414505364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="baudgen.v"/>
      <outfile xil_pn:name="tb_uart_rx.v"/>
      <outfile xil_pn:name="uart_rx.v"/>
    </transform>
    <transform xil_pn:end_ts="1414505369" xil_pn:in_ck="4377200826254034273" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2142176113410627581" xil_pn:start_ts="1414505364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_uart_rx_beh.prj"/>
      <outfile xil_pn:name="tb_uart_rx_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1414505369" xil_pn:in_ck="3124716053790847389" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6440167473765106354" xil_pn:start_ts="1414505369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_uart_rx_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1414300621" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1414300621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414300621" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7702649281997886594" xil_pn:start_ts="1414300621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414300621" xil_pn:in_ck="3970123931322433460" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4033157479118170120" xil_pn:start_ts="1414300621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo_rx.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_rx.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414300621" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8011460776835363964" xil_pn:start_ts="1414300621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414300621" xil_pn:in_ck="1886881217673449635" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1414300621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414300621" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5410825282638967854" xil_pn:start_ts="1414300621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414981545" xil_pn:in_ck="6127890194991880451" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3092591243803299163" xil_pn:start_ts="1414981536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="uart_rx.lso"/>
      <outfile xil_pn:name="uart_rx.ngc"/>
      <outfile xil_pn:name="uart_rx.ngr"/>
      <outfile xil_pn:name="uart_rx.prj"/>
      <outfile xil_pn:name="uart_rx.stx"/>
      <outfile xil_pn:name="uart_rx.syr"/>
      <outfile xil_pn:name="uart_rx.xst"/>
      <outfile xil_pn:name="uart_rx_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1414300627" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981284982489895" xil_pn:start_ts="1414300627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414981550" xil_pn:in_ck="2706305228749661133" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3307117434735019755" xil_pn:start_ts="1414981545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="uart_rx.bld"/>
      <outfile xil_pn:name="uart_rx.ngd"/>
      <outfile xil_pn:name="uart_rx_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1414981554" xil_pn:in_ck="183862056879773548" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1414981550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="uart_rx.pcf"/>
      <outfile xil_pn:name="uart_rx_map.map"/>
      <outfile xil_pn:name="uart_rx_map.mrp"/>
      <outfile xil_pn:name="uart_rx_map.ncd"/>
      <outfile xil_pn:name="uart_rx_map.ngm"/>
      <outfile xil_pn:name="uart_rx_map.xrpt"/>
      <outfile xil_pn:name="uart_rx_summary.xml"/>
      <outfile xil_pn:name="uart_rx_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1414981564" xil_pn:in_ck="5359407757819149445" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1414981554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="uart_rx.ncd"/>
      <outfile xil_pn:name="uart_rx.pad"/>
      <outfile xil_pn:name="uart_rx.par"/>
      <outfile xil_pn:name="uart_rx.ptwx"/>
      <outfile xil_pn:name="uart_rx.unroutes"/>
      <outfile xil_pn:name="uart_rx.xpi"/>
      <outfile xil_pn:name="uart_rx_pad.csv"/>
      <outfile xil_pn:name="uart_rx_pad.txt"/>
      <outfile xil_pn:name="uart_rx_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1414308699" xil_pn:in_ck="183862056879773416" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="708519582996690820" xil_pn:start_ts="1414308695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/uart_rx_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/uart_rx_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/uart_rx_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1414308699" xil_pn:in_ck="-3428838955922650071" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1414308699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen/par/uart_rx_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/uart_rx_timesim.v"/>
      <outfile xil_pn:name="tb_uart_rx.v"/>
    </transform>
    <transform xil_pn:end_ts="1414308703" xil_pn:in_ck="8059881523554307680" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="274649547134819587" xil_pn:start_ts="1414308699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_uart_rx_isim_par.exe"/>
      <outfile xil_pn:name="tb_uart_rx_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1414308704" xil_pn:in_ck="-4143242471476383203" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-6827305233593172628" xil_pn:start_ts="1414308703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_uart_rx_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1414981564" xil_pn:in_ck="183862056879773416" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1414981561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="uart_rx.twr"/>
      <outfile xil_pn:name="uart_rx.twx"/>
    </transform>
  </transforms>

</generated_project>
