+ define_corners nom_typ_1p20V_25C
Reading timing models for corner nom_typ_1p20V_25C…
Reading cell library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_typ_1p20V_25C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309993 v fanout54/A (sg13g2_buf_8)
     8    0.037106    0.029210    0.086929    0.396922 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029628    0.002974    0.399896 v _213_/A (sg13g2_nand3_1)
     2    0.010344    0.054640    0.056365    0.456261 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.054654    0.000685    0.456946 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003114    0.034247    0.063075    0.520021 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034248    0.000171    0.520192 v _300_/D (sg13g2_dfrbpq_1)
                                              0.520192   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025023    0.000781    0.126674 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276674   clock uncertainty
                                  0.000000    0.276674   clock reconvergence pessimism
                                 -0.037852    0.238822   library hold time
                                              0.238822   data required time
---------------------------------------------------------------------------------------------
                                              0.238822   data required time
                                             -0.520192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281370   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309993 v fanout54/A (sg13g2_buf_8)
     8    0.037106    0.029210    0.086929    0.396922 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029438    0.002109    0.399031 v _195_/B (sg13g2_xor2_1)
     2    0.009376    0.044660    0.079128    0.478159 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044666    0.000519    0.478679 v _196_/B (sg13g2_xor2_1)
     1    0.001874    0.024860    0.052724    0.531402 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024860    0.000070    0.531473 v _295_/D (sg13g2_dfrbpq_2)
                                              0.531473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025026    0.000923    0.126816 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.276816   clock uncertainty
                                  0.000000    0.276816   clock reconvergence pessimism
                                 -0.034907    0.241909   library hold time
                                              0.241909   data required time
---------------------------------------------------------------------------------------------
                                              0.241909   data required time
                                             -0.531473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289564   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025023    0.000781    0.126674 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008935    0.036225    0.176659    0.303333 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036226    0.000275    0.303608 v output2/A (sg13g2_buf_2)
     1    0.050810    0.086526    0.134033    0.437641 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086642    0.002241    0.439882 v sign (out)
                                              0.439882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.439882   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289882   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309993 v fanout54/A (sg13g2_buf_8)
     8    0.037106    0.029210    0.086929    0.396922 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029630    0.002983    0.399905 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005567    0.052708    0.102839    0.502744 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.052709    0.000365    0.503109 ^ _219_/A (sg13g2_inv_1)
     1    0.002759    0.021394    0.033499    0.536608 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.021394    0.000165    0.536773 v _301_/D (sg13g2_dfrbpq_1)
                                              0.536773   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276877   clock uncertainty
                                  0.000000    0.276877   clock reconvergence pessimism
                                 -0.033777    0.243100   library hold time
                                              0.243100   data required time
---------------------------------------------------------------------------------------------
                                              0.243100   data required time
                                             -0.536773   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293673   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033006    0.001216    0.411431 v _210_/B (sg13g2_xnor2_1)
     1    0.005871    0.047155    0.067531    0.478961 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.047156    0.000240    0.479201 v _211_/B (sg13g2_xnor2_1)
     1    0.002508    0.030400    0.057814    0.537015 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.030400    0.000155    0.537171 v _299_/D (sg13g2_dfrbpq_2)
                                              0.537171   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275522   clock uncertainty
                                  0.000000    0.275522   clock reconvergence pessimism
                                 -0.036873    0.238649   library hold time
                                              0.238649   data required time
---------------------------------------------------------------------------------------------
                                              0.238649   data required time
                                             -0.537171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298522   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176368    0.302899 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.303265 v fanout75/A (sg13g2_buf_8)
     6    0.040971    0.030295    0.084630    0.387895 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030745    0.002909    0.390804 v _191_/A (sg13g2_xnor2_1)
     2    0.009878    0.068781    0.090866    0.481670 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.068789    0.000615    0.482285 v _192_/B (sg13g2_xnor2_1)
     1    0.001647    0.026704    0.061270    0.543555 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026704    0.000063    0.543619 v _294_/D (sg13g2_dfrbpq_1)
                                              0.543619   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276531   clock uncertainty
                                  0.000000    0.276531   clock reconvergence pessimism
                                 -0.035462    0.241069   library hold time
                                              0.241069   data required time
---------------------------------------------------------------------------------------------
                                              0.241069   data required time
                                             -0.543619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302550   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309993 v fanout54/A (sg13g2_buf_8)
     8    0.037106    0.029210    0.086929    0.396922 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029288    0.001143    0.398065 v _202_/B (sg13g2_xor2_1)
     2    0.011134    0.049796    0.086424    0.484489 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.049809    0.000793    0.485282 v _204_/A (sg13g2_xor2_1)
     1    0.001682    0.024129    0.058851    0.544133 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024129    0.000065    0.544198 v _297_/D (sg13g2_dfrbpq_2)
                                              0.544198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275507   clock uncertainty
                                  0.000000    0.275507   clock reconvergence pessimism
                                 -0.034855    0.240653   library hold time
                                              0.240653   data required time
---------------------------------------------------------------------------------------------
                                              0.240653   data required time
                                             -0.544198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303546   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.000873    0.384319 v _199_/A (sg13g2_xnor2_1)
     2    0.011153    0.076283    0.094545    0.478863 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.076289    0.000731    0.479594 v _200_/B (sg13g2_xor2_1)
     1    0.003199    0.028091    0.070977    0.550571 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.028091    0.000209    0.550780 v _296_/D (sg13g2_dfrbpq_1)
                                              0.550780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275917   clock uncertainty
                                  0.000000    0.275917   clock reconvergence pessimism
                                 -0.036082    0.239836   library hold time
                                              0.239836   data required time
---------------------------------------------------------------------------------------------
                                              0.239836   data required time
                                             -0.550780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310944   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025023    0.000781    0.126674 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009089    0.046610    0.182843    0.309517 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.046611    0.000281    0.309798 ^ _127_/A (sg13g2_inv_1)
     1    0.007024    0.032049    0.043449    0.353247 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.032065    0.000249    0.353496 v output3/A (sg13g2_buf_2)
     1    0.050639    0.086240    0.131868    0.485364 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086353    0.002194    0.487558 v signB (out)
                                              0.487558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.487558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337558   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043604    0.000296    0.309875 v fanout55/A (sg13g2_buf_2)
     5    0.027755    0.055366    0.107039    0.416914 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.055560    0.002533    0.419447 v _206_/B (sg13g2_xnor2_1)
     2    0.010588    0.073858    0.096677    0.516124 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.073859    0.000343    0.516467 v _208_/A (sg13g2_xor2_1)
     1    0.001979    0.025234    0.069219    0.585686 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025234    0.000074    0.585761 v _298_/D (sg13g2_dfrbpq_1)
                                              0.585761   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125509 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275509   clock uncertainty
                                  0.000000    0.275509   clock reconvergence pessimism
                                 -0.035177    0.240332   library hold time
                                              0.240332   data required time
---------------------------------------------------------------------------------------------
                                              0.240332   data required time
                                             -0.585761   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345429   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037495    0.002284    0.417877 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004487    0.024427    0.035886    0.453764 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.024435    0.000280    0.454043 v output11/A (sg13g2_buf_2)
     1    0.051792    0.087880    0.129992    0.584036 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.087947    0.001527    0.585563 v sine_out[16] (out)
                                              0.585563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.585563   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435563   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037345    0.001279    0.416872 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.006891    0.034025    0.045388    0.462260 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034054    0.000529    0.462789 v output12/A (sg13g2_buf_2)
     1    0.051795    0.087950    0.134632    0.597421 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.087980    0.001527    0.598948 v sine_out[17] (out)
                                              0.598948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.598948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448948   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037279    0.000548    0.416141 ^ _281_/A (sg13g2_nor2_1)
     1    0.009996    0.042134    0.053389    0.469530 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.042205    0.001409    0.470939 v output35/A (sg13g2_buf_2)
     1    0.052290    0.089319    0.137628    0.608566 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.089578    0.003642    0.612208 v sine_out[8] (out)
                                              0.612208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.612208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.462208   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034037    0.003739    0.415337 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004743    0.043882    0.055220    0.470557 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043882    0.000336    0.470893 v output15/A (sg13g2_buf_2)
     1    0.052856    0.089606    0.140395    0.611288 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089647    0.001779    0.613067 v sine_out[1] (out)
                                              0.613067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.613067   data arrival time
---------------------------------------------------------------------------------------------
                                              0.463067   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037471    0.002150    0.417744 ^ _160_/A (sg13g2_nor2_1)
     1    0.011550    0.046962    0.057507    0.475250 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.047018    0.001334    0.476584 v output14/A (sg13g2_buf_2)
     1    0.051928    0.088241    0.140994    0.617578 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088273    0.001582    0.619160 v sine_out[19] (out)
                                              0.619160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469160   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025026    0.000923    0.126816 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.017929    0.048931    0.196801    0.323617 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048937    0.000546    0.324163 ^ fanout72/A (sg13g2_buf_8)
     7    0.040777    0.033284    0.083895    0.408057 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.035012    0.005554    0.413611 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006144    0.055067    0.074101    0.487712 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055070    0.000384    0.488096 v output28/A (sg13g2_buf_2)
     1    0.056862    0.096358    0.148358    0.636455 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.096674    0.004523    0.640977 v sine_out[31] (out)
                                              0.640977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.640977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490977   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075492    0.001051    0.344225 ^ fanout66/A (sg13g2_buf_8)
     8    0.041646    0.034554    0.096666    0.440890 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.037534    0.007630    0.448520 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003624    0.037238    0.057965    0.506485 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.037238    0.000262    0.506747 v output5/A (sg13g2_buf_2)
     1    0.051857    0.088059    0.136380    0.643127 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088081    0.001325    0.644453 v sine_out[10] (out)
                                              0.644453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.644453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494453   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075492    0.001051    0.344225 ^ fanout66/A (sg13g2_buf_8)
     8    0.041646    0.034554    0.096666    0.440890 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.036508    0.005825    0.446716 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005171    0.041208    0.064281    0.510997 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.041211    0.000326    0.511323 v output6/A (sg13g2_buf_2)
     1    0.052495    0.089048    0.138751    0.650073 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.089085    0.001703    0.651777 v sine_out[11] (out)
                                              0.651777   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.651777   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501777   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075492    0.001051    0.344225 ^ fanout66/A (sg13g2_buf_8)
     8    0.041646    0.034554    0.096666    0.440890 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.037816    0.008051    0.448941 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006064    0.043685    0.068656    0.517598 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.043689    0.000449    0.518047 v output8/A (sg13g2_buf_2)
     1    0.051991    0.088312    0.139459    0.657506 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088344    0.001583    0.659090 v sine_out[13] (out)
                                              0.659090   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659090   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509090   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030410    0.002754    0.497254 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003966    0.021724    0.032337    0.529591 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.021724    0.000154    0.529745 v output16/A (sg13g2_buf_2)
     1    0.052084    0.088296    0.128976    0.658721 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088367    0.001581    0.660303 v sine_out[20] (out)
                                              0.660303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660303   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510302   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075492    0.001051    0.344225 ^ fanout66/A (sg13g2_buf_8)
     8    0.041646    0.034554    0.096666    0.440890 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.035294    0.003100    0.443990 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007300    0.047436    0.072974    0.516964 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.047441    0.000507    0.517471 v output36/A (sg13g2_buf_2)
     1    0.052134    0.088551    0.141426    0.658898 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088583    0.001587    0.660485 v sine_out[9] (out)
                                              0.660485   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660485   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510485   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030271    0.002122    0.496622 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005517    0.025956    0.036028    0.532650 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025979    0.000426    0.533076 v output13/A (sg13g2_buf_2)
     1    0.051825    0.087940    0.130761    0.663837 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088008    0.001545    0.665382 v sine_out[18] (out)
                                              0.665382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.665382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515382   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030167    0.001552    0.496051 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005962    0.027202    0.037146    0.533197 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027222    0.000361    0.533559 v output18/A (sg13g2_buf_2)
     1    0.052022    0.088244    0.131538    0.665096 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088316    0.001609    0.666705 v sine_out[22] (out)
                                              0.666705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666705   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516705   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030274    0.002135    0.496634 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.006577    0.029005    0.038587    0.535221 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.029026    0.000617    0.535838 v output17/A (sg13g2_buf_2)
     1    0.052094    0.088363    0.132497    0.668335 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088434    0.001598    0.669932 v sine_out[21] (out)
                                              0.669932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519932   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036258    0.000459    0.461660 v _284_/A (sg13g2_and2_1)
     1    0.005850    0.028276    0.075993    0.537654 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.028283    0.000417    0.538071 v output7/A (sg13g2_buf_2)
     1    0.052413    0.089447    0.131022    0.669093 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.089670    0.003665    0.672758 v sine_out[12] (out)
                                              0.672758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.672758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522758   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034097    0.003921    0.415519 ^ _143_/A (sg13g2_nor2_1)
     2    0.006739    0.033099    0.044423    0.459942 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033105    0.000410    0.460352 v _147_/A (sg13g2_nand2_1)
     2    0.006918    0.039152    0.044527    0.504879 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039167    0.000219    0.505098 ^ _275_/B (sg13g2_nor2_1)
     1    0.004855    0.025587    0.037417    0.542516 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.025612    0.000471    0.542987 v output30/A (sg13g2_buf_2)
     1    0.052369    0.088748    0.131163    0.674150 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088819    0.001591    0.675741 v sine_out[3] (out)
                                              0.675741   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.675741   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525741   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030437    0.002861    0.497361 ^ _167_/A (sg13g2_nor2_1)
     1    0.006880    0.032816    0.043305    0.540666 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032838    0.000444    0.541110 v output19/A (sg13g2_buf_2)
     1    0.052114    0.089028    0.132901    0.674011 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089252    0.003664    0.677676 v sine_out[23] (out)
                                              0.677676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527676   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036265    0.000606    0.461808 v _136_/B (sg13g2_nand2b_2)
     4    0.016065    0.043670    0.047630    0.509437 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043675    0.000396    0.509833 ^ _278_/A (sg13g2_nor2_1)
     1    0.002825    0.024471    0.038301    0.548134 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024471    0.000112    0.548246 v output33/A (sg13g2_buf_2)
     1    0.052582    0.089053    0.130953    0.679199 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.089117    0.001459    0.680658 v sine_out[6] (out)
                                              0.680658   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.680658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530658   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036265    0.000606    0.461808 v _136_/B (sg13g2_nand2b_2)
     4    0.016065    0.043670    0.047630    0.509437 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043690    0.000746    0.510183 ^ _279_/A (sg13g2_nor2_1)
     1    0.004039    0.027684    0.041417    0.551600 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027685    0.000259    0.551859 v output34/A (sg13g2_buf_2)
     1    0.052193    0.089091    0.130692    0.682551 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089282    0.003386    0.685937 v sine_out[7] (out)
                                              0.685937   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685937   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535937   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036265    0.000606    0.461808 v _136_/B (sg13g2_nand2b_2)
     4    0.016065    0.043670    0.047630    0.509437 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043694    0.000815    0.510252 ^ _277_/A (sg13g2_nor2_1)
     1    0.004611    0.029194    0.042887    0.553139 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.029195    0.000289    0.553428 v output32/A (sg13g2_buf_2)
     1    0.051900    0.088075    0.132379    0.685807 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088145    0.001570    0.687377 v sine_out[5] (out)
                                              0.687377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537377   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033098    0.001832    0.412047 v fanout56/A (sg13g2_buf_8)
     8    0.033418    0.027668    0.080471    0.492518 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028003    0.002749    0.495267 v _175_/A (sg13g2_nand2_1)
     1    0.008032    0.042495    0.045980    0.541248 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.042506    0.000530    0.541778 ^ output22/A (sg13g2_buf_2)
     1    0.053238    0.115332    0.144447    0.686225 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.115525    0.003859    0.690085 ^ sine_out[26] (out)
                                              0.690085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.690085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540085   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036265    0.000606    0.461808 v _136_/B (sg13g2_nand2b_2)
     4    0.016065    0.043670    0.047630    0.509437 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043695    0.000835    0.510272 ^ _276_/A (sg13g2_nor2_1)
     1    0.005367    0.031186    0.044818    0.555090 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.031187    0.000351    0.555441 v output31/A (sg13g2_buf_2)
     1    0.051947    0.088158    0.133386    0.688827 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088190    0.001578    0.690404 v sine_out[4] (out)
                                              0.690404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.690404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540404   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033098    0.001832    0.412047 v fanout56/A (sg13g2_buf_8)
     8    0.033418    0.027668    0.080471    0.492518 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028040    0.002899    0.495417 v _170_/A (sg13g2_nand2_1)
     1    0.009059    0.046496    0.048909    0.544326 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.046519    0.000820    0.545146 ^ output20/A (sg13g2_buf_2)
     1    0.052972    0.114809    0.146070    0.691215 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.115000    0.003828    0.695044 ^ sine_out[24] (out)
                                              0.695044   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695044   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545043   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033098    0.001832    0.412047 v fanout56/A (sg13g2_buf_8)
     8    0.033418    0.027668    0.080471    0.492518 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028086    0.003070    0.495589 v _172_/A (sg13g2_nand2_1)
     1    0.009112    0.046706    0.049106    0.544694 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.046723    0.000696    0.545390 ^ output21/A (sg13g2_buf_2)
     1    0.053337    0.115520    0.146806    0.692196 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115694    0.003671    0.695867 ^ sine_out[25] (out)
                                              0.695867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695867   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545867   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034097    0.003921    0.415519 ^ _143_/A (sg13g2_nor2_1)
     2    0.006739    0.033099    0.044423    0.459942 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033104    0.000391    0.460334 v _144_/B (sg13g2_nand2_1)
     2    0.006816    0.041660    0.048581    0.508914 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041660    0.000205    0.509120 ^ _212_/B (sg13g2_nor2_1)
     2    0.011325    0.045170    0.055011    0.564130 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.045182    0.000613    0.564744 v output26/A (sg13g2_buf_2)
     1    0.052971    0.089779    0.141331    0.706074 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.089807    0.001520    0.707595 v sine_out[2] (out)
                                              0.707595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.707595   data arrival time
---------------------------------------------------------------------------------------------
                                              0.557595   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.033749    0.002750    0.414348 ^ _255_/A (sg13g2_nor4_1)
     1    0.003814    0.033752    0.043342    0.457690 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.033752    0.000150    0.457840 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007692    0.086774    0.084595    0.542436 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.086821    0.000911    0.543347 ^ output4/A (sg13g2_buf_2)
     1    0.052950    0.114766    0.165936    0.709283 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114965    0.003907    0.713190 ^ sine_out[0] (out)
                                              0.713190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563190   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034097    0.003921    0.415519 ^ _143_/A (sg13g2_nor2_1)
     2    0.006739    0.033099    0.044423    0.459942 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033105    0.000410    0.460352 v _147_/A (sg13g2_nand2_1)
     2    0.006918    0.039152    0.044527    0.504879 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039167    0.000210    0.505089 ^ _149_/B (sg13g2_nand2_1)
     1    0.006944    0.051071    0.066702    0.571790 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051097    0.000912    0.572703 v output10/A (sg13g2_buf_2)
     1    0.051849    0.088151    0.142896    0.715599 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088181    0.001545    0.717144 v sine_out[15] (out)
                                              0.717144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.717144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567144   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032934    0.000464    0.410679 v fanout57/A (sg13g2_buf_1)
     4    0.018692    0.066230    0.101051    0.511730 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.066378    0.002399    0.514129 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005042    0.043591    0.056831    0.570960 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.043592    0.000365    0.571325 ^ output23/A (sg13g2_buf_2)
     1    0.054551    0.117971    0.146793    0.718119 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.118173    0.003993    0.722111 ^ sine_out[27] (out)
                                              0.722111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572111   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075493    0.001088    0.344262 ^ fanout68/A (sg13g2_buf_8)
     6    0.037519    0.033263    0.097337    0.441598 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033325    0.001581    0.443180 ^ fanout67/A (sg13g2_buf_8)
     8    0.036082    0.030747    0.076003    0.519182 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031121    0.002707    0.521889 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002709    0.037093    0.057984    0.579873 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.037093    0.000108    0.579981 v output29/A (sg13g2_buf_2)
     1    0.055650    0.094413    0.138342    0.718322 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.094729    0.004475    0.722798 v sine_out[32] (out)
                                              0.722798   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572798   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032934    0.000464    0.410679 v fanout57/A (sg13g2_buf_1)
     4    0.018692    0.066230    0.101051    0.511730 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.066320    0.001784    0.513514 v _180_/A (sg13g2_nand2_1)
     1    0.007079    0.045963    0.056333    0.569848 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.045979    0.000652    0.570499 ^ output24/A (sg13g2_buf_2)
     1    0.055791    0.120689    0.148251    0.718750 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.121173    0.006215    0.724966 ^ sine_out[28] (out)
                                              0.724966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.724966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574966   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034097    0.003921    0.415519 ^ _143_/A (sg13g2_nor2_1)
     2    0.006739    0.033099    0.044423    0.459942 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033104    0.000391    0.460334 v _144_/B (sg13g2_nand2_1)
     2    0.006816    0.041660    0.048581    0.508914 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041660    0.000209    0.509123 ^ _145_/B (sg13g2_nand2_1)
     1    0.009000    0.062500    0.076514    0.585637 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.062512    0.000685    0.586322 v output9/A (sg13g2_buf_2)
     1    0.051871    0.088257    0.148573    0.734895 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088278    0.001334    0.736229 v sine_out[14] (out)
                                              0.736229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.736229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586229   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046490    0.000617    0.835201 v _293_/D (sg13g2_dfrbpq_1)
                                              0.835201   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276593   clock uncertainty
                                  0.000000    0.276593   clock reconvergence pessimism
                                 -0.041733    0.234860   library hold time
                                              0.234860   data required time
---------------------------------------------------------------------------------------------
                                              0.234860   data required time
                                             -0.835201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600341   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075493    0.001088    0.344262 ^ fanout68/A (sg13g2_buf_8)
     6    0.037519    0.033263    0.097337    0.441598 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033325    0.001581    0.443180 ^ fanout67/A (sg13g2_buf_8)
     8    0.036082    0.030747    0.076003    0.519182 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030869    0.001277    0.520459 ^ _183_/A (sg13g2_and2_1)
     2    0.007603    0.042959    0.091468    0.611927 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042963    0.000443    0.612370 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004276    0.031449    0.066861    0.679231 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.031449    0.000278    0.679509 v output25/A (sg13g2_buf_2)
     1    0.055409    0.093995    0.135589    0.815098 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.094266    0.004141    0.819239 v sine_out[29] (out)
                                              0.819239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.819239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.669239   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075493    0.001088    0.344262 ^ fanout68/A (sg13g2_buf_8)
     6    0.037519    0.033263    0.097337    0.441598 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033325    0.001581    0.443180 ^ fanout67/A (sg13g2_buf_8)
     8    0.036082    0.030747    0.076003    0.519182 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030869    0.001277    0.520459 ^ _183_/A (sg13g2_and2_1)
     2    0.007603    0.042959    0.091468    0.611927 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042963    0.000454    0.612381 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.007639    0.040825    0.077667    0.690049 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.040854    0.000549    0.690598 v output27/A (sg13g2_buf_2)
     1    0.056787    0.095458    0.143029    0.833627 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.095568    0.002242    0.835869 v sine_out[30] (out)
                                              0.835869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.835869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.685870   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006674    0.029677    0.171146    0.297739 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029677    0.000183    0.297922 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009284    0.054967    0.393731    0.691653 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054967    0.000389    0.692042 v fanout76/A (sg13g2_buf_8)
     8    0.044561    0.032079    0.094324    0.786366 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032382    0.002033    0.788399 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011492    0.078325    0.112986    0.901385 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.078332    0.000622    0.902007 v _250_/B (sg13g2_nand2_1)
     2    0.009865    0.061100    0.076426    0.978432 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.061108    0.000539    0.978971 ^ _252_/A (sg13g2_nand2_1)
     2    0.011793    0.082308    0.092242    1.071213 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.082324    0.000968    1.072181 v _253_/A (sg13g2_nor2b_1)
     2    0.011536    0.117558    0.120791    1.192972 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.117565    0.000716    1.193687 ^ _254_/C (sg13g2_nor3_1)
     1    0.004638    0.048986    0.063363    1.257050 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.048986    0.000300    1.257350 v _255_/D (sg13g2_nor4_1)
     1    0.003940    0.128049    0.116184    1.373534 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.128049    0.000156    1.373689 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007604    0.085085    0.100594    1.474283 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.085118    0.000895    1.475179 v output4/A (sg13g2_buf_2)
     1    0.052950    0.090625    0.158890    1.634069 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090915    0.003901    1.637970 v sine_out[0] (out)
                                              1.637970   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.637970   data arrival time
---------------------------------------------------------------------------------------------
                                              2.212030   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006674    0.029677    0.171146    0.297739 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029677    0.000183    0.297922 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009284    0.054967    0.393731    0.691653 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054967    0.000389    0.692042 v fanout76/A (sg13g2_buf_8)
     8    0.044561    0.032079    0.094324    0.786366 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032382    0.002033    0.788399 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011492    0.078325    0.112986    0.901385 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.078332    0.000622    0.902007 v _250_/B (sg13g2_nand2_1)
     2    0.009865    0.061100    0.076426    0.978432 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.061108    0.000539    0.978971 ^ _252_/A (sg13g2_nand2_1)
     2    0.011793    0.082308    0.092242    1.071213 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.082324    0.000968    1.072181 v _253_/A (sg13g2_nor2b_1)
     2    0.011536    0.117558    0.120791    1.192972 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.117567    0.000835    1.193807 ^ _257_/B1 (sg13g2_a22oi_1)
     1    0.004395    0.061145    0.085783    1.279590 v _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.061145    0.000270    1.279860 v _258_/A_N (sg13g2_nand2b_1)
     1    0.005582    0.050734    0.099786    1.379646 v _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.050736    0.000375    1.380021 v _274_/A1 (sg13g2_a22oi_1)
     1    0.004831    0.080167    0.088345    1.468366 ^ _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.080168    0.000344    1.468710 ^ output15/A (sg13g2_buf_2)
     1    0.052856    0.114038    0.163967    1.632677 ^ output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.114119    0.001780    1.634457 ^ sine_out[1] (out)
                                              1.634457   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.634457   data arrival time
---------------------------------------------------------------------------------------------
                                              2.215543   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046562    0.001638    0.836223 v _163_/A1 (sg13g2_o21ai_1)
     4    0.022482    0.248845    0.228097    1.064320 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.248856    0.001349    1.065669 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006577    0.082696    0.136176    1.201845 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.082698    0.000617    1.202462 v output17/A (sg13g2_buf_2)
     1    0.052094    0.088737    0.158370    1.360832 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088770    0.001598    1.362430 v sine_out[21] (out)
                                              1.362430   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.362430   data arrival time
---------------------------------------------------------------------------------------------
                                              2.487570   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046562    0.001638    0.836223 v _163_/A1 (sg13g2_o21ai_1)
     4    0.022482    0.248845    0.228097    1.064320 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.248852    0.001118    1.065438 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004276    0.082137    0.119798    1.185236 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.082137    0.000278    1.185514 v output25/A (sg13g2_buf_2)
     1    0.055409    0.094304    0.160036    1.345550 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.094614    0.004141    1.349691 v sine_out[29] (out)
                                              1.349691   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.349691   data arrival time
---------------------------------------------------------------------------------------------
                                              2.500309   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046562    0.001638    0.836223 v _163_/A1 (sg13g2_o21ai_1)
     4    0.022482    0.248845    0.228097    1.064320 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.248851    0.000992    1.065312 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003624    0.068657    0.119252    1.184564 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.068657    0.000262    1.184825 v output5/A (sg13g2_buf_2)
     1    0.051857    0.088279    0.151525    1.336351 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088300    0.001325    1.337676 v sine_out[10] (out)
                                              1.337676   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.337676   data arrival time
---------------------------------------------------------------------------------------------
                                              2.512324   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046562    0.001638    0.836223 v _163_/A1 (sg13g2_o21ai_1)
     4    0.022482    0.248845    0.228097    1.064320 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.248848    0.000698    1.065017 ^ _276_/B (sg13g2_nor2_1)
     1    0.005367    0.060841    0.084238    1.149256 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.060841    0.000351    1.149606 v output31/A (sg13g2_buf_2)
     1    0.051947    0.088366    0.147682    1.297288 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088397    0.001578    1.298866 v sine_out[4] (out)
                                              1.298866   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.298866   data arrival time
---------------------------------------------------------------------------------------------
                                              2.551135   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046567    0.001683    0.836268 v _138_/A (sg13g2_nor2_1)
     2    0.011467    0.131359    0.112431    0.948699 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.131365    0.000749    0.949448 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006064    0.064924    0.105541    1.054988 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.064925    0.000449    1.055437 v output8/A (sg13g2_buf_2)
     1    0.051991    0.088460    0.149696    1.205134 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088492    0.001584    1.206717 v sine_out[13] (out)
                                              1.206717   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.206717   data arrival time
---------------------------------------------------------------------------------------------
                                              2.643283   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046567    0.001683    0.836268 v _138_/A (sg13g2_nor2_1)
     2    0.011467    0.131359    0.112431    0.948699 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.131369    0.000950    0.949649 ^ _279_/B (sg13g2_nor2_1)
     1    0.004039    0.039848    0.060023    1.009672 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.039848    0.000259    1.009931 v output34/A (sg13g2_buf_2)
     1    0.052193    0.089140    0.136557    1.146488 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089368    0.003386    1.149874 v sine_out[7] (out)
                                              1.149874   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.149874   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700126   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176368    0.302899 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.303265 v fanout75/A (sg13g2_buf_8)
     6    0.040971    0.030295    0.084630    0.387895 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030449    0.001458    0.389353 v fanout73/A (sg13g2_buf_8)
     8    0.042107    0.030459    0.081968    0.471321 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031371    0.004106    0.475427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022190    0.246145    0.219503    0.694930 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246161    0.001641    0.696571 ^ _185_/B (sg13g2_nor2_2)
     5    0.026884    0.094549    0.136859    0.833430 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.094602    0.001798    0.835227 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007726    0.092264    0.123154    0.958381 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.092299    0.000558    0.958939 ^ output27/A (sg13g2_buf_2)
     1    0.056787    0.121903    0.175155    1.134094 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.122008    0.002244    1.136338 ^ sine_out[30] (out)
                                              1.136338   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.136338   data arrival time
---------------------------------------------------------------------------------------------
                                              2.713662   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119366    0.000991    0.650868 v _143_/B (sg13g2_nor2_1)
     2    0.007058    0.089162    0.102593    0.753461 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.089163    0.000414    0.753875 ^ _144_/B (sg13g2_nand2_1)
     2    0.006433    0.064100    0.082518    0.836393 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064100    0.000194    0.836587 v _212_/B (sg13g2_nor2_1)
     2    0.011654    0.115863    0.114786    0.951373 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.115868    0.000631    0.952004 ^ output26/A (sg13g2_buf_2)
     1    0.052971    0.114557    0.178817    1.130822 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.114577    0.001521    1.132343 ^ sine_out[2] (out)
                                              1.132343   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.132343   data arrival time
---------------------------------------------------------------------------------------------
                                              2.717657   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031096    0.004395    0.468957 v _125_/A (sg13g2_inv_2)
     3    0.019598    0.047791    0.048075    0.517032 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047896    0.001810    0.518842 ^ fanout53/A (sg13g2_buf_8)
     8    0.037212    0.031951    0.083812    0.602654 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032012    0.001294    0.603948 ^ _161_/A (sg13g2_nand2_1)
     3    0.011820    0.081387    0.080776    0.684724 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081387    0.000331    0.685055 v _177_/B (sg13g2_nand2_1)
     3    0.010602    0.064365    0.080324    0.765379 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064397    0.000554    0.765933 ^ _179_/A (sg13g2_nand2_1)
     2    0.007576    0.060160    0.074110    0.840043 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.060165    0.000433    0.840476 v _281_/B (sg13g2_nor2_1)
     1    0.010083    0.103029    0.103313    0.943789 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.103059    0.001429    0.945218 ^ output35/A (sg13g2_buf_2)
     1    0.052290    0.113502    0.172156    1.117374 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113726    0.003647    1.121021 ^ sine_out[8] (out)
                                              1.121021   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.121021   data arrival time
---------------------------------------------------------------------------------------------
                                              2.728979   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176368    0.302899 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.303265 v fanout75/A (sg13g2_buf_8)
     6    0.040971    0.030295    0.084630    0.387895 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030490    0.001702    0.389598 v fanout74/A (sg13g2_buf_1)
     4    0.018959    0.067259    0.101015    0.490612 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.067261    0.000469    0.491082 v _141_/A (sg13g2_or2_1)
     3    0.015206    0.063448    0.151887    0.642968 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.063449    0.000405    0.643373 v _173_/A2 (sg13g2_o21ai_1)
     2    0.012324    0.154191    0.156704    0.800077 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.154196    0.000700    0.800777 ^ _174_/B (sg13g2_nand2_1)
     1    0.006847    0.063719    0.100815    0.901592 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.063730    0.000819    0.902410 v _175_/B (sg13g2_nand2_1)
     1    0.008032    0.051912    0.064379    0.966789 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.051918    0.000530    0.967319 ^ output22/A (sg13g2_buf_2)
     1    0.053238    0.115362    0.149096    1.116415 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.115555    0.003859    1.120275 ^ sine_out[26] (out)
                                              1.120275   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.120275   data arrival time
---------------------------------------------------------------------------------------------
                                              2.729725   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176368    0.302899 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.303265 v fanout75/A (sg13g2_buf_8)
     6    0.040971    0.030295    0.084630    0.387895 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030449    0.001458    0.389353 v fanout73/A (sg13g2_buf_8)
     8    0.042107    0.030459    0.081968    0.471321 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031371    0.004106    0.475427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022190    0.246145    0.219503    0.694930 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246161    0.001641    0.696571 ^ _185_/B (sg13g2_nor2_2)
     5    0.026884    0.094549    0.136859    0.833430 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.094585    0.001490    0.834920 v _189_/A2 (sg13g2_o21ai_1)
     1    0.002797    0.074409    0.100264    0.935184 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.074409    0.000111    0.935295 ^ output29/A (sg13g2_buf_2)
     1    0.055650    0.120144    0.163186    1.098481 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.120394    0.004483    1.102964 ^ sine_out[32] (out)
                                              1.102964   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.102964   data arrival time
---------------------------------------------------------------------------------------------
                                              2.747036   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119489    0.002693    0.652569 v _168_/B (sg13g2_nor2_1)
     2    0.010038    0.111305    0.122569    0.775138 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.111310    0.000626    0.775765 ^ _169_/B (sg13g2_nand2_1)
     1    0.006071    0.062293    0.086828    0.862592 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.062294    0.000405    0.862997 v _170_/B (sg13g2_nand2_1)
     1    0.009059    0.055476    0.067041    0.930039 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.055496    0.000820    0.930858 ^ output20/A (sg13g2_buf_2)
     1    0.052972    0.114708    0.150541    1.081400 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.114899    0.003828    1.085228 ^ sine_out[24] (out)
                                              1.085228   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.085228   data arrival time
---------------------------------------------------------------------------------------------
                                              2.764772   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119489    0.002693    0.652569 v _168_/B (sg13g2_nor2_1)
     2    0.010038    0.111305    0.122569    0.775138 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.111310    0.000582    0.775720 ^ _171_/B (sg13g2_nand2_1)
     1    0.004352    0.072330    0.078598    0.854318 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.072330    0.000174    0.854492 v _172_/B (sg13g2_nand2_1)
     1    0.009112    0.057293    0.071369    0.925861 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.057329    0.000696    0.926557 ^ output21/A (sg13g2_buf_2)
     1    0.053337    0.115448    0.152080    1.078637 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115622    0.003671    1.082308 ^ sine_out[25] (out)
                                              1.082308   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.082308   data arrival time
---------------------------------------------------------------------------------------------
                                              2.767692   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119366    0.000991    0.650868 v _143_/B (sg13g2_nor2_1)
     2    0.007058    0.089162    0.102593    0.753461 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.089163    0.000427    0.753888 ^ _147_/A (sg13g2_nand2_1)
     2    0.006534    0.073654    0.078055    0.831942 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.073654    0.000208    0.832150 v _275_/B (sg13g2_nor2_1)
     1    0.004942    0.066729    0.076282    0.908432 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.066730    0.000483    0.908915 ^ output30/A (sg13g2_buf_2)
     1    0.052369    0.113031    0.156765    1.065681 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113103    0.001592    1.067273 ^ sine_out[3] (out)
                                              1.067273   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.067273   data arrival time
---------------------------------------------------------------------------------------------
                                              2.782727   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119366    0.000991    0.650868 v _143_/B (sg13g2_nor2_1)
     2    0.007058    0.089162    0.102593    0.753461 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.089163    0.000414    0.753875 ^ _144_/B (sg13g2_nand2_1)
     2    0.006433    0.064100    0.082518    0.836393 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064100    0.000196    0.836589 v _145_/B (sg13g2_nand2_1)
     1    0.009087    0.059139    0.067905    0.904493 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.059152    0.000694    0.905187 ^ output9/A (sg13g2_buf_2)
     1    0.051871    0.112374    0.152454    1.057642 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112435    0.001334    1.058976 ^ sine_out[14] (out)
                                              1.058976   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.058976   data arrival time
---------------------------------------------------------------------------------------------
                                              2.791024   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176368    0.302899 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.303265 v fanout75/A (sg13g2_buf_8)
     6    0.040971    0.030295    0.084630    0.387895 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030449    0.001458    0.389353 v fanout73/A (sg13g2_buf_8)
     8    0.042107    0.030459    0.081968    0.471321 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031371    0.004106    0.475427 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022190    0.246145    0.219503    0.694930 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246161    0.001641    0.696571 ^ _185_/B (sg13g2_nor2_2)
     5    0.026884    0.094549    0.136859    0.833430 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.094573    0.001229    0.834658 v _278_/B (sg13g2_nor2_1)
     1    0.002912    0.056751    0.070034    0.904692 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.056751    0.000115    0.904807 ^ output33/A (sg13g2_buf_2)
     1    0.052582    0.113434    0.152232    1.057039 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113499    0.001460    1.058499 ^ sine_out[6] (out)
                                              1.058499   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.058499   data arrival time
---------------------------------------------------------------------------------------------
                                              2.791501   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031096    0.004395    0.468957 v _125_/A (sg13g2_inv_2)
     3    0.019598    0.047791    0.048075    0.517032 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047896    0.001810    0.518842 ^ fanout53/A (sg13g2_buf_8)
     8    0.037212    0.031951    0.083812    0.602654 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032012    0.001294    0.603948 ^ _161_/A (sg13g2_nand2_1)
     3    0.011820    0.081387    0.080776    0.684724 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081387    0.000331    0.685055 v _177_/B (sg13g2_nand2_1)
     3    0.010602    0.064365    0.080324    0.765379 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064397    0.000554    0.765933 ^ _179_/A (sg13g2_nand2_1)
     2    0.007576    0.060160    0.074110    0.840043 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.060165    0.000446    0.840489 v _180_/B (sg13g2_nand2_1)
     1    0.007079    0.047833    0.059831    0.900320 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.047849    0.000652    0.900972 ^ output24/A (sg13g2_buf_2)
     1    0.055791    0.120695    0.149175    1.050147 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.121179    0.006215    1.056362 ^ sine_out[28] (out)
                                              1.056362   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.056362   data arrival time
---------------------------------------------------------------------------------------------
                                              2.793638   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009129    0.046702    0.182902    0.309433 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046705    0.000378    0.309811 ^ fanout75/A (sg13g2_buf_8)
     6    0.041839    0.033961    0.084711    0.394522 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.034135    0.001739    0.396261 ^ fanout74/A (sg13g2_buf_1)
     4    0.019455    0.086597    0.109488    0.505749 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.086656    0.001854    0.507603 ^ _137_/B (sg13g2_nand3_1)
     5    0.018852    0.176147    0.189199    0.696802 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.176195    0.000588    0.697390 v _156_/B (sg13g2_nand2b_1)
     2    0.012412    0.090591    0.118357    0.815747 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.090632    0.000723    0.816471 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005517    0.057273    0.090829    0.907300 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.057274    0.000426    0.907726 v output13/A (sg13g2_buf_2)
     1    0.051825    0.088159    0.145847    1.053573 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088189    0.001545    1.055118 v sine_out[18] (out)
                                              1.055118   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.055118   data arrival time
---------------------------------------------------------------------------------------------
                                              2.794882   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119366    0.000991    0.650868 v _143_/B (sg13g2_nor2_1)
     2    0.007058    0.089162    0.102593    0.753461 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.089163    0.000427    0.753888 ^ _147_/A (sg13g2_nand2_1)
     2    0.006534    0.073654    0.078055    0.831942 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.073654    0.000197    0.832139 v _149_/B (sg13g2_nand2_1)
     1    0.007032    0.051634    0.064822    0.896961 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051683    0.000929    0.897890 ^ output10/A (sg13g2_buf_2)
     1    0.051849    0.111944    0.148638    1.046528 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112014    0.001546    1.048074 ^ sine_out[15] (out)
                                              1.048074   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.048074   data arrival time
---------------------------------------------------------------------------------------------
                                              2.801926   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009129    0.046702    0.182902    0.309433 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046705    0.000378    0.309811 ^ fanout75/A (sg13g2_buf_8)
     6    0.041839    0.033961    0.084711    0.394522 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.034135    0.001739    0.396261 ^ fanout74/A (sg13g2_buf_1)
     4    0.019455    0.086597    0.109488    0.505749 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.086656    0.001854    0.507603 ^ _137_/B (sg13g2_nand3_1)
     5    0.018852    0.176147    0.189199    0.696802 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.176195    0.000588    0.697390 v _156_/B (sg13g2_nand2b_1)
     2    0.012412    0.090591    0.118357    0.815747 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.090638    0.000924    0.816671 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004955    0.050793    0.079237    0.895908 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.050795    0.000357    0.896265 v output23/A (sg13g2_buf_2)
     1    0.054551    0.092821    0.144139    1.040405 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.093075    0.003987    1.044392 v sine_out[27] (out)
                                              1.044392   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.044392   data arrival time
---------------------------------------------------------------------------------------------
                                              2.805608   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176368    0.302899 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.303265 v fanout75/A (sg13g2_buf_8)
     6    0.040971    0.030295    0.084630    0.387895 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030449    0.001458    0.389353 v fanout73/A (sg13g2_buf_8)
     8    0.042107    0.030459    0.081968    0.471321 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031540    0.004542    0.475863 v _140_/A (sg13g2_nor2_2)
     5    0.026833    0.124639    0.120258    0.596121 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.124692    0.002110    0.598231 ^ _152_/B (sg13g2_nor2_2)
     4    0.019974    0.062536    0.087118    0.685349 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062564    0.001189    0.686538 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006978    0.152420    0.164339    0.850876 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.152420    0.000538    0.851414 ^ output12/A (sg13g2_buf_2)
     1    0.051795    0.112632    0.189308    1.040722 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112653    0.001528    1.042250 ^ sine_out[17] (out)
                                              1.042250   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.042250   data arrival time
---------------------------------------------------------------------------------------------
                                              2.807750   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125509 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006719    0.029805    0.170848    0.296358 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029805    0.000206    0.296564 v fanout61/A (sg13g2_buf_1)
     4    0.029351    0.096535    0.124269    0.420832 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.096723    0.003501    0.424334 v fanout60/A (sg13g2_buf_8)
     8    0.032563    0.029513    0.110749    0.535083 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029675    0.002649    0.537732 v _131_/A (sg13g2_or2_1)
     6    0.027719    0.097410    0.170493    0.708225 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097466    0.002151    0.710377 v _280_/B1 (sg13g2_a21oi_1)
     1    0.007387    0.094702    0.111926    0.822302 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.094704    0.000516    0.822818 ^ output36/A (sg13g2_buf_2)
     1    0.052134    0.112657    0.170255    0.993073 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112680    0.001588    0.994661 ^ sine_out[9] (out)
                                              0.994661   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.994661   data arrival time
---------------------------------------------------------------------------------------------
                                              2.855339   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176368    0.302899 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.303265 v fanout75/A (sg13g2_buf_8)
     6    0.040971    0.030295    0.084630    0.387895 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030449    0.001458    0.389353 v fanout73/A (sg13g2_buf_8)
     8    0.042107    0.030459    0.081968    0.471321 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031122    0.003388    0.474709 v _158_/B (sg13g2_nor2_1)
     3    0.015318    0.140929    0.124486    0.599195 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.140936    0.000802    0.599997 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003541    0.063453    0.095899    0.695896 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.063453    0.000138    0.696034 v _160_/B (sg13g2_nor2_1)
     1    0.011637    0.115703    0.114273    0.810307 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.115727    0.001353    0.811660 ^ output14/A (sg13g2_buf_2)
     1    0.051928    0.112472    0.177263    0.988923 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112495    0.001583    0.990506 ^ sine_out[19] (out)
                                              0.990506   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.990506   data arrival time
---------------------------------------------------------------------------------------------
                                              2.859494   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009129    0.046702    0.182902    0.309433 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.046705    0.000378    0.309811 ^ fanout75/A (sg13g2_buf_8)
     6    0.041839    0.033961    0.084711    0.394522 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.034135    0.001739    0.396261 ^ fanout74/A (sg13g2_buf_1)
     4    0.019455    0.086597    0.109488    0.505749 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.086656    0.001854    0.507603 ^ _137_/B (sg13g2_nand3_1)
     5    0.018852    0.176147    0.189199    0.696802 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.176196    0.000730    0.697532 v _166_/A (sg13g2_nor2_1)
     1    0.003468    0.063867    0.095530    0.793062 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.063867    0.000136    0.793198 ^ _167_/B (sg13g2_nor2_1)
     1    0.006880    0.035791    0.051464    0.844662 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.035814    0.000444    0.845106 v output19/A (sg13g2_buf_2)
     1    0.052114    0.089049    0.134336    0.979442 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089273    0.003664    0.983107 v sine_out[23] (out)
                                              0.983107   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.983107   data arrival time
---------------------------------------------------------------------------------------------
                                              2.866894   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125509 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006719    0.029805    0.170848    0.296358 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029805    0.000206    0.296564 v fanout61/A (sg13g2_buf_1)
     4    0.029351    0.096535    0.124269    0.420832 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.096723    0.003501    0.424334 v fanout60/A (sg13g2_buf_8)
     8    0.032563    0.029513    0.110749    0.535083 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029675    0.002649    0.537732 v _131_/A (sg13g2_or2_1)
     6    0.027719    0.097410    0.170493    0.708225 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097461    0.002057    0.710282 v _283_/B1 (sg13g2_a21oi_1)
     1    0.005259    0.079735    0.098529    0.808811 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.079735    0.000333    0.809144 ^ output6/A (sg13g2_buf_2)
     1    0.052495    0.113320    0.163294    0.972438 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.113397    0.001704    0.974142 ^ sine_out[11] (out)
                                              0.974142   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.974142   data arrival time
---------------------------------------------------------------------------------------------
                                              2.875858   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119480    0.002557    0.652433 v _187_/A2 (sg13g2_o21ai_1)
     1    0.006231    0.107125    0.133189    0.785623 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.107125    0.000392    0.786015 ^ output28/A (sg13g2_buf_2)
     1    0.056862    0.122760    0.179331    0.965346 ^ output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.123010    0.004530    0.969876 ^ sine_out[31] (out)
                                              0.969876   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.969876   data arrival time
---------------------------------------------------------------------------------------------
                                              2.880124   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125509 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006719    0.029805    0.170848    0.296358 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029805    0.000206    0.296564 v fanout61/A (sg13g2_buf_1)
     4    0.029351    0.096535    0.124269    0.420832 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.096723    0.003501    0.424334 v fanout60/A (sg13g2_buf_8)
     8    0.032563    0.029513    0.110749    0.535083 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029673    0.002635    0.537718 v _130_/A (sg13g2_nor2_1)
     2    0.009031    0.090884    0.092312    0.630030 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.090891    0.000622    0.630652 ^ _136_/B (sg13g2_nand2b_2)
     4    0.016293    0.069571    0.086752    0.717404 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.069586    0.000827    0.718231 v _277_/A (sg13g2_nor2_1)
     1    0.004699    0.062999    0.079753    0.797984 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.063000    0.000297    0.798281 ^ output32/A (sg13g2_buf_2)
     1    0.051900    0.112084    0.154282    0.952563 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.112155    0.001570    0.954133 ^ sine_out[5] (out)
                                              0.954133   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.954133   data arrival time
---------------------------------------------------------------------------------------------
                                              2.895867   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176368    0.302899 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.303265 v fanout75/A (sg13g2_buf_8)
     6    0.040971    0.030295    0.084630    0.387895 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030449    0.001458    0.389353 v fanout73/A (sg13g2_buf_8)
     8    0.042107    0.030459    0.081968    0.471321 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031540    0.004542    0.475863 v _140_/A (sg13g2_nor2_2)
     5    0.026833    0.124639    0.120258    0.596121 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.124692    0.002110    0.598231 ^ _152_/B (sg13g2_nor2_2)
     4    0.019974    0.062536    0.087118    0.685349 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062573    0.001351    0.686700 v _165_/A2 (sg13g2_a21oi_1)
     1    0.006050    0.077217    0.100997    0.787697 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.077218    0.000369    0.788066 ^ output18/A (sg13g2_buf_2)
     1    0.052022    0.112373    0.161448    0.949514 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112445    0.001610    0.951124 ^ sine_out[22] (out)
                                              0.951124   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.951124   data arrival time
---------------------------------------------------------------------------------------------
                                              2.898876   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031096    0.004395    0.468957 v _125_/A (sg13g2_inv_2)
     3    0.019598    0.047791    0.048075    0.517032 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047896    0.001810    0.518842 ^ fanout53/A (sg13g2_buf_8)
     8    0.037212    0.031951    0.083812    0.602654 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032012    0.001294    0.603948 ^ _161_/A (sg13g2_nand2_1)
     3    0.011820    0.081387    0.080776    0.684724 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081387    0.000310    0.685033 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004053    0.063932    0.096060    0.781094 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.063932    0.000158    0.781252 ^ output16/A (sg13g2_buf_2)
     1    0.052084    0.112453    0.154992    0.936244 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.112524    0.001582    0.937826 ^ sine_out[20] (out)
                                              0.937826   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.937826   data arrival time
---------------------------------------------------------------------------------------------
                                              2.912174   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119407    0.002228    0.652104 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004575    0.071543    0.110360    0.762464 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.071543    0.000287    0.762752 ^ output11/A (sg13g2_buf_2)
     1    0.051792    0.111900    0.158378    0.921129 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.111969    0.001528    0.922657 ^ sine_out[16] (out)
                                              0.922657   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.922657   data arrival time
---------------------------------------------------------------------------------------------
                                              2.927343   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125509 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006719    0.029805    0.170848    0.296358 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029805    0.000206    0.296564 v fanout61/A (sg13g2_buf_1)
     4    0.029351    0.096535    0.124269    0.420832 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.096723    0.003501    0.424334 v fanout60/A (sg13g2_buf_8)
     8    0.032563    0.029513    0.110749    0.535083 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029673    0.002635    0.537718 v _130_/A (sg13g2_nor2_1)
     2    0.009031    0.090884    0.092312    0.630030 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.090888    0.000467    0.630497 ^ _284_/A (sg13g2_and2_1)
     1    0.005937    0.038435    0.111343    0.741840 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038445    0.000425    0.742265 ^ output7/A (sg13g2_buf_2)
     1    0.052413    0.113648    0.141391    0.883656 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.113825    0.003670    0.887326 ^ sine_out[12] (out)
                                              0.887326   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.887326   data arrival time
---------------------------------------------------------------------------------------------
                                              2.962674   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046494    0.000716    0.835300 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137826    0.143212    0.978512 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137829    0.000552    0.979064 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012893    0.107423    0.140204    1.119268 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107478    0.001110    1.120378 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009784    0.132702    0.161300    1.281678 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132702    0.000412    1.282090 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012528    0.101396    0.137171    1.419261 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.101440    0.000771    1.420032 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007766    0.117193    0.138784    1.558816 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.117195    0.000592    1.559408 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002488    0.060453    0.114125    1.673533 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.060454    0.000154    1.673687 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.673687   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017943    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    5.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    5.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    5.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000310    5.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.975523   clock uncertainty
                                  0.000000    4.975523   clock reconvergence pessimism
                                 -0.125056    4.850466   library setup time
                                              4.850466   data required time
---------------------------------------------------------------------------------------------
                                              4.850466   data required time
                                             -1.673687   data arrival time
---------------------------------------------------------------------------------------------
                                              3.176779   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046494    0.000716    0.835300 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137826    0.143212    0.978512 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137829    0.000552    0.979064 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012893    0.107423    0.140204    1.119268 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107478    0.001110    1.120378 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009784    0.132702    0.161300    1.281678 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132702    0.000412    1.282090 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012528    0.101396    0.137171    1.419261 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.101441    0.000791    1.420052 v _208_/B (sg13g2_xor2_1)
     1    0.001979    0.053326    0.116226    1.536278 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053326    0.000074    1.536353 v _298_/D (sg13g2_dfrbpq_1)
                                              1.536353   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017943    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    5.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    5.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    5.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    5.125509 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975510   clock uncertainty
                                  0.000000    4.975510   clock reconvergence pessimism
                                 -0.123571    4.851938   library setup time
                                              4.851938   data required time
---------------------------------------------------------------------------------------------
                                              4.851938   data required time
                                             -1.536353   data arrival time
---------------------------------------------------------------------------------------------
                                              3.315585   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025023    0.000781    0.126674 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008935    0.036225    0.176659    0.303333 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036226    0.000275    0.303608 v _127_/A (sg13g2_inv_1)
     1    0.007111    0.038725    0.043806    0.347414 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.038728    0.000254    0.347668 ^ output3/A (sg13g2_buf_2)
     1    0.050639    0.109936    0.140060    0.487727 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.110001    0.002196    0.489923 ^ signB (out)
                                              0.489923   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.489923   data arrival time
---------------------------------------------------------------------------------------------
                                              3.360077   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025023    0.000781    0.126674 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009089    0.046610    0.182843    0.309517 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.046611    0.000280    0.309797 ^ output2/A (sg13g2_buf_2)
     1    0.050810    0.110308    0.144163    0.453960 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110375    0.002243    0.456203 ^ sign (out)
                                              0.456203   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.456203   data arrival time
---------------------------------------------------------------------------------------------
                                              3.393797   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046494    0.000716    0.835300 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137826    0.143212    0.978512 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137829    0.000552    0.979064 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012893    0.107423    0.140204    1.119268 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107478    0.001110    1.120378 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009784    0.132702    0.161300    1.281678 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132702    0.000322    1.282000 ^ _204_/B (sg13g2_xor2_1)
     1    0.001662    0.049635    0.119959    1.401959 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049635    0.000064    1.402023 ^ _297_/D (sg13g2_dfrbpq_2)
                                              1.402023   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017943    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    5.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    5.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    5.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    5.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.975507   clock uncertainty
                                  0.000000    4.975507   clock reconvergence pessimism
                                 -0.121597    4.853910   library setup time
                                              4.853910   data required time
---------------------------------------------------------------------------------------------
                                              4.853910   data required time
                                             -1.402023   data arrival time
---------------------------------------------------------------------------------------------
                                              3.451887   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046494    0.000716    0.835300 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137826    0.143212    0.978512 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137829    0.000552    0.979064 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012893    0.107423    0.140204    1.119268 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.107472    0.000902    1.120170 v _200_/A (sg13g2_xor2_1)
     1    0.003199    0.057921    0.125435    1.245605 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.057921    0.000209    1.245814 v _296_/D (sg13g2_dfrbpq_1)
                                              1.245814   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017943    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    5.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    5.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    5.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    5.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975917   clock uncertainty
                                  0.000000    4.975917   clock reconvergence pessimism
                                 -0.125225    4.850692   library setup time
                                              4.850692   data required time
---------------------------------------------------------------------------------------------
                                              4.850692   data required time
                                             -1.245814   data arrival time
---------------------------------------------------------------------------------------------
                                              3.604878   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119366    0.000991    0.650868 v _143_/B (sg13g2_nor2_1)
     2    0.007058    0.089162    0.102593    0.753461 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.089163    0.000414    0.753875 ^ _144_/B (sg13g2_nand2_1)
     2    0.006433    0.064100    0.082518    0.836393 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064100    0.000194    0.836587 v _212_/B (sg13g2_nor2_1)
     2    0.011654    0.115863    0.114786    0.951373 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.115874    0.000894    0.952267 ^ _213_/C (sg13g2_nand3_1)
     2    0.010121    0.108117    0.145076    1.097343 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.108119    0.000674    1.098017 v _214_/B (sg13g2_xnor2_1)
     1    0.003114    0.040868    0.115878    1.213895 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.040868    0.000171    1.214066 v _300_/D (sg13g2_dfrbpq_1)
                                              1.214066   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017943    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    5.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    5.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025023    0.000781    5.126674 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.976674   clock uncertainty
                                  0.000000    4.976674   clock reconvergence pessimism
                                 -0.118860    4.857814   library setup time
                                              4.857814   data required time
---------------------------------------------------------------------------------------------
                                              4.857814   data required time
                                             -1.214066   data arrival time
---------------------------------------------------------------------------------------------
                                              3.643747   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026601    0.001915    0.385361 v fanout69/A (sg13g2_buf_8)
     8    0.040599    0.029975    0.079201    0.464562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030820    0.003690    0.468252 v _142_/B (sg13g2_or2_1)
     7    0.035132    0.119360    0.181624    0.649877 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119366    0.000991    0.650868 v _143_/B (sg13g2_nor2_1)
     2    0.007058    0.089162    0.102593    0.753461 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.089163    0.000414    0.753875 ^ _144_/B (sg13g2_nand2_1)
     2    0.006433    0.064100    0.082518    0.836393 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064100    0.000194    0.836587 v _212_/B (sg13g2_nor2_1)
     2    0.011654    0.115863    0.114786    0.951373 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.115874    0.000894    0.952267 ^ _213_/C (sg13g2_nand3_1)
     2    0.010121    0.108117    0.145076    1.097343 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.108118    0.000548    1.097891 v _218_/B1 (sg13g2_o21ai_1)
     1    0.005567    0.090075    0.072284    1.170176 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.090075    0.000365    1.170541 ^ _219_/A (sg13g2_inv_1)
     1    0.002759    0.028393    0.043964    1.214505 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.028393    0.000165    1.214669 v _301_/D (sg13g2_dfrbpq_1)
                                              1.214669   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017943    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    5.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    5.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    5.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.976877   clock uncertainty
                                  0.000000    4.976877   clock reconvergence pessimism
                                 -0.114365    4.862513   library setup time
                                              4.862513   data required time
---------------------------------------------------------------------------------------------
                                              4.862513   data required time
                                             -1.214669   data arrival time
---------------------------------------------------------------------------------------------
                                              3.647843   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046494    0.000716    0.835300 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010417    0.137826    0.143212    0.978512 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.137831    0.000705    0.979217 ^ _196_/A (sg13g2_xor2_1)
     1    0.001854    0.053340    0.127022    1.106239 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.053340    0.000069    1.106309 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.106309   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017943    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    5.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    5.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025026    0.000923    5.126816 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.976816   clock uncertainty
                                  0.000000    4.976816   clock reconvergence pessimism
                                 -0.122653    4.854164   library setup time
                                              4.854164   data required time
---------------------------------------------------------------------------------------------
                                              4.854164   data required time
                                             -1.106309   data arrival time
---------------------------------------------------------------------------------------------
                                              3.747855   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036906    0.004495    0.783207 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001627    0.059788    0.082098    0.865305 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.059788    0.000063    0.865368 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.865368   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017943    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    5.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    5.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    5.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.976531   clock uncertainty
                                  0.000000    4.976531   clock reconvergence pessimism
                                 -0.124919    4.851612   library setup time
                                              4.851612   data required time
---------------------------------------------------------------------------------------------
                                              4.851612   data required time
                                             -0.865368   data arrival time
---------------------------------------------------------------------------------------------
                                              3.986244   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006674    0.029677    0.171146    0.297739 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029677    0.000183    0.297922 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009284    0.054967    0.393731    0.691653 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054967    0.000389    0.692042 v fanout76/A (sg13g2_buf_8)
     8    0.044561    0.032079    0.094324    0.786366 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032906    0.003815    0.790181 v _128_/A (sg13g2_inv_2)
     5    0.025039    0.058845    0.057333    0.847514 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.058855    0.000621    0.848135 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.848135   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017943    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    5.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    5.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    5.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    5.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    5.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.976593   clock uncertainty
                                  0.000000    4.976593   clock reconvergence pessimism
                                 -0.124616    4.851977   library setup time
                                              4.851977   data required time
---------------------------------------------------------------------------------------------
                                              4.851977   data required time
                                             -0.848135   data arrival time
---------------------------------------------------------------------------------------------
                                              4.003842   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006674    0.029677    0.171146    0.297739 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029677    0.000183    0.297922 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009284    0.054967    0.393731    0.691653 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054967    0.000389    0.692042 v fanout76/A (sg13g2_buf_8)
     8    0.044561    0.032079    0.094324    0.786366 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032382    0.002033    0.788399 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011492    0.078325    0.112986    0.901385 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.078332    0.000622    0.902007 v _250_/B (sg13g2_nand2_1)
     2    0.009865    0.061100    0.076426    0.978432 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.061108    0.000539    0.978971 ^ _252_/A (sg13g2_nand2_1)
     2    0.011793    0.082308    0.092242    1.071213 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.082324    0.000968    1.072181 v _253_/A (sg13g2_nor2b_1)
     2    0.011536    0.117558    0.120791    1.192972 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.117565    0.000716    1.193687 ^ _254_/C (sg13g2_nor3_1)
     1    0.004638    0.048986    0.063363    1.257050 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.048986    0.000300    1.257350 v _255_/D (sg13g2_nor4_1)
     1    0.003940    0.128049    0.116184    1.373534 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.128049    0.000156    1.373689 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007604    0.085085    0.100594    1.474283 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.085118    0.000895    1.475179 v output4/A (sg13g2_buf_2)
     1    0.052950    0.090625    0.158890    1.634069 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090915    0.003901    1.637970 v sine_out[0] (out)
                                              1.637970   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.637970   data arrival time
---------------------------------------------------------------------------------------------
                                              2.212030   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_typ_1p20V_25C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_typ_1p20V_25C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_typ_1p20V_25C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.432948e-05 0.000000e+00 4.615362e-09 9.433409e-05  58.5%
Combinational        6.047622e-07 1.524080e-06 4.100630e-08 2.169849e-06   1.3%
Clock                4.470474e-05 1.996978e-05 1.875616e-08 6.469327e-05  40.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.396390e-04 2.149386e-05 6.437782e-08 1.611972e-04 100.0%
                            86.6%        13.3%         0.0%
%OL_METRIC_F power__internal__total 0.00013963897072244436
%OL_METRIC_F power__switching__total 2.149385545635596e-5
%OL_METRIC_F power__leakage__total 6.43778150788421e-8
%OL_METRIC_F power__total 0.00016119721112772822

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_typ_1p20V_25C -0.15137015680457377
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.125507 source latency _297_/CLK ^
-0.126877 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151370 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_typ_1p20V_25C 0.15137015680457377
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.126877 source latency _301_/CLK ^
-0.125507 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151370 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_typ_1p20V_25C 0.2813701573596853
nom_typ_1p20V_25C: 0.2813701573596853
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_typ_1p20V_25C 2.2120301771949302
nom_typ_1p20V_25C: 2.2120301771949302
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_typ_1p20V_25C 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_typ_1p20V_25C 0.281370
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_typ_1p20V_25C 3.176779
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.125507         network latency _297_/CLK
        0.126877 network latency _301_/CLK
---------------
0.125507 0.126877 latency
        0.001370 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.137073         network latency _297_/CLK
        0.138219 network latency _301_/CLK
---------------
0.137073 0.138219 latency
        0.001146 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.82 fmax = 548.48
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_typ_1p20V_25C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/55-openroad-stapostpnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.lib…
