<table width="100%">
  <tr width="100%">
    <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>Embedded Design Tutorials</h1>
    </td>
 </tr>
 </table>

 <table style="width:100%">
 <tr>
 <td width="50%" align="center"><b>Tutorial</b></td>
 <td width="50%" align="center"><b>Description</b></td>
 </tr>
 <tr>
 <td align="center"><a href="https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master/Versal-EDT/README.html">Versal Adaptive Compute Acceleration Platform (UG1305)</a></td>
 <td>
Provides an introduction for using the Xilinx&reg; Vivado&reg; Design Suite flow for a Versal&trade; VMK180/VCK190 evaluation board.</td></tr></table>

<p align="center"><sup>Copyright&copy; 2019-2020 Xilinx</sup></p>