<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-fs › mach › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_ARCH_CRIS_DMA_H</span>
<span class="cp">#define _ASM_ARCH_CRIS_DMA_H</span>

<span class="cm">/* Defines for using and allocating dma channels. */</span>

<span class="cp">#define MAX_DMA_CHANNELS	10</span>

<span class="cp">#define NETWORK_ETH0_TX_DMA_NBR 0	</span><span class="cm">/* Ethernet 0 out. */</span><span class="cp"></span>
<span class="cp">#define NETWORK_ETH0 RX_DMA_NBR 1	</span><span class="cm">/* Ethernet 0 in. */</span><span class="cp"></span>

<span class="cp">#define IO_PROC_DMA0_TX_DMA_NBR 2	</span><span class="cm">/* IO processor DMA0 out. */</span><span class="cp"></span>
<span class="cp">#define IO_PROC_DMA0_RX_DMA_NBR 3	</span><span class="cm">/* IO processor DMA0 in. */</span><span class="cp"></span>

<span class="cp">#define ATA_TX_DMA_NBR 2		</span><span class="cm">/* ATA interface out. */</span><span class="cp"></span>
<span class="cp">#define ATA_RX_DMA_NBR 3		</span><span class="cm">/* ATA interface in. */</span><span class="cp"></span>

<span class="cp">#define ASYNC_SER2_TX_DMA_NBR 2		</span><span class="cm">/* Asynchronous serial port 2 out. */</span><span class="cp"></span>
<span class="cp">#define ASYNC_SER2_RX_DMA_NBR 3		</span><span class="cm">/* Asynchronous serial port 2 in. */</span><span class="cp"></span>

<span class="cp">#define IO_PROC_DMA1_TX_DMA_NBR 4	</span><span class="cm">/* IO processor DMA1 out. */</span><span class="cp"></span>
<span class="cp">#define IO_PROC_DMA1_RX_DMA_NBR 5	</span><span class="cm">/* IO processor DMA1 in. */</span><span class="cp"></span>

<span class="cp">#define ASYNC_SER1_TX_DMA_NBR 4		</span><span class="cm">/* Asynchronous serial port 1 out. */</span><span class="cp"></span>
<span class="cp">#define ASYNC_SER1_RX_DMA_NBR 5		</span><span class="cm">/* Asynchronous serial port 1 in. */</span><span class="cp"></span>

<span class="cp">#define SYNC_SER0_TX_DMA_NBR 4		</span><span class="cm">/* Synchronous serial port 0 out. */</span><span class="cp"></span>
<span class="cp">#define SYNC_SER0_RX_DMA_NBR 5		</span><span class="cm">/* Synchronous serial port 0 in. */</span><span class="cp"></span>

<span class="cp">#define EXTDMA0_TX_DMA_NBR 6		</span><span class="cm">/* External DMA 0 out. */</span><span class="cp"></span>
<span class="cp">#define EXTDMA1_RX_DMA_NBR 7		</span><span class="cm">/* External DMA 1 in. */</span><span class="cp"></span>

<span class="cp">#define ASYNC_SER0_TX_DMA_NBR 6		</span><span class="cm">/* Asynchronous serial port 0 out. */</span><span class="cp"></span>
<span class="cp">#define ASYNC_SER0_RX_DMA_NBR 7		</span><span class="cm">/* Asynchronous serial port 0 in. */</span><span class="cp"></span>

<span class="cp">#define SYNC_SER1_TX_DMA_NBR 6		</span><span class="cm">/* Synchronous serial port 1 out. */</span><span class="cp"></span>
<span class="cp">#define SYNC_SER1_RX_DMA_NBR 7		</span><span class="cm">/* Synchronous serial port 1 in. */</span><span class="cp"></span>

<span class="cp">#define NETWORK_ETH1_TX_DMA_NBR 6	</span><span class="cm">/* Ethernet 1 out. */</span><span class="cp"></span>
<span class="cp">#define NETWORK_ETH1_RX_DMA_NBR 7	</span><span class="cm">/* Ethernet 1 in. */</span><span class="cp"></span>

<span class="cp">#define EXTDMA2_TX_DMA_NBR 8		</span><span class="cm">/* External DMA 2 out. */</span><span class="cp"></span>
<span class="cp">#define EXTDMA3_RX_DMA_NBR 9		</span><span class="cm">/* External DMA 3 in. */</span><span class="cp"></span>

<span class="cp">#define STRCOP_TX_DMA_NBR 8		</span><span class="cm">/* Stream co-processor out. */</span><span class="cp"></span>
<span class="cp">#define STRCOP_RX_DMA_NBR 9		</span><span class="cm">/* Stream co-processor in. */</span><span class="cp"></span>

<span class="cp">#define ASYNC_SER3_TX_DMA_NBR 8		</span><span class="cm">/* Asynchronous serial port 3 out. */</span><span class="cp"></span>
<span class="cp">#define ASYNC_SER3_RX_DMA_NBR 9		</span><span class="cm">/* Asynchronous serial port 3 in. */</span><span class="cp"></span>

<span class="k">enum</span> <span class="n">dma_owner</span> <span class="p">{</span>
  <span class="n">dma_eth0</span><span class="p">,</span>
  <span class="n">dma_eth1</span><span class="p">,</span>
  <span class="n">dma_iop0</span><span class="p">,</span>
  <span class="n">dma_iop1</span><span class="p">,</span>
  <span class="n">dma_ser0</span><span class="p">,</span>
  <span class="n">dma_ser1</span><span class="p">,</span>
  <span class="n">dma_ser2</span><span class="p">,</span>
  <span class="n">dma_ser3</span><span class="p">,</span>
  <span class="n">dma_sser0</span><span class="p">,</span>
  <span class="n">dma_sser1</span><span class="p">,</span>
  <span class="n">dma_ata</span><span class="p">,</span>
  <span class="n">dma_strp</span><span class="p">,</span>
  <span class="n">dma_ext0</span><span class="p">,</span>
  <span class="n">dma_ext1</span><span class="p">,</span>
  <span class="n">dma_ext2</span><span class="p">,</span>
  <span class="n">dma_ext3</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">crisv32_request_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">device_id</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">options</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">bandwidth</span><span class="p">,</span>
			<span class="k">enum</span> <span class="n">dma_owner</span> <span class="n">owner</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">crisv32_free_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">);</span>

<span class="cm">/* Masks used by crisv32_request_dma options: */</span>
<span class="cp">#define DMA_VERBOSE_ON_ERROR 1</span>
<span class="cp">#define DMA_PANIC_ON_ERROR (2|DMA_VERBOSE_ON_ERROR)</span>
<span class="cp">#define DMA_INT_MEM 4</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_ARCH_CRIS_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
