m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA Project/TEST/simulation/modelsim
vmy_first
Z1 !s110 1567759011
!i10b 1
!s100 [7a955FV216Ok;UAJALhC1
Ik6_;3_1:h3dW<nnPfa>bj0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1567758163
8F:/FPGA Project/TEST/my_first.v
FF:/FPGA Project/TEST/my_first.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1567759011.000000
!s107 F:/FPGA Project/TEST/my_first.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA Project/TEST|F:/FPGA Project/TEST/my_first.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work {+incdir+F:/FPGA Project/TEST}
Z6 tCvgOpt 0
vmy_first_vlg_tst
R1
!i10b 1
!s100 nF@VjPMS1;54ifQhAY]gX0
I0?i0FQIGS1PLbCn;VIaL51
R2
R0
w1567758817
8F:/FPGA Project/TEST/simulation/modelsim/my_first.vt
FF:/FPGA Project/TEST/simulation/modelsim/my_first.vt
L0 28
R3
r1
!s85 0
31
R4
!s107 F:/FPGA Project/TEST/simulation/modelsim/my_first.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FPGA Project/TEST/simulation/modelsim|F:/FPGA Project/TEST/simulation/modelsim/my_first.vt|
!i113 1
R5
!s92 -vlog01compat -work work {+incdir+F:/FPGA Project/TEST/simulation/modelsim}
R6
