// Seed: 268613547
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri id_7,
    output wand id_8,
    input wand id_9,
    output uwire id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wand id_13,
    input wand id_14,
    input supply0 id_15
);
  for (id_17 = id_0 + id_14 <= 1'h0; id_9; id_17 = -1) assign id_6 = ~1;
  assign id_10 = id_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd28,
    parameter id_13 = 32'd39,
    parameter id_25 = 32'd25
) (
    input wor id_0,
    output wor id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wire id_4,
    input tri id_5,
    output wor id_6,
    output tri1 id_7,
    output wire id_8,
    input uwire id_9,
    output wand id_10,
    input wire _id_11,
    input wire id_12,
    input supply1 _id_13,
    output wand id_14,
    input uwire id_15,
    input supply1 id_16,
    input tri0 id_17,
    output logic id_18,
    input supply0 id_19,
    output tri id_20,
    input wor id_21,
    input wire id_22,
    input wor id_23,
    input wand id_24,
    input supply1 _id_25[-1 : -1],
    input tri0 id_26,
    input tri0 id_27,
    input wire id_28,
    input uwire id_29,
    output wire id_30
);
  always id_18 <= id_9;
  wire [id_25 : id_13] id_32;
  wire [1 : -1  !==  id_11] id_33;
  parameter id_34 = 1;
  module_0 modCall_1 (
      id_28,
      id_29,
      id_5,
      id_4,
      id_10,
      id_24,
      id_8,
      id_30,
      id_6,
      id_24,
      id_8,
      id_12,
      id_23,
      id_3,
      id_21,
      id_22
  );
  assign modCall_1.id_11 = 0;
endmodule
