-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_downstrm2upstrm_array_of_pixel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_empty_n : IN STD_LOGIC;
    src_V_pixel_read : OUT STD_LOGIC;
    src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel1_empty_n : IN STD_LOGIC;
    src_V_pixel1_read : OUT STD_LOGIC;
    src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel2_empty_n : IN STD_LOGIC;
    src_V_pixel2_read : OUT STD_LOGIC;
    src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel3_empty_n : IN STD_LOGIC;
    src_V_pixel3_read : OUT STD_LOGIC;
    src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel4_empty_n : IN STD_LOGIC;
    src_V_pixel4_read : OUT STD_LOGIC;
    src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel5_empty_n : IN STD_LOGIC;
    src_V_pixel5_read : OUT STD_LOGIC;
    src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel6_empty_n : IN STD_LOGIC;
    src_V_pixel6_read : OUT STD_LOGIC;
    src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel7_empty_n : IN STD_LOGIC;
    src_V_pixel7_read : OUT STD_LOGIC;
    src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel8_empty_n : IN STD_LOGIC;
    src_V_pixel8_read : OUT STD_LOGIC;
    src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel9_empty_n : IN STD_LOGIC;
    src_V_pixel9_read : OUT STD_LOGIC;
    src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel10_empty_n : IN STD_LOGIC;
    src_V_pixel10_read : OUT STD_LOGIC;
    src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel11_empty_n : IN STD_LOGIC;
    src_V_pixel11_read : OUT STD_LOGIC;
    src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel12_empty_n : IN STD_LOGIC;
    src_V_pixel12_read : OUT STD_LOGIC;
    src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel13_empty_n : IN STD_LOGIC;
    src_V_pixel13_read : OUT STD_LOGIC;
    src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel14_empty_n : IN STD_LOGIC;
    src_V_pixel14_read : OUT STD_LOGIC;
    src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel15_empty_n : IN STD_LOGIC;
    src_V_pixel15_read : OUT STD_LOGIC;
    src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel16_empty_n : IN STD_LOGIC;
    src_V_pixel16_read : OUT STD_LOGIC;
    src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel17_empty_n : IN STD_LOGIC;
    src_V_pixel17_read : OUT STD_LOGIC;
    src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel18_empty_n : IN STD_LOGIC;
    src_V_pixel18_read : OUT STD_LOGIC;
    src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel19_empty_n : IN STD_LOGIC;
    src_V_pixel19_read : OUT STD_LOGIC;
    src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel20_empty_n : IN STD_LOGIC;
    src_V_pixel20_read : OUT STD_LOGIC;
    src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel21_empty_n : IN STD_LOGIC;
    src_V_pixel21_read : OUT STD_LOGIC;
    src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel22_empty_n : IN STD_LOGIC;
    src_V_pixel22_read : OUT STD_LOGIC;
    src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel23_empty_n : IN STD_LOGIC;
    src_V_pixel23_read : OUT STD_LOGIC;
    src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel24_empty_n : IN STD_LOGIC;
    src_V_pixel24_read : OUT STD_LOGIC;
    src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel25_empty_n : IN STD_LOGIC;
    src_V_pixel25_read : OUT STD_LOGIC;
    src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel26_empty_n : IN STD_LOGIC;
    src_V_pixel26_read : OUT STD_LOGIC;
    src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel27_empty_n : IN STD_LOGIC;
    src_V_pixel27_read : OUT STD_LOGIC;
    src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel28_empty_n : IN STD_LOGIC;
    src_V_pixel28_read : OUT STD_LOGIC;
    src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel29_empty_n : IN STD_LOGIC;
    src_V_pixel29_read : OUT STD_LOGIC;
    src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel30_empty_n : IN STD_LOGIC;
    src_V_pixel30_read : OUT STD_LOGIC;
    src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel31_empty_n : IN STD_LOGIC;
    src_V_pixel31_read : OUT STD_LOGIC;
    src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel32_empty_n : IN STD_LOGIC;
    src_V_pixel32_read : OUT STD_LOGIC;
    src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel33_empty_n : IN STD_LOGIC;
    src_V_pixel33_read : OUT STD_LOGIC;
    src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel34_empty_n : IN STD_LOGIC;
    src_V_pixel34_read : OUT STD_LOGIC;
    src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel35_empty_n : IN STD_LOGIC;
    src_V_pixel35_read : OUT STD_LOGIC;
    src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel36_empty_n : IN STD_LOGIC;
    src_V_pixel36_read : OUT STD_LOGIC;
    src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel37_empty_n : IN STD_LOGIC;
    src_V_pixel37_read : OUT STD_LOGIC;
    src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel38_empty_n : IN STD_LOGIC;
    src_V_pixel38_read : OUT STD_LOGIC;
    src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel39_empty_n : IN STD_LOGIC;
    src_V_pixel39_read : OUT STD_LOGIC;
    src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel40_empty_n : IN STD_LOGIC;
    src_V_pixel40_read : OUT STD_LOGIC;
    src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel41_empty_n : IN STD_LOGIC;
    src_V_pixel41_read : OUT STD_LOGIC;
    dst_V_pixel_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_TVALID : OUT STD_LOGIC;
    dst_V_pixel_TREADY : IN STD_LOGIC;
    dst_V_pixel42_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel42_TVALID : OUT STD_LOGIC;
    dst_V_pixel42_TREADY : IN STD_LOGIC;
    dst_V_pixel43_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel43_TVALID : OUT STD_LOGIC;
    dst_V_pixel43_TREADY : IN STD_LOGIC;
    dst_V_pixel44_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel44_TVALID : OUT STD_LOGIC;
    dst_V_pixel44_TREADY : IN STD_LOGIC;
    dst_V_pixel45_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel45_TVALID : OUT STD_LOGIC;
    dst_V_pixel45_TREADY : IN STD_LOGIC;
    dst_V_pixel46_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel46_TVALID : OUT STD_LOGIC;
    dst_V_pixel46_TREADY : IN STD_LOGIC;
    dst_V_pixel47_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel47_TVALID : OUT STD_LOGIC;
    dst_V_pixel47_TREADY : IN STD_LOGIC;
    dst_V_pixel48_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel48_TVALID : OUT STD_LOGIC;
    dst_V_pixel48_TREADY : IN STD_LOGIC;
    dst_V_pixel49_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel49_TVALID : OUT STD_LOGIC;
    dst_V_pixel49_TREADY : IN STD_LOGIC;
    dst_V_pixel50_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel50_TVALID : OUT STD_LOGIC;
    dst_V_pixel50_TREADY : IN STD_LOGIC;
    dst_V_pixel51_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel51_TVALID : OUT STD_LOGIC;
    dst_V_pixel51_TREADY : IN STD_LOGIC;
    dst_V_pixel52_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel52_TVALID : OUT STD_LOGIC;
    dst_V_pixel52_TREADY : IN STD_LOGIC;
    dst_V_pixel53_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel53_TVALID : OUT STD_LOGIC;
    dst_V_pixel53_TREADY : IN STD_LOGIC;
    dst_V_pixel54_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel54_TVALID : OUT STD_LOGIC;
    dst_V_pixel54_TREADY : IN STD_LOGIC;
    dst_V_pixel55_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel55_TVALID : OUT STD_LOGIC;
    dst_V_pixel55_TREADY : IN STD_LOGIC;
    dst_V_pixel56_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel56_TVALID : OUT STD_LOGIC;
    dst_V_pixel56_TREADY : IN STD_LOGIC;
    dst_V_pixel57_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel57_TVALID : OUT STD_LOGIC;
    dst_V_pixel57_TREADY : IN STD_LOGIC;
    dst_V_pixel58_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel58_TVALID : OUT STD_LOGIC;
    dst_V_pixel58_TREADY : IN STD_LOGIC;
    dst_V_pixel59_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel59_TVALID : OUT STD_LOGIC;
    dst_V_pixel59_TREADY : IN STD_LOGIC;
    dst_V_pixel60_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel60_TVALID : OUT STD_LOGIC;
    dst_V_pixel60_TREADY : IN STD_LOGIC;
    dst_V_pixel61_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel61_TVALID : OUT STD_LOGIC;
    dst_V_pixel61_TREADY : IN STD_LOGIC;
    dst_V_pixel62_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel62_TVALID : OUT STD_LOGIC;
    dst_V_pixel62_TREADY : IN STD_LOGIC;
    dst_V_pixel63_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel63_TVALID : OUT STD_LOGIC;
    dst_V_pixel63_TREADY : IN STD_LOGIC;
    dst_V_pixel64_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel64_TVALID : OUT STD_LOGIC;
    dst_V_pixel64_TREADY : IN STD_LOGIC;
    dst_V_pixel65_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel65_TVALID : OUT STD_LOGIC;
    dst_V_pixel65_TREADY : IN STD_LOGIC;
    dst_V_pixel66_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel66_TVALID : OUT STD_LOGIC;
    dst_V_pixel66_TREADY : IN STD_LOGIC;
    dst_V_pixel67_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel67_TVALID : OUT STD_LOGIC;
    dst_V_pixel67_TREADY : IN STD_LOGIC;
    dst_V_pixel68_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel68_TVALID : OUT STD_LOGIC;
    dst_V_pixel68_TREADY : IN STD_LOGIC;
    dst_V_pixel69_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel69_TVALID : OUT STD_LOGIC;
    dst_V_pixel69_TREADY : IN STD_LOGIC;
    dst_V_pixel70_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel70_TVALID : OUT STD_LOGIC;
    dst_V_pixel70_TREADY : IN STD_LOGIC;
    dst_V_pixel71_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel71_TVALID : OUT STD_LOGIC;
    dst_V_pixel71_TREADY : IN STD_LOGIC;
    dst_V_pixel72_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel72_TVALID : OUT STD_LOGIC;
    dst_V_pixel72_TREADY : IN STD_LOGIC;
    dst_V_pixel73_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel73_TVALID : OUT STD_LOGIC;
    dst_V_pixel73_TREADY : IN STD_LOGIC;
    dst_V_pixel74_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel74_TVALID : OUT STD_LOGIC;
    dst_V_pixel74_TREADY : IN STD_LOGIC;
    dst_V_pixel75_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel75_TVALID : OUT STD_LOGIC;
    dst_V_pixel75_TREADY : IN STD_LOGIC;
    dst_V_pixel76_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel76_TVALID : OUT STD_LOGIC;
    dst_V_pixel76_TREADY : IN STD_LOGIC;
    dst_V_pixel77_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel77_TVALID : OUT STD_LOGIC;
    dst_V_pixel77_TREADY : IN STD_LOGIC;
    dst_V_pixel78_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel78_TVALID : OUT STD_LOGIC;
    dst_V_pixel78_TREADY : IN STD_LOGIC;
    dst_V_pixel79_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel79_TVALID : OUT STD_LOGIC;
    dst_V_pixel79_TREADY : IN STD_LOGIC;
    dst_V_pixel80_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel80_TVALID : OUT STD_LOGIC;
    dst_V_pixel80_TREADY : IN STD_LOGIC;
    dst_V_pixel81_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel81_TVALID : OUT STD_LOGIC;
    dst_V_pixel81_TREADY : IN STD_LOGIC;
    dst_V_pixel82_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel82_TVALID : OUT STD_LOGIC;
    dst_V_pixel82_TREADY : IN STD_LOGIC );
end;


architecture behav of Sobel_downstrm2upstrm_array_of_pixel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_20 : BOOLEAN;
    signal src_V_pixel_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_327 : BOOLEAN;
    signal exitcond4_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_pixel1_blk_n : STD_LOGIC;
    signal src_V_pixel2_blk_n : STD_LOGIC;
    signal src_V_pixel3_blk_n : STD_LOGIC;
    signal src_V_pixel4_blk_n : STD_LOGIC;
    signal src_V_pixel5_blk_n : STD_LOGIC;
    signal src_V_pixel6_blk_n : STD_LOGIC;
    signal src_V_pixel7_blk_n : STD_LOGIC;
    signal src_V_pixel8_blk_n : STD_LOGIC;
    signal src_V_pixel9_blk_n : STD_LOGIC;
    signal src_V_pixel10_blk_n : STD_LOGIC;
    signal src_V_pixel11_blk_n : STD_LOGIC;
    signal src_V_pixel12_blk_n : STD_LOGIC;
    signal src_V_pixel13_blk_n : STD_LOGIC;
    signal src_V_pixel14_blk_n : STD_LOGIC;
    signal src_V_pixel15_blk_n : STD_LOGIC;
    signal src_V_pixel16_blk_n : STD_LOGIC;
    signal src_V_pixel17_blk_n : STD_LOGIC;
    signal src_V_pixel18_blk_n : STD_LOGIC;
    signal src_V_pixel19_blk_n : STD_LOGIC;
    signal src_V_pixel20_blk_n : STD_LOGIC;
    signal src_V_pixel21_blk_n : STD_LOGIC;
    signal src_V_pixel22_blk_n : STD_LOGIC;
    signal src_V_pixel23_blk_n : STD_LOGIC;
    signal src_V_pixel24_blk_n : STD_LOGIC;
    signal src_V_pixel25_blk_n : STD_LOGIC;
    signal src_V_pixel26_blk_n : STD_LOGIC;
    signal src_V_pixel27_blk_n : STD_LOGIC;
    signal src_V_pixel28_blk_n : STD_LOGIC;
    signal src_V_pixel29_blk_n : STD_LOGIC;
    signal src_V_pixel30_blk_n : STD_LOGIC;
    signal src_V_pixel31_blk_n : STD_LOGIC;
    signal src_V_pixel32_blk_n : STD_LOGIC;
    signal src_V_pixel33_blk_n : STD_LOGIC;
    signal src_V_pixel34_blk_n : STD_LOGIC;
    signal src_V_pixel35_blk_n : STD_LOGIC;
    signal src_V_pixel36_blk_n : STD_LOGIC;
    signal src_V_pixel37_blk_n : STD_LOGIC;
    signal src_V_pixel38_blk_n : STD_LOGIC;
    signal src_V_pixel39_blk_n : STD_LOGIC;
    signal src_V_pixel40_blk_n : STD_LOGIC;
    signal src_V_pixel41_blk_n : STD_LOGIC;
    signal dst_V_pixel_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel42_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel43_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel44_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel45_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel46_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel47_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel48_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel49_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel50_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel51_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel52_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel53_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel54_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel55_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel56_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel57_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel58_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel59_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel60_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel61_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel62_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel63_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel64_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel65_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel66_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel67_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel68_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel69_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel70_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel71_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel72_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel73_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel74_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel75_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel76_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel77_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel78_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel79_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel80_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel81_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel82_TDATA_blk_n : STD_LOGIC;
    signal i_8_fu_771_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal src_V_pixel0_status : STD_LOGIC;
    signal ap_sig_421 : BOOLEAN;
    signal ap_sig_ioackin_dst_V_pixel_TREADY : STD_LOGIC;
    signal i_reg_754 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_434 : BOOLEAN;
    signal src_V_pixel0_update : STD_LOGIC;
    signal ap_reg_ioackin_dst_V_pixel_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel42_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel43_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel44_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel45_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel46_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel47_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel48_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel49_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel50_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel51_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel52_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel53_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel54_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel55_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel56_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel57_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel58_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel59_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel60_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel61_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel62_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel63_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel64_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel65_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel66_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel67_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel68_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel69_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel70_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel71_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel72_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel73_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel74_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel75_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel76_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel77_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel78_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel79_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel80_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel81_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel82_TREADY : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_2655 : BOOLEAN;
    signal ap_sig_333 : BOOLEAN;
    signal ap_sig_2658 : BOOLEAN;
    signal ap_sig_2660 : BOOLEAN;
    signal ap_sig_2662 : BOOLEAN;
    signal ap_sig_2664 : BOOLEAN;
    signal ap_sig_2666 : BOOLEAN;
    signal ap_sig_2668 : BOOLEAN;
    signal ap_sig_2670 : BOOLEAN;
    signal ap_sig_2672 : BOOLEAN;
    signal ap_sig_2674 : BOOLEAN;
    signal ap_sig_2676 : BOOLEAN;
    signal ap_sig_2678 : BOOLEAN;
    signal ap_sig_2680 : BOOLEAN;
    signal ap_sig_2682 : BOOLEAN;
    signal ap_sig_2684 : BOOLEAN;
    signal ap_sig_2686 : BOOLEAN;
    signal ap_sig_2688 : BOOLEAN;
    signal ap_sig_2690 : BOOLEAN;
    signal ap_sig_2692 : BOOLEAN;
    signal ap_sig_2694 : BOOLEAN;
    signal ap_sig_2696 : BOOLEAN;
    signal ap_sig_2698 : BOOLEAN;
    signal ap_sig_2700 : BOOLEAN;
    signal ap_sig_2702 : BOOLEAN;
    signal ap_sig_2704 : BOOLEAN;
    signal ap_sig_2706 : BOOLEAN;
    signal ap_sig_2708 : BOOLEAN;
    signal ap_sig_2710 : BOOLEAN;
    signal ap_sig_2712 : BOOLEAN;
    signal ap_sig_2714 : BOOLEAN;
    signal ap_sig_2716 : BOOLEAN;
    signal ap_sig_2718 : BOOLEAN;
    signal ap_sig_2720 : BOOLEAN;
    signal ap_sig_2722 : BOOLEAN;
    signal ap_sig_2724 : BOOLEAN;
    signal ap_sig_2726 : BOOLEAN;
    signal ap_sig_2728 : BOOLEAN;
    signal ap_sig_2730 : BOOLEAN;
    signal ap_sig_2732 : BOOLEAN;
    signal ap_sig_2734 : BOOLEAN;
    signal ap_sig_2736 : BOOLEAN;
    signal ap_sig_2738 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY)))) and not((exitcond4_fu_765_p2 = ap_const_lv1_0)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel42_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel42_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel42_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2655) then 
                        ap_reg_ioackin_dst_V_pixel42_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel43_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel43_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel43_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2658) then 
                        ap_reg_ioackin_dst_V_pixel43_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel44_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel44_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel44_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2660) then 
                        ap_reg_ioackin_dst_V_pixel44_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel45_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel45_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel45_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2662) then 
                        ap_reg_ioackin_dst_V_pixel45_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel46_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel46_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel46_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2664) then 
                        ap_reg_ioackin_dst_V_pixel46_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel47_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel47_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel47_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2666) then 
                        ap_reg_ioackin_dst_V_pixel47_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel48_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel48_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel48_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2668) then 
                        ap_reg_ioackin_dst_V_pixel48_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel49_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel49_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel49_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2670) then 
                        ap_reg_ioackin_dst_V_pixel49_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel50_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel50_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel50_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2672) then 
                        ap_reg_ioackin_dst_V_pixel50_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel51_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel51_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel51_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2674) then 
                        ap_reg_ioackin_dst_V_pixel51_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel52_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel52_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel52_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2676) then 
                        ap_reg_ioackin_dst_V_pixel52_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel53_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel53_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel53_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2678) then 
                        ap_reg_ioackin_dst_V_pixel53_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel54_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel54_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel54_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2680) then 
                        ap_reg_ioackin_dst_V_pixel54_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel55_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel55_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel55_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2682) then 
                        ap_reg_ioackin_dst_V_pixel55_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel56_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel56_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel56_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2684) then 
                        ap_reg_ioackin_dst_V_pixel56_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel57_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel57_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel57_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2686) then 
                        ap_reg_ioackin_dst_V_pixel57_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel58_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel58_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel58_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2688) then 
                        ap_reg_ioackin_dst_V_pixel58_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel59_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel59_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel59_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2690) then 
                        ap_reg_ioackin_dst_V_pixel59_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel60_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel60_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel60_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2692) then 
                        ap_reg_ioackin_dst_V_pixel60_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel61_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel61_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel61_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2694) then 
                        ap_reg_ioackin_dst_V_pixel61_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel62_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel62_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel62_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2696) then 
                        ap_reg_ioackin_dst_V_pixel62_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel63_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel63_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel63_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2698) then 
                        ap_reg_ioackin_dst_V_pixel63_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel64_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel64_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel64_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2700) then 
                        ap_reg_ioackin_dst_V_pixel64_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel65_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel65_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel65_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2702) then 
                        ap_reg_ioackin_dst_V_pixel65_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel66_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel66_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel66_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2704) then 
                        ap_reg_ioackin_dst_V_pixel66_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel67_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel67_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel67_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2706) then 
                        ap_reg_ioackin_dst_V_pixel67_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel68_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel68_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel68_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2708) then 
                        ap_reg_ioackin_dst_V_pixel68_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel69_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel69_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel69_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2710) then 
                        ap_reg_ioackin_dst_V_pixel69_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel70_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel70_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel70_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2712) then 
                        ap_reg_ioackin_dst_V_pixel70_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel71_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel71_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel71_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2714) then 
                        ap_reg_ioackin_dst_V_pixel71_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel72_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel72_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel72_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2716) then 
                        ap_reg_ioackin_dst_V_pixel72_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel73_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel73_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel73_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2718) then 
                        ap_reg_ioackin_dst_V_pixel73_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel74_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel74_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel74_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2720) then 
                        ap_reg_ioackin_dst_V_pixel74_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel75_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel75_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel75_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2722) then 
                        ap_reg_ioackin_dst_V_pixel75_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel76_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel76_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel76_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2724) then 
                        ap_reg_ioackin_dst_V_pixel76_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel77_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel77_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel77_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2726) then 
                        ap_reg_ioackin_dst_V_pixel77_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel78_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel78_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel78_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2728) then 
                        ap_reg_ioackin_dst_V_pixel78_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel79_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel79_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel79_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2730) then 
                        ap_reg_ioackin_dst_V_pixel79_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel80_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel80_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel80_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2732) then 
                        ap_reg_ioackin_dst_V_pixel80_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel81_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel81_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel81_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2734) then 
                        ap_reg_ioackin_dst_V_pixel81_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel82_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel82_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel82_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2736) then 
                        ap_reg_ioackin_dst_V_pixel82_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_333) then
                    if (not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_2738) then 
                        ap_reg_ioackin_dst_V_pixel_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    i_reg_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY)))))) then 
                i_reg_754 <= i_8_fu_771_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_434))) then 
                i_reg_754 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, exitcond4_fu_765_p2, ap_sig_421, ap_sig_ioackin_dst_V_pixel_TREADY, ap_sig_434)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_434)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY)))) and not((exitcond4_fu_765_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                elsif (((exitcond4_fu_765_p2 = ap_const_lv1_0) and not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY)))))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_sig_ioackin_dst_V_pixel_TREADY)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY)))) and not((exitcond4_fu_765_p2 = ap_const_lv1_0))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_sig_ioackin_dst_V_pixel_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY)))) and not((exitcond4_fu_765_p2 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_20_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_20 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_2655_assign_proc : process(dst_V_pixel42_TREADY, ap_sig_421)
    begin
                ap_sig_2655 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel42_TREADY));
    end process;


    ap_sig_2658_assign_proc : process(dst_V_pixel43_TREADY, ap_sig_421)
    begin
                ap_sig_2658 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel43_TREADY));
    end process;


    ap_sig_2660_assign_proc : process(dst_V_pixel44_TREADY, ap_sig_421)
    begin
                ap_sig_2660 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel44_TREADY));
    end process;


    ap_sig_2662_assign_proc : process(dst_V_pixel45_TREADY, ap_sig_421)
    begin
                ap_sig_2662 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel45_TREADY));
    end process;


    ap_sig_2664_assign_proc : process(dst_V_pixel46_TREADY, ap_sig_421)
    begin
                ap_sig_2664 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel46_TREADY));
    end process;


    ap_sig_2666_assign_proc : process(dst_V_pixel47_TREADY, ap_sig_421)
    begin
                ap_sig_2666 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel47_TREADY));
    end process;


    ap_sig_2668_assign_proc : process(dst_V_pixel48_TREADY, ap_sig_421)
    begin
                ap_sig_2668 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel48_TREADY));
    end process;


    ap_sig_2670_assign_proc : process(dst_V_pixel49_TREADY, ap_sig_421)
    begin
                ap_sig_2670 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel49_TREADY));
    end process;


    ap_sig_2672_assign_proc : process(dst_V_pixel50_TREADY, ap_sig_421)
    begin
                ap_sig_2672 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel50_TREADY));
    end process;


    ap_sig_2674_assign_proc : process(dst_V_pixel51_TREADY, ap_sig_421)
    begin
                ap_sig_2674 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel51_TREADY));
    end process;


    ap_sig_2676_assign_proc : process(dst_V_pixel52_TREADY, ap_sig_421)
    begin
                ap_sig_2676 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel52_TREADY));
    end process;


    ap_sig_2678_assign_proc : process(dst_V_pixel53_TREADY, ap_sig_421)
    begin
                ap_sig_2678 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel53_TREADY));
    end process;


    ap_sig_2680_assign_proc : process(dst_V_pixel54_TREADY, ap_sig_421)
    begin
                ap_sig_2680 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel54_TREADY));
    end process;


    ap_sig_2682_assign_proc : process(dst_V_pixel55_TREADY, ap_sig_421)
    begin
                ap_sig_2682 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel55_TREADY));
    end process;


    ap_sig_2684_assign_proc : process(dst_V_pixel56_TREADY, ap_sig_421)
    begin
                ap_sig_2684 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel56_TREADY));
    end process;


    ap_sig_2686_assign_proc : process(dst_V_pixel57_TREADY, ap_sig_421)
    begin
                ap_sig_2686 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel57_TREADY));
    end process;


    ap_sig_2688_assign_proc : process(dst_V_pixel58_TREADY, ap_sig_421)
    begin
                ap_sig_2688 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel58_TREADY));
    end process;


    ap_sig_2690_assign_proc : process(dst_V_pixel59_TREADY, ap_sig_421)
    begin
                ap_sig_2690 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel59_TREADY));
    end process;


    ap_sig_2692_assign_proc : process(dst_V_pixel60_TREADY, ap_sig_421)
    begin
                ap_sig_2692 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel60_TREADY));
    end process;


    ap_sig_2694_assign_proc : process(dst_V_pixel61_TREADY, ap_sig_421)
    begin
                ap_sig_2694 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel61_TREADY));
    end process;


    ap_sig_2696_assign_proc : process(dst_V_pixel62_TREADY, ap_sig_421)
    begin
                ap_sig_2696 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel62_TREADY));
    end process;


    ap_sig_2698_assign_proc : process(dst_V_pixel63_TREADY, ap_sig_421)
    begin
                ap_sig_2698 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel63_TREADY));
    end process;


    ap_sig_2700_assign_proc : process(dst_V_pixel64_TREADY, ap_sig_421)
    begin
                ap_sig_2700 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel64_TREADY));
    end process;


    ap_sig_2702_assign_proc : process(dst_V_pixel65_TREADY, ap_sig_421)
    begin
                ap_sig_2702 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel65_TREADY));
    end process;


    ap_sig_2704_assign_proc : process(dst_V_pixel66_TREADY, ap_sig_421)
    begin
                ap_sig_2704 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel66_TREADY));
    end process;


    ap_sig_2706_assign_proc : process(dst_V_pixel67_TREADY, ap_sig_421)
    begin
                ap_sig_2706 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel67_TREADY));
    end process;


    ap_sig_2708_assign_proc : process(dst_V_pixel68_TREADY, ap_sig_421)
    begin
                ap_sig_2708 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel68_TREADY));
    end process;


    ap_sig_2710_assign_proc : process(dst_V_pixel69_TREADY, ap_sig_421)
    begin
                ap_sig_2710 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel69_TREADY));
    end process;


    ap_sig_2712_assign_proc : process(dst_V_pixel70_TREADY, ap_sig_421)
    begin
                ap_sig_2712 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel70_TREADY));
    end process;


    ap_sig_2714_assign_proc : process(dst_V_pixel71_TREADY, ap_sig_421)
    begin
                ap_sig_2714 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel71_TREADY));
    end process;


    ap_sig_2716_assign_proc : process(dst_V_pixel72_TREADY, ap_sig_421)
    begin
                ap_sig_2716 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel72_TREADY));
    end process;


    ap_sig_2718_assign_proc : process(dst_V_pixel73_TREADY, ap_sig_421)
    begin
                ap_sig_2718 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel73_TREADY));
    end process;


    ap_sig_2720_assign_proc : process(dst_V_pixel74_TREADY, ap_sig_421)
    begin
                ap_sig_2720 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel74_TREADY));
    end process;


    ap_sig_2722_assign_proc : process(dst_V_pixel75_TREADY, ap_sig_421)
    begin
                ap_sig_2722 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel75_TREADY));
    end process;


    ap_sig_2724_assign_proc : process(dst_V_pixel76_TREADY, ap_sig_421)
    begin
                ap_sig_2724 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel76_TREADY));
    end process;


    ap_sig_2726_assign_proc : process(dst_V_pixel77_TREADY, ap_sig_421)
    begin
                ap_sig_2726 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel77_TREADY));
    end process;


    ap_sig_2728_assign_proc : process(dst_V_pixel78_TREADY, ap_sig_421)
    begin
                ap_sig_2728 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel78_TREADY));
    end process;


    ap_sig_2730_assign_proc : process(dst_V_pixel79_TREADY, ap_sig_421)
    begin
                ap_sig_2730 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel79_TREADY));
    end process;


    ap_sig_2732_assign_proc : process(dst_V_pixel80_TREADY, ap_sig_421)
    begin
                ap_sig_2732 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel80_TREADY));
    end process;


    ap_sig_2734_assign_proc : process(dst_V_pixel81_TREADY, ap_sig_421)
    begin
                ap_sig_2734 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel81_TREADY));
    end process;


    ap_sig_2736_assign_proc : process(dst_V_pixel82_TREADY, ap_sig_421)
    begin
                ap_sig_2736 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel82_TREADY));
    end process;


    ap_sig_2738_assign_proc : process(dst_V_pixel_TREADY, ap_sig_421)
    begin
                ap_sig_2738 <= (not(ap_sig_421) and (ap_const_logic_1 = dst_V_pixel_TREADY));
    end process;


    ap_sig_327_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_327 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_333_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
                ap_sig_333 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0));
    end process;


    ap_sig_421_assign_proc : process(exitcond4_fu_765_p2, src_V_pixel0_status)
    begin
                ap_sig_421 <= ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (src_V_pixel0_status = ap_const_logic_0));
    end process;


    ap_sig_434_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_434 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_20)
    begin
        if (ap_sig_20) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_327)
    begin
        if (ap_sig_327) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_dst_V_pixel_TREADY_assign_proc : process(dst_V_pixel_TREADY, ap_reg_ioackin_dst_V_pixel_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_TREADY)) then 
            ap_sig_ioackin_dst_V_pixel_TREADY <= dst_V_pixel_TREADY;
        else 
            ap_sig_ioackin_dst_V_pixel_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel42_TDATA <= src_V_pixel1_dout;

    dst_V_pixel42_TDATA_blk_n_assign_proc : process(dst_V_pixel42_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel42_TDATA_blk_n <= dst_V_pixel42_TREADY;
        else 
            dst_V_pixel42_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel42_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel42_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel42_TREADY))) then 
            dst_V_pixel42_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel42_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel43_TDATA <= src_V_pixel2_dout;

    dst_V_pixel43_TDATA_blk_n_assign_proc : process(dst_V_pixel43_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel43_TDATA_blk_n <= dst_V_pixel43_TREADY;
        else 
            dst_V_pixel43_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel43_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel43_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel43_TREADY))) then 
            dst_V_pixel43_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel43_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel44_TDATA <= src_V_pixel3_dout;

    dst_V_pixel44_TDATA_blk_n_assign_proc : process(dst_V_pixel44_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel44_TDATA_blk_n <= dst_V_pixel44_TREADY;
        else 
            dst_V_pixel44_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel44_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel44_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel44_TREADY))) then 
            dst_V_pixel44_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel44_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel45_TDATA <= src_V_pixel4_dout;

    dst_V_pixel45_TDATA_blk_n_assign_proc : process(dst_V_pixel45_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel45_TDATA_blk_n <= dst_V_pixel45_TREADY;
        else 
            dst_V_pixel45_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel45_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel45_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel45_TREADY))) then 
            dst_V_pixel45_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel45_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel46_TDATA <= src_V_pixel5_dout;

    dst_V_pixel46_TDATA_blk_n_assign_proc : process(dst_V_pixel46_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel46_TDATA_blk_n <= dst_V_pixel46_TREADY;
        else 
            dst_V_pixel46_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel46_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel46_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel46_TREADY))) then 
            dst_V_pixel46_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel46_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel47_TDATA <= src_V_pixel6_dout;

    dst_V_pixel47_TDATA_blk_n_assign_proc : process(dst_V_pixel47_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel47_TDATA_blk_n <= dst_V_pixel47_TREADY;
        else 
            dst_V_pixel47_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel47_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel47_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel47_TREADY))) then 
            dst_V_pixel47_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel47_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel48_TDATA <= src_V_pixel7_dout;

    dst_V_pixel48_TDATA_blk_n_assign_proc : process(dst_V_pixel48_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel48_TDATA_blk_n <= dst_V_pixel48_TREADY;
        else 
            dst_V_pixel48_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel48_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel48_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel48_TREADY))) then 
            dst_V_pixel48_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel48_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel49_TDATA <= src_V_pixel8_dout;

    dst_V_pixel49_TDATA_blk_n_assign_proc : process(dst_V_pixel49_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel49_TDATA_blk_n <= dst_V_pixel49_TREADY;
        else 
            dst_V_pixel49_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel49_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel49_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel49_TREADY))) then 
            dst_V_pixel49_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel49_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel50_TDATA <= src_V_pixel9_dout;

    dst_V_pixel50_TDATA_blk_n_assign_proc : process(dst_V_pixel50_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel50_TDATA_blk_n <= dst_V_pixel50_TREADY;
        else 
            dst_V_pixel50_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel50_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel50_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel50_TREADY))) then 
            dst_V_pixel50_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel50_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel51_TDATA <= src_V_pixel10_dout;

    dst_V_pixel51_TDATA_blk_n_assign_proc : process(dst_V_pixel51_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel51_TDATA_blk_n <= dst_V_pixel51_TREADY;
        else 
            dst_V_pixel51_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel51_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel51_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel51_TREADY))) then 
            dst_V_pixel51_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel51_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel52_TDATA <= src_V_pixel11_dout;

    dst_V_pixel52_TDATA_blk_n_assign_proc : process(dst_V_pixel52_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel52_TDATA_blk_n <= dst_V_pixel52_TREADY;
        else 
            dst_V_pixel52_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel52_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel52_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel52_TREADY))) then 
            dst_V_pixel52_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel52_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel53_TDATA <= src_V_pixel12_dout;

    dst_V_pixel53_TDATA_blk_n_assign_proc : process(dst_V_pixel53_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel53_TDATA_blk_n <= dst_V_pixel53_TREADY;
        else 
            dst_V_pixel53_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel53_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel53_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel53_TREADY))) then 
            dst_V_pixel53_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel53_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel54_TDATA <= src_V_pixel13_dout;

    dst_V_pixel54_TDATA_blk_n_assign_proc : process(dst_V_pixel54_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel54_TDATA_blk_n <= dst_V_pixel54_TREADY;
        else 
            dst_V_pixel54_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel54_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel54_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel54_TREADY))) then 
            dst_V_pixel54_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel54_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel55_TDATA <= src_V_pixel14_dout;

    dst_V_pixel55_TDATA_blk_n_assign_proc : process(dst_V_pixel55_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel55_TDATA_blk_n <= dst_V_pixel55_TREADY;
        else 
            dst_V_pixel55_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel55_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel55_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel55_TREADY))) then 
            dst_V_pixel55_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel55_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel56_TDATA <= src_V_pixel15_dout;

    dst_V_pixel56_TDATA_blk_n_assign_proc : process(dst_V_pixel56_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel56_TDATA_blk_n <= dst_V_pixel56_TREADY;
        else 
            dst_V_pixel56_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel56_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel56_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel56_TREADY))) then 
            dst_V_pixel56_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel56_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel57_TDATA <= src_V_pixel16_dout;

    dst_V_pixel57_TDATA_blk_n_assign_proc : process(dst_V_pixel57_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel57_TDATA_blk_n <= dst_V_pixel57_TREADY;
        else 
            dst_V_pixel57_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel57_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel57_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel57_TREADY))) then 
            dst_V_pixel57_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel57_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel58_TDATA <= src_V_pixel17_dout;

    dst_V_pixel58_TDATA_blk_n_assign_proc : process(dst_V_pixel58_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel58_TDATA_blk_n <= dst_V_pixel58_TREADY;
        else 
            dst_V_pixel58_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel58_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel58_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel58_TREADY))) then 
            dst_V_pixel58_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel58_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel59_TDATA <= src_V_pixel18_dout;

    dst_V_pixel59_TDATA_blk_n_assign_proc : process(dst_V_pixel59_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel59_TDATA_blk_n <= dst_V_pixel59_TREADY;
        else 
            dst_V_pixel59_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel59_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel59_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel59_TREADY))) then 
            dst_V_pixel59_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel59_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel60_TDATA <= src_V_pixel19_dout;

    dst_V_pixel60_TDATA_blk_n_assign_proc : process(dst_V_pixel60_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel60_TDATA_blk_n <= dst_V_pixel60_TREADY;
        else 
            dst_V_pixel60_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel60_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel60_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel60_TREADY))) then 
            dst_V_pixel60_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel60_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel61_TDATA <= src_V_pixel20_dout;

    dst_V_pixel61_TDATA_blk_n_assign_proc : process(dst_V_pixel61_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel61_TDATA_blk_n <= dst_V_pixel61_TREADY;
        else 
            dst_V_pixel61_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel61_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel61_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel61_TREADY))) then 
            dst_V_pixel61_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel61_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel62_TDATA <= src_V_pixel21_dout;

    dst_V_pixel62_TDATA_blk_n_assign_proc : process(dst_V_pixel62_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel62_TDATA_blk_n <= dst_V_pixel62_TREADY;
        else 
            dst_V_pixel62_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel62_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel62_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel62_TREADY))) then 
            dst_V_pixel62_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel62_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel63_TDATA <= src_V_pixel22_dout;

    dst_V_pixel63_TDATA_blk_n_assign_proc : process(dst_V_pixel63_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel63_TDATA_blk_n <= dst_V_pixel63_TREADY;
        else 
            dst_V_pixel63_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel63_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel63_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel63_TREADY))) then 
            dst_V_pixel63_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel63_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel64_TDATA <= src_V_pixel23_dout;

    dst_V_pixel64_TDATA_blk_n_assign_proc : process(dst_V_pixel64_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel64_TDATA_blk_n <= dst_V_pixel64_TREADY;
        else 
            dst_V_pixel64_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel64_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel64_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel64_TREADY))) then 
            dst_V_pixel64_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel64_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel65_TDATA <= src_V_pixel24_dout;

    dst_V_pixel65_TDATA_blk_n_assign_proc : process(dst_V_pixel65_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel65_TDATA_blk_n <= dst_V_pixel65_TREADY;
        else 
            dst_V_pixel65_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel65_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel65_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel65_TREADY))) then 
            dst_V_pixel65_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel65_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel66_TDATA <= src_V_pixel25_dout;

    dst_V_pixel66_TDATA_blk_n_assign_proc : process(dst_V_pixel66_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel66_TDATA_blk_n <= dst_V_pixel66_TREADY;
        else 
            dst_V_pixel66_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel66_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel66_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel66_TREADY))) then 
            dst_V_pixel66_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel66_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel67_TDATA <= src_V_pixel26_dout;

    dst_V_pixel67_TDATA_blk_n_assign_proc : process(dst_V_pixel67_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel67_TDATA_blk_n <= dst_V_pixel67_TREADY;
        else 
            dst_V_pixel67_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel67_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel67_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel67_TREADY))) then 
            dst_V_pixel67_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel67_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel68_TDATA <= src_V_pixel27_dout;

    dst_V_pixel68_TDATA_blk_n_assign_proc : process(dst_V_pixel68_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel68_TDATA_blk_n <= dst_V_pixel68_TREADY;
        else 
            dst_V_pixel68_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel68_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel68_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel68_TREADY))) then 
            dst_V_pixel68_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel68_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel69_TDATA <= src_V_pixel28_dout;

    dst_V_pixel69_TDATA_blk_n_assign_proc : process(dst_V_pixel69_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel69_TDATA_blk_n <= dst_V_pixel69_TREADY;
        else 
            dst_V_pixel69_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel69_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel69_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel69_TREADY))) then 
            dst_V_pixel69_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel69_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel70_TDATA <= src_V_pixel29_dout;

    dst_V_pixel70_TDATA_blk_n_assign_proc : process(dst_V_pixel70_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel70_TDATA_blk_n <= dst_V_pixel70_TREADY;
        else 
            dst_V_pixel70_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel70_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel70_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel70_TREADY))) then 
            dst_V_pixel70_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel70_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel71_TDATA <= src_V_pixel30_dout;

    dst_V_pixel71_TDATA_blk_n_assign_proc : process(dst_V_pixel71_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel71_TDATA_blk_n <= dst_V_pixel71_TREADY;
        else 
            dst_V_pixel71_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel71_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel71_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel71_TREADY))) then 
            dst_V_pixel71_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel71_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel72_TDATA <= src_V_pixel31_dout;

    dst_V_pixel72_TDATA_blk_n_assign_proc : process(dst_V_pixel72_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel72_TDATA_blk_n <= dst_V_pixel72_TREADY;
        else 
            dst_V_pixel72_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel72_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel72_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel72_TREADY))) then 
            dst_V_pixel72_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel72_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel73_TDATA <= src_V_pixel32_dout;

    dst_V_pixel73_TDATA_blk_n_assign_proc : process(dst_V_pixel73_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel73_TDATA_blk_n <= dst_V_pixel73_TREADY;
        else 
            dst_V_pixel73_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel73_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel73_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel73_TREADY))) then 
            dst_V_pixel73_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel73_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel74_TDATA <= src_V_pixel33_dout;

    dst_V_pixel74_TDATA_blk_n_assign_proc : process(dst_V_pixel74_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel74_TDATA_blk_n <= dst_V_pixel74_TREADY;
        else 
            dst_V_pixel74_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel74_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel74_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel74_TREADY))) then 
            dst_V_pixel74_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel74_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel75_TDATA <= src_V_pixel34_dout;

    dst_V_pixel75_TDATA_blk_n_assign_proc : process(dst_V_pixel75_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel75_TDATA_blk_n <= dst_V_pixel75_TREADY;
        else 
            dst_V_pixel75_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel75_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel75_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel75_TREADY))) then 
            dst_V_pixel75_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel75_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel76_TDATA <= src_V_pixel35_dout;

    dst_V_pixel76_TDATA_blk_n_assign_proc : process(dst_V_pixel76_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel76_TDATA_blk_n <= dst_V_pixel76_TREADY;
        else 
            dst_V_pixel76_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel76_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel76_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel76_TREADY))) then 
            dst_V_pixel76_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel76_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel77_TDATA <= src_V_pixel36_dout;

    dst_V_pixel77_TDATA_blk_n_assign_proc : process(dst_V_pixel77_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel77_TDATA_blk_n <= dst_V_pixel77_TREADY;
        else 
            dst_V_pixel77_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel77_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel77_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel77_TREADY))) then 
            dst_V_pixel77_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel77_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel78_TDATA <= src_V_pixel37_dout;

    dst_V_pixel78_TDATA_blk_n_assign_proc : process(dst_V_pixel78_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel78_TDATA_blk_n <= dst_V_pixel78_TREADY;
        else 
            dst_V_pixel78_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel78_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel78_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel78_TREADY))) then 
            dst_V_pixel78_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel78_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel79_TDATA <= src_V_pixel38_dout;

    dst_V_pixel79_TDATA_blk_n_assign_proc : process(dst_V_pixel79_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel79_TDATA_blk_n <= dst_V_pixel79_TREADY;
        else 
            dst_V_pixel79_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel79_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel79_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel79_TREADY))) then 
            dst_V_pixel79_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel79_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel80_TDATA <= src_V_pixel39_dout;

    dst_V_pixel80_TDATA_blk_n_assign_proc : process(dst_V_pixel80_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel80_TDATA_blk_n <= dst_V_pixel80_TREADY;
        else 
            dst_V_pixel80_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel80_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel80_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel80_TREADY))) then 
            dst_V_pixel80_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel80_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel81_TDATA <= src_V_pixel40_dout;

    dst_V_pixel81_TDATA_blk_n_assign_proc : process(dst_V_pixel81_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel81_TDATA_blk_n <= dst_V_pixel81_TREADY;
        else 
            dst_V_pixel81_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel81_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel81_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel81_TREADY))) then 
            dst_V_pixel81_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel81_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel82_TDATA <= src_V_pixel41_dout;

    dst_V_pixel82_TDATA_blk_n_assign_proc : process(dst_V_pixel82_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel82_TDATA_blk_n <= dst_V_pixel82_TREADY;
        else 
            dst_V_pixel82_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel82_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel82_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel82_TREADY))) then 
            dst_V_pixel82_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel82_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_TDATA <= src_V_pixel_dout;

    dst_V_pixel_TDATA_blk_n_assign_proc : process(dst_V_pixel_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_TDATA_blk_n <= dst_V_pixel_TREADY;
        else 
            dst_V_pixel_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_reg_ioackin_dst_V_pixel_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not(ap_sig_421) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_TREADY))) then 
            dst_V_pixel_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    exitcond4_fu_765_p2 <= "1" when (i_reg_754 = ap_const_lv9_1E0) else "0";
    i_8_fu_771_p2 <= std_logic_vector(unsigned(i_reg_754) + unsigned(ap_const_lv9_1));
    src_V_pixel0_status <= (src_V_pixel_empty_n and src_V_pixel1_empty_n and src_V_pixel2_empty_n and src_V_pixel3_empty_n and src_V_pixel4_empty_n and src_V_pixel5_empty_n and src_V_pixel6_empty_n and src_V_pixel7_empty_n and src_V_pixel8_empty_n and src_V_pixel9_empty_n and src_V_pixel10_empty_n and src_V_pixel11_empty_n and src_V_pixel12_empty_n and src_V_pixel13_empty_n and src_V_pixel14_empty_n and src_V_pixel15_empty_n and src_V_pixel16_empty_n and src_V_pixel17_empty_n and src_V_pixel18_empty_n and src_V_pixel19_empty_n and src_V_pixel20_empty_n and src_V_pixel21_empty_n and src_V_pixel22_empty_n and src_V_pixel23_empty_n and src_V_pixel24_empty_n and src_V_pixel25_empty_n and src_V_pixel26_empty_n and src_V_pixel27_empty_n and src_V_pixel28_empty_n and src_V_pixel29_empty_n and src_V_pixel30_empty_n and src_V_pixel31_empty_n and src_V_pixel32_empty_n and src_V_pixel33_empty_n and src_V_pixel34_empty_n and src_V_pixel35_empty_n and src_V_pixel36_empty_n and src_V_pixel37_empty_n and src_V_pixel38_empty_n and src_V_pixel39_empty_n and src_V_pixel40_empty_n and src_V_pixel41_empty_n);

    src_V_pixel0_update_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2, ap_sig_421, ap_sig_ioackin_dst_V_pixel_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0) and not((ap_sig_421 or ((exitcond4_fu_765_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_TREADY)))))) then 
            src_V_pixel0_update <= ap_const_logic_1;
        else 
            src_V_pixel0_update <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel10_blk_n_assign_proc : process(src_V_pixel10_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel10_blk_n <= src_V_pixel10_empty_n;
        else 
            src_V_pixel10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel10_read <= src_V_pixel0_update;

    src_V_pixel11_blk_n_assign_proc : process(src_V_pixel11_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel11_blk_n <= src_V_pixel11_empty_n;
        else 
            src_V_pixel11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel11_read <= src_V_pixel0_update;

    src_V_pixel12_blk_n_assign_proc : process(src_V_pixel12_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel12_blk_n <= src_V_pixel12_empty_n;
        else 
            src_V_pixel12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel12_read <= src_V_pixel0_update;

    src_V_pixel13_blk_n_assign_proc : process(src_V_pixel13_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel13_blk_n <= src_V_pixel13_empty_n;
        else 
            src_V_pixel13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel13_read <= src_V_pixel0_update;

    src_V_pixel14_blk_n_assign_proc : process(src_V_pixel14_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel14_blk_n <= src_V_pixel14_empty_n;
        else 
            src_V_pixel14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel14_read <= src_V_pixel0_update;

    src_V_pixel15_blk_n_assign_proc : process(src_V_pixel15_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel15_blk_n <= src_V_pixel15_empty_n;
        else 
            src_V_pixel15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel15_read <= src_V_pixel0_update;

    src_V_pixel16_blk_n_assign_proc : process(src_V_pixel16_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel16_blk_n <= src_V_pixel16_empty_n;
        else 
            src_V_pixel16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel16_read <= src_V_pixel0_update;

    src_V_pixel17_blk_n_assign_proc : process(src_V_pixel17_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel17_blk_n <= src_V_pixel17_empty_n;
        else 
            src_V_pixel17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel17_read <= src_V_pixel0_update;

    src_V_pixel18_blk_n_assign_proc : process(src_V_pixel18_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel18_blk_n <= src_V_pixel18_empty_n;
        else 
            src_V_pixel18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel18_read <= src_V_pixel0_update;

    src_V_pixel19_blk_n_assign_proc : process(src_V_pixel19_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel19_blk_n <= src_V_pixel19_empty_n;
        else 
            src_V_pixel19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel19_read <= src_V_pixel0_update;

    src_V_pixel1_blk_n_assign_proc : process(src_V_pixel1_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel1_blk_n <= src_V_pixel1_empty_n;
        else 
            src_V_pixel1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel1_read <= src_V_pixel0_update;

    src_V_pixel20_blk_n_assign_proc : process(src_V_pixel20_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel20_blk_n <= src_V_pixel20_empty_n;
        else 
            src_V_pixel20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel20_read <= src_V_pixel0_update;

    src_V_pixel21_blk_n_assign_proc : process(src_V_pixel21_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel21_blk_n <= src_V_pixel21_empty_n;
        else 
            src_V_pixel21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel21_read <= src_V_pixel0_update;

    src_V_pixel22_blk_n_assign_proc : process(src_V_pixel22_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel22_blk_n <= src_V_pixel22_empty_n;
        else 
            src_V_pixel22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel22_read <= src_V_pixel0_update;

    src_V_pixel23_blk_n_assign_proc : process(src_V_pixel23_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel23_blk_n <= src_V_pixel23_empty_n;
        else 
            src_V_pixel23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel23_read <= src_V_pixel0_update;

    src_V_pixel24_blk_n_assign_proc : process(src_V_pixel24_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel24_blk_n <= src_V_pixel24_empty_n;
        else 
            src_V_pixel24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel24_read <= src_V_pixel0_update;

    src_V_pixel25_blk_n_assign_proc : process(src_V_pixel25_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel25_blk_n <= src_V_pixel25_empty_n;
        else 
            src_V_pixel25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel25_read <= src_V_pixel0_update;

    src_V_pixel26_blk_n_assign_proc : process(src_V_pixel26_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel26_blk_n <= src_V_pixel26_empty_n;
        else 
            src_V_pixel26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel26_read <= src_V_pixel0_update;

    src_V_pixel27_blk_n_assign_proc : process(src_V_pixel27_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel27_blk_n <= src_V_pixel27_empty_n;
        else 
            src_V_pixel27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel27_read <= src_V_pixel0_update;

    src_V_pixel28_blk_n_assign_proc : process(src_V_pixel28_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel28_blk_n <= src_V_pixel28_empty_n;
        else 
            src_V_pixel28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel28_read <= src_V_pixel0_update;

    src_V_pixel29_blk_n_assign_proc : process(src_V_pixel29_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel29_blk_n <= src_V_pixel29_empty_n;
        else 
            src_V_pixel29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel29_read <= src_V_pixel0_update;

    src_V_pixel2_blk_n_assign_proc : process(src_V_pixel2_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel2_blk_n <= src_V_pixel2_empty_n;
        else 
            src_V_pixel2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel2_read <= src_V_pixel0_update;

    src_V_pixel30_blk_n_assign_proc : process(src_V_pixel30_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel30_blk_n <= src_V_pixel30_empty_n;
        else 
            src_V_pixel30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel30_read <= src_V_pixel0_update;

    src_V_pixel31_blk_n_assign_proc : process(src_V_pixel31_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel31_blk_n <= src_V_pixel31_empty_n;
        else 
            src_V_pixel31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel31_read <= src_V_pixel0_update;

    src_V_pixel32_blk_n_assign_proc : process(src_V_pixel32_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel32_blk_n <= src_V_pixel32_empty_n;
        else 
            src_V_pixel32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel32_read <= src_V_pixel0_update;

    src_V_pixel33_blk_n_assign_proc : process(src_V_pixel33_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel33_blk_n <= src_V_pixel33_empty_n;
        else 
            src_V_pixel33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel33_read <= src_V_pixel0_update;

    src_V_pixel34_blk_n_assign_proc : process(src_V_pixel34_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel34_blk_n <= src_V_pixel34_empty_n;
        else 
            src_V_pixel34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel34_read <= src_V_pixel0_update;

    src_V_pixel35_blk_n_assign_proc : process(src_V_pixel35_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel35_blk_n <= src_V_pixel35_empty_n;
        else 
            src_V_pixel35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel35_read <= src_V_pixel0_update;

    src_V_pixel36_blk_n_assign_proc : process(src_V_pixel36_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel36_blk_n <= src_V_pixel36_empty_n;
        else 
            src_V_pixel36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel36_read <= src_V_pixel0_update;

    src_V_pixel37_blk_n_assign_proc : process(src_V_pixel37_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel37_blk_n <= src_V_pixel37_empty_n;
        else 
            src_V_pixel37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel37_read <= src_V_pixel0_update;

    src_V_pixel38_blk_n_assign_proc : process(src_V_pixel38_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel38_blk_n <= src_V_pixel38_empty_n;
        else 
            src_V_pixel38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel38_read <= src_V_pixel0_update;

    src_V_pixel39_blk_n_assign_proc : process(src_V_pixel39_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel39_blk_n <= src_V_pixel39_empty_n;
        else 
            src_V_pixel39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel39_read <= src_V_pixel0_update;

    src_V_pixel3_blk_n_assign_proc : process(src_V_pixel3_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel3_blk_n <= src_V_pixel3_empty_n;
        else 
            src_V_pixel3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel3_read <= src_V_pixel0_update;

    src_V_pixel40_blk_n_assign_proc : process(src_V_pixel40_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel40_blk_n <= src_V_pixel40_empty_n;
        else 
            src_V_pixel40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel40_read <= src_V_pixel0_update;

    src_V_pixel41_blk_n_assign_proc : process(src_V_pixel41_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel41_blk_n <= src_V_pixel41_empty_n;
        else 
            src_V_pixel41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel41_read <= src_V_pixel0_update;

    src_V_pixel4_blk_n_assign_proc : process(src_V_pixel4_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel4_blk_n <= src_V_pixel4_empty_n;
        else 
            src_V_pixel4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel4_read <= src_V_pixel0_update;

    src_V_pixel5_blk_n_assign_proc : process(src_V_pixel5_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel5_blk_n <= src_V_pixel5_empty_n;
        else 
            src_V_pixel5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel5_read <= src_V_pixel0_update;

    src_V_pixel6_blk_n_assign_proc : process(src_V_pixel6_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel6_blk_n <= src_V_pixel6_empty_n;
        else 
            src_V_pixel6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel6_read <= src_V_pixel0_update;

    src_V_pixel7_blk_n_assign_proc : process(src_V_pixel7_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel7_blk_n <= src_V_pixel7_empty_n;
        else 
            src_V_pixel7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel7_read <= src_V_pixel0_update;

    src_V_pixel8_blk_n_assign_proc : process(src_V_pixel8_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel8_blk_n <= src_V_pixel8_empty_n;
        else 
            src_V_pixel8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel8_read <= src_V_pixel0_update;

    src_V_pixel9_blk_n_assign_proc : process(src_V_pixel9_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel9_blk_n <= src_V_pixel9_empty_n;
        else 
            src_V_pixel9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel9_read <= src_V_pixel0_update;

    src_V_pixel_blk_n_assign_proc : process(src_V_pixel_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_765_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_765_p2 = ap_const_lv1_0))) then 
            src_V_pixel_blk_n <= src_V_pixel_empty_n;
        else 
            src_V_pixel_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_read <= src_V_pixel0_update;
end behav;
