<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>versalhbm</ProductFamily>
        <Part>xcv80-lsva4737-2MHP-e-S</Part>
        <TopModelName>llama_layer</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LAYER_LOOP>
                <Slack>2.92</Slack>
                <TripCount>12</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </LAYER_LOOP>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>llama_layer.cpp:107</SourceLocation>
            <SummaryOfLoopViolations>
                <LAYER_LOOP>
                    <Name>LAYER_LOOP</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>llama_layer.cpp:54~llama_layer.cpp:118</SourceLocation>
                </LAYER_LOOP>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>311</BRAM_18K>
            <DSP>96</DSP>
            <FF>54570</FF>
            <LUT>84137</LUT>
            <URAM>11</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>7482</BRAM_18K>
            <DSP>10848</DSP>
            <FF>5148416</FF>
            <LUT>2574208</LUT>
            <URAM>1925</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>llama_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>llama_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>llama_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WSTRB</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>llama_layer</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_100_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>390</ID>
                    <BindInstances>add_ln100_fu_426_p2 icmp_ln100_fu_432_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_19_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>429</ID>
                    <BindInstances>add_ln19_fu_352_p2 icmp_ln19_fu_358_p2 sparsemux_33_4_32_1_1_U19 icmp_ln21_fu_462_p2 fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U20</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_19_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>466</ID>
                    <BindInstances>add_ln19_fu_352_p2 icmp_ln19_fu_358_p2 sparsemux_33_4_32_1_1_U1629 icmp_ln21_fu_462_p2 fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U1630</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_27_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>503</ID>
                    <BindInstances>add_ln27_fu_690_p2 icmp_ln27_fu_696_p2 sparsemux_33_4_32_1_1_U42 fmul_32ns_32ns_32_1_primitive_dsp_1_U40 fmul_32ns_32ns_32_1_primitive_dsp_1_U41</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_124_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>575</ID>
                    <BindInstances>add_ln124_fu_633_p2 icmp_ln124_fu_639_p2 sparsemux_33_4_32_1_1_U79</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_mhsa_1_fu_643</InstName>
                    <ModuleName>kernel_mhsa_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>643</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>kernel_mhsa_1_Block_entry_proc_U0</InstName>
                            <ModuleName>kernel_mhsa_1_Block_entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>mul7_out_0_fu_90_p2 add_ln54_fu_136_p2 add_ln54_2_fu_142_p2 add_ln67_fu_148_p2 add126_out_0_fu_154_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>kernel_mhsa_1_Block_entry_current_token_fb_proc_U0</InstName>
                            <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>186</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_matmul_245_254_1_1_fu_1808</InstName>
                                    <ModuleName>matmul_245_254_1_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1808</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>load_vec_7_U0</InstName>
                                            <ModuleName>load_vec_7</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>148</ID>
                                            <BindInstances>icmp_ln13_fu_409_p2 sparsemux_33_4_32_1_1_U116 add_ln15_fu_597_p2 add_ln15_1_fu_611_p2 icmp_ln15_fu_616_p2 add_ln13_fu_622_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>load_mat_burst_8_U0</InstName>
                                            <ModuleName>load_mat_burst_8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>185</ID>
                                            <BindInstances>add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_1_fu_223_p2 select_ln25_1_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_1_fu_351_p2 add_ln30_2_fu_369_p2 add_ln30_3_fu_400_p2 add_ln30_4_fu_410_p2 add_ln30_5_fu_427_p2 add_ln30_6_fu_458_p2 add_ln30_7_fu_468_p2 add_ln30_8_fu_485_p2 add_ln30_9_fu_513_p2 add_ln30_10_fu_522_p2 add_ln30_11_fu_539_p2 add_ln30_12_fu_574_p2 add_ln30_13_fu_591_p2 add_ln30_14_fu_619_p2 add_ln30_15_fu_635_p2 add_ln30_16_fu_663_p2 add_ln30_17_fu_679_p2 add_ln30_18_fu_707_p2 add_ln30_19_fu_723_p2 add_ln30_20_fu_766_p2 add_ln30_21_fu_783_p2 add_ln30_22_fu_814_p2 add_ln30_23_fu_824_p2 add_ln30_24_fu_841_p2 add_ln30_25_fu_869_p2 add_ln30_26_fu_878_p2 add_ln30_27_fu_895_p2 add_ln30_28_fu_923_p2 add_ln30_29_fu_932_p2 add_ln30_30_fu_949_p2 add_ln30_31_fu_995_p2 add_ln30_32_fu_1012_p2 add_ln30_33_fu_1037_p2 add_ln30_34_fu_1050_p2 add_ln30_35_fu_1067_p2 add_ln30_36_fu_1092_p2 add_ln30_37_fu_1102_p2 add_ln30_38_fu_1119_p2 add_ln26_fu_322_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_vec_mat_9_U0</InstName>
                                            <ModuleName>compute_vec_mat_9</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>194</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1_fu_96</InstName>
                                                    <ModuleName>compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>96</ID>
                                                    <BindInstances>add_ln48_fu_403_p2 icmp_ln48_fu_409_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134</InstName>
                                                    <ModuleName>compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>134</ID>
                                                    <BindInstances>add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_1_fu_1106_p3 select_ln53_2_fu_1076_p3 select_ln53_3_fu_1046_p3 select_ln53_4_fu_1016_p3 select_ln53_5_fu_986_p3 select_ln53_6_fu_956_p3 select_ln53_7_fu_926_p3 select_ln53_8_fu_896_p3 select_ln53_9_fu_866_p3 select_ln53_10_fu_836_p3 select_ln53_11_fu_806_p3 select_ln53_12_fu_776_p3 select_ln53_13_fu_742_p3 select_ln53_14_fu_712_p3 select_ln53_15_fu_687_p3 select_ln53_16_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 add_ln62_fu_636_p2 icmp_ln62_1_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0</InstName>
                                            <ModuleName>matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln112_fu_403_p2 icmp_ln112_fu_409_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>vec_stream_U mat_stream_U res_stream_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT_fu_1880</InstName>
                                    <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1880</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1_fu_66</InstName>
                                            <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>66</ID>
                                            <BindInstances>add_ln68_fu_278_p2 icmp_ln68_fu_288_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln67_fu_105_p2 icmp_ln67_fu_111_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT_fu_1910</InstName>
                                    <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1910</ID>
                                    <BindInstances>add_ln116_fu_406_p2 icmp_ln116_fu_412_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_matmul_245_255_1_fu_1946</InstName>
                                    <ModuleName>matmul_245_255_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1946</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>load_vec_10_U0</InstName>
                                            <ModuleName>load_vec_10</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>148</ID>
                                            <BindInstances>icmp_ln13_fu_409_p2 sparsemux_33_4_32_1_1_U236 add_ln15_fu_597_p2 add_ln15_4_fu_611_p2 icmp_ln15_fu_616_p2 add_ln13_fu_622_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>load_mat_burst_11_U0</InstName>
                                            <ModuleName>load_mat_burst_11</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>185</ID>
                                            <BindInstances>add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_4_fu_223_p2 select_ln25_4_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_115_fu_351_p2 add_ln30_116_fu_369_p2 add_ln30_117_fu_400_p2 add_ln30_118_fu_410_p2 add_ln30_119_fu_427_p2 add_ln30_120_fu_458_p2 add_ln30_121_fu_468_p2 add_ln30_122_fu_485_p2 add_ln30_123_fu_513_p2 add_ln30_124_fu_522_p2 add_ln30_125_fu_539_p2 add_ln30_126_fu_574_p2 add_ln30_127_fu_591_p2 add_ln30_128_fu_619_p2 add_ln30_129_fu_635_p2 add_ln30_130_fu_663_p2 add_ln30_131_fu_679_p2 add_ln30_132_fu_707_p2 add_ln30_133_fu_723_p2 add_ln30_134_fu_766_p2 add_ln30_135_fu_783_p2 add_ln30_136_fu_814_p2 add_ln30_137_fu_824_p2 add_ln30_138_fu_841_p2 add_ln30_139_fu_869_p2 add_ln30_140_fu_878_p2 add_ln30_141_fu_895_p2 add_ln30_142_fu_923_p2 add_ln30_143_fu_932_p2 add_ln30_144_fu_949_p2 add_ln30_145_fu_995_p2 add_ln30_146_fu_1012_p2 add_ln30_147_fu_1037_p2 add_ln30_148_fu_1050_p2 add_ln30_149_fu_1067_p2 add_ln30_150_fu_1092_p2 add_ln30_151_fu_1102_p2 add_ln30_152_fu_1119_p2 add_ln26_fu_322_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_vec_mat_12_U0</InstName>
                                            <ModuleName>compute_vec_mat_12</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>194</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1_fu_96</InstName>
                                                    <ModuleName>compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>96</ID>
                                                    <BindInstances>add_ln48_fu_403_p2 icmp_ln48_fu_409_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134</InstName>
                                                    <ModuleName>compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>134</ID>
                                                    <BindInstances>add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_49_fu_1106_p3 select_ln53_50_fu_1076_p3 select_ln53_51_fu_1046_p3 select_ln53_52_fu_1016_p3 select_ln53_53_fu_986_p3 select_ln53_54_fu_956_p3 select_ln53_55_fu_926_p3 select_ln53_56_fu_896_p3 select_ln53_57_fu_866_p3 select_ln53_58_fu_836_p3 select_ln53_59_fu_806_p3 select_ln53_60_fu_776_p3 select_ln53_61_fu_742_p3 select_ln53_62_fu_712_p3 select_ln53_63_fu_687_p3 select_ln53_64_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 add_ln62_fu_636_p2 icmp_ln62_4_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0</InstName>
                                            <ModuleName>matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln112_fu_403_p2 icmp_ln112_fu_409_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>vec_stream_U mat_stream_U res_stream_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_RoPE_fu_2002</InstName>
                                    <ModuleName>RoPE</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2002</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_pow_generic_float_s_fu_753</InstName>
                                            <ModuleName>pow_generic_float_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>753</ID>
                                            <BindInstances>m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U471 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U473 mac_muladd_13s_12ns_16s_25_4_1_U473 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U470 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U474 mac_muladd_18ns_18ns_44ns_44_4_1_U474 mac_muladd_18ns_18ns_44ns_44_4_1_U474 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U472 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>icmp_ln16_fu_838_p2 closepath_fu_924_p2 Ex_fu_1072_p2 select_ln453_fu_1077_p3 add_ln376_fu_930_p2 addr_fu_936_p3 shl_ln379_fu_970_p2 k_fu_1039_p3 Mx_bits_4_fu_1050_p2 Mx_bits_6_fu_1056_p3 ctlz_30_30_1_1_U493 shl_ln504_fu_1103_p2 Ex_2_fu_1112_p2 sub_ln506_fu_1141_p2 select_ln506_fu_1146_p3 lshr_ln506_fu_1159_p2 shl_ln506_fu_1165_p2 select_ln506_2_fu_1171_p3 mul_15ns_15ns_30_1_1_U494 mul_22ns_22ns_44_1_1_U495 mul_15ns_14ns_29_1_1_U496 cos_result_fu_1484_p2 mul_22ns_21s_43_1_1_U497 mul_15ns_13s_28_1_1_U498 add_ln80_fu_1429_p2 add_ln80_2_fu_1439_p2 ctlz_32_32_1_1_U499 ctlz_32_32_1_1_U502 shl_ln291_fu_1678_p2 icmp_ln292_fu_1687_p2 shift_6_fu_1692_p2 shl_ln291_4_fu_1702_p2 shift_7_fu_1708_p3 newexp_4_fu_1719_p2 significand_fu_1749_p3 ctlz_32_32_1_1_U500 ctlz_32_32_1_1_U501 shl_ln291_5_fu_1763_p2 icmp_ln292_2_fu_1772_p2 shift_9_fu_1777_p2 shl_ln291_6_fu_1786_p2 shift_10_fu_1791_p3 icmp_ln306_fu_1606_p2 or_ln306_fu_1822_p2 empty_675_fu_1851_p3 sparsemux_33_4_1_1_1_U503 sparsemux_33_4_1_1_1_U504 icmp_ln179_fu_1003_p2 icmp_ln179_2_fu_1008_p2 and_ln179_fu_1013_p2 icmp_ln186_fu_1136_p2 xor_ln186_fu_2009_p2 sin_results_sign_3_fu_2014_p2 select_ln186_fu_2020_p3 or_ln186_fu_2027_p2 sin_results_exp_fu_2032_p3 select_ln186_5_fu_2040_p3 sin_results_sig_fu_2047_p3 cos_results_sign_3_fu_2055_p2 sin_results_sign_4_fu_2061_p3 sin_results_exp_2_fu_2067_p3 sin_results_sig_2_fu_2074_p3 not_and_ln179_fu_2081_p2 cos_results_sign_4_fu_2086_p2 cos_results_exp_3_fu_2092_p3 empty_676_fu_2099_p2 cos_results_exp_4_fu_2103_p3 cos_results_sig_3_cast_fu_2111_p3 cos_results_sig_2_fu_2119_p3 sparsemux_17_3_1_1_1_U505 s_out_4_fu_2228_p3 c_out_4_fu_2235_p3 sparsemux_17_4_32_1_1_U507 sparsemux_17_4_32_1_1_U506 add_ln16_fu_844_p2 ref_4oPi_table_100_U second_order_float_cos_K0_U second_order_float_cos_K1_U second_order_float_cos_K2_U second_order_float_sin_K0_U second_order_float_sin_K1_U second_order_float_sin_K2_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_matmul_245_256_1_fu_2049</InstName>
                                    <ModuleName>matmul_245_256_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2049</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>load_vec_13_U0</InstName>
                                            <ModuleName>load_vec_13</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>148</ID>
                                            <BindInstances>icmp_ln13_fu_409_p2 sparsemux_33_4_32_1_1_U353 add_ln15_fu_597_p2 add_ln15_3_fu_611_p2 icmp_ln15_fu_616_p2 add_ln13_fu_622_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>load_mat_burst_14_U0</InstName>
                                            <ModuleName>load_mat_burst_14</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>185</ID>
                                            <BindInstances>add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_3_fu_223_p2 select_ln25_3_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_77_fu_351_p2 add_ln30_78_fu_369_p2 add_ln30_79_fu_400_p2 add_ln30_80_fu_410_p2 add_ln30_81_fu_427_p2 add_ln30_82_fu_458_p2 add_ln30_83_fu_468_p2 add_ln30_84_fu_485_p2 add_ln30_85_fu_513_p2 add_ln30_86_fu_522_p2 add_ln30_87_fu_539_p2 add_ln30_88_fu_574_p2 add_ln30_89_fu_591_p2 add_ln30_90_fu_619_p2 add_ln30_91_fu_635_p2 add_ln30_92_fu_663_p2 add_ln30_93_fu_679_p2 add_ln30_94_fu_707_p2 add_ln30_95_fu_723_p2 add_ln30_96_fu_766_p2 add_ln30_97_fu_783_p2 add_ln30_98_fu_814_p2 add_ln30_99_fu_824_p2 add_ln30_100_fu_841_p2 add_ln30_101_fu_869_p2 add_ln30_102_fu_878_p2 add_ln30_103_fu_895_p2 add_ln30_104_fu_923_p2 add_ln30_105_fu_932_p2 add_ln30_106_fu_949_p2 add_ln30_107_fu_995_p2 add_ln30_108_fu_1012_p2 add_ln30_109_fu_1037_p2 add_ln30_110_fu_1050_p2 add_ln30_111_fu_1067_p2 add_ln30_112_fu_1092_p2 add_ln30_113_fu_1102_p2 add_ln30_114_fu_1119_p2 add_ln26_fu_322_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_vec_mat_15_U0</InstName>
                                            <ModuleName>compute_vec_mat_15</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>194</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1_fu_96</InstName>
                                                    <ModuleName>compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>96</ID>
                                                    <BindInstances>add_ln48_fu_403_p2 icmp_ln48_fu_409_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134</InstName>
                                                    <ModuleName>compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>134</ID>
                                                    <BindInstances>add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_33_fu_1106_p3 select_ln53_34_fu_1076_p3 select_ln53_35_fu_1046_p3 select_ln53_36_fu_1016_p3 select_ln53_37_fu_986_p3 select_ln53_38_fu_956_p3 select_ln53_39_fu_926_p3 select_ln53_40_fu_896_p3 select_ln53_41_fu_866_p3 select_ln53_42_fu_836_p3 select_ln53_43_fu_806_p3 select_ln53_44_fu_776_p3 select_ln53_45_fu_742_p3 select_ln53_46_fu_712_p3 select_ln53_47_fu_687_p3 select_ln53_48_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 add_ln62_fu_636_p2 icmp_ln62_3_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0</InstName>
                                            <ModuleName>matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln112_fu_403_p2 icmp_ln112_fu_409_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>vec_stream_U mat_stream_U res_stream_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_RoPE_1_fu_2105</InstName>
                                    <ModuleName>RoPE_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2105</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_pow_generic_float_s_fu_767</InstName>
                                            <ModuleName>pow_generic_float_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>767</ID>
                                            <BindInstances>m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U471 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U473 mac_muladd_13s_12ns_16s_25_4_1_U473 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U470 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U474 mac_muladd_18ns_18ns_44ns_44_4_1_U474 mac_muladd_18ns_18ns_44ns_44_4_1_U474 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U472 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>icmp_ln16_fu_852_p2 closepath_fu_938_p2 Ex_fu_1086_p2 select_ln453_fu_1091_p3 add_ln376_fu_944_p2 addr_fu_950_p3 shl_ln379_fu_984_p2 k_fu_1053_p3 Mx_bits_1_fu_1064_p2 Mx_bits_3_fu_1070_p3 ctlz_30_30_1_1_U561 shl_ln504_fu_1117_p2 Ex_1_fu_1126_p2 sub_ln506_fu_1155_p2 select_ln506_fu_1160_p3 lshr_ln506_fu_1173_p2 shl_ln506_fu_1179_p2 select_ln506_1_fu_1185_p3 mul_15ns_15ns_30_1_1_U562 mul_22ns_22ns_44_1_1_U563 mul_15ns_14ns_29_1_1_U564 cos_result_fu_1498_p2 mul_22ns_21s_43_1_1_U565 mul_15ns_13s_28_1_1_U566 add_ln80_fu_1443_p2 add_ln80_1_fu_1453_p2 ctlz_32_32_1_1_U567 ctlz_32_32_1_1_U570 shl_ln291_fu_1692_p2 icmp_ln292_fu_1701_p2 shift_1_fu_1706_p2 shl_ln291_1_fu_1716_p2 shift_2_fu_1722_p3 newexp_2_fu_1733_p2 significand_fu_1763_p3 ctlz_32_32_1_1_U568 ctlz_32_32_1_1_U569 shl_ln291_2_fu_1777_p2 icmp_ln292_1_fu_1786_p2 shift_4_fu_1791_p2 shl_ln291_3_fu_1800_p2 shift_5_fu_1805_p3 icmp_ln306_fu_1620_p2 or_ln306_fu_1836_p2 empty_673_fu_1865_p3 sparsemux_33_4_1_1_1_U571 sparsemux_33_4_1_1_1_U572 icmp_ln179_fu_1017_p2 icmp_ln179_1_fu_1022_p2 and_ln179_fu_1027_p2 icmp_ln186_fu_1150_p2 xor_ln186_fu_2023_p2 sin_results_sign_1_fu_2028_p2 select_ln186_fu_2034_p3 or_ln186_fu_2041_p2 sin_results_exp_fu_2046_p3 select_ln186_2_fu_2054_p3 sin_results_sig_fu_2061_p3 cos_results_sign_1_fu_2069_p2 sin_results_sign_2_fu_2075_p3 sin_results_exp_1_fu_2081_p3 sin_results_sig_1_fu_2088_p3 not_and_ln179_fu_2095_p2 cos_results_sign_2_fu_2100_p2 cos_results_exp_1_fu_2106_p3 empty_674_fu_2113_p2 cos_results_exp_2_fu_2117_p3 cos_results_sig_1_cast_fu_2125_p3 cos_results_sig_1_fu_2133_p3 sparsemux_17_3_1_1_1_U573 s_out_2_fu_2242_p3 c_out_2_fu_2249_p3 sparsemux_17_4_32_1_1_U575 sparsemux_17_4_32_1_1_U574 add_ln16_fu_858_p2 ref_4oPi_table_1001_U cos_K02_U cos_K13_U cos_K24_U sin_K05_U sin_K16_U sin_K27_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE_fu_2152</InstName>
                                    <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2152</ID>
                                    <BindInstances>add_ln54_fu_548_p2 icmp_ln54_fu_554_p2 sparsemux_17_3_32_1_1_U601 sparsemux_33_4_32_1_1_U602</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_fu_2188</InstName>
                                    <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2188</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_fu_440</InstName>
                                            <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>440</ID>
                                            <BindInstances>add_ln82_2_fu_297_p2 icmp_ln82_fu_303_p2 icmp_ln83_fu_319_p2 select_ln82_fu_325_p3 add_ln82_3_fu_333_p2 select_ln82_1_fu_339_p3 first_iter_0_fu_347_p2 add_ln82_1_fu_447_p2 add_ln83_fu_424_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD_fu_457</InstName>
                                            <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>457</ID>
                                            <BindInstances>add_ln89_fu_1152_p2 icmp_ln89_fu_1158_p2 add_ln91_fu_1186_p2 sparsemux_17_3_32_1_1_U674</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE_fu_542</InstName>
                                            <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>542</ID>
                                            <BindInstances>add_ln94_fu_1922_p2 icmp_ln94_fu_1782_p2 fmul_32ns_32ns_32_3_max_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_1_primitive_dsp_1_U764</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>k_cache_local_0_i_i_i_U k_cache_local_1_i_i_i_U k_cache_local_2_i_i_i_U k_cache_local_3_i_i_i_U k_cache_local_4_i_i_i_U k_cache_local_5_i_i_i_U k_cache_local_6_i_i_i_U k_cache_local_7_i_i_i_U add_ln75_fu_656_p2 icmp_ln75_fu_662_p2 add_ln77_fu_680_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS_fu_2220</InstName>
                                    <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2220</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_kernel_softmax_fu_104</InstName>
                                            <ModuleName>kernel_softmax</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>104</ID>
                                            <BindInstances>vec_local_U add_ln9_fu_256_p2 icmp_ln9_fu_266_p2 icmp_ln16_fu_296_p2 icmp_ln20_fu_370_p2 icmp_ln20_1_fu_376_p2 or_ln20_fu_382_p2 icmp_ln20_2_fu_388_p2 icmp_ln20_3_fu_394_p2 or_ln20_1_fu_400_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U887 and_ln20_fu_414_p2 and_ln20_1_fu_420_p2 max_val_3_fu_432_p3 add_ln16_fu_310_p2 icmp_ln16_1_fu_325_p2 icmp_ln20_4_fu_474_p2 icmp_ln20_5_fu_480_p2 or_ln20_2_fu_486_p2 icmp_ln20_6_fu_492_p2 icmp_ln20_7_fu_498_p2 or_ln20_3_fu_504_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U887 and_ln20_2_fu_517_p2 and_ln20_3_fu_523_p2 max_val_5_fu_529_p3 add_ln16_1_fu_426_p2 add_ln26_fu_536_p2 icmp_ln26_fu_546_p2 fsub_32ns_32ns_32_1_primitive_dsp_1_U884 fexp_32ns_32ns_32_9_med_dsp_1_U888 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U885 add_ln34_fu_586_p2 icmp_ln34_fu_596_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U886</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln110_fu_130_p2 icmp_ln110_fu_136_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_fu_2238</InstName>
                                    <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2238</ID>
                                    <BindInstances>add_ln129_2_fu_297_p2 icmp_ln129_fu_303_p2 icmp_ln130_fu_319_p2 select_ln129_fu_325_p3 add_ln129_3_fu_333_p2 select_ln129_1_fu_339_p3 first_iter_1_fu_347_p2 add_ln129_1_fu_447_p2 add_ln130_fu_424_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_matmul_245_1_fu_2255</InstName>
                                    <ModuleName>matmul_245_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2255</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>load_vec_16_U0</InstName>
                                            <ModuleName>load_vec_16</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>148</ID>
                                            <BindInstances>icmp_ln13_fu_377_p2 sparsemux_33_4_32_1_1_U1119 add_ln15_fu_565_p2 add_ln15_2_fu_579_p2 icmp_ln15_fu_584_p2 add_ln13_fu_590_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>load_mat_burst_17_U0</InstName>
                                            <ModuleName>load_mat_burst_17</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>185</ID>
                                            <BindInstances>add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_2_fu_223_p2 select_ln25_2_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_39_fu_351_p2 add_ln30_40_fu_369_p2 add_ln30_41_fu_400_p2 add_ln30_42_fu_410_p2 add_ln30_43_fu_427_p2 add_ln30_44_fu_458_p2 add_ln30_45_fu_468_p2 add_ln30_46_fu_485_p2 add_ln30_47_fu_513_p2 add_ln30_48_fu_522_p2 add_ln30_49_fu_539_p2 add_ln30_50_fu_574_p2 add_ln30_51_fu_591_p2 add_ln30_52_fu_619_p2 add_ln30_53_fu_635_p2 add_ln30_54_fu_663_p2 add_ln30_55_fu_679_p2 add_ln30_56_fu_707_p2 add_ln30_57_fu_723_p2 add_ln30_58_fu_766_p2 add_ln30_59_fu_783_p2 add_ln30_60_fu_814_p2 add_ln30_61_fu_824_p2 add_ln30_62_fu_841_p2 add_ln30_63_fu_869_p2 add_ln30_64_fu_878_p2 add_ln30_65_fu_895_p2 add_ln30_66_fu_923_p2 add_ln30_67_fu_932_p2 add_ln30_68_fu_949_p2 add_ln30_69_fu_995_p2 add_ln30_70_fu_1012_p2 add_ln30_71_fu_1037_p2 add_ln30_72_fu_1050_p2 add_ln30_73_fu_1067_p2 add_ln30_74_fu_1092_p2 add_ln30_75_fu_1102_p2 add_ln30_76_fu_1119_p2 add_ln26_fu_322_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_vec_mat_18_U0</InstName>
                                            <ModuleName>compute_vec_mat_18</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>194</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1_fu_96</InstName>
                                                    <ModuleName>compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>96</ID>
                                                    <BindInstances>add_ln48_fu_403_p2 icmp_ln48_fu_409_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134</InstName>
                                                    <ModuleName>compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>134</ID>
                                                    <BindInstances>add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_17_fu_1106_p3 select_ln53_18_fu_1076_p3 select_ln53_19_fu_1046_p3 select_ln53_20_fu_1016_p3 select_ln53_21_fu_986_p3 select_ln53_22_fu_956_p3 select_ln53_23_fu_926_p3 select_ln53_24_fu_896_p3 select_ln53_25_fu_866_p3 select_ln53_26_fu_836_p3 select_ln53_27_fu_806_p3 select_ln53_28_fu_776_p3 select_ln53_29_fu_742_p3 select_ln53_30_fu_712_p3 select_ln53_31_fu_687_p3 select_ln53_32_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 add_ln62_fu_636_p2 icmp_ln62_2_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0</InstName>
                                            <ModuleName>matmul_245_1_Loop_VITIS_LOOP_112_1_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln112_fu_403_p2 icmp_ln112_fu_409_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>vec_stream_U mat_stream_U res_stream_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2294</InstName>
                                    <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2294</ID>
                                    <BindInstances>add_ln141_fu_1674_p2 icmp_ln141_fu_1680_p2 select_ln144_fu_1700_p3 add_ln141_1_fu_1768_p2 select_ln141_fu_1774_p3 sparsemux_25_4_32_1_1_U941 icmp_ln147_fu_1722_p2 v_val_fu_1970_p3 sparsemux_33_6_32_1_1_U942 select_ln147_fu_1981_p3 select_ln147_1_fu_1992_p3 v_val_1_fu_1999_p3 sparsemux_33_6_32_1_1_U943 sparsemux_33_6_32_1_1_U944 sparsemux_33_6_32_1_1_U945 add_ln144_fu_1845_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK_fu_2384</InstName>
                                    <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2384</ID>
                                    <BindInstances>sparsemux_33_6_32_1_1_U1034 sparsemux_33_6_32_1_1_U1035 sparsemux_33_6_32_1_1_U1036 sparsemux_33_6_32_1_1_U1037 add_ln153_fu_1372_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE_fu_2533</InstName>
                                    <ModuleName>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2533</ID>
                                    <BindInstances>add_ln165_fu_633_p2 icmp_ln165_fu_639_p2 sparsemux_33_4_32_1_1_U1236</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>v_cache_local_7_i_i_i_U v_cache_local_6_i_i_i_U v_cache_local_5_i_i_i_U v_cache_local_4_i_i_i_U v_cache_local_3_i_i_i_U v_cache_local_2_i_i_i_U v_cache_local_1_i_i_i_U v_cache_local_0_i_i_i_U att_11_U att_10_U att_9_U att_8_U att_7_U att_6_U att_5_U att_4_U att_3_U att_2_U att_1_U att_0_U xb2_15_U xb2_14_U xb2_13_U xb2_12_U fmul_32ns_32ns_32_3_max_dsp_1_U1281 xb2_10_U xb2_9_U xb2_8_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 xb2_6_U xb2_5_U xb2_4_U xb2_3_U xb2_2_U xb2_1_U xb2_0_U fmul_32ns_32ns_32_3_max_dsp_1_U1282 xb_14_U xb_13_U xb_12_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 xb_10_U xb_9_U xb_8_U xb_7_U xb_6_U xb_5_U xb_4_U xb_3_U xb_2_U xb_1_U xb_0_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 out_v_14_U mul_29ns_28ns_57_2_1_U1277 out_v_12_U out_v_11_U out_v_10_U out_v_9_U out_v_8_U out_v_7_U out_v_6_U out_v_5_U out_v_4_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 out_v_2_U out_v_1_U out_v_0_U mul_29ns_28ns_57_2_1_U1277 out_k_rope_6_U out_k_rope_5_U out_k_rope_4_U out_k_rope_3_U out_k_rope_2_U out_k_rope_1_U out_k_rope_0_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 out_k_14_U out_k_13_U out_k_12_U out_k_11_U out_k_10_U out_k_9_U out_k_8_U out_k_7_U out_k_6_U out_k_5_U out_k_4_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 out_k_2_U out_k_1_U out_k_0_U out_q_rope_7_U out_q_rope_6_U out_q_rope_5_U out_q_rope_4_U out_q_rope_3_U out_q_rope_2_U out_q_rope_1_U out_q_rope_0_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 out_q_14_U out_q_13_U out_q_12_U out_q_11_U out_q_10_U out_q_9_U out_q_8_U out_q_7_U out_q_6_U out_q_5_U out_q_4_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 out_q_2_U out_q_1_U out_q_0_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U1281 icmp_ln68_fu_2594_p2 select_ln68_fu_2600_p3 icmp_fu_2619_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1282 add_ln122_fu_2743_p2 icmp_ln122_fu_2749_p2 add_ln124_fu_2767_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul7_loc_channel_U p_loc_channel_U p_loc104_channel_U p_loc105_channel_U add126_loc_channel_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_132_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>725</ID>
                    <BindInstances>add_ln132_fu_510_p2 icmp_ln132_fu_516_p2 sparsemux_33_4_32_1_1_U1359 fadd_32ns_32ns_32_1_primitive_dsp_1_U1358</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_19_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>780</ID>
                    <BindInstances>add_ln19_fu_208_p2 icmp_ln19_fu_214_p2 sparsemux_17_3_32_1_1_U1386 icmp_ln21_fu_278_p2 fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U1387</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_27_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>801</ID>
                    <BindInstances>add_ln27_fu_354_p2 icmp_ln27_fu_360_p2 sparsemux_17_3_32_1_1_U1399</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FFN_1_fu_841</InstName>
                    <ModuleName>FFN_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>841</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0</InstName>
                            <ModuleName>FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>132</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_push_tensor1d_fu_136</InstName>
                                    <ModuleName>push_tensor1d</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>136</ID>
                                    <BindInstances>add_ln12_fu_199_p2 icmp_ln12_fu_205_p2 sparsemux_17_3_32_1_1_U1419</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_push_tensor2d_bycol_fu_157</InstName>
                                    <ModuleName>push_tensor2d_bycol</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>157</ID>
                                    <BindInstances>add_ln24_fu_140_p2 icmp_ln24_fu_146_p2 icmp_ln25_fu_158_p2 select_ln24_fu_164_p3 add_ln24_3_fu_172_p2 select_ln24_3_fu_178_p3 add_ln27_3_fu_252_p2 add_ln25_fu_186_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Multiply_VecMat_fu_166</InstName>
                                    <ModuleName>Multiply_VecMat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>166</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28</InstName>
                                            <ModuleName>Multiply_VecMat_Pipeline_VITIS_LOOP_37_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>28</ID>
                                            <BindInstances>add_ln37_fu_67_p2 icmp_ln37_fu_73_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36</InstName>
                                            <ModuleName>Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>36</ID>
                                            <BindInstances>add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln43_fu_128_p2 select_ln41_fu_134_p3 select_ln41_1_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_1_fu_157_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>local_vec_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_push_tensor1d_2_fu_173</InstName>
                                    <ModuleName>push_tensor1d_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>173</ID>
                                    <BindInstances>add_ln12_fu_199_p2 icmp_ln12_fu_205_p2 sparsemux_17_3_32_1_1_U1443</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_push_tensor2d_bycol_3_fu_194</InstName>
                                    <ModuleName>push_tensor2d_bycol_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>194</ID>
                                    <BindInstances>add_ln24_fu_140_p2 icmp_ln24_fu_146_p2 icmp_ln25_fu_158_p2 select_ln24_fu_164_p3 add_ln24_2_fu_172_p2 select_ln24_2_fu_178_p3 add_ln27_2_fu_252_p2 add_ln25_fu_186_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Multiply_VecMat_4_fu_203</InstName>
                                    <ModuleName>Multiply_VecMat_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>203</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_fu_28</InstName>
                                            <ModuleName>Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>28</ID>
                                            <BindInstances>add_ln37_fu_67_p2 icmp_ln37_fu_73_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36</InstName>
                                            <ModuleName>Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>36</ID>
                                            <BindInstances>add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln4311_fu_128_p2 select_ln41_fu_134_p3 select_ln41_2_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_fu_157_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>local_vec_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Swish_fu_210</InstName>
                                    <ModuleName>Swish</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>210</ID>
                                    <BindInstances>i_23_fu_105_p2 icmp_ln52_fu_111_p2 fpext_32ns_64_1_no_dsp_1_U1469 xor_ln55_fu_132_p2 fexp_32ns_32ns_32_9_med_dsp_1_U1470 fpext_32ns_64_1_no_dsp_1_U1468 dadd_64ns_64ns_64_5_no_dsp_1_U1471 ddiv_64ns_64ns_64_30_no_dsp_1_U1473 dmul_64ns_64ns_64_4_med_dsp_1_U1472 fptrunc_64ns_32_1_no_dsp_1_U1467</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_push_tensor2d_bycol_5_fu_216</InstName>
                                    <ModuleName>push_tensor2d_bycol_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>216</ID>
                                    <BindInstances>add_ln24_fu_142_p2 icmp_ln24_fu_148_p2 icmp_ln25_fu_160_p2 select_ln24_fu_166_p3 add_ln24_1_fu_174_p2 select_ln24_1_fu_180_p3 add_ln27_1_fu_254_p2 add_ln25_fu_188_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Multiply_Vec_fu_225</InstName>
                                    <ModuleName>Multiply_Vec</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>225</ID>
                                    <BindInstances>i_29_fu_73_p2 icmp_ln64_fu_79_p2 fmul_32ns_32ns_32_1_primitive_dsp_1_x_U1481</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Multiply_VecMat_6_fu_232</InstName>
                                    <ModuleName>Multiply_VecMat_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>232</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_fu_28</InstName>
                                            <ModuleName>Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>28</ID>
                                            <BindInstances>add_ln37_fu_67_p2 icmp_ln37_fu_73_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36</InstName>
                                            <ModuleName>Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>36</ID>
                                            <BindInstances>add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln4311_fu_128_p2 select_ln41_fu_134_p3 select_ln41_1_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_1_fu_157_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>local_vec_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>z2_Silu_strm_fifo_U z3_strm_fifo_U z2_strm_fifo_U z1_strm_fifo_U W_strm_fifo_U x_strm_fifo_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>pull_tensor1d_U0</InstName>
                            <ModuleName>pull_tensor1d</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>161</ID>
                            <BindInstances>add_ln18_fu_435_p2 icmp_ln18_fu_441_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>res_strm_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_144_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>898</ID>
                    <BindInstances>add_ln144_fu_779_p2 icmp_ln144_fu_785_p2 sparsemux_17_3_32_1_1_U1568 sparsemux_33_4_32_1_1_U1569 fadd_32ns_32ns_32_1_primitive_dsp_1_U1567</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_150_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>982</ID>
                    <BindInstances>add_ln150_fu_368_p2 icmp_ln150_fu_374_p2 sparsemux_33_4_32_1_1_U1610</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021</InstName>
                    <ModuleName>llama_layer_Pipeline_VITIS_LOOP_27_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1021</ID>
                    <BindInstances>add_ln27_fu_690_p2 icmp_ln27_fu_696_p2 sparsemux_33_4_32_1_1_U1650</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_1_fu_1093</InstName>
                    <ModuleName>matmul_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1093</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>load_vec_U0</InstName>
                            <ModuleName>load_vec</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>128</ID>
                            <BindInstances>icmp_ln13_fu_403_p2 sparsemux_33_4_32_1_1_U1686 add_ln15_fu_591_p2 add_ln15_5_fu_605_p2 icmp_ln15_fu_610_p2 add_ln13_fu_616_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>load_mat_burst_U0</InstName>
                            <ModuleName>load_mat_burst</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>165</ID>
                            <BindInstances>add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_5_fu_223_p2 select_ln25_5_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_153_fu_351_p2 add_ln30_154_fu_369_p2 add_ln30_155_fu_400_p2 add_ln30_156_fu_410_p2 add_ln30_157_fu_427_p2 add_ln30_158_fu_458_p2 add_ln30_159_fu_468_p2 add_ln30_160_fu_485_p2 add_ln30_161_fu_513_p2 add_ln30_162_fu_522_p2 add_ln30_163_fu_539_p2 add_ln30_164_fu_574_p2 add_ln30_165_fu_591_p2 add_ln30_166_fu_619_p2 add_ln30_167_fu_635_p2 add_ln30_168_fu_663_p2 add_ln30_169_fu_679_p2 add_ln30_170_fu_707_p2 add_ln30_171_fu_723_p2 add_ln30_172_fu_766_p2 add_ln30_173_fu_783_p2 add_ln30_174_fu_814_p2 add_ln30_175_fu_824_p2 add_ln30_176_fu_841_p2 add_ln30_177_fu_869_p2 add_ln30_178_fu_878_p2 add_ln30_179_fu_895_p2 add_ln30_180_fu_923_p2 add_ln30_181_fu_932_p2 add_ln30_182_fu_949_p2 add_ln30_183_fu_995_p2 add_ln30_184_fu_1012_p2 add_ln30_185_fu_1037_p2 add_ln30_186_fu_1050_p2 add_ln30_187_fu_1067_p2 add_ln30_188_fu_1092_p2 add_ln30_189_fu_1102_p2 add_ln30_190_fu_1119_p2 add_ln26_fu_322_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>compute_vec_mat_U0</InstName>
                            <ModuleName>compute_vec_mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96</InstName>
                                    <ModuleName>compute_vec_mat_Pipeline_VITIS_LOOP_48_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>add_ln48_fu_403_p2 icmp_ln48_fu_409_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134</InstName>
                                    <ModuleName>compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                    <BindInstances>add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_1_fu_1106_p3 select_ln53_2_fu_1076_p3 select_ln53_3_fu_1046_p3 select_ln53_4_fu_1016_p3 select_ln53_5_fu_986_p3 select_ln53_6_fu_956_p3 select_ln53_7_fu_926_p3 select_ln53_8_fu_896_p3 select_ln53_9_fu_866_p3 select_ln53_10_fu_836_p3 select_ln53_11_fu_806_p3 select_ln53_12_fu_776_p3 select_ln53_13_fu_742_p3 select_ln53_14_fu_712_p3 select_ln53_15_fu_687_p3 select_ln53_16_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 add_ln62_fu_636_p2 icmp_ln62_1_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>matmul_1_Loop_VITIS_LOOP_112_1_proc_U0</InstName>
                            <ModuleName>matmul_1_Loop_VITIS_LOOP_112_1_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>181</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66</InstName>
                                    <ModuleName>matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>66</ID>
                                    <BindInstances>add_ln112_fu_89_p2 icmp_ln112_fu_95_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>vec_stream_U mat_stream_U res_stream_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln107_fu_1244_p2 add_ln107_1_fu_1250_p2 icmp_ln107_fu_1256_p2 add_ln37_fu_1282_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 add_ln47_fu_1315_p2 wq_fu_1324_p2 add_ln48_fu_1329_p2 wk_fu_1338_p2 add_ln49_fu_1343_p2 wv_fu_1352_p2 add_ln50_fu_1357_p2 wo_fu_1366_p2 add_ln37_1_fu_1378_p2 add_ln37_2_fu_1387_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 add_ln52_fu_1416_p2 w1_fu_1425_p2 add_ln53_fu_1431_p2 w2_fu_1440_p2 add_ln54_fu_1446_p2 w3_fu_1455_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 add_ln27_fu_1470_p2 lm_head_weight_fu_1499_p2 current_token_U current_token_19_U current_token_20_U current_token_21_U current_token_22_U current_token_23_U current_token_24_U current_token_25_U current_token_26_U current_token_27_U p_ZZ11llama_layerE13current_token_10_U p_ZZ11llama_layerE13current_token_11_U p_ZZ11llama_layerE13current_token_12_U p_ZZ11llama_layerE13current_token_13_U p_ZZ11llama_layerE13current_token_14_U p_ZZ11llama_layerE13current_token_15_U norm_output_U norm_output_35_U norm_output_36_U norm_output_37_U norm_output_38_U norm_output_39_U norm_output_40_U norm_output_41_U norm_output_42_U norm_output_43_U p_ZZ11llama_layerE11norm_output_10_U p_ZZ11llama_layerE11norm_output_11_U p_ZZ11llama_layerE11norm_output_12_U p_ZZ11llama_layerE11norm_output_13_U p_ZZ11llama_layerE11norm_output_14_U p_ZZ11llama_layerE11norm_output_15_U layer_output_U layer_output_28_U layer_output_29_U layer_output_30_U layer_output_31_U layer_output_32_U layer_output_33_U layer_output_34_U ffn_input_U ffn_input_44_U ffn_input_45_U ffn_input_46_U ffn_input_47_U ffn_input_48_U ffn_input_49_U ffn_input_50_U control_s_axi_U control_r_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem4_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_100_1</Name>
            <Loops>
                <VITIS_LOOP_100_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.611</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_1>
                        <Name>VITIS_LOOP_100_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_100_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>llama_layer.cpp:100</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_100_1>
                            <Name>VITIS_LOOP_100_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>llama_layer.cpp:100</SourceLocation>
                        </VITIS_LOOP_100_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_426_p2" SOURCE="llama_layer.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_432_p2" SOURCE="llama_layer.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_19_1</Name>
            <Loops>
                <VITIS_LOOP_19_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.868</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>772</Best-caseLatency>
                    <Average-caseLatency>772</Average-caseLatency>
                    <Worst-caseLatency>772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.088 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.088 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.088 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_1>
                        <Name>VITIS_LOOP_19_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>770</Latency>
                        <AbsoluteTimeLatency>3.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_19_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_RMS_Norm.cpp:18~llama_layer.cpp:121</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_19_1>
                            <Name>VITIS_LOOP_19_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_RMS_Norm.cpp:19~llama_layer.cpp:121</SourceLocation>
                        </VITIS_LOOP_19_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>96</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>317</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_352_p2" SOURCE="kernel_RMS_Norm.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_fu_358_p2" SOURCE="kernel_RMS_Norm.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U19" SOURCE="kernel_RMS_Norm.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="v" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_462_p2" SOURCE="kernel_RMS_Norm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmacc" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_19_1" OPTYPE="fmacc" PRAGMA="" RTLNAME="fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U20" SOURCE="kernel_RMS_Norm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_local" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_27_2</Name>
            <Loops>
                <VITIS_LOOP_27_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.887</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>774</Best-caseLatency>
                    <Average-caseLatency>774</Average-caseLatency>
                    <Worst-caseLatency>774</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.096 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.096 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.096 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>772</Latency>
                        <AbsoluteTimeLatency>3.088 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_RMS_Norm.cpp:27~llama_layer.cpp:121</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_2>
                            <Name>VITIS_LOOP_27_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_RMS_Norm.cpp:27~llama_layer.cpp:121</SourceLocation>
                        </VITIS_LOOP_27_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>224</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_690_p2" SOURCE="kernel_RMS_Norm.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_696_p2" SOURCE="kernel_RMS_Norm.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U42" SOURCE="kernel_RMS_Norm.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U40" SOURCE="kernel_RMS_Norm.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul10_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U41" SOURCE="kernel_RMS_Norm.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_124_2</Name>
            <Loops>
                <VITIS_LOOP_124_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.049</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_124_2>
                        <Name>VITIS_LOOP_124_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>3.076 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_124_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>llama_layer.cpp:124</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_124_2>
                            <Name>VITIS_LOOP_124_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>llama_layer.cpp:124</SourceLocation>
                        </VITIS_LOOP_124_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>210</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_633_p2" SOURCE="llama_layer.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_124_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln124_fu_639_p2" SOURCE="llama_layer.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_124_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U79" SOURCE="llama_layer.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.893</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:54</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>578</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mul7_out_0_fu_90_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_out_0" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_136_p2" SOURCE="kernel_MHSA.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_142_p2" SOURCE="kernel_MHSA.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_148_p2" SOURCE="kernel_MHSA.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add126_out_0_fu_154_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add126_out_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vec_7</Name>
            <Loops>
                <VITIS_LOOP_13_1>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_13_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1585</Best-caseLatency>
                    <Average-caseLatency>1585</Average-caseLatency>
                    <Worst-caseLatency>1585</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1585</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1584</Latency>
                        <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                        <IterationLatency>33</IterationLatency>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>31</Latency>
                            <AbsoluteTimeLatency>0.124 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                            <VITIS_LOOP_15_2>
                                <Name>VITIS_LOOP_15_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MatMul.cpp:15</SourceLocation>
                            </VITIS_LOOP_15_2>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln13_fu_409_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U116" SOURCE="kernel_MatMul.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_597_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_611_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_616_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_622_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_burst_8</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589838</Best-caseLatency>
                    <Average-caseLatency>589838</Average-caseLatency>
                    <Worst-caseLatency>589838</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589837</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589836</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1312</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2409</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_192_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_209_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_215_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_223_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_1_fu_229_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_257_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_287_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_351_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_369_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_400_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_4_fu_410_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_427_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_6_fu_458_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_468_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_8_fu_485_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_9_fu_513_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_10_fu_522_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_11_fu_539_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_12_fu_574_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_13_fu_591_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_14_fu_619_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_15_fu_635_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_16_fu_663_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_17_fu_679_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_18_fu_707_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_19_fu_723_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_20_fu_766_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_21_fu_783_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_22_fu_814_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_23_fu_824_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_24_fu_841_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_25_fu_869_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_26_fu_878_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_27_fu_895_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_28_fu_923_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_29_fu_932_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_30_fu_949_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_31_fu_995_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_32_fu_1012_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_33_fu_1037_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_34_fu_1050_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_35_fu_1067_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_36_fu_1092_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_37_fu_1102_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_38_fu_1119_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_322_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_403_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_409_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
            <Loops>
                <VITIS_LOOP_53_2_VITIS_LOOP_62_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589830</Best-caseLatency>
                    <Average-caseLatency>589830</Average-caseLatency>
                    <Worst-caseLatency>589830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589829</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                        <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589828</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                            <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1284</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1733</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_513_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_519_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_fu_528_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_534_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_1106_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_2_fu_1076_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_3_fu_1046_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_4_fu_1016_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_5_fu_986_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_6_fu_956_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_7_fu_926_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_8_fu_896_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_9_fu_866_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_10_fu_836_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_11_fu_806_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_12_fu_776_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_13_fu_742_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_14_fu_712_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_15_fu_687_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_16_fu_661_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_636_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_1_fu_642_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U154" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_21" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590603</Best-caseLatency>
                    <Average-caseLatency>590603</Average-caseLatency>
                    <Worst-caseLatency>590603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1315</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1841</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_1_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_2_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_3_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_4_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_5_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_6_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_7_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_8_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_9_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_10_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_11_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_12_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_13_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_14_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_15_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc</Name>
            <Loops>
                <VITIS_LOOP_112_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_1>
                        <Name>VITIS_LOOP_112_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_112_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_1>
                            <Name>VITIS_LOOP_112_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:112</SourceLocation>
                        </VITIS_LOOP_112_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_403_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_409_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_245_254_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590629</Best-caseLatency>
                    <Average-caseLatency>590629</Average-caseLatency>
                    <Worst-caseLatency>590629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.363 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.363 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.363 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590604</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590604</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2850</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4845</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vec_stream_U" SOURCE="kernel_MatMul.cpp:95" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vec_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mat_stream_U" SOURCE="kernel_MatMul.cpp:96" STORAGESIZE="32 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mat_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_stream_U" SOURCE="kernel_MatMul.cpp:97" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vec_10</Name>
            <Loops>
                <VITIS_LOOP_13_1>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_13_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1585</Best-caseLatency>
                    <Average-caseLatency>1585</Average-caseLatency>
                    <Worst-caseLatency>1585</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1585</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1584</Latency>
                        <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                        <IterationLatency>33</IterationLatency>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>31</Latency>
                            <AbsoluteTimeLatency>0.124 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                            <VITIS_LOOP_15_2>
                                <Name>VITIS_LOOP_15_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MatMul.cpp:15</SourceLocation>
                            </VITIS_LOOP_15_2>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln13_fu_409_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U236" SOURCE="kernel_MatMul.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_597_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_4_fu_611_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_616_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_622_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_burst_11</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589838</Best-caseLatency>
                    <Average-caseLatency>589838</Average-caseLatency>
                    <Worst-caseLatency>589838</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589837</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589836</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1312</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2409</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_192_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_209_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_215_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_4_fu_223_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_4_fu_229_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_257_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_287_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_115_fu_351_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_116_fu_369_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_117_fu_400_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_118_fu_410_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_119_fu_427_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_120_fu_458_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_121_fu_468_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_122_fu_485_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_123_fu_513_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_124_fu_522_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_125_fu_539_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_126_fu_574_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_127_fu_591_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_128_fu_619_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_129_fu_635_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_130_fu_663_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_131_fu_679_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_132_fu_707_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_133_fu_723_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_134_fu_766_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_135_fu_783_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_136_fu_814_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_137_fu_824_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_138_fu_841_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_139_fu_869_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_140_fu_878_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_141_fu_895_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_142_fu_923_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_143_fu_932_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_144_fu_949_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_145_fu_995_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_146_fu_1012_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_147_fu_1037_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_148_fu_1050_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_149_fu_1067_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_150_fu_1092_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_151_fu_1102_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_152_fu_1119_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_322_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_403_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_409_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
            <Loops>
                <VITIS_LOOP_53_2_VITIS_LOOP_62_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589830</Best-caseLatency>
                    <Average-caseLatency>589830</Average-caseLatency>
                    <Worst-caseLatency>589830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589829</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                        <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589828</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                            <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1284</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1733</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_513_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_519_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_fu_528_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_534_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_49_fu_1106_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_50_fu_1076_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_51_fu_1046_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_52_fu_1016_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_53_fu_986_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_54_fu_956_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_55_fu_926_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_56_fu_896_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_57_fu_866_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_58_fu_836_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_59_fu_806_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_60_fu_776_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_61_fu_742_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_62_fu_712_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_63_fu_687_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_64_fu_661_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_636_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_4_fu_642_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U274" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_75" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_12</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590603</Best-caseLatency>
                    <Average-caseLatency>590603</Average-caseLatency>
                    <Worst-caseLatency>590603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1315</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1841</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_1_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_2_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_3_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_4_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_5_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_6_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_7_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_8_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_9_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_10_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_11_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_12_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_13_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_14_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_15_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc</Name>
            <Loops>
                <VITIS_LOOP_112_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_1>
                        <Name>VITIS_LOOP_112_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_112_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_1>
                            <Name>VITIS_LOOP_112_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:112</SourceLocation>
                        </VITIS_LOOP_112_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_403_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_409_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_245_255_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590629</Best-caseLatency>
                    <Average-caseLatency>590629</Average-caseLatency>
                    <Worst-caseLatency>590629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.363 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.363 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.363 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590604</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590604</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2850</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4845</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vec_stream_U" SOURCE="kernel_MatMul.cpp:95" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vec_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mat_stream_U" SOURCE="kernel_MatMul.cpp:96" STORAGESIZE="32 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mat_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_stream_U" SOURCE="kernel_MatMul.cpp:97" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vec_13</Name>
            <Loops>
                <VITIS_LOOP_13_1>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_13_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1585</Best-caseLatency>
                    <Average-caseLatency>1585</Average-caseLatency>
                    <Worst-caseLatency>1585</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1585</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1584</Latency>
                        <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                        <IterationLatency>33</IterationLatency>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>31</Latency>
                            <AbsoluteTimeLatency>0.124 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                            <VITIS_LOOP_15_2>
                                <Name>VITIS_LOOP_15_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MatMul.cpp:15</SourceLocation>
                            </VITIS_LOOP_15_2>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln13_fu_409_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U353" SOURCE="kernel_MatMul.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_597_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_611_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_616_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_622_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_burst_14</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589838</Best-caseLatency>
                    <Average-caseLatency>589838</Average-caseLatency>
                    <Worst-caseLatency>589838</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589837</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589836</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1312</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2409</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_192_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_209_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_215_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_3_fu_223_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_3_fu_229_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_257_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_287_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_77_fu_351_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_78_fu_369_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_79_fu_400_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_80_fu_410_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_81_fu_427_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_82_fu_458_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_83_fu_468_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_84_fu_485_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_85_fu_513_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_86_fu_522_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_87_fu_539_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_88_fu_574_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_89_fu_591_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_90_fu_619_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_91_fu_635_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_92_fu_663_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_93_fu_679_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_94_fu_707_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_95_fu_723_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_96_fu_766_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_97_fu_783_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_98_fu_814_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_99_fu_824_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_100_fu_841_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_101_fu_869_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_102_fu_878_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_103_fu_895_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_104_fu_923_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_105_fu_932_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_106_fu_949_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_107_fu_995_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_108_fu_1012_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_109_fu_1037_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_110_fu_1050_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_111_fu_1067_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_112_fu_1092_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_113_fu_1102_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_114_fu_1119_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_322_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_403_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_409_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
            <Loops>
                <VITIS_LOOP_53_2_VITIS_LOOP_62_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589830</Best-caseLatency>
                    <Average-caseLatency>589830</Average-caseLatency>
                    <Worst-caseLatency>589830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589829</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                        <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589828</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                            <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1284</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1733</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_513_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_519_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_fu_528_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_534_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_33_fu_1106_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_34_fu_1076_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_35_fu_1046_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_36_fu_1016_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_37_fu_986_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_38_fu_956_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_39_fu_926_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_40_fu_896_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_41_fu_866_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_42_fu_836_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_43_fu_806_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_44_fu_776_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_45_fu_742_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_46_fu_712_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_47_fu_687_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_48_fu_661_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_636_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_3_fu_642_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U391" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_60" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_15</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590603</Best-caseLatency>
                    <Average-caseLatency>590603</Average-caseLatency>
                    <Worst-caseLatency>590603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1315</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1841</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_1_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_2_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_3_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_4_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_5_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_6_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_7_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_8_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_9_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_10_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_11_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_12_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_13_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_14_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_15_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc</Name>
            <Loops>
                <VITIS_LOOP_112_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_1>
                        <Name>VITIS_LOOP_112_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_112_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_1>
                            <Name>VITIS_LOOP_112_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:112</SourceLocation>
                        </VITIS_LOOP_112_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_403_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_409_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_245_256_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590629</Best-caseLatency>
                    <Average-caseLatency>590629</Average-caseLatency>
                    <Worst-caseLatency>590629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.363 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.363 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.363 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590604</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590604</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2850</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4845</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vec_stream_U" SOURCE="kernel_MatMul.cpp:95" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vec_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mat_stream_U" SOURCE="kernel_MatMul.cpp:96" STORAGESIZE="32 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mat_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_stream_U" SOURCE="kernel_MatMul.cpp:97" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>12</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>482</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2111</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_277_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="m_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_0_fu_287_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_292_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_1_fu_236_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_inf_fu_297_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_inf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_2_fu_242_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_NaN_fu_302_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_NaN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_fu_307_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="UnifiedRetVal_fu_923_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln413_fu_731_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln413" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_fu_736_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_260_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="e_frac_2_fu_266_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25s_39ns_63_1_1_U471" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539" STORAGESUBTYPE="" URAM="0" VARIABLE="m_frac_l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln545_fu_333_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln545" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln545_fu_360_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln545_fu_374_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln545_fu_380_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_l_fu_394_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_l" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln546_fu_508_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln546_fu_513_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_back_fu_518_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_back" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln552_fu_404_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln552" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_fu_410_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln553_fu_423_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln553_fu_429_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_1_fu_435_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_2_fu_442_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_1_U473" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_1_U473" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln563_fu_561_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln563_1_fu_567_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln563_fu_573_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_fu_581_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_36s_36_1_1_U470" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln568" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln574_fu_611_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln574" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_664_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_706_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18ns_18ns_44ns_44_4_1_U474" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_18ns_18ns_44ns_44_4_1_U474" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln616_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18ns_18ns_44ns_44_4_1_U474" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_719_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_2_fu_747_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_fu_497_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln628_1_fu_525_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_fu_753_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_2_fu_767_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln628_fu_773_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="UnifiedRetVal_fu_923_p6" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln629" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="out_sig_fu_804_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="out_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_816_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657" STORAGESUBTYPE="" URAM="0" VARIABLE="out_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln378_fu_838_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_fu_843_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_1_fu_849_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln431_fu_854_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_fu_859_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln438_fu_864_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_1_fu_870_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_2_fu_876_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_1_fu_882_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln628_fu_888_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln645_fu_894_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_fu_900_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_1_fu_906_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_4_32_1_1_U472" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="UnifiedRetVal" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U" SOURCE="" STORAGESIZE="27 512 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoPE</Name>
            <Loops>
                <VITIS_LOOP_16_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.907</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>424</Best-caseLatency>
                    <Average-caseLatency>424</Average-caseLatency>
                    <Worst-caseLatency>424</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.696 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.696 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.696 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>424</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_1>
                        <Name>VITIS_LOOP_16_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>420</Latency>
                        <AbsoluteTimeLatency>1.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>38</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_753</Instance>
                        </InstanceList>
                    </VITIS_LOOP_16_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_16_1>
                            <Name>VITIS_LOOP_16_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                        </VITIS_LOOP_16_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1696</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3229</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_838_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="closepath_fu_924_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="closepath" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="Ex_fu_1072_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln453_fu_1077_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln453" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_930_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="addr_fu_936_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="addr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln379_fu_970_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="k_fu_1039_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Mx_bits_4_fu_1050_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="Mx_bits_6_fu_1056_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_30_30_1_1_U493" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_zeros" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln504_fu_1103_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln504" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Ex_2_fu_1112_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln506_fu_1141_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_fu_1146_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln506_fu_1159_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln506_fu_1165_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_2_fu_1171_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_15ns_30_1_1_U494" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U495" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_14ns_29_1_1_U496" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="cos_result_fu_1484_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_21s_43_1_1_U497" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_13s_28_1_1_U498" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_1429_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_2_fu_1439_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U499" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U502" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_fu_1678_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_fu_1687_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_6_fu_1692_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_4_fu_1702_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_7_fu_1708_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="newexp_4_fu_1719_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300" STORAGESUBTYPE="" URAM="0" VARIABLE="newexp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="significand_fu_1749_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="significand" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U500" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U501" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_5_fu_1763_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_2_fu_1772_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_9_fu_1777_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_6_fu_1786_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_10_fu_1791_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln306_fu_1606_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln306_fu_1822_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="empty_675_fu_1851_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_675" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U503" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U504" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_fu_1003_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_2_fu_1008_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln179_fu_1013_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln186_fu_1136_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln186_fu_2009_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="sin_results_sign_3_fu_2014_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_fu_2020_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln186_fu_2027_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_fu_2032_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_5_fu_2040_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_fu_2047_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_3_fu_2055_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sign_4_fu_2061_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_2_fu_2067_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_2_fu_2074_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_and_ln179_fu_2081_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="not_and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_4_fu_2086_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_3_fu_2092_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_676_fu_2099_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_676" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_4_fu_2103_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_3_cast_fu_2111_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_3_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_2_fu_2119_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_1_1_1_U505" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="s_out_4_fu_2228_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="s_out_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="c_out_4_fu_2235_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="c_out_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U507" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U506" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_844_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="ref_4oPi_table_100_U" SOURCE="" STORAGESIZE="100 13 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="ref_4oPi_table_100" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_cos_K0_U" SOURCE="" STORAGESIZE="28 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_cos_K0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_cos_K1_U" SOURCE="" STORAGESIZE="22 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_cos_K1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_cos_K2_U" SOURCE="" STORAGESIZE="14 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_cos_K2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_K0_U" SOURCE="" STORAGESIZE="29 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_K0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_K1_U" SOURCE="" STORAGESIZE="21 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_K1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_K2_U" SOURCE="" STORAGESIZE="13 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_K2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoPE_1</Name>
            <Loops>
                <VITIS_LOOP_16_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.907</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>424</Best-caseLatency>
                    <Average-caseLatency>424</Average-caseLatency>
                    <Worst-caseLatency>424</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.696 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.696 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.696 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>424</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_1>
                        <Name>VITIS_LOOP_16_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>420</Latency>
                        <AbsoluteTimeLatency>1.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>38</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_767</Instance>
                        </InstanceList>
                    </VITIS_LOOP_16_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_16_1>
                            <Name>VITIS_LOOP_16_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                        </VITIS_LOOP_16_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1696</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3229</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_852_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="closepath_fu_938_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="closepath" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="Ex_fu_1086_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln453_fu_1091_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln453" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_944_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="addr_fu_950_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="addr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln379_fu_984_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="k_fu_1053_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Mx_bits_1_fu_1064_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="Mx_bits_3_fu_1070_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_30_30_1_1_U561" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_zeros" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln504_fu_1117_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln504" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Ex_1_fu_1126_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln506_fu_1155_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_fu_1160_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln506_fu_1173_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln506_fu_1179_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_1_fu_1185_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_15ns_30_1_1_U562" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U563" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_14ns_29_1_1_U564" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="cos_result_fu_1498_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_21s_43_1_1_U565" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_13s_28_1_1_U566" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_1443_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_1453_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U567" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U570" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_fu_1692_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_fu_1701_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_1_fu_1706_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_1_fu_1716_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_2_fu_1722_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="newexp_2_fu_1733_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300" STORAGESUBTYPE="" URAM="0" VARIABLE="newexp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="significand_fu_1763_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="significand" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U568" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U569" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_2_fu_1777_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_1_fu_1786_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_4_fu_1791_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_3_fu_1800_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_5_fu_1805_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln306_fu_1620_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln306_fu_1836_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="empty_673_fu_1865_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_673" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U571" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U572" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_fu_1017_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_1_fu_1022_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln179_fu_1027_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln186_fu_1150_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln186_fu_2023_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="sin_results_sign_1_fu_2028_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_fu_2034_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln186_fu_2041_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_fu_2046_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_2_fu_2054_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_fu_2061_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_1_fu_2069_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sign_2_fu_2075_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_1_fu_2081_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_1_fu_2088_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_and_ln179_fu_2095_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="not_and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_2_fu_2100_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_1_fu_2106_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_674_fu_2113_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_674" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_2_fu_2117_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_1_cast_fu_2125_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_1_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_1_fu_2133_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_1_1_1_U573" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="s_out_2_fu_2242_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="s_out_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="c_out_2_fu_2249_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="c_out_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U575" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U574" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_858_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="ref_4oPi_table_1001_U" SOURCE="" STORAGESIZE="100 13 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="ref_4oPi_table_1001" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="cos_K02_U" SOURCE="" STORAGESIZE="28 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="cos_K02" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="cos_K13_U" SOURCE="" STORAGESIZE="22 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="cos_K13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="cos_K24_U" SOURCE="" STORAGESIZE="14 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="cos_K24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="sin_K05_U" SOURCE="" STORAGESIZE="29 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="sin_K05" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="sin_K16_U" SOURCE="" STORAGESIZE="21 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="sin_K16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="sin_K27_U" SOURCE="" STORAGESIZE="13 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="sin_K27" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE</Name>
            <Loops>
                <CACHE_STORE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.755</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CACHE_STORE>
                        <Name>CACHE_STORE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </CACHE_STORE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:54~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <CACHE_STORE>
                            <Name>CACHE_STORE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:54~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </CACHE_STORE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_548_p2" SOURCE="kernel_MHSA.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_554_p2" SOURCE="kernel_MHSA.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U601" SOURCE="kernel_MHSA.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U602" SOURCE="kernel_MHSA.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.208</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.032 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.056 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1 ~ 512</Latency>
                        <AbsoluteTimeLatency>4.000 ns ~ 2.048 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:68~kernel_MHSA.cpp:67~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_68_1>
                            <Name>VITIS_LOOP_68_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:68~kernel_MHSA.cpp:67~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </VITIS_LOOP_68_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_278_p2" SOURCE="kernel_MHSA.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_288_p2" SOURCE="kernel_MHSA.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT</Name>
            <Loops>
                <ATT_INIT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>1573</Average-caseLatency>
                    <Worst-caseLatency>6193</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.292 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.772 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25 ~ 6193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ATT_INIT>
                        <Name>ATT_INIT</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>24 ~ 6192</Latency>
                        <AbsoluteTimeLatency>96.000 ns ~ 24.768 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>516</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 516</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1_fu_66</Instance>
                        </InstanceList>
                    </ATT_INIT>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:67~kernel_MHSA.cpp:67~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ATT_INIT>
                            <Name>ATT_INIT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:67~kernel_MHSA.cpp:67~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </ATT_INIT>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ATT_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_105_p2" SOURCE="kernel_MHSA.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ATT_INIT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_111_p2" SOURCE="kernel_MHSA.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP</Name>
            <Loops>
                <LOAD_K_CACHE_VITIS_LOOP_83_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_K_CACHE_VITIS_LOOP_83_2>
                        <Name>LOAD_K_CACHE_VITIS_LOOP_83_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </LOAD_K_CACHE_VITIS_LOOP_83_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:83~kernel_MHSA.cpp:75~kernel_MHSA.cpp:80~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LOAD_K_CACHE_VITIS_LOOP_83_2>
                            <Name>LOAD_K_CACHE_VITIS_LOOP_83_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:82~kernel_MHSA.cpp:75~kernel_MHSA.cpp:80~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </LOAD_K_CACHE_VITIS_LOOP_83_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>405</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>785</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_297_p2" SOURCE="kernel_MHSA.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_83_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_303_p2" SOURCE="kernel_MHSA.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_83_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_319_p2" SOURCE="kernel_MHSA.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_83_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_fu_325_p3" SOURCE="kernel_MHSA.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_3_fu_333_p2" SOURCE="kernel_MHSA.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_83_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_1_fu_339_p3" SOURCE="kernel_MHSA.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_83_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_347_p2" SOURCE="kernel_MHSA.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_447_p2" SOURCE="kernel_MHSA.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_424_p2" SOURCE="kernel_MHSA.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD</Name>
            <Loops>
                <Q_LOAD/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.744</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.264 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.264 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.264 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Q_LOAD>
                        <Name>Q_LOAD</Name>
                        <Slack>2.92</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </Q_LOAD>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:89~kernel_MHSA.cpp:75~kernel_MHSA.cpp:80~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Q_LOAD>
                            <Name>Q_LOAD</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:89~kernel_MHSA.cpp:75~kernel_MHSA.cpp:80~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </Q_LOAD>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2067</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Q_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1152_p2" SOURCE="kernel_MHSA.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Q_LOAD" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_1158_p2" SOURCE="kernel_MHSA.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Q_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1186_p2" SOURCE="kernel_MHSA.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="Q_LOAD" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U674" SOURCE="kernel_MHSA.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="q_head_local" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE</Name>
            <Loops>
                <TOKEN_COMPUTE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.486</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>137</Best-caseLatency>
                    <Average-caseLatency>2177</Average-caseLatency>
                    <Worst-caseLatency>4225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.708 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16 ~ 4104</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TOKEN_COMPUTE>
                        <Name>TOKEN_COMPUTE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>135 ~ 4223</Latency>
                        <AbsoluteTimeLatency>0.540 us ~ 16.892 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>136</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </TOKEN_COMPUTE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:94~kernel_MHSA.cpp:75~kernel_MHSA.cpp:80~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <TOKEN_COMPUTE>
                            <Name>TOKEN_COMPUTE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:94~kernel_MHSA.cpp:75~kernel_MHSA.cpp:80~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </TOKEN_COMPUTE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>25</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6247</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5793</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_1922_p2" SOURCE="kernel_MHSA.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_fu_1782_p2" SOURCE="kernel_MHSA.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U758" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_2_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U759" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_3_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U760" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_4_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U761" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_5_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U762" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_6_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U763" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_7_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U758" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_10_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U759" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_11_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U760" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_12_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U761" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_13_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U762" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_14_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U763" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_15_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U758" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_18_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U759" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_19_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U760" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_20_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U761" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_21_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U762" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_22_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U763" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_23_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U758" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_26_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U759" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_27_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U760" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_28_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U761" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_29_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U762" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_30_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U763" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_31_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U758" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_34_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U759" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_35_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U760" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_36_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U761" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_37_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U762" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_38_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U763" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_39_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U758" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_42_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U759" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_43_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U760" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_44_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U761" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_45_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U762" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_46_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U763" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_47_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U758" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_50_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U759" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_51_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U760" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_52_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U761" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_53_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U762" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_54_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U763" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_55_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U758" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_58_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U759" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_59_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U760" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_60_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U761" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_61_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U762" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_62_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U763" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_63_i_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755" SOURCE="kernel_MHSA.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U764" SOURCE="kernel_MHSA.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul107_i_i_i_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE</Name>
            <Loops>
                <HEAD_COMPUTE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <HEAD_COMPUTE>
                        <Name>HEAD_COMPUTE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_fu_440</Instance>
                            <Instance>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD_fu_457</Instance>
                            <Instance>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE_fu_542</Instance>
                        </InstanceList>
                    </HEAD_COMPUTE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:75~kernel_MHSA.cpp:75~kernel_MHSA.cpp:80~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <HEAD_COMPUTE>
                            <Name>HEAD_COMPUTE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:75~kernel_MHSA.cpp:75~kernel_MHSA.cpp:80~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </HEAD_COMPUTE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>25</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8787</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6914</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_0_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_0_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_1_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_1_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_2_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_2_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_3_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_3_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_4_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_4_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_5_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_5_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_6_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_6_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_7_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_7_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_656_p2" SOURCE="kernel_MHSA.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="HEAD_COMPUTE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_662_p2" SOURCE="kernel_MHSA.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_680_p2" SOURCE="kernel_MHSA.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_softmax</Name>
            <Loops>
                <load/>
                <find_max/>
                <compute/>
                <normalize/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>1569</Average-caseLatency>
                    <Worst-caseLatency>3105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.276 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38 ~ 3105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load>
                        <Name>load</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1 ~ 768</Latency>
                        <AbsoluteTimeLatency>4.000 ns ~ 3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </load>
                    <find_max>
                        <Name>find_max</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>384</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4 ~ 770</Latency>
                        <AbsoluteTimeLatency>16.000 ns ~ 3.080 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </find_max>
                    <compute>
                        <Name>compute</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>12 ~ 779</Latency>
                        <AbsoluteTimeLatency>48.000 ns ~ 3.116 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </compute>
                    <normalize>
                        <Name>normalize</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>12 ~ 779</Latency>
                        <AbsoluteTimeLatency>48.000 ns ~ 3.116 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </normalize>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_Softmax.cpp:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <load>
                            <Name>load</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:9</SourceLocation>
                        </load>
                        <find_max>
                            <Name>find_max</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:16</SourceLocation>
                        </find_max>
                        <compute>
                            <Name>compute</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:26</SourceLocation>
                        </compute>
                        <normalize>
                            <Name>normalize</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:34</SourceLocation>
                        </normalize>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>920</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1804</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="vec_local_U" SOURCE="kernel_Softmax.cpp:6" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_256_p2" SOURCE="kernel_Softmax.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="load" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln9_fu_266_p2" SOURCE="kernel_Softmax.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_296_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_fu_370_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_1_fu_376_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_382_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_2_fu_388_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_3_fu_394_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_1_fu_400_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U887" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_fu_414_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_1_fu_420_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="find_max" OPTYPE="select" PRAGMA="" RTLNAME="max_val_3_fu_432_p3" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_310_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_1_fu_325_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_4_fu_474_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_5_fu_480_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_2_fu_486_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_6_fu_492_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_7_fu_498_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_3_fu_504_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U887" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_2_fu_517_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_3_fu_523_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="find_max" OPTYPE="select" PRAGMA="" RTLNAME="max_val_5_fu_529_p3" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_426_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_536_p2" SOURCE="kernel_Softmax.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="compute" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_546_p2" SOURCE="kernel_Softmax.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="compute" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_primitive_dsp_1_U884" SOURCE="kernel_Softmax.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="8" LOOP="compute" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_9_med_dsp_1_U888" SOURCE="kernel_Softmax.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="compute" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U885" SOURCE="kernel_Softmax.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_586_p2" SOURCE="kernel_Softmax.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="normalize" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln34_fu_596_p2" SOURCE="kernel_Softmax.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="normalize" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U886" SOURCE="kernel_Softmax.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS</Name>
            <Loops>
                <SOFTMAX_HEADS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>481</Best-caseLatency>
                    <Average-caseLatency>18853</Average-caseLatency>
                    <Worst-caseLatency>37285</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.924 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.412 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.149 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>481 ~ 37285</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SOFTMAX_HEADS>
                        <Name>SOFTMAX_HEADS</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>480 ~ 37284</Latency>
                        <AbsoluteTimeLatency>1.920 us ~ 0.149 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>40</min>
                                <max>3107</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>40 ~ 3107</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_kernel_softmax_fu_104</Instance>
                        </InstanceList>
                    </SOFTMAX_HEADS>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:110~kernel_MHSA.cpp:110~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <SOFTMAX_HEADS>
                            <Name>SOFTMAX_HEADS</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:110~kernel_MHSA.cpp:110~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </SOFTMAX_HEADS>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>936</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2009</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SOFTMAX_HEADS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_130_p2" SOURCE="kernel_MHSA.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SOFTMAX_HEADS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_136_p2" SOURCE="kernel_MHSA.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT</Name>
            <Loops>
                <XB_INIT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.049</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <XB_INIT>
                        <Name>XB_INIT</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </XB_INIT>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:116~kernel_MHSA.cpp:116~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <XB_INIT>
                            <Name>XB_INIT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:116~kernel_MHSA.cpp:116~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </XB_INIT>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XB_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_406_p2" SOURCE="kernel_MHSA.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="XB_INIT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln116_fu_412_p2" SOURCE="kernel_MHSA.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP</Name>
            <Loops>
                <LOAD_V_CACHE_VITIS_LOOP_130_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_V_CACHE_VITIS_LOOP_130_3>
                        <Name>LOAD_V_CACHE_VITIS_LOOP_130_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </LOAD_V_CACHE_VITIS_LOOP_130_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:130~kernel_MHSA.cpp:122~kernel_MHSA.cpp:127~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LOAD_V_CACHE_VITIS_LOOP_130_3>
                            <Name>LOAD_V_CACHE_VITIS_LOOP_130_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:129~kernel_MHSA.cpp:122~kernel_MHSA.cpp:127~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </LOAD_V_CACHE_VITIS_LOOP_130_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>405</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>785</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_130_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_2_fu_297_p2" SOURCE="kernel_MHSA.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_130_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln129_fu_303_p2" SOURCE="kernel_MHSA.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_130_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln130_fu_319_p2" SOURCE="kernel_MHSA.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_130_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln129_fu_325_p3" SOURCE="kernel_MHSA.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_130_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_3_fu_333_p2" SOURCE="kernel_MHSA.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_130_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln129_1_fu_339_p3" SOURCE="kernel_MHSA.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln129_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_130_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_347_p2" SOURCE="kernel_MHSA.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_130_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_1_fu_447_p2" SOURCE="kernel_MHSA.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_130_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_424_p2" SOURCE="kernel_MHSA.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC</Name>
            <Loops>
                <TOKEN_STREAM_VALUE_MAC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>8200</Average-caseLatency>
                    <Worst-caseLatency>16392</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>65.568 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34 ~ 16386</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TOKEN_STREAM_VALUE_MAC>
                        <Name>TOKEN_STREAM_VALUE_MAC</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>8192</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>38 ~ 16390</Latency>
                        <AbsoluteTimeLatency>0.152 us ~ 65.560 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </TOKEN_STREAM_VALUE_MAC>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:144~kernel_MHSA.cpp:122~kernel_MHSA.cpp:127~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <TOKEN_STREAM_VALUE_MAC>
                            <Name>TOKEN_STREAM_VALUE_MAC</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:141~kernel_MHSA.cpp:122~kernel_MHSA.cpp:127~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </TOKEN_STREAM_VALUE_MAC>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2616</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5689</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_1674_p2" SOURCE="kernel_MHSA.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_1680_p2" SOURCE="kernel_MHSA.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_fu_1700_p3" SOURCE="kernel_MHSA.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_1768_p2" SOURCE="kernel_MHSA.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_fu_1774_p3" SOURCE="kernel_MHSA.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_4_32_1_1_U941" SOURCE="kernel_MHSA.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="att_weight" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln147_fu_1722_p2" SOURCE="kernel_MHSA.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="v_val_fu_1970_p3" SOURCE="kernel_MHSA.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="v_val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U942" SOURCE="kernel_MHSA.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln147_fu_1981_p3" SOURCE="kernel_MHSA.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln147_1_fu_1992_p3" SOURCE="kernel_MHSA.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln147_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="v_val_1_fu_1999_p3" SOURCE="kernel_MHSA.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="v_val_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U943" SOURCE="kernel_MHSA.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U944" SOURCE="kernel_MHSA.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U945" SOURCE="kernel_MHSA.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_1845_p2" SOURCE="kernel_MHSA.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK</Name>
            <Loops>
                <ACCUM_WRITEBACK/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.575</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ACCUM_WRITEBACK>
                        <Name>ACCUM_WRITEBACK</Name>
                        <Slack>2.92</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </ACCUM_WRITEBACK>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:153~kernel_MHSA.cpp:122~kernel_MHSA.cpp:127~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ACCUM_WRITEBACK>
                            <Name>ACCUM_WRITEBACK</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:153~kernel_MHSA.cpp:122~kernel_MHSA.cpp:127~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </ACCUM_WRITEBACK>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2713</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U1034" SOURCE="kernel_MHSA.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U1035" SOURCE="kernel_MHSA.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U1036" SOURCE="kernel_MHSA.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U1037" SOURCE="kernel_MHSA.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_1372_p2" SOURCE="kernel_MHSA.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vec_16</Name>
            <Loops>
                <VITIS_LOOP_13_1>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_13_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1585</Best-caseLatency>
                    <Average-caseLatency>1585</Average-caseLatency>
                    <Worst-caseLatency>1585</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1585</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1584</Latency>
                        <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                        <IterationLatency>33</IterationLatency>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>31</Latency>
                            <AbsoluteTimeLatency>0.124 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                            <VITIS_LOOP_15_2>
                                <Name>VITIS_LOOP_15_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MatMul.cpp:15</SourceLocation>
                            </VITIS_LOOP_15_2>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln13_fu_377_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1119" SOURCE="kernel_MatMul.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_565_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_579_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_584_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_590_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_burst_17</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589838</Best-caseLatency>
                    <Average-caseLatency>589838</Average-caseLatency>
                    <Worst-caseLatency>589838</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589837</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589836</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1312</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2409</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_192_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_209_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_215_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_2_fu_223_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_2_fu_229_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_257_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_287_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_39_fu_351_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_40_fu_369_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_41_fu_400_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_42_fu_410_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_43_fu_427_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_44_fu_458_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_45_fu_468_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_46_fu_485_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_47_fu_513_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_48_fu_522_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_49_fu_539_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_50_fu_574_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_51_fu_591_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_52_fu_619_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_53_fu_635_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_54_fu_663_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_55_fu_679_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_56_fu_707_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_57_fu_723_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_58_fu_766_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_59_fu_783_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_60_fu_814_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_61_fu_824_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_62_fu_841_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_63_fu_869_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_64_fu_878_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_65_fu_895_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_66_fu_923_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_67_fu_932_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_68_fu_949_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_69_fu_995_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_70_fu_1012_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_71_fu_1037_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_72_fu_1050_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_73_fu_1067_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_74_fu_1092_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_75_fu_1102_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_76_fu_1119_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_322_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_403_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_409_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
            <Loops>
                <VITIS_LOOP_53_2_VITIS_LOOP_62_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589830</Best-caseLatency>
                    <Average-caseLatency>589830</Average-caseLatency>
                    <Worst-caseLatency>589830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589829</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                        <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589828</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                            <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1284</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1733</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_513_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_519_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_fu_528_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_534_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_17_fu_1106_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_18_fu_1076_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_19_fu_1046_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_20_fu_1016_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_21_fu_986_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_22_fu_956_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_23_fu_926_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_24_fu_896_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_25_fu_866_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_26_fu_836_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_27_fu_806_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_28_fu_776_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_29_fu_742_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_30_fu_712_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_31_fu_687_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_32_fu_661_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_636_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_2_fu_642_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1157" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_45" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_18</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590603</Best-caseLatency>
                    <Average-caseLatency>590603</Average-caseLatency>
                    <Worst-caseLatency>590603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1315</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1841</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_1_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_2_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_3_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_4_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_5_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_6_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_7_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_8_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_9_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_10_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_11_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_12_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_13_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_14_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_15_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_245_1_Loop_VITIS_LOOP_112_1_proc</Name>
            <Loops>
                <VITIS_LOOP_112_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_1>
                        <Name>VITIS_LOOP_112_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_112_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_1>
                            <Name>VITIS_LOOP_112_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:112</SourceLocation>
                        </VITIS_LOOP_112_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_403_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_409_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_245_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590629</Best-caseLatency>
                    <Average-caseLatency>590629</Average-caseLatency>
                    <Worst-caseLatency>590629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.363 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.363 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.363 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590604</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590604</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:103</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2850</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4845</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vec_stream_U" SOURCE="kernel_MatMul.cpp:95" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vec_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mat_stream_U" SOURCE="kernel_MatMul.cpp:96" STORAGESIZE="32 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mat_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_stream_U" SOURCE="kernel_MatMul.cpp:97" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE</Name>
            <Loops>
                <OUTPUT_WRITE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.673</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTPUT_WRITE>
                        <Name>OUTPUT_WRITE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>3.076 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </OUTPUT_WRITE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:165~kernel_MHSA.cpp:165~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OUTPUT_WRITE>
                            <Name>OUTPUT_WRITE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:165~kernel_MHSA.cpp:165~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </OUTPUT_WRITE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>210</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_633_p2" SOURCE="kernel_MHSA.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln165_fu_639_p2" SOURCE="kernel_MHSA.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1236" SOURCE="kernel_MHSA.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1_Block_entry_current_token_fb_proc</Name>
            <Loops>
                <HEAD_STREAM/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <HEAD_STREAM>
                        <Name>HEAD_STREAM</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_fu_2238</Instance>
                            <Instance>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2294</Instance>
                            <Instance>grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK_fu_2384</Instance>
                        </InstanceList>
                    </HEAD_STREAM>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:122~kernel_MHSA.cpp:122~kernel_MHSA.cpp:127~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <HEAD_STREAM>
                            <Name>HEAD_STREAM</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:122~kernel_MHSA.cpp:122~kernel_MHSA.cpp:127~kernel_MHSA.cpp:54~kernel_MHSA.cpp:54</SourceLocation>
                        </HEAD_STREAM>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>227</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>75</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>32829</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55127</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>8</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_7_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_7_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_6_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_6_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_5_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_5_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_4_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_4_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_3_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_3_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_2_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_2_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_1_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_1_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_0_i_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_0_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_11_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_10_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_9_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_8_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_7_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_6_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_5_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_4_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_3_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_2_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_1_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_0_U" SOURCE="" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="att_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_15_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_14_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_13_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_12_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1281" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_10_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_9_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_8_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_6_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_5_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_4_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_3_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_2_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_1_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb2_0_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1282" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_14_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_13_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_12_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_10_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_9_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_8_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_7_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_6_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_5_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_4_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_3_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_2_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_1_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="xb_0_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="xb_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_14_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="mul_29ns_28ns_57_2_1_U1277" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_12_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_11_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_10_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_9_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_8_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_7_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_6_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_5_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_4_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_2_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_1_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_v_0_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_v_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="mul_29ns_28ns_57_2_1_U1277" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_6_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_5_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_4_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_3_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_2_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_1_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_0_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_k_rope_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_14_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_13_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_12_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_11_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_10_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_9_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_8_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_7_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_6_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_5_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_4_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_2_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_1_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_k_0_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_k_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_7_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_6_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_5_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_4_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_3_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_2_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_1_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_0_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_q_rope_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_14_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_13_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_12_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_11_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_10_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_9_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_8_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_7_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_6_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_5_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_4_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_2_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_1_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="out_q_0_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="out_q_0" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279" SOURCE="kernel_MHSA.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1281" SOURCE="kernel_MHSA.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln68_fu_2594_p2" SOURCE="kernel_MHSA.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_2600_p3" SOURCE="kernel_MHSA.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_fu_2619_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1282" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="umax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_STREAM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_2743_p2" SOURCE="kernel_MHSA.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="HEAD_STREAM" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_2749_p2" SOURCE="kernel_MHSA.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_STREAM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_2767_p2" SOURCE="kernel_MHSA.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:67</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>227</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>75</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>33573</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55892</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>8</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mul7_loc_channel_U" SOURCE="kernel_MHSA.cpp:67" STORAGESIZE="23 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mul7_loc_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc_channel_U" SOURCE="kernel_MHSA.cpp:67" STORAGESIZE="64 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_loc_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc104_channel_U" SOURCE="kernel_MHSA.cpp:67" STORAGESIZE="64 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_loc104_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc105_channel_U" SOURCE="kernel_MHSA.cpp:67" STORAGESIZE="33 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_loc105_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add126_loc_channel_U" SOURCE="kernel_MHSA.cpp:67" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add126_loc_channel" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_132_3</Name>
            <Loops>
                <VITIS_LOOP_132_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.630</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>772</Best-caseLatency>
                    <Average-caseLatency>772</Average-caseLatency>
                    <Worst-caseLatency>772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.088 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.088 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.088 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_3>
                        <Name>VITIS_LOOP_132_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>770</Latency>
                        <AbsoluteTimeLatency>3.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_132_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>llama_layer.cpp:132</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_132_3>
                            <Name>VITIS_LOOP_132_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>llama_layer.cpp:132</SourceLocation>
                        </VITIS_LOOP_132_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>149</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_510_p2" SOURCE="llama_layer.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_516_p2" SOURCE="llama_layer.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_132_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1359" SOURCE="llama_layer.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_132_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1358" SOURCE="llama_layer.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_19_11</Name>
            <Loops>
                <VITIS_LOOP_19_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.868</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>772</Best-caseLatency>
                    <Average-caseLatency>772</Average-caseLatency>
                    <Worst-caseLatency>772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.088 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.088 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.088 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_1>
                        <Name>VITIS_LOOP_19_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>770</Latency>
                        <AbsoluteTimeLatency>3.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_19_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_RMS_Norm.cpp:18~llama_layer.cpp:138</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_19_1>
                            <Name>VITIS_LOOP_19_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_RMS_Norm.cpp:19~llama_layer.cpp:138</SourceLocation>
                        </VITIS_LOOP_19_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>95</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>253</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_208_p2" SOURCE="kernel_RMS_Norm.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_fu_214_p2" SOURCE="kernel_RMS_Norm.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U1386" SOURCE="kernel_RMS_Norm.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="v" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_278_p2" SOURCE="kernel_RMS_Norm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmacc" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_19_1" OPTYPE="fmacc" PRAGMA="" RTLNAME="fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U1387" SOURCE="kernel_RMS_Norm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_local_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_27_22</Name>
            <Loops>
                <VITIS_LOOP_27_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.887</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>774</Best-caseLatency>
                    <Average-caseLatency>774</Average-caseLatency>
                    <Worst-caseLatency>774</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.096 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.096 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.096 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>772</Latency>
                        <AbsoluteTimeLatency>3.088 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_RMS_Norm.cpp:27~llama_layer.cpp:138</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_2>
                            <Name>VITIS_LOOP_27_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_RMS_Norm.cpp:27~llama_layer.cpp:138</SourceLocation>
                        </VITIS_LOOP_27_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>345</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_354_p2" SOURCE="kernel_RMS_Norm.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_360_p2" SOURCE="kernel_RMS_Norm.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U1399" SOURCE="kernel_RMS_Norm.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_tensor1d</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:12</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_199_p2" SOURCE="kernel_FFN.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_205_p2" SOURCE="kernel_FFN.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U1419" SOURCE="kernel_FFN.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_tensor2d_bycol</Name>
            <Loops>
                <VITIS_LOOP_24_1_VITIS_LOOP_25_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.516</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359310</Best-caseLatency>
                    <Average-caseLatency>2359310</Average-caseLatency>
                    <Worst-caseLatency>2359310</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.437 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359297</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                        <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2359308</Latency>
                        <AbsoluteTimeLatency>9.437 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                            <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:24</SourceLocation>
                        </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>222</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_140_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_146_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_158_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_164_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_3_fu_172_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_3_fu_178_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_252_p2" SOURCE="kernel_FFN.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_Pipeline_VITIS_LOOP_37_1</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_37_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_1>
                            <Name>VITIS_LOOP_37_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_67_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_73_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_41_2_VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4718595</Best-caseLatency>
                    <Average-caseLatency>4718595</Average-caseLatency>
                    <Worst-caseLatency>4718595</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.874 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.874 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.874 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4718594</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4718593</Latency>
                        <AbsoluteTimeLatency>18.874 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                            <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_FFN.cpp:41</SourceLocation>
                        </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>73</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>262</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_113_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_119_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_128_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_134_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_1_fu_176_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_151_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_1_fu_157_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4719368</Best-caseLatency>
                    <Average-caseLatency>4719368</Average-caseLatency>
                    <Worst-caseLatency>4719368</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.877 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.877 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.877 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4719368</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>102</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>337</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_vec_U" SOURCE="kernel_FFN.cpp:36" STORAGESIZE="32 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_vec" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_tensor1d_2</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:12</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_199_p2" SOURCE="kernel_FFN.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_205_p2" SOURCE="kernel_FFN.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U1443" SOURCE="kernel_FFN.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_tensor2d_bycol_3</Name>
            <Loops>
                <VITIS_LOOP_24_1_VITIS_LOOP_25_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.516</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359310</Best-caseLatency>
                    <Average-caseLatency>2359310</Average-caseLatency>
                    <Worst-caseLatency>2359310</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.437 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359297</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                        <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2359308</Latency>
                        <AbsoluteTimeLatency>9.437 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                            <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:24</SourceLocation>
                        </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>222</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_140_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_146_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_158_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_164_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_172_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_2_fu_178_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_252_p2" SOURCE="kernel_FFN.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_37_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_1>
                            <Name>VITIS_LOOP_37_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_67_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_73_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_41_2_VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4718595</Best-caseLatency>
                    <Average-caseLatency>4718595</Average-caseLatency>
                    <Worst-caseLatency>4718595</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.874 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.874 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.874 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4718594</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4718593</Latency>
                        <AbsoluteTimeLatency>18.874 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                            <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_FFN.cpp:41</SourceLocation>
                        </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>73</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>262</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_113_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_119_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln4311_fu_128_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln4311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_134_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_2_fu_176_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_151_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_157_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4719368</Best-caseLatency>
                    <Average-caseLatency>4719368</Average-caseLatency>
                    <Worst-caseLatency>4719368</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.877 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.877 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.877 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4719368</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>102</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>337</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_vec_U" SOURCE="kernel_FFN.cpp:36" STORAGESIZE="32 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_vec" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Swish</Name>
            <Loops>
                <VITIS_LOOP_52_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.755</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3119</Best-caseLatency>
                    <Average-caseLatency>3119</Average-caseLatency>
                    <Worst-caseLatency>3119</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.476 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.476 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.476 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_1>
                        <Name>VITIS_LOOP_52_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>3072</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3117</Latency>
                        <AbsoluteTimeLatency>12.468 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_52_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_52_1>
                            <Name>VITIS_LOOP_52_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:52</SourceLocation>
                        </VITIS_LOOP_52_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1039</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2081</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="i_23_fu_105_p2" SOURCE="kernel_FFN.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="i_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_111_p2" SOURCE="kernel_FFN.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U1469" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln55_fu_132_p2" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="8" LOOP="VITIS_LOOP_52_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_9_med_dsp_1_U1470" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U1468" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="conv1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_52_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_no_dsp_1_U1471" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="29" LOOP="VITIS_LOOP_52_1" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_30_no_dsp_1_U1473" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="3" LOOP="VITIS_LOOP_52_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_med_dsp_1_U1472" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fptrunc" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_1_no_dsp_1_U1467" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_Vec</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.577</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3075</Best-caseLatency>
                    <Average-caseLatency>3075</Average-caseLatency>
                    <Worst-caseLatency>3075</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>3072</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3073</Latency>
                        <AbsoluteTimeLatency>12.292 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_1>
                            <Name>VITIS_LOOP_64_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:64</SourceLocation>
                        </VITIS_LOOP_64_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>49</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="i_29_fu_73_p2" SOURCE="kernel_FFN.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="i_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_79_p2" SOURCE="kernel_FFN.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_x_U1481" SOURCE="kernel_FFN.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_tensor2d_bycol_5</Name>
            <Loops>
                <VITIS_LOOP_24_1_VITIS_LOOP_25_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.516</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359310</Best-caseLatency>
                    <Average-caseLatency>2359310</Average-caseLatency>
                    <Worst-caseLatency>2359310</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.437 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359297</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                        <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2359308</Latency>
                        <AbsoluteTimeLatency>9.437 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                            <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:24</SourceLocation>
                        </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>222</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>314</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_142_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_148_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_160_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_166_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_174_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_1_fu_180_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_254_p2" SOURCE="kernel_FFN.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_188_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3074</Best-caseLatency>
                    <Average-caseLatency>3074</Average-caseLatency>
                    <Worst-caseLatency>3074</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.296 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.296 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.296 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>3072</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3072</Latency>
                        <AbsoluteTimeLatency>12.288 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_37_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_1>
                            <Name>VITIS_LOOP_37_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_67_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_73_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_41_2_VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4718595</Best-caseLatency>
                    <Average-caseLatency>4718595</Average-caseLatency>
                    <Worst-caseLatency>4718595</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.874 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.874 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.874 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4718594</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4718593</Latency>
                        <AbsoluteTimeLatency>18.874 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                            <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_FFN.cpp:41</SourceLocation>
                        </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_113_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_119_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln4311_fu_128_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln4311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_134_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_1_fu_176_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_151_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_1_fu_157_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4721672</Best-caseLatency>
                    <Average-caseLatency>4721672</Average-caseLatency>
                    <Worst-caseLatency>4721672</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.887 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.887 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.887 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4721672</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>111</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>300</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_vec_U" SOURCE="kernel_FFN.cpp:36" STORAGESIZE="32 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_vec" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.516</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21241426</Best-caseLatency>
                    <Average-caseLatency>21241426</Average-caseLatency>
                    <Worst-caseLatency>21241426</Worst-caseLatency>
                    <Best-caseRealTimeLatency>84.966 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>84.966 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>84.966 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21241426</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:98~kernel_FFN.cpp:98</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2847</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5328</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>3</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="z2_Silu_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="z2_Silu_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="z3_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="z3_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="z2_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="z2_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="z1_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="z1_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="W_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="W_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="x_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="x_strm" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pull_tensor1d</Name>
            <Loops>
                <VITIS_LOOP_18_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_18_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:18</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_18_1>
                            <Name>VITIS_LOOP_18_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:18</SourceLocation>
                        </VITIS_LOOP_18_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_435_p2" SOURCE="kernel_FFN.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_441_p2" SOURCE="kernel_FFN.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFN_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.516</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21241426</Best-caseLatency>
                    <Average-caseLatency>21241426</Average-caseLatency>
                    <Worst-caseLatency>21241426</Worst-caseLatency>
                    <Best-caseRealTimeLatency>84.966 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>84.966 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>84.966 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>21241427</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>21241427</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:85</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2931</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5469</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>3</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_strm_U" SOURCE="kernel_FFN.cpp:85" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_strm" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_144_4</Name>
            <Loops>
                <VITIS_LOOP_144_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.630</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>772</Best-caseLatency>
                    <Average-caseLatency>772</Average-caseLatency>
                    <Worst-caseLatency>772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.088 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.088 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.088 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_144_4>
                        <Name>VITIS_LOOP_144_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>770</Latency>
                        <AbsoluteTimeLatency>3.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_144_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>llama_layer.cpp:144</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_144_4>
                            <Name>VITIS_LOOP_144_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>llama_layer.cpp:144</SourceLocation>
                        </VITIS_LOOP_144_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>150</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_779_p2" SOURCE="llama_layer.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_144_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_785_p2" SOURCE="llama_layer.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_144_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U1568" SOURCE="llama_layer.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_144_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1569" SOURCE="llama_layer.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_144_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1567" SOURCE="llama_layer.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_150_5</Name>
            <Loops>
                <VITIS_LOOP_150_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.667</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_150_5>
                        <Name>VITIS_LOOP_150_5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_150_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>llama_layer.cpp:150</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_150_5>
                            <Name>VITIS_LOOP_150_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>llama_layer.cpp:150</SourceLocation>
                        </VITIS_LOOP_150_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_368_p2" SOURCE="llama_layer.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln150_fu_374_p2" SOURCE="llama_layer.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_150_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1610" SOURCE="llama_layer.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_19_13</Name>
            <Loops>
                <VITIS_LOOP_19_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.868</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>772</Best-caseLatency>
                    <Average-caseLatency>772</Average-caseLatency>
                    <Worst-caseLatency>772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.088 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.088 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.088 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_1>
                        <Name>VITIS_LOOP_19_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>770</Latency>
                        <AbsoluteTimeLatency>3.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_19_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_RMS_Norm.cpp:18~llama_layer.cpp:160</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_19_1>
                            <Name>VITIS_LOOP_19_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_RMS_Norm.cpp:19~llama_layer.cpp:160</SourceLocation>
                        </VITIS_LOOP_19_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>96</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>317</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_352_p2" SOURCE="kernel_RMS_Norm.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_fu_358_p2" SOURCE="kernel_RMS_Norm.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1629" SOURCE="kernel_RMS_Norm.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="v" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_462_p2" SOURCE="kernel_RMS_Norm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmacc" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_19_1" OPTYPE="fmacc" PRAGMA="" RTLNAME="fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U1630" SOURCE="kernel_RMS_Norm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_local_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer_Pipeline_VITIS_LOOP_27_24</Name>
            <Loops>
                <VITIS_LOOP_27_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.887</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>774</Best-caseLatency>
                    <Average-caseLatency>774</Average-caseLatency>
                    <Worst-caseLatency>774</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.096 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.096 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.096 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>772</Latency>
                        <AbsoluteTimeLatency>3.088 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_RMS_Norm.cpp:27~llama_layer.cpp:160</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_2>
                            <Name>VITIS_LOOP_27_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_RMS_Norm.cpp:27~llama_layer.cpp:160</SourceLocation>
                        </VITIS_LOOP_27_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>224</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>353</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_690_p2" SOURCE="kernel_RMS_Norm.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_696_p2" SOURCE="kernel_RMS_Norm.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1650" SOURCE="kernel_RMS_Norm.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vec</Name>
            <Loops>
                <VITIS_LOOP_13_1>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_13_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1585</Best-caseLatency>
                    <Average-caseLatency>1585</Average-caseLatency>
                    <Worst-caseLatency>1585</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1585</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1584</Latency>
                        <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                        <IterationLatency>33</IterationLatency>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>31</Latency>
                            <AbsoluteTimeLatency>0.124 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                            <VITIS_LOOP_15_2>
                                <Name>VITIS_LOOP_15_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MatMul.cpp:15</SourceLocation>
                            </VITIS_LOOP_15_2>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln13_fu_403_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1686" SOURCE="kernel_MatMul.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_591_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_5_fu_605_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_610_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_616_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_burst</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589838</Best-caseLatency>
                    <Average-caseLatency>589838</Average-caseLatency>
                    <Worst-caseLatency>589838</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589837</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589836</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1312</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2409</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_192_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_209_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_215_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_5_fu_223_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_5_fu_229_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_257_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_287_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_153_fu_351_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_154_fu_369_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_155_fu_400_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_156_fu_410_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_157_fu_427_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_158_fu_458_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_159_fu_468_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_160_fu_485_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_161_fu_513_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_162_fu_522_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_163_fu_539_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_164_fu_574_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_165_fu_591_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_166_fu_619_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_167_fu_635_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_168_fu_663_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_169_fu_679_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_170_fu_707_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_171_fu_723_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_172_fu_766_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_173_fu_783_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_174_fu_814_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_175_fu_824_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_176_fu_841_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_177_fu_869_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_178_fu_878_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_179_fu_895_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_180_fu_923_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_181_fu_932_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_182_fu_949_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_183_fu_995_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_184_fu_1012_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_185_fu_1037_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_186_fu_1050_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_186" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_187_fu_1067_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_188_fu_1092_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_189_fu_1102_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_190_fu_1119_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_190" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_322_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_403_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_409_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
            <Loops>
                <VITIS_LOOP_53_2_VITIS_LOOP_62_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589830</Best-caseLatency>
                    <Average-caseLatency>589830</Average-caseLatency>
                    <Worst-caseLatency>589830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589829</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                        <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589828</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                            <Name>VITIS_LOOP_53_2_VITIS_LOOP_62_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_2_VITIS_LOOP_62_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1284</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1733</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_513_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_519_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_fu_528_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_534_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_1106_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_2_fu_1076_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_3_fu_1046_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_4_fu_1016_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_5_fu_986_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_6_fu_956_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_7_fu_926_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_8_fu_896_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_9_fu_866_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_10_fu_836_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_11_fu_806_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_12_fu_776_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_13_fu_742_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_14_fu_712_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_15_fu_687_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_16_fu_661_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725" SOURCE="kernel_MatMul.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_636_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_1_fu_642_p2" SOURCE="kernel_MatMul.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_62_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1724" SOURCE="kernel_MatMul.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="result_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590603</Best-caseLatency>
                    <Average-caseLatency>590603</Average-caseLatency>
                    <Worst-caseLatency>590603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1315</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1841</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_1_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_2_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_3_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_4_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_5_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_6_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_7_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_8_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_9_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_10_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_11_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_12_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_13_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_14_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_15_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1</Name>
            <Loops>
                <VITIS_LOOP_112_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_1>
                        <Name>VITIS_LOOP_112_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_112_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:112~kernel_MatMul.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_1>
                            <Name>VITIS_LOOP_112_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:112~kernel_MatMul.cpp:112</SourceLocation>
                        </VITIS_LOOP_112_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>58</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_89_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_112_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_95_p2" SOURCE="kernel_MatMul.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_1_Loop_VITIS_LOOP_112_1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>783</Best-caseLatency>
                    <Average-caseLatency>783</Average-caseLatency>
                    <Worst-caseLatency>783</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>783</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:112</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>91</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>matmul_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590629</Best-caseLatency>
                    <Average-caseLatency>590629</Average-caseLatency>
                    <Worst-caseLatency>590629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.363 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.363 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.363 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590604</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590604</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2918</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5013</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vec_stream_U" SOURCE="kernel_MatMul.cpp:95" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vec_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mat_stream_U" SOURCE="kernel_MatMul.cpp:96" STORAGESIZE="32 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mat_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_stream_U" SOURCE="kernel_MatMul.cpp:97" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>llama_layer</Name>
            <Loops>
                <LAYER_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LAYER_LOOP>
                        <Name>LAYER_LOOP</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429</Instance>
                            <Instance>grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503</Instance>
                            <Instance>grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575</Instance>
                            <Instance>grp_kernel_mhsa_1_fu_643</Instance>
                            <Instance>grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725</Instance>
                            <Instance>grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780</Instance>
                            <Instance>grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801</Instance>
                            <Instance>grp_FFN_1_fu_841</Instance>
                            <Instance>grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898</Instance>
                            <Instance>grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982</Instance>
                        </InstanceList>
                    </LAYER_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>llama_layer.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LAYER_LOOP>
                            <Name>LAYER_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>llama_layer.cpp:54~llama_layer.cpp:118</SourceLocation>
                        </LAYER_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>311</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>96</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>54570</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>84179</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>11</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_1244_p2" SOURCE="llama_layer.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_1250_p2" SOURCE="llama_layer.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_1256_p2" SOURCE="llama_layer.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1282_p2" SOURCE="llama_layer.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="LAYER_LOOP" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U1779" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1778" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="14" LOOP="LAYER_LOOP" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_15_no_dsp_1_U1780" SOURCE="C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="LAYER_LOOP" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U1779" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="norm_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1315_p2" SOURCE="llama_layer.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="wq_fu_1324_p2" SOURCE="llama_layer.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="wq" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1329_p2" SOURCE="llama_layer.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="wk_fu_1338_p2" SOURCE="llama_layer.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="wk" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1343_p2" SOURCE="llama_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="wv_fu_1352_p2" SOURCE="llama_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="wv" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1357_p2" SOURCE="llama_layer.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="wo_fu_1366_p2" SOURCE="llama_layer.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="wo" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_1378_p2" SOURCE="llama_layer.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_1387_p2" SOURCE="llama_layer.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="LAYER_LOOP" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U1779" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1778" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="14" LOOP="LAYER_LOOP" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_15_no_dsp_1_U1780" SOURCE="C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="LAYER_LOOP" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U1779" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="norm_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1416_p2" SOURCE="llama_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="w1_fu_1425_p2" SOURCE="llama_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="w1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1431_p2" SOURCE="llama_layer.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="w2_fu_1440_p2" SOURCE="llama_layer.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="w2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1446_p2" SOURCE="llama_layer.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="w3_fu_1455_p2" SOURCE="llama_layer.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="w3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U1779" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1778" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="14" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_15_no_dsp_1_U1780" SOURCE="C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U1779" SOURCE="kernel_RMS_Norm.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="norm" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_1470_p2" SOURCE="kernel_RMS_Norm.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lm_head_weight_fu_1499_p2" SOURCE="llama_layer.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_head_weight" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_19_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_20_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_21_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_22_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_23_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_24_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_25_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_26_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="current_token_27_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="current_token_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE13current_token_10_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE13current_token_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE13current_token_11_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE13current_token_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE13current_token_12_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE13current_token_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE13current_token_13_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE13current_token_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE13current_token_14_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE13current_token_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE13current_token_15_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE13current_token_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_35_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_36_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_37_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_38_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_39_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_40_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_41_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_42_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="norm_output_43_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="norm_output_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE11norm_output_10_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE11norm_output_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE11norm_output_11_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE11norm_output_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE11norm_output_12_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE11norm_output_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE11norm_output_13_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE11norm_output_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE11norm_output_14_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE11norm_output_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ11llama_layerE11norm_output_15_U" SOURCE="" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ11llama_layerE11norm_output_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer_output_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer_output" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer_output_28_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer_output_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer_output_29_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer_output_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer_output_30_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer_output_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer_output_31_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer_output_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer_output_32_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer_output_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer_output_33_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer_output_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer_output_34_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer_output_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ffn_input_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="ffn_input" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ffn_input_44_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="ffn_input_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ffn_input_45_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="ffn_input_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ffn_input_46_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="ffn_input_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ffn_input_47_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="ffn_input_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ffn_input_48_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="ffn_input_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ffn_input_49_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="ffn_input_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ffn_input_50_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="ffn_input_50" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="1" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="9" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="9" BUNDLEDNAME="gmem4" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem4_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>vec_stream_U</Name>
            <ParentInst>grp_matmul_245_254_1_1_fu_1808</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mat_stream_U</Name>
            <ParentInst>grp_matmul_245_254_1_1_fu_1808</ParentInst>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_stream_U</Name>
            <ParentInst>grp_matmul_245_254_1_1_fu_1808</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>vec_stream_U</Name>
            <ParentInst>grp_matmul_245_255_1_fu_1946</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mat_stream_U</Name>
            <ParentInst>grp_matmul_245_255_1_fu_1946</ParentInst>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_stream_U</Name>
            <ParentInst>grp_matmul_245_255_1_fu_1946</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>vec_stream_U</Name>
            <ParentInst>grp_matmul_245_256_1_fu_2049</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mat_stream_U</Name>
            <ParentInst>grp_matmul_245_256_1_fu_2049</ParentInst>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_stream_U</Name>
            <ParentInst>grp_matmul_245_256_1_fu_2049</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>vec_stream_U</Name>
            <ParentInst>grp_matmul_245_1_fu_2255</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mat_stream_U</Name>
            <ParentInst>grp_matmul_245_1_fu_2255</ParentInst>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_stream_U</Name>
            <ParentInst>grp_matmul_245_1_fu_2255</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_strm_U</Name>
            <ParentInst>grp_FFN_1_fu_841</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>vec_stream_U</Name>
            <ParentInst>grp_matmul_1_fu_1093</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mat_stream_U</Name>
            <ParentInst>grp_matmul_1_fu_1093</ParentInst>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_stream_U</Name>
            <ParentInst>grp_matmul_1_fu_1093</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="token_embed" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="token_embed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="token_embed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_logits" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control_r" name="output_logits_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="output_logits_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="all_weights" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="all_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="all_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="key_cache" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="key_cache_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="key_cache_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="value_cache" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem4" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="value_cache_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="value_cache_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="position" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="position" access="W" description="Data signal of position" range="32">
                    <fields>
                        <field offset="0" width="32" name="position" access="W" description="Bit 31 to 0 of position"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="position"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="token_embed_1" access="W" description="Data signal of token_embed" range="32">
                    <fields>
                        <field offset="0" width="32" name="token_embed" access="W" description="Bit 31 to 0 of token_embed"/>
                    </fields>
                </register>
                <register offset="0x14" name="token_embed_2" access="W" description="Data signal of token_embed" range="32">
                    <fields>
                        <field offset="0" width="32" name="token_embed" access="W" description="Bit 63 to 32 of token_embed"/>
                    </fields>
                </register>
                <register offset="0x1c" name="output_logits_1" access="W" description="Data signal of output_logits" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_logits" access="W" description="Bit 31 to 0 of output_logits"/>
                    </fields>
                </register>
                <register offset="0x20" name="output_logits_2" access="W" description="Data signal of output_logits" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_logits" access="W" description="Bit 63 to 32 of output_logits"/>
                    </fields>
                </register>
                <register offset="0x28" name="all_weights_1" access="W" description="Data signal of all_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="all_weights" access="W" description="Bit 31 to 0 of all_weights"/>
                    </fields>
                </register>
                <register offset="0x2c" name="all_weights_2" access="W" description="Data signal of all_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="all_weights" access="W" description="Bit 63 to 32 of all_weights"/>
                    </fields>
                </register>
                <register offset="0x34" name="key_cache_1" access="W" description="Data signal of key_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="key_cache" access="W" description="Bit 31 to 0 of key_cache"/>
                    </fields>
                </register>
                <register offset="0x38" name="key_cache_2" access="W" description="Data signal of key_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="key_cache" access="W" description="Bit 63 to 32 of key_cache"/>
                    </fields>
                </register>
                <register offset="0x40" name="value_cache_1" access="W" description="Data signal of value_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="value_cache" access="W" description="Bit 31 to 0 of value_cache"/>
                    </fields>
                </register>
                <register offset="0x44" name="value_cache_2" access="W" description="Data signal of value_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="value_cache" access="W" description="Bit 63 to 32 of value_cache"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="token_embed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="output_logits"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="all_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="key_cache"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="value_cache"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="token_embed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="token_embed"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="output_logits"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_logits"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="all_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="all_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="key_cache"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="key_cache"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem4_" paramPrefix="C_M_AXI_GMEM4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem4_ARADDR</port>
                <port>m_axi_gmem4_ARBURST</port>
                <port>m_axi_gmem4_ARCACHE</port>
                <port>m_axi_gmem4_ARID</port>
                <port>m_axi_gmem4_ARLEN</port>
                <port>m_axi_gmem4_ARLOCK</port>
                <port>m_axi_gmem4_ARPROT</port>
                <port>m_axi_gmem4_ARQOS</port>
                <port>m_axi_gmem4_ARREADY</port>
                <port>m_axi_gmem4_ARREGION</port>
                <port>m_axi_gmem4_ARSIZE</port>
                <port>m_axi_gmem4_ARUSER</port>
                <port>m_axi_gmem4_ARVALID</port>
                <port>m_axi_gmem4_AWADDR</port>
                <port>m_axi_gmem4_AWBURST</port>
                <port>m_axi_gmem4_AWCACHE</port>
                <port>m_axi_gmem4_AWID</port>
                <port>m_axi_gmem4_AWLEN</port>
                <port>m_axi_gmem4_AWLOCK</port>
                <port>m_axi_gmem4_AWPROT</port>
                <port>m_axi_gmem4_AWQOS</port>
                <port>m_axi_gmem4_AWREADY</port>
                <port>m_axi_gmem4_AWREGION</port>
                <port>m_axi_gmem4_AWSIZE</port>
                <port>m_axi_gmem4_AWUSER</port>
                <port>m_axi_gmem4_AWVALID</port>
                <port>m_axi_gmem4_BID</port>
                <port>m_axi_gmem4_BREADY</port>
                <port>m_axi_gmem4_BRESP</port>
                <port>m_axi_gmem4_BUSER</port>
                <port>m_axi_gmem4_BVALID</port>
                <port>m_axi_gmem4_RDATA</port>
                <port>m_axi_gmem4_RID</port>
                <port>m_axi_gmem4_RLAST</port>
                <port>m_axi_gmem4_RREADY</port>
                <port>m_axi_gmem4_RRESP</port>
                <port>m_axi_gmem4_RUSER</port>
                <port>m_axi_gmem4_RVALID</port>
                <port>m_axi_gmem4_WDATA</port>
                <port>m_axi_gmem4_WID</port>
                <port>m_axi_gmem4_WLAST</port>
                <port>m_axi_gmem4_WREADY</port>
                <port>m_axi_gmem4_WSTRB</port>
                <port>m_axi_gmem4_WUSER</port>
                <port>m_axi_gmem4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="value_cache"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="value_cache"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_gmem1">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 256, 16, 16, BRAM=1</column>
                    <column name="m_axi_gmem2">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_gmem3">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 256, 16, 16, BRAM=9</column>
                    <column name="m_axi_gmem4">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 256, 16, 16, BRAM=9</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                    <column name="s_axi_control_r">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">position, 0x10, 32, W, Data signal of position, </column>
                    <column name="s_axi_control_r">token_embed_1, 0x10, 32, W, Data signal of token_embed, </column>
                    <column name="s_axi_control_r">token_embed_2, 0x14, 32, W, Data signal of token_embed, </column>
                    <column name="s_axi_control_r">output_logits_1, 0x1c, 32, W, Data signal of output_logits, </column>
                    <column name="s_axi_control_r">output_logits_2, 0x20, 32, W, Data signal of output_logits, </column>
                    <column name="s_axi_control_r">all_weights_1, 0x28, 32, W, Data signal of all_weights, </column>
                    <column name="s_axi_control_r">all_weights_2, 0x2c, 32, W, Data signal of all_weights, </column>
                    <column name="s_axi_control_r">key_cache_1, 0x34, 32, W, Data signal of key_cache, </column>
                    <column name="s_axi_control_r">key_cache_2, 0x38, 32, W, Data signal of key_cache, </column>
                    <column name="s_axi_control_r">value_cache_1, 0x40, 32, W, Data signal of value_cache, </column>
                    <column name="s_axi_control_r">value_cache_2, 0x44, 32, W, Data signal of value_cache, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="token_embed">inout, float*</column>
                    <column name="output_logits">out, float*</column>
                    <column name="all_weights">in, float*</column>
                    <column name="key_cache">inout, float*</column>
                    <column name="value_cache">inout, float*</column>
                    <column name="position">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="token_embed">m_axi_gmem0, interface, , channel=0</column>
                    <column name="token_embed">s_axi_control_r, register, offset, name=token_embed_1 offset=0x10 range=32</column>
                    <column name="token_embed">s_axi_control_r, register, offset, name=token_embed_2 offset=0x14 range=32</column>
                    <column name="output_logits">m_axi_gmem1, interface, , channel=0</column>
                    <column name="output_logits">s_axi_control_r, register, offset, name=output_logits_1 offset=0x1c range=32</column>
                    <column name="output_logits">s_axi_control_r, register, offset, name=output_logits_2 offset=0x20 range=32</column>
                    <column name="all_weights">m_axi_gmem2, interface, , channel=0</column>
                    <column name="all_weights">s_axi_control_r, register, offset, name=all_weights_1 offset=0x28 range=32</column>
                    <column name="all_weights">s_axi_control_r, register, offset, name=all_weights_2 offset=0x2c range=32</column>
                    <column name="key_cache">m_axi_gmem3, interface, , channel=0</column>
                    <column name="key_cache">s_axi_control_r, register, offset, name=key_cache_1 offset=0x34 range=32</column>
                    <column name="key_cache">s_axi_control_r, register, offset, name=key_cache_2 offset=0x38 range=32</column>
                    <column name="value_cache">m_axi_gmem4, interface, , channel=0</column>
                    <column name="value_cache">s_axi_control_r, register, offset, name=value_cache_1 offset=0x40 range=32</column>
                    <column name="value_cache">s_axi_control_r, register, offset, name=value_cache_2 offset=0x44 range=32</column>
                    <column name="position">s_axi_control, register, , name=position offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 768, 32, VITIS_LOOP_100_1, llama_layer.cpp:100:20</column>
                    <column name="m_axi_gmem0">read, 768, 32, VITIS_LOOP_132_3, llama_layer.cpp:132:27</column>
                    <column name="m_axi_gmem0">write, 768, 32, VITIS_LOOP_150_5, llama_layer.cpp:150:27</column>
                    <column name="m_axi_gmem1">write, 768, 32, VITIS_LOOP_112_1, kernel_MatMul.cpp:112:23</column>
                    <column name="m_axi_gmem2">read, 768, 32, VITIS_LOOP_27_2, kernel_RMS_Norm.cpp:27:22</column>
                    <column name="m_axi_gmem3">write, 768, 32, CACHE_STORE, kernel_MHSA.cpp:54:18</column>
                    <column name="m_axi_gmem3">read, 64, 32, VITIS_LOOP_83_2, kernel_MHSA.cpp:83:34</column>
                    <column name="m_axi_gmem4">write, 768, 32, CACHE_STORE, kernel_MHSA.cpp:54:18</column>
                    <column name="m_axi_gmem4">read, 64, 32, VITIS_LOOP_130_3, kernel_MHSA.cpp:130:35</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">token_embed, llama_layer.cpp:102:21, read, Widen Fail, , VITIS_LOOP_100_1, llama_layer.cpp:100:20, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">token_embed, llama_layer.cpp:102:21, read, Inferred, 768, VITIS_LOOP_100_1, llama_layer.cpp:100:20, , </column>
                    <column name="m_axi_gmem0">token_embed, llama_layer.cpp:134:20, read, Widen Fail, , VITIS_LOOP_132_3, llama_layer.cpp:132:27, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">token_embed, llama_layer.cpp:134:20, read, Fail, , LAYER_LOOP, llama_layer.cpp:107:5, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem0">token_embed, llama_layer.cpp:134:20, read, Inferred, 768, VITIS_LOOP_132_3, llama_layer.cpp:132:27, , </column>
                    <column name="m_axi_gmem0">token_embed, llama_layer.cpp:152:17, write, Widen Fail, , VITIS_LOOP_150_5, llama_layer.cpp:150:27, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">token_embed, llama_layer.cpp:152:17, write, Fail, , LAYER_LOOP, llama_layer.cpp:107:5, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem0">token_embed, llama_layer.cpp:152:17, write, Inferred, 768, VITIS_LOOP_150_5, llama_layer.cpp:150:27, , </column>
                    <column name="m_axi_gmem1">o_vec, kernel_MatMul.cpp:114:11, write, Widen Fail, , VITIS_LOOP_112_1, kernel_MatMul.cpp:112:23, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">o_vec, kernel_MatMul.cpp:114:11, write, Inferred, 768, VITIS_LOOP_112_1, kernel_MatMul.cpp:112:23, , </column>
                    <column name="m_axi_gmem2">tsor, kernel_FFN.cpp:27:7, read, Fail, , VITIS_LOOP_25_2, kernel_FFN.cpp:25:26, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem2">all_weights, kernel_MHSA.cpp:58:52, read, Widen Fail, , VITIS_LOOP_27_2, kernel_RMS_Norm.cpp:27:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">all_weights, kernel_MHSA.cpp:58:52, read, Fail, , LAYER_LOOP, llama_layer.cpp:107:5, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem2">mat, kernel_MatMul.cpp:30:7, read, Fail, , VITIS_LOOP_26_2, kernel_MatMul.cpp:26:26, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem2">all_weights, kernel_RMS_Norm.cpp:28:40, read, Widen Fail, , VITIS_LOOP_27_2, kernel_RMS_Norm.cpp:27:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">all_weights, kernel_RMS_Norm.cpp:28:40, read, Fail, , LAYER_LOOP, llama_layer.cpp:107:5, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem2">all_weights, kernel_RMS_Norm.cpp:28:40, read, Inferred, 768, VITIS_LOOP_27_2, kernel_RMS_Norm.cpp:27:22, , </column>
                    <column name="m_axi_gmem3">key_cache, kernel_MHSA.cpp:58:52, write, Widen Fail, , CACHE_STORE, kernel_MHSA.cpp:54:18, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem3">key_cache, kernel_MHSA.cpp:58:52, write, Inferred, 768, CACHE_STORE, kernel_MHSA.cpp:54:18, , </column>
                    <column name="m_axi_gmem3">key_cache, kernel_MHSA.cpp:85:36, read, Widen Fail, , VITIS_LOOP_83_2, kernel_MHSA.cpp:83:34, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem3">key_cache, kernel_MHSA.cpp:85:36, read, Fail, , LOAD_K_CACHE, kernel_MHSA.cpp:82:16, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem3">key_cache, kernel_MHSA.cpp:85:36, read, Inferred, 64, VITIS_LOOP_83_2, kernel_MHSA.cpp:83:34, , </column>
                    <column name="m_axi_gmem4">value_cache, kernel_MHSA.cpp:59:61, write, Widen Fail, , CACHE_STORE, kernel_MHSA.cpp:54:18, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem4">value_cache, kernel_MHSA.cpp:59:61, write, Inferred, 768, CACHE_STORE, kernel_MHSA.cpp:54:18, , </column>
                    <column name="m_axi_gmem4">value_cache, kernel_MHSA.cpp:132:36, read, Widen Fail, , VITIS_LOOP_130_3, kernel_MHSA.cpp:130:35, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem4">value_cache, kernel_MHSA.cpp:132:36, read, Fail, , LOAD_V_CACHE, kernel_MHSA.cpp:129:16, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem4">value_cache, kernel_MHSA.cpp:132:36, read, Inferred, 64, VITIS_LOOP_130_3, kernel_MHSA.cpp:130:35, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="kernel_FFN.cpp:13" status="valid" parentFunction="push_tensor1d" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:19" status="valid" parentFunction="pull_tensor1d" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:26" status="valid" parentFunction="push_tensor2d_bycol" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:38" status="valid" parentFunction="multiply_vecmat" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:44" status="valid" parentFunction="multiply_vecmat" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:53" status="valid" parentFunction="swish" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:65" status="valid" parentFunction="multiply_vec" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_FFN.cpp:73" status="valid" parentFunction="ffn" variable="i_vec" isDirective="0" options="m_axi port=i_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:74" status="valid" parentFunction="ffn" variable="o_vec" isDirective="0" options="m_axi port=o_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:75" status="valid" parentFunction="ffn" variable="W1_vec" isDirective="0" options="m_axi port=W1_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:76" status="valid" parentFunction="ffn" variable="W2_vec" isDirective="0" options="m_axi port=W2_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:77" status="valid" parentFunction="ffn" variable="W3_vec" isDirective="0" options="m_axi port=W3_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:78" status="valid" parentFunction="ffn" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="stream" location="kernel_FFN.cpp:88" status="valid" parentFunction="ffn" variable="x_strm" isDirective="0" options="variable=x_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:89" status="valid" parentFunction="ffn" variable="W_strm" isDirective="0" options="variable=W_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:90" status="valid" parentFunction="ffn" variable="z1_strm" isDirective="0" options="variable=z1_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:91" status="valid" parentFunction="ffn" variable="z2_strm" isDirective="0" options="variable=z2_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:92" status="valid" parentFunction="ffn" variable="z3_strm" isDirective="0" options="variable=z3_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:93" status="valid" parentFunction="ffn" variable="res_strm" isDirective="0" options="variable=res_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:94" status="valid" parentFunction="ffn" variable="z2_Silu_strm" isDirective="0" options="variable=z2_Silu_strm depth=64"/>
        <Pragma type="dataflow" location="kernel_FFN.cpp:96" status="valid" parentFunction="ffn" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="kernel_MatMul.cpp:12" status="valid" parentFunction="load_vec" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:14" status="valid" parentFunction="load_vec" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:16" status="valid" parentFunction="load_vec" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="kernel_MatMul.cpp:23" status="valid" parentFunction="load_mat_burst" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:27" status="valid" parentFunction="load_mat_burst" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:29" status="valid" parentFunction="load_mat_burst" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="kernel_MatMul.cpp:42" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="kernel_MatMul.cpp:45" status="valid" parentFunction="compute_vec_mat" variable="vec_local" isDirective="0" options="variable=vec_local type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="kernel_MatMul.cpp:46" status="valid" parentFunction="compute_vec_mat" variable="vec_local" isDirective="0" options="variable=vec_local cyclic factor=16 dim=1"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:49" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="kernel_MatMul.cpp:55" status="valid" parentFunction="compute_vec_mat" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:58" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:63" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:65" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:75" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="kernel_MatMul.cpp:85" status="valid" parentFunction="matmul" variable="i_mat" isDirective="0" options="m_axi port=i_mat bundle=gmem1 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MatMul.cpp:86" status="valid" parentFunction="matmul" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="bind_storage" location="kernel_MatMul.cpp:89" status="valid" parentFunction="matmul" variable="i_vec" isDirective="0" options="variable=i_vec type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="kernel_MatMul.cpp:90" status="valid" parentFunction="matmul" variable="o_vec" isDirective="0" options="variable=o_vec type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="kernel_MatMul.cpp:91" status="valid" parentFunction="matmul" variable="i_vec" isDirective="0" options="variable=i_vec cyclic factor=16"/>
        <Pragma type="array_partition" location="kernel_MatMul.cpp:92" status="valid" parentFunction="matmul" variable="o_vec" isDirective="0" options="variable=o_vec cyclic factor=16"/>
        <Pragma type="stream" location="kernel_MatMul.cpp:99" status="valid" parentFunction="matmul" variable="vec_stream" isDirective="0" options="variable=vec_stream depth=128"/>
        <Pragma type="stream" location="kernel_MatMul.cpp:100" status="valid" parentFunction="matmul" variable="mat_stream" isDirective="0" options="variable=mat_stream depth=256"/>
        <Pragma type="stream" location="kernel_MatMul.cpp:101" status="valid" parentFunction="matmul" variable="res_stream" isDirective="0" options="variable=res_stream depth=64"/>
        <Pragma type="dataflow" location="kernel_MatMul.cpp:103" status="warning" parentFunction="matmul" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:113" status="valid" parentFunction="matmul" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:9" status="valid" parentFunction="kernel_mhsa" variable="current_token" isDirective="0" options="m_axi port=current_token bundle=gmem0 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:10" status="valid" parentFunction="kernel_mhsa" variable="wq" isDirective="0" options="m_axi port=wq bundle=gmem1 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:11" status="valid" parentFunction="kernel_mhsa" variable="wk" isDirective="0" options="m_axi port=wk bundle=gmem5 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:12" status="valid" parentFunction="kernel_mhsa" variable="wv" isDirective="0" options="m_axi port=wv bundle=gmem6 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:13" status="valid" parentFunction="kernel_mhsa" variable="wo" isDirective="0" options="m_axi port=wo bundle=gmem7 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:14" status="valid" parentFunction="kernel_mhsa" variable="key_cache" isDirective="0" options="m_axi port=key_cache bundle=gmem2 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:15" status="valid" parentFunction="kernel_mhsa" variable="value_cache" isDirective="0" options="m_axi port=value_cache bundle=gmem3 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:16" status="valid" parentFunction="kernel_mhsa" variable="position" isDirective="0" options="s_axilite port=position"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:17" status="valid" parentFunction="kernel_mhsa" variable="layer" isDirective="0" options="s_axilite port=layer"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:18" status="valid" parentFunction="kernel_mhsa" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:31" status="valid" parentFunction="kernel_mhsa" variable="out_q" isDirective="0" options="variable=out_q cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:32" status="valid" parentFunction="kernel_mhsa" variable="out_q_rope" isDirective="0" options="variable=out_q_rope cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:33" status="valid" parentFunction="kernel_mhsa" variable="out_k" isDirective="0" options="variable=out_k cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:34" status="valid" parentFunction="kernel_mhsa" variable="out_k_rope" isDirective="0" options="variable=out_k_rope cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:35" status="valid" parentFunction="kernel_mhsa" variable="out_v" isDirective="0" options="variable=out_v cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:36" status="valid" parentFunction="kernel_mhsa" variable="xb" isDirective="0" options="variable=xb cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:37" status="valid" parentFunction="kernel_mhsa" variable="xb2" isDirective="0" options="variable=xb2 cyclic factor=8"/>
        <Pragma type="dataflow" location="kernel_MHSA.cpp:40" status="warning" parentFunction="kernel_mhsa" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 8 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:55" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dependence" location="kernel_MHSA.cpp:56" status="valid" parentFunction="kernel_mhsa" variable="key_cache" isDirective="0" options="variable=key_cache inter false"/>
        <Pragma type="dependence" location="kernel_MHSA.cpp:57" status="valid" parentFunction="kernel_mhsa" variable="value_cache" isDirective="0" options="variable=value_cache inter false"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:64" status="valid" parentFunction="kernel_mhsa" variable="att" isDirective="0" options="variable=att complete dim=1"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:69" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:70" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=512"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:76" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:79" status="valid" parentFunction="kernel_mhsa" variable="q_head_local" isDirective="0" options="variable=q_head_local complete"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:80" status="valid" parentFunction="kernel_mhsa" variable="k_cache_local" isDirective="0" options="variable=k_cache_local cyclic factor=8"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:84" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:90" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:95" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=8"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:96" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=512"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:99" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="bind_op" location="kernel_MHSA.cpp:101" status="valid" parentFunction="kernel_mhsa" variable="dot" isDirective="0" options="variable=dot op=fmul impl=dsp"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:111" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:117" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:123" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:126" status="valid" parentFunction="kernel_mhsa" variable="local_accum" isDirective="0" options="variable=local_accum complete"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:127" status="valid" parentFunction="kernel_mhsa" variable="v_cache_local" isDirective="0" options="variable=v_cache_local cyclic factor=8"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:131" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:137" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:142" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=512"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:145" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=2"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:146" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="bind_op" location="kernel_MHSA.cpp:148" status="valid" parentFunction="kernel_mhsa" variable="local_accum" isDirective="0" options="variable=local_accum op=fmul impl=dsp"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:154" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:155" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:166" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:11" status="valid" parentFunction="kernel_rmsnorm" variable="i_vec_1" isDirective="0" options="m_axi port=i_vec_1 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:12" status="valid" parentFunction="kernel_rmsnorm" variable="i_vec_2" isDirective="0" options="m_axi port=i_vec_2 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:13" status="valid" parentFunction="kernel_rmsnorm" variable="o_vec" isDirective="0" options="m_axi port=o_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:14" status="valid" parentFunction="kernel_rmsnorm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="inline" location="kernel_Rope.cpp:9" status="valid" parentFunction="rope" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="kernel_Rope.cpp:10" status="valid" parentFunction="rope" variable="out" isDirective="0" options="m_axi port=out bundle=gmem0"/>
        <Pragma type="interface" location="kernel_Rope.cpp:11" status="valid" parentFunction="rope" variable="in" isDirective="0" options="m_axi port=in bundle=gmem1"/>
        <Pragma type="interface" location="kernel_Rope.cpp:12" status="valid" parentFunction="rope" variable="pos" isDirective="0" options="s_axilite port=pos bundle=control"/>
        <Pragma type="interface" location="kernel_Rope.cpp:13" status="valid" parentFunction="rope" variable="d_model" isDirective="0" options="s_axilite port=d_model bundle=control"/>
        <Pragma type="interface" location="kernel_Rope.cpp:14" status="valid" parentFunction="rope" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="pipeline" location="kernel_Rope.cpp:17" status="valid" parentFunction="rope" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_Softmax.cpp:3" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="m_axi port = i_vec bundle = gmem0 max_widen_bitwidth = 32"/>
        <Pragma type="interface" location="kernel_Softmax.cpp:4" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:10" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=1 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:11" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:17" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=2 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:18" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="unroll" location="kernel_Softmax.cpp:19" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:27" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=1 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:28" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="dependence" location="kernel_Softmax.cpp:29" status="valid" parentFunction="kernel_softmax" variable="vec_local" isDirective="0" options="variable=vec_local inter false"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:35" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=1 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:36" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="dependence" location="kernel_Softmax.cpp:37" status="valid" parentFunction="kernel_softmax" variable="i_vec" isDirective="0" options="variable=i_vec inter false"/>
        <Pragma type="inline" location="llama_layer.cpp:36" status="valid" parentFunction="get_layer_weight_offset" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="llama_layer.cpp:42" status="valid" parentFunction="get_weight_ptr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="llama_layer.cpp:61" status="valid" parentFunction="get_final_weights" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="llama_layer.cpp:81" status="valid" parentFunction="llama_layer" variable="token_embed" isDirective="0" options="m_axi port=token_embed bundle=gmem0 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="llama_layer.cpp:82" status="valid" parentFunction="llama_layer" variable="output_logits" isDirective="0" options="m_axi port=output_logits bundle=gmem1 offset=slave max_write_burst_length=256"/>
        <Pragma type="interface" location="llama_layer.cpp:83" status="valid" parentFunction="llama_layer" variable="all_weights" isDirective="0" options="m_axi port=all_weights bundle=gmem2 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="llama_layer.cpp:84" status="valid" parentFunction="llama_layer" variable="key_cache" isDirective="0" options="m_axi port=key_cache bundle=gmem3 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="llama_layer.cpp:85" status="valid" parentFunction="llama_layer" variable="value_cache" isDirective="0" options="m_axi port=value_cache bundle=gmem4 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="llama_layer.cpp:86" status="valid" parentFunction="llama_layer" variable="position" isDirective="0" options="s_axilite port=position bundle=control"/>
        <Pragma type="interface" location="llama_layer.cpp:87" status="valid" parentFunction="llama_layer" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="llama_layer.cpp:94" status="valid" parentFunction="llama_layer" variable="current_token" isDirective="0" options="variable=current_token cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="llama_layer.cpp:95" status="valid" parentFunction="llama_layer" variable="layer_output" isDirective="0" options="variable=layer_output cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="llama_layer.cpp:96" status="valid" parentFunction="llama_layer" variable="norm_output" isDirective="0" options="variable=norm_output cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="llama_layer.cpp:97" status="valid" parentFunction="llama_layer" variable="ffn_input" isDirective="0" options="variable=ffn_input cyclic factor=8 dim=1"/>
        <Pragma type="pipeline" location="llama_layer.cpp:101" status="valid" parentFunction="llama_layer" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="llama_layer.cpp:108" status="valid" parentFunction="llama_layer" variable="" isDirective="0" options="min=12 max=12"/>
        <Pragma type="pipeline" location="llama_layer.cpp:125" status="valid" parentFunction="llama_layer" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="llama_layer.cpp:133" status="valid" parentFunction="llama_layer" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="llama_layer.cpp:145" status="valid" parentFunction="llama_layer" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="llama_layer.cpp:151" status="valid" parentFunction="llama_layer" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
</profile>

