{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509999477302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509999477303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 18:17:57 2017 " "Processing started: Mon Nov  6 18:17:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509999477303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999477303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hal_2 -c hal_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hal_2 -c hal_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999477304 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1509999477501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 2 2 " "Found 2 design units, including 2 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492431 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_3 " "Found entity 2: mux_3" {  } { { "mux.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/mux.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hal_2.v 1 1 " "Found 1 design units, including 1 entities, in source file hal_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hal_2 " "Found entity 1: hal_2" {  } { { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hal_2 " "Elaborating entity \"hal_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509999492489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_a " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_a\"" {  } { { "hal_2.v" "mux_a" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 mux_3:mux_b " "Elaborating entity \"mux_3\" for hierarchy \"mux_3:mux_b\"" {  } { { "hal_2.v" "mux_b" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctl_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctl_unit\"" {  } { { "hal_2.v" "ctl_unit" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:i_m " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:i_m\"" {  } { { "hal_2.v" "i_m" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram i_mem:i_m\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"i_mem:i_m\|altsyncram:altsyncram_component\"" {  } { { "i_mem.v" "altsyncram_component" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_mem:i_m\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"i_mem:i_m\|altsyncram:altsyncram_component\"" {  } { { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_mem:i_m\|altsyncram:altsyncram_component " "Instantiated megafunction \"i_mem:i_m\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""}  } { { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509999492554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1aa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1aa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1aa1 " "Found entity 1: altsyncram_1aa1" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1aa1 i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated " "Elaborating entity \"altsyncram_1aa1\" for hierarchy \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:r_bank " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:r_bank\"" {  } { { "hal_2.v" "r_bank" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_0\"" {  } { { "hal_2.v" "alu_0" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492635 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[0\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[1\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[2\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[3\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[4\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[5\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[6\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[7\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[8\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[9\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[10\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[11\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[12\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[13\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[14\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[15\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509999492725 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509999492725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "275 " "275 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509999493209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509999493317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999493317 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999493355 "|hal_2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999493355 "|hal_2|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509999493355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509999493355 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509999493355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509999493355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509999493365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 18:18:13 2017 " "Processing ended: Mon Nov  6 18:18:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509999493365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509999493365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509999493365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999493365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509999477302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509999477303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 18:17:57 2017 " "Processing started: Mon Nov  6 18:17:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509999477303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999477303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hal_2 -c hal_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hal_2 -c hal_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999477304 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1509999477501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 2 2 " "Found 2 design units, including 2 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492431 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_3 " "Found entity 2: mux_3" {  } { { "mux.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/mux.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hal_2.v 1 1 " "Found 1 design units, including 1 entities, in source file hal_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hal_2 " "Found entity 1: hal_2" {  } { { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hal_2 " "Elaborating entity \"hal_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509999492489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_a " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_a\"" {  } { { "hal_2.v" "mux_a" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 mux_3:mux_b " "Elaborating entity \"mux_3\" for hierarchy \"mux_3:mux_b\"" {  } { { "hal_2.v" "mux_b" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctl_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctl_unit\"" {  } { { "hal_2.v" "ctl_unit" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:i_m " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:i_m\"" {  } { { "hal_2.v" "i_m" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram i_mem:i_m\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"i_mem:i_m\|altsyncram:altsyncram_component\"" {  } { { "i_mem.v" "altsyncram_component" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i_mem:i_m\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"i_mem:i_m\|altsyncram:altsyncram_component\"" {  } { { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i_mem:i_m\|altsyncram:altsyncram_component " "Instantiated megafunction \"i_mem:i_m\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509999492554 ""}  } { { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509999492554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1aa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1aa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1aa1 " "Found entity 1: altsyncram_1aa1" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509999492600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999492600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1aa1 i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated " "Elaborating entity \"altsyncram_1aa1\" for hierarchy \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:r_bank " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:r_bank\"" {  } { { "hal_2.v" "r_bank" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_0\"" {  } { { "hal_2.v" "alu_0" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999492635 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[0\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[1\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[2\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[3\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[4\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[5\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[6\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[7\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[8\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[9\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[10\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[11\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[12\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[13\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[14\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[15\] " "Synthesized away node \"i_mem:i_m\|altsyncram:altsyncram_component\|altsyncram_1aa1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1aa1.tdf" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/db/altsyncram_1aa1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "i_mem.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/i_mem.v" 82 0 0 } } { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999492725 "|hal_2|i_mem:i_m|altsyncram:altsyncram_component|altsyncram_1aa1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509999492725 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509999492725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "275 " "275 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509999493209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509999493317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509999493317 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999493355 "|hal_2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "hal_2.v" "" { Text "/home/james/Documents/UFMG/oc2/tp3/hal_2/hal_2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509999493355 "|hal_2|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509999493355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509999493355 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509999493355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509999493355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509999493365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 18:18:13 2017 " "Processing ended: Mon Nov  6 18:18:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509999493365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509999493365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509999493365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509999493365 ""}
