Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a4d1e78c60384e8b97d07145100e6f4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'slln' does not have generic 'd' [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sources_1/new/alu4.vhd:62]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 32 [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sources_1/new/alu4.vhd:65]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alutb in library work failed.
