// Seed: 3846552526
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input supply1 id_2
    , id_4
);
  assign id_4 = "";
  assign id_4 = id_2;
  logic id_5;
  assign module_1.id_17 = 0;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd46,
    parameter id_11 = 32'd23,
    parameter id_17 = 32'd4,
    parameter id_3  = 32'd51,
    parameter id_6  = 32'd37,
    parameter id_8  = 32'd1
) (
    output supply0 id_0,
    output wand _id_1,
    output tri id_2,
    input wand _id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wor _id_6
    , id_10,
    input wor id_7,
    output wand _id_8
);
  assign id_1 = id_10;
  wire _id_11;
  logic [7:0][id_11 : -1 'b0] id_12;
  localparam id_13 = 1 | 1'b0;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_7
  );
  logic \id_14 ;
  ;
  time [id_8  ==  1 'b0 : id_1] id_15[1 : -1];
  struct packed {logic [-1 : id_3] id_16;} _id_17;
  ;
  wire id_18;
  assign id_17.id_16[id_6] = 1'b0 ? -1'b0 : id_12[1==1];
  integer [id_17 : id_1] id_19, id_20;
endmodule
