divider.vhd,vhdl,xil_defaultlib,../../../../PAPILLON_vADCINT.srcs/sources_1/ip/divider/sim/divider.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
