###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Sat May  7 14:25:17 2022
#  Design:            top
#  Command:           eval_legacy {timeDesign -postCTS}
###############################################################
Path 1: MET (0.141 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.678 (P)          0.537 (P)
          Arrival:=          5.878              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.878
     Launch Clock:-          3.137
        Data Path:-          2.600
            Slack:=          0.141
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP             2  0.135   0.407       -    3.007  
  CLK_I                                -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    F     BUX20          36  0.125   0.129       -    3.137  
  CLK_I__L1_N0                         -      -       -     (net)          36      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.093   0.241   2.359    5.737  
  top_INST/RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/g12/B      -      B       F     AND2X2          1  0.104   0.000       -    5.737  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                            -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                   -      A->Q    R     BUX20          36  0.123   0.113      -    5.878  
  CLK_I__L1_N0                     -      -       -     (net)          36      -       -      -        -  
  top_INST/RC_CG_HIER_INST4/g12/A  -      A       R     AND2X2         36  0.099   0.010      -    5.878  
#-------------------------------------------------------------------------------------------------------
Path 2: MET (0.195 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.537 (P)
          Arrival:=          5.879              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.137
        Data Path:-          2.547
            Slack:=          0.195
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP             2  0.135   0.407       -    3.007  
  CLK_I                                -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    F     BUX20          36  0.125   0.130       -    3.137  
  CLK_I__L1_N0                         -      -       -     (net)          36      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.093   0.228   2.319    5.684  
  top_INST/RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/g12/B      -      B       F     AND2X2          1  0.090   0.000       -    5.684  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                            -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                   -      A->Q    R     BUX20          36  0.123   0.113      -    5.879  
  CLK_I__L1_N0                     -      -       -     (net)          36      -       -      -        -  
  top_INST/RC_CG_HIER_INST3/g12/A  -      A       R     AND2X2         36  0.099   0.011      -    5.879  
#-------------------------------------------------------------------------------------------------------
Path 3: MET (1.356 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.677 (P)          0.536 (P)
          Arrival:=          5.877              3.136
 
Clock Gating Setup:-         0.000
    Required Time:=          5.877
     Launch Clock:-          3.136
        Data Path:-          1.384
            Slack:=          1.356
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP             2  0.135   0.407       -    3.007  
  CLK_I                                -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    F     BUX20          36  0.125   0.129       -    3.136  
  CLK_I__L1_N0                         -      -       -     (net)          36      -       -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.093   0.236   1.148    4.520  
  top_INST/RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST2/g12/B      -      B       F     AND2X2          1  0.098   0.000       -    4.520  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                            -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                   -      A->Q    R     BUX20          36  0.123   0.112      -    5.877  
  CLK_I__L1_N0                     -      -       -     (net)          36      -       -      -        -  
  top_INST/RC_CG_HIER_INST2/g12/A  -      A       R     AND2X2         36  0.099   0.009      -    5.877  
#-------------------------------------------------------------------------------------------------------
Path 4: MET (1.386 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.676 (P)          0.535 (P)
          Arrival:=          5.876              3.135
 
Clock Gating Setup:-         0.000
    Required Time:=          5.876
     Launch Clock:-          3.135
        Data Path:-          1.356
            Slack:=          1.386
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                         (ns)    (ns)   Given     (ns)  
#                                                                                                           To           
#                                                                                                        Start           
#                                                                                                        Point           
#----------------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                            -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.135   0.407       -    3.007  
  CLK_I                                          -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.125   0.127       -    3.135  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.093   0.212   1.143    4.490  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/B      -      B       R     AND2X2          1  0.133   0.000       -    4.490  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                     (ns)    (ns)  Given     (ns)  
#                                                                                                      To           
#                                                                                                   Start           
#                                                                                                   Point           
#-----------------------------------------------------------------------------------------------------------------
  CLK                                        -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                        -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                    -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                      -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                             -      A->Q    R     BUX20          36  0.123   0.111      -    5.876  
  CLK_I__L1_N0                               -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/A  -      A       R     AND2X2         36  0.099   0.008      -    5.876  
#-----------------------------------------------------------------------------------------------------------------
Path 5: MET (1.401 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.689 (P)          0.543 (P)
          Arrival:=          5.889              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.889
     Launch Clock:-          3.143
        Data Path:-          1.346
            Slack:=          1.401
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.274   1.072    4.488  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B      -      B       F     AND2X4          1  0.137   0.001       -    4.488  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.124      -    5.889  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A  -      A       R     AND2X4         36  0.102   0.021      -    5.889  
#-------------------------------------------------------------------------------------------------------------------------
Path 6: MET (1.406 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.686 (P)          0.543 (P)
          Arrival:=          5.886              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.886
     Launch Clock:-          3.143
        Data Path:-          1.337
            Slack:=          1.406
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.260   1.077    4.480  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B      -      B       F     AND2X4          1  0.123   0.001       -    4.480  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.118      -    5.886  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A  -      A       R     AND2X4         37  0.103   0.025      -    5.886  
#-------------------------------------------------------------------------------------------------------------------------
Path 7: MET (1.406 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.689 (P)          0.543 (P)
          Arrival:=          5.889              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.889
     Launch Clock:-          3.143
        Data Path:-          1.340
            Slack:=          1.406
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.263   1.077    4.483  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B      -      B       F     AND2X4          1  0.125   0.001       -    4.483  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.124      -    5.889  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A  -      A       R     AND2X4         36  0.102   0.021      -    5.889  
#-------------------------------------------------------------------------------------------------------------------------
Path 8: MET (1.406 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.543 (P)
          Arrival:=          5.885              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.143
        Data Path:-          1.335
            Slack:=          1.406
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.134       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.248   1.088    4.479  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B      -      B       F     AND2X4          1  0.110   0.001       -    4.479  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.118      -    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A  -      A       R     AND2X4         37  0.103   0.025      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 9: MET (1.413 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.689 (P)          0.543 (P)
          Arrival:=          5.889              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.889
     Launch Clock:-          3.143
        Data Path:-          1.333
            Slack:=          1.413
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.268   1.065    4.476  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B      -      B       F     AND2X4          1  0.131   0.001       -    4.476  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.124      -    5.889  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A  -      A       R     AND2X4         36  0.102   0.021      -    5.889  
#-------------------------------------------------------------------------------------------------------------------------
Path 10: MET (1.417 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.682 (P)          0.539 (P)
          Arrival:=          5.882              3.139
 
Clock Gating Setup:-         0.000
    Required Time:=          5.882
     Launch Clock:-          3.139
        Data Path:-          1.326
            Slack:=          1.417
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.130       -    3.139  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.244   1.082    4.465  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B      -      B       F     AND2X4          1  0.106   0.000       -    4.465  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.115      -    5.882  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A  -      A       R     AND2X4         37  0.103   0.022      -    5.882  
#-------------------------------------------------------------------------------------------------------------------------
Path 11: MET (1.418 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.686 (P)          0.543 (P)
          Arrival:=          5.886              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.886
     Launch Clock:-          3.143
        Data Path:-          1.324
            Slack:=          1.418
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.134       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.250   1.074    4.468  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B      -      B       F     AND2X4          1  0.112   0.001       -    4.468  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.118      -    5.886  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A  -      A       R     AND2X4         37  0.103   0.025      -    5.886  
#-------------------------------------------------------------------------------------------------------------------------
Path 12: MET (1.423 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.541 (P)
          Arrival:=          5.885              3.141
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.141
        Data Path:-          1.322
            Slack:=          1.423
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.131       -    3.141  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.251   1.070    4.462  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B      -      B       F     AND2X4          1  0.114   0.001       -    4.462  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.117      -    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A  -      A       R     AND2X4         37  0.103   0.024      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 13: MET (1.450 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.543 (P)
          Arrival:=          5.885              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.143
        Data Path:-          1.292
            Slack:=          1.450
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.291   1.001    4.435  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B      -      B       R     AND2X4          1  0.259   0.001       -    4.435  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.119      -    5.885  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A  -      A       R     AND2X4         36  0.102   0.016      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 14: MET (1.458 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.543 (P)
          Arrival:=          5.885              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.143
        Data Path:-          1.283
            Slack:=          1.458
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.270   1.013    4.426  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B      -      B       R     AND2X4          1  0.222   0.001       -    4.426  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.119      -    5.885  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A  -      A       R     AND2X4         36  0.102   0.016      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 15: MET (1.458 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.684 (P)          0.543 (P)
          Arrival:=          5.884              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.884
     Launch Clock:-          3.143
        Data Path:-          1.283
            Slack:=          1.458
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.276   1.007    4.426  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B      -      B       R     AND2X4          1  0.236   0.001       -    4.426  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.119      -    5.884  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A  -      A       R     AND2X4         36  0.102   0.016      -    5.884  
#-------------------------------------------------------------------------------------------------------------------------
Path 16: MET (1.463 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.543 (P)
          Arrival:=          5.885              3.142
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.142
        Data Path:-          1.279
            Slack:=          1.463
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.142  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.275   1.004    4.421  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B      -      B       R     AND2X4          1  0.233   0.001       -    4.421  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.119      -    5.885  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A  -      A       R     AND2X4         36  0.102   0.016      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 17: MET (1.473 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.543 (P)
          Arrival:=          5.885              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.143
        Data Path:-          1.269
            Slack:=          1.473
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.276   0.994    4.413  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B      -      B       R     AND2X4          1  0.234   0.001       -    4.413  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.117      -    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A  -      A       R     AND2X4         37  0.103   0.024      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 18: MET (1.495 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.543 (P)
          Arrival:=          5.885              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.143
        Data Path:-          1.247
            Slack:=          1.495
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.255   0.992    4.390  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B      -      B       R     AND2X4          1  0.201   0.001       -    4.390  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.120      -    5.885  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A  -      A       R     AND2X4         36  0.102   0.017      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 19: MET (1.508 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.543 (P)
          Arrival:=          5.885              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.143
        Data Path:-          1.234
            Slack:=          1.508
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.239   0.995    4.377  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B      -      B       R     AND2X4          1  0.174   0.001       -    4.377  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.117      -    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A  -      A       R     AND2X4         37  0.103   0.024      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 20: MET (1.517 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.687 (P)          0.542 (P)
          Arrival:=          5.887              3.141
 
Clock Gating Setup:-         0.000
    Required Time:=          5.887
     Launch Clock:-          3.141
        Data Path:-          1.228
            Slack:=          1.517
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.132       -    3.141  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.228   1.000    4.370  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B      -      B       R     AND2X4          1  0.158   0.001       -    4.370  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.122      -    5.887  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A  -      A       R     AND2X4         36  0.102   0.019      -    5.887  
#-------------------------------------------------------------------------------------------------------------------------
Path 21: MET (1.529 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.543 (P)
          Arrival:=          5.885              3.142
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.142
        Data Path:-          1.214
            Slack:=          1.529
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.142  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.245   0.969    4.357  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B      -      B       F     AND2X4          1  0.107   0.000       -    4.357  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.117      -    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A  -      A       R     AND2X4         37  0.103   0.024      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 22: MET (1.531 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.689 (P)          0.534 (P)
          Arrival:=          5.889              3.134
 
Clock Gating Setup:-         0.000
    Required Time:=          5.889
     Launch Clock:-          3.134
        Data Path:-          1.224
            Slack:=          1.531
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.124       -    3.134  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.249   0.975    4.358  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B      -      B       F     AND2X4          1  0.111   0.000       -    4.358  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.123      -    5.889  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A  -      A       R     AND2X4         36  0.102   0.020      -    5.889  
#-------------------------------------------------------------------------------------------------------------------------
Path 23: MET (1.557 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.543 (P)
          Arrival:=          5.885              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.143
        Data Path:-          1.185
            Slack:=          1.557
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.238   0.947    4.328  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B      -      B       R     AND2X4          1  0.173   0.001       -    4.328  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.120      -    5.885  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A  -      A       R     AND2X4         36  0.102   0.017      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 24: MET (1.569 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.689 (P)          0.540 (P)
          Arrival:=          5.889              3.140
 
Clock Gating Setup:-         0.000
    Required Time:=          5.889
     Launch Clock:-          3.140
        Data Path:-          1.180
            Slack:=          1.569
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.130       -    3.140  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.271   0.909    4.320  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B      -      B       F     AND2X4          1  0.134   0.001       -    4.320  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.124      -    5.889  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A  -      A       R     AND2X4         36  0.102   0.021      -    5.889  
#-------------------------------------------------------------------------------------------------------------------------
Path 25: MET (1.588 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.680 (P)          0.539 (P)
          Arrival:=          5.880              3.139
 
Clock Gating Setup:-         0.000
    Required Time:=          5.880
     Launch Clock:-          3.139
        Data Path:-          1.153
            Slack:=          1.588
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.129       -    3.139  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.240   0.913    4.292  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B      -      B       F     AND2X4          1  0.101   0.000       -    4.292  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.112      -    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A  -      A       R     AND2X4         37  0.103   0.019      -    5.880  
#-------------------------------------------------------------------------------------------------------------------------
Path 26: MET (1.616 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.676 (P)          0.541 (P)
          Arrival:=          5.876              3.141
 
Clock Gating Setup:-         0.000
    Required Time:=          5.876
     Launch Clock:-          3.141
        Data Path:-          1.119
            Slack:=          1.616
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.131       -    3.141  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.098   0.261   0.858    4.260  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B      -      B       F     AND2X4          1  0.124   0.001       -    4.260  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.108      -    5.876  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A  -      A       R     AND2X4         37  0.101   0.015      -    5.876  
#-------------------------------------------------------------------------------------------------------------------------
Path 27: MET (1.634 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.542 (P)
          Arrival:=          5.885              3.142
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.142
        Data Path:-          1.108
            Slack:=          1.634
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.142  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.279   0.829    4.250  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B      -      B       R     AND2X4          1  0.239   0.001       -    4.250  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.119      -    5.885  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A  -      A       R     AND2X4         36  0.102   0.016      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 28: MET (1.690 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.685 (P)          0.540 (P)
          Arrival:=          5.885              3.140
 
Clock Gating Setup:-         0.000
    Required Time:=          5.885
     Launch Clock:-          3.140
        Data Path:-          1.055
            Slack:=          1.690
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.131       -    3.140  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.231   0.823    4.195  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B      -      B       R     AND2X4          1  0.163   0.001       -    4.195  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568      -    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.117      -    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A  -      A       R     AND2X4         37  0.103   0.024      -    5.885  
#-------------------------------------------------------------------------------------------------------------------------
Path 29: MET (1.698 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.684 (P)          0.541 (P)
          Arrival:=          5.884              3.141
 
Clock Gating Setup:-         0.000
    Required Time:=          5.884
     Launch Clock:-          3.141
        Data Path:-          1.045
            Slack:=          1.698
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.132       -    3.141  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.262   0.782    4.186  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B      -      B       R     AND2X4          1  0.212   0.001       -    4.186  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.119      -    5.884  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A  -      A       R     AND2X4         36  0.102   0.016      -    5.884  
#-------------------------------------------------------------------------------------------------------------------------
Path 30: MET (1.699 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.687 (P)          0.543 (P)
          Arrival:=          5.887              3.143
 
Clock Gating Setup:-         0.000
    Required Time:=          5.887
     Launch Clock:-          3.143
        Data Path:-          1.046
            Slack:=          1.699
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.410       -    3.010  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.125   0.133       -    3.143  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.098   0.222   0.824    4.188  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B      -      B       R     AND2X4          1  0.148   0.001       -    4.188  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.122      -    5.887  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A  -      A       R     AND2X4         36  0.102   0.019      -    5.887  
#-------------------------------------------------------------------------------------------------------------------------
Path 31: MET (1.758 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.672 (P)          0.535 (P)
          Arrival:=          5.872              3.135
 
Clock Gating Setup:-         0.000
    Required Time:=          5.872
     Launch Clock:-          3.135
        Data Path:-          0.979
            Slack:=          1.758
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.407       -    3.007  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.125   0.127       -    3.135  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.093   0.199   0.781    4.114  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/B      -      B       R     AND2X2          1  0.112   0.000       -    4.114  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.123   0.107      -    5.872  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/A  -      A       R     AND2X2         36  0.098   0.004      -    5.872  
#----------------------------------------------------------------------------------------------------------------
Path 32: MET (2.036 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.535 (P)
          Arrival:=          5.879              3.135
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.135
        Data Path:-          0.708
            Slack:=          2.036
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.407       -    3.007  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.125   0.128       -    3.135  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.093   0.300   0.408    3.843  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/B      -      B       F     AND2X4          1  0.165   0.001       -    3.843  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.123   0.113      -    5.879  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/A  -      A       R     AND2X4         36  0.101   0.011      -    5.879  
#----------------------------------------------------------------------------------------------------------------
Path 33: MET (2.044 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.535 (P)
          Arrival:=          5.879              3.135
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.135
        Data Path:-          0.699
            Slack:=          2.044
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.407       -    3.007  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.125   0.128       -    3.135  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.093   0.292   0.408    3.834  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/B      -      B       F     AND2X4          1  0.155   0.001       -    3.834  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.123   0.113      -    5.879  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/A  -      A       R     AND2X4         36  0.101   0.011      -    5.879  
#----------------------------------------------------------------------------------------------------------------
Path 34: MET (2.076 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.536 (P)
          Arrival:=          5.879              3.136
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.136
        Data Path:-          0.666
            Slack:=          2.076
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.407       -    3.007  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.125   0.129       -    3.136  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.093   0.271   0.396    3.803  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/B      -      B       F     AND2X4          1  0.134   0.001       -    3.803  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.123   0.113      -    5.879  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/A  -      A       R     AND2X4         36  0.099   0.010      -    5.879  
#----------------------------------------------------------------------------------------------------------------
Path 35: MET (2.088 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.537 (P)
          Arrival:=          5.879              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.137
        Data Path:-          0.654
            Slack:=          2.088
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.407       -    3.007  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.125   0.129       -    3.137  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.093   0.260   0.394    3.791  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/B      -      B       F     AND2X4          1  0.123   0.000       -    3.791  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.207   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.207   0.565      -    5.765  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.123   0.113      -    5.879  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/A  -      A       R     AND2X4         36  0.099   0.010      -    5.879  
#----------------------------------------------------------------------------------------------------------------
Path 36: MET (2.426 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.678 (P)          0.536 (P)
          Arrival:=          5.878              3.136
 
Clock Gating Setup:-         0.000
    Required Time:=          5.878
     Launch Clock:-          3.136
        Data Path:-          0.317
            Slack:=          2.426
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    F     BUX20          36  0.125   0.129    3.136  
  CLK_I__L1_N0                         -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.093   0.317    3.453  
  top_INST/RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/B      -      B       F     AND2X4          1  0.108   0.000    3.453  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP             2  0.207   0.565    5.765  
  CLK_I                            -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                   -      A->Q    R     BUX20          36  0.123   0.113    5.878  
  CLK_I__L1_N0                     -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/A  -      A       R     AND2X4         36  0.099   0.010    5.878  
#------------------------------------------------------------------------------------------------

