/* func_8002BC68 — floor 2 (s1, uncontested form; 130/130 insns).
 * Residual: build `mfhi $13`+`sra $3,$13,5` vs target `mfhi $24`+`sra $3,$24,5`.
 * The mfhi is a RELOAD-emitted move (hi->GP); see evidence.md s1.
 * A 0-form exists (clobber-form-ruling-pending.c) awaiting owner ruling. */
s32 func_8002BC68(s32 arg0) {
    s32 temp_a3;
    s32 temp_t1;
    s32 var_a0;
    u32 temp_a0;
    u32 var_t0;
    u8 *t2_base;
    u8 *t3_base;

    temp_a3 = D_80101FA0 - D_801023EC;
    temp_t1 = D_80101FA8 - D_801023F4;
    temp_a0 = (temp_a3 * temp_a3) + (temp_t1 * temp_t1);
    t2_base = &D_80101EC8;
    t3_base = t2_base + 0x44C;
    if (temp_a0 < 0x400U) {
        var_t0 = ((u32) (*((&D_8008D118) + temp_a0))) >> 3;
    } else {
        s32 sp_tmp;
        __asm__ volatile(
            "addu   $t4, %1, $zero\n"
            "mtc2   $t4, $30\n"
            "nop\n"
            "nop\n"
            "addu   $t4, $sp, $zero\n"
            "swc2   $31, 0($t4)\n"
            : "=m"(sp_tmp)
            : "r"(temp_a0)
            : "$12");
        {
            u32 v0_m = (u32)-2;
            u32 v1_m;
            u32 idx;
            u32 hi;
            v0_m &= sp_tmp;
            v1_m = 0x16 - v0_m;
            idx = temp_a0 >> v1_m;
            v1_m = v1_m >> 1;
            hi = (u32)((u8)(*((&D_8008D118) + idx)));
            var_t0 = (hi << 16) >> (0x13 - v1_m);
        }
    }
    if (((s32) var_t0) < arg0) {
        var_a0 = ((arg0 - ((s32) var_t0)) * 0x50) / 100;
    } else {
        var_a0 = (arg0 - ((s32) var_t0)) / 16;
    }
    {
        s32 temp_v0 = arg0 - 0x64;
        s32 temp_v1_3 = -var_a0;
        *((s32 *) (t2_base + 0x134)) = (temp_a3 * var_a0) / temp_v0;
        *((s32 *) (t2_base + 0x13C)) = (temp_t1 * var_a0) / temp_v0;
        *((s32 *) (t3_base + 0x134)) = (temp_a3 * temp_v1_3) / temp_v0;
        *((s32 *) (t3_base + 0x13C)) = (temp_t1 * temp_v1_3) / temp_v0;
    }
    return (s32) var_t0;
}
