;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #4, -14
	MOV -7, <-20
	MOV -11, <-20
	JMN 1, #21
	SUB #4, -14
	MOV -7, <-20
	MOV -11, <-20
	CMP @127, 106
	JMN 1, #21
	MOV 12, @10
	JMN <121, 106
	CMP @127, 106
	SUB @-187, @104
	SUB @-187, @104
	SUB @121, @166
	JMN <127, 106
	JMZ -217, -120
	SLT @11, 0
	ADD @-127, @100
	SPL 0, <-54
	DAT #12, <10
	SLT @11, 0
	JMN <-127, 100
	SPL 0, <-54
	DAT #12, <10
	SLT @11, 0
	SUB #4, -14
	SUB @121, 103
	SUB #12, @206
	SLT 20, @262
	DAT <0, #-5
	SUB @127, 106
	SUB @121, @106
	SUB @121, @106
	JMN @12, #200
	SPL 0, <-54
	ADD 211, 60
	JMZ -615, #-10
	SPL 0, <-54
	SLT 300, 90
	ADD 211, 60
	ADD 211, 60
	MOV @-111, <-80
	SUB @121, @106
	MOV -1, <-20
	SUB #12, @206
	MOV -11, <-20
	JMN 1, #21
	JMN 1, #21
