# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do r2fft_impl_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is sergi@DESKTOP-PLNR7AI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/helper {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/helper/fixed_point_multiplier.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:56 on May 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/helper" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/helper/fixed_point_multiplier.v 
# -- Compiling module fixed_point_multiplier
# 
# Top level modules:
# 	fixed_point_multiplier
# End time: 05:20:56 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/helper {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/helper/fixed_point_adder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:56 on May 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/helper" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/helper/fixed_point_adder.v 
# -- Compiling module fixed_point_adder
# 
# Top level modules:
# 	fixed_point_adder
# End time: 05:20:57 on May 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/writeBusMux.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:57 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/writeBusMux.sv 
# -- Compiling module writeBusMux
# 
# Top level modules:
# 	writeBusMux
# End time: 05:20:57 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/twiddleFactorRomBridge.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:57 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/twiddleFactorRomBridge.sv 
# -- Compiling module twiddleFactorRomBridge
# 
# Top level modules:
# 	twiddleFactorRomBridge
# End time: 05:20:57 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/readBusMux.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:57 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/readBusMux.sv 
# -- Compiling module readBusMux
# 
# Top level modules:
# 	readBusMux
# End time: 05:20:57 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/ramPipelineBridge.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:57 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/ramPipelineBridge.sv 
# -- Compiling module ramPipelineBridge
# 
# Top level modules:
# 	ramPipelineBridge
# End time: 05:20:57 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:57 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv 
# -- Compiling module radix2Butterfly
# 
# Top level modules:
# 	radix2Butterfly
# End time: 05:20:57 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/R2FFT.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:57 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/R2FFT.sv 
# -- Compiling module R2FFT
# 
# Top level modules:
# 	R2FFT
# End time: 05:20:57 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/fftAddressGenerator.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:57 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/fftAddressGenerator.sv 
# -- Compiling module fftAddressGenerator
# 
# Top level modules:
# 	fftAddressGenerator
# End time: 05:20:58 on May 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:58 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv 
# -- Compiling module butterflyUnit
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv(188): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv(189): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv(190): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv(191): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv(192): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv(194): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv(195): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv(196): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv(198): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	butterflyUnit
# End time: 05:20:58 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyCore.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:58 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyCore.sv 
# -- Compiling module butterflyCore
# 
# Top level modules:
# 	butterflyCore
# End time: 05:20:58 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bitReverseCounter.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:58 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bitReverseCounter.sv 
# -- Compiling module bitReverseCounter
# 
# Top level modules:
# 	bitReverseCounter
# End time: 05:20:58 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bfp_Shifter.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:58 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bfp_Shifter.sv 
# -- Compiling module bfp_Shifter
# 
# Top level modules:
# 	bfp_Shifter
# End time: 05:20:58 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bfp_maxBitWidth.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:58 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bfp_maxBitWidth.sv 
# -- Compiling module bfp_maxBitWidth
# 
# Top level modules:
# 	bfp_maxBitWidth
# End time: 05:20:59 on May 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bfp_bitWidthDetector.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:59 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bfp_bitWidthDetector.sv 
# -- Compiling module bfp_bitWidthDetector
# 
# Top level modules:
# 	bfp_bitWidthDetector
# End time: 05:20:59 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl {C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bfp_bitWidthAcc.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:59 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/hdl" C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/bfp_bitWidthAcc.sv 
# -- Compiling module bfp_bitWidthAcc
# 
# Top level modules:
# 	bfp_bitWidthAcc
# End time: 05:20:59 on May 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit {C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/testbench.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:20:59 on May 26,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit" C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/testbench.sv 
# -- Compiling module dpram
# -- Compiling module twrom
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 05:21:00 on May 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 05:21:00 on May 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 2 FSMs in module "R2FFT(fast)".
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(94): (vopt-2685) [TFMPC] - Too few port connections for 'SUM_REAL'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(94): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(102): (vopt-2685) [TFMPC] - Too few port connections for 'SUM_IMAG'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(102): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(110): (vopt-2685) [TFMPC] - Too few port connections for 'DIFF_REAL'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(110): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(118): (vopt-2685) [TFMPC] - Too few port connections for 'DIFF_IMAG'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(118): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(150): (vopt-2685) [TFMPC] - Too few port connections for 'MULTIPLY_REAL_1'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(150): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(158): (vopt-2685) [TFMPC] - Too few port connections for 'MULTIPLY_REAL_2'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(158): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(166): (vopt-2685) [TFMPC] - Too few port connections for 'MULTIPLY_IMAG_1'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(166): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(174): (vopt-2685) [TFMPC] - Too few port connections for 'MULTIPLY_IMAG_2'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(174): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(193): (vopt-2685) [TFMPC] - Too few port connections for 'OUT_B_REAL'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(193): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(201): (vopt-2685) [TFMPC] - Too few port connections for 'OUT_B_IMAG'.  Expected 6, found 5.
# ** Warning: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv(201): (vopt-2718) [TFMPC] - Missing connection for port 'done'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=20.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.R2FFT(fast)
# Loading work.bitReverseCounter(fast)
# Loading work.bfp_bitWidthDetector(fast)
# Loading work.bfp_maxBitWidth(fast)
# Loading work.bfp_bitWidthAcc(fast)
# Loading work.fftAddressGenerator(fast)
# Loading work.butterflyUnit(fast)
# Loading work.twiddleFactorRomBridge(fast)
# Loading work.butterflyCore(fast)
# Loading work.ramPipelineBridge(fast)
# Loading work.radix2Butterfly(fast)
# Loading work.fixed_point_adder(fast)
# Loading work.fixed_point_multiplier(fast)
# Loading work.readBusMux(fast)
# Loading work.writeBusMux(fast)
# Loading work.twrom(fast)
# Loading work.dpram(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/testbench.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'autorun'. The port definition is at: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/R2FFT.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uR2FFT File: C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/../include/header.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'run'. The port definition is at: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/R2FFT.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uR2FFT File: C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/../include/header.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'fin'. The port definition is at: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/R2FFT.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uR2FFT File: C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/../include/header.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ifft'. The port definition is at: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/R2FFT.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uR2FFT File: C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/../include/header.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (15) for port 'twdr_cos'. The port definition is at: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/R2FFT.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uR2FFT File: C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/../include/header.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (16) for port 'twdr_cos'. The port definition is at: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/twiddleFactorRomBridge.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uR2FFT/ubutterflyUnit/utwiddleFactorRomBridge File: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/butterflyUnit.sv Line: 64
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'B'. The port definition is at: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/helper/fixed_point_adder.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uR2FFT/ubutterflyUnit/ubutterflyCore/uradix2bt/OUT_B_REAL File: C:/Users/sergi/apps/shazam-vladimir/fpga/hdl/radix2Butterfly.sv Line: 193
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sergi  Hostname: DESKTOP-PLNR7AI  ProcessID: 13756
#           Attempting to use alternate WLF file "./wlftyi3txg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyi3txg
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 sec
# ** Note: $stop    : C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/testbench.sv(87)
#    Time: 73211 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/sergi/apps/shazam-vladimir/fpga/quartus/../test/1024pt_16bit/testbench.sv line 87
