
****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ../../tools/BOOM/run_BOOM_synthesis.tcl
# open_project BOOM_Prj.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/BOOM_Prj/BOOM_Prj.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/regfile_52x64.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IssueSlot_8.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/regfile_48x65.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/Synthesis/BOOM/ChipTop.dcp'.
WARNING: [Project 1-865] Could not find the file /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/Synthesis/BOOM/ChipTop.dcp
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/Synthesis/BOOM/synth_1/ChipTop.dcp'.
WARNING: [Project 1-865] Could not find the file /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/Synthesis/BOOM/synth_1/ChipTop.dcp
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/BOOM/Synthesis/Config_1.dcp'.
WARNING: [Project 1-865] Could not find the file /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/BOOM/Synthesis/Config_1.dcp
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.809 ; gain = 102.805 ; free physical = 1426 ; free virtual = 25384
# if { [llength $argv] < 1 } {
#     puts "No incremental checkpoint identified, starting synthesis from scratch."
#     # Remove any previous incremental checkpoint setting for a fresh start
#     set_property incremental_checkpoint {} [get_runs synth_1]
# } else {
#     # Retrieve the config name argument
#     set config_name [lindex $argv 0]
#     # Define the path to the DCP file based on the config name
#     set dcp_path "/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/BOOM/Synthesis/${config_name}.dcp"
#     
#     # Check if the specified DCP file exists
#     if { ![file exists $dcp_path] } {
#         puts "Error: Checkpoint file $dcp_path not found. Exiting."
#         exit 1
#     }
#     
#     # Add the DCP file to the project (ensuring no file duplication or conflict)
#     add_files -fileset utils_1 -norecurse $dcp_path
#     
#     # Set incremental synthesis properties
#     set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE aggressive [get_runs synth_1]
#     set_property incremental_checkpoint $dcp_path [get_runs synth_1]
# }
WARNING: [filemgmt 56-12] File '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/BOOM/Synthesis/ChipTop.dcp' cannot be added to the project because it already exists in the project, skipping this file
# reset_run synth_1
# launch_runs synth_1 -jobs 12
[Tue Jan  7 16:54:35 2025] Launched synth_1...
Run output will be captured here: /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/BOOM_Prj/BOOM_Prj.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Jan  7 16:54:35 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ChipTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ChipTop.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ChipTop.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.758 ; gain = 2.992 ; free physical = 909 ; free virtual = 24866
ERROR: [Common 17-69] Command failed: File '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/regfile_52x64.sv' does not exist
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 16:54:48 2025...
[Tue Jan  7 16:54:58 2025] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'synth_1'
wait_on_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1375.715 ; gain = 0.000 ; free physical = 1404 ; free virtual = 25363
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    (file "../../tools/BOOM/run_BOOM_synthesis.tcl" line 29)
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 16:54:58 2025...
