Running in Lattice mode

Starting:    C:\lscc\diamond\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-LQGE2UU
Date:        Thu Jun  4 11:42:24 2020
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch blank_trb3_periph_blank_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Thu Jun  4 11:42:26 2020

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srr to C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srf
log file: "C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srr"
Running: trb3_periph_blank in foreground

Running proj_1|trb3_periph_blank

Running: compile (Compile) on proj_1|trb3_periph_blank
# Thu Jun  4 11:42:26 2020

Running: compile_flow (Compile Process) on proj_1|trb3_periph_blank
# Thu Jun  4 11:42:26 2020

Running: compiler (Compile Input) on proj_1|trb3_periph_blank
# Thu Jun  4 11:42:26 2020
Copied C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_comp.srs to C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srs

compiler completed
# Thu Jun  4 11:42:42 2020

Return Code: 0
Run Time:00h:00m:16s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|trb3_periph_blank
# Thu Jun  4 11:42:42 2020

multi_srs_gen completed
# Thu Jun  4 11:42:42 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_mult.srs to C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srs
Copied C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srr to C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srf
Complete: Compile Process on proj_1|trb3_periph_blank

Running: premap (Pre-mapping) on proj_1|trb3_periph_blank
# Thu Jun  4 11:42:42 2020

premap completed with warnings
# Thu Jun  4 11:42:57 2020

Return Code: 1
Run Time:00h:00m:15s
Complete: Compile on proj_1|trb3_periph_blank

Running: map (Map) on proj_1|trb3_periph_blank
# Thu Jun  4 11:42:57 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|trb3_periph_blank
# Thu Jun  4 11:42:57 2020
Copied C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_m.srm to C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srm

fpga_mapper completed with warnings
# Thu Jun  4 11:44:29 2020

Return Code: 1
Run Time:00h:01m:32s
Complete: Map on proj_1|trb3_periph_blank
Copied C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srr to C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\blank_trb3_periph_blank.srf
Complete: Logic Synthesis on proj_1|trb3_periph_blank
TCL script complete: "blank_trb3_periph_blank_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\ishra\MUSE_Triggers_FPGA\MUSEtrigger__VetoBM_Shraddha\project\trb3_periph_blank\proj_1.prj
batch mode default:no
