[2025-09-17 17:28:41] START suite=cs trace=nutch_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2556215 heartbeat IPC: 3.912 cumulative IPC: 3.912 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5014804 heartbeat IPC: 4.067 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5014804 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5014804 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 18599782 heartbeat IPC: 0.7361 cumulative IPC: 0.7361 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 30067558 heartbeat IPC: 0.872 cumulative IPC: 0.7983 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 46517416 heartbeat IPC: 0.6079 cumulative IPC: 0.7228 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 59872493 heartbeat IPC: 0.7488 cumulative IPC: 0.7292 (Simulation time: 00 hr 06 min 29 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 73805468 heartbeat IPC: 0.7177 cumulative IPC: 0.7268 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 89846410 heartbeat IPC: 0.6234 cumulative IPC: 0.7073 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 101941623 heartbeat IPC: 0.8268 cumulative IPC: 0.7222 (Simulation time: 00 hr 10 min 32 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 124946357 heartbeat IPC: 0.4347 cumulative IPC: 0.667 (Simulation time: 00 hr 12 min 26 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 142082703 heartbeat IPC: 0.5836 cumulative IPC: 0.6566 (Simulation time: 00 hr 14 min 07 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 151859470 cumulative IPC: 0.6585 (Simulation time: 00 hr 15 min 35 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 151859470 cumulative IPC: 0.6585 (Simulation time: 00 hr 15 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6585 instructions: 100000000 cycles: 151859470
CPU 0 Branch Prediction Accuracy: 96.87% MPKI: 0.3407 Average ROB Occupancy at Mispredict: 2923
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01259
BRANCH_INDIRECT: 0.3176
BRANCH_CONDITIONAL: 0.01045
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1169737
LQ_STALL: 45868
SQ_STALL: 396843


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 213.20934
REPLAY_LOAD: 113.26645
NON_REPLAY_LOAD: 8.234224

== Total ==
ADDR_TRANS: 292310
REPLAY_LOAD: 275464
NON_REPLAY_LOAD: 601963

== Counts ==
ADDR_TRANS: 1371
REPLAY_LOAD: 2432
NON_REPLAY_LOAD: 73105

cpu0->cpu0_STLB TOTAL        ACCESS:     199184 HIT:     184464 MISS:      14720 MSHR_MERGE:         12
cpu0->cpu0_STLB LOAD         ACCESS:     199184 HIT:     184464 MISS:      14720 MSHR_MERGE:         12
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 422.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1592928 HIT:     919440 MISS:     673488 MSHR_MERGE:     127689
cpu0->cpu0_L2C LOAD         ACCESS:     720714 HIT:     486387 MISS:     234327 MSHR_MERGE:      14019
cpu0->cpu0_L2C RFO          ACCESS:      67151 HIT:      37280 MISS:      29871 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     500537 HIT:     115882 MISS:     384655 MSHR_MERGE:     113670
cpu0->cpu0_L2C WRITE        ACCESS:     279394 HIT:     278672 MISS:        722 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25132 HIT:       1219 MISS:      23913 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     246348 ISSUED:     246348 USEFUL:      70126 USELESS:      19764
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 111.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7614485 HIT:    6979326 MISS:     635159 MSHR_MERGE:     185464
cpu0->cpu0_L1I LOAD         ACCESS:    7614485 HIT:    6979326 MISS:     635159 MSHR_MERGE:     185464
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.21 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26835040 HIT:   25676484 MISS:    1158556 MSHR_MERGE:     541026
cpu0->cpu0_L1D LOAD         ACCESS:   15485378 HIT:   15102567 MISS:     382811 MSHR_MERGE:     111791
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2007751 HIT:    1574277 MISS:     433474 MSHR_MERGE:     179254
cpu0->cpu0_L1D WRITE        ACCESS:    9309629 HIT:    8992999 MISS:     316630 MSHR_MERGE:     249472
cpu0->cpu0_L1D TRANSLATION  ACCESS:      32282 HIT:       6641 MISS:      25641 MSHR_MERGE:        509
cpu0->cpu0_L1D PREFETCH REQUESTED:    2111405 ISSUED:    2007751 USEFUL:     228912 USELESS:      17184
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 85.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6436241 HIT:    6307266 MISS:     128975 MSHR_MERGE:      61879
cpu0->cpu0_ITLB LOAD         ACCESS:    6436241 HIT:    6307266 MISS:     128975 MSHR_MERGE:      61879
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.34 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24032953 HIT:   23837371 MISS:     195582 MSHR_MERGE:      63494
cpu0->cpu0_DTLB LOAD         ACCESS:   24032953 HIT:   23837371 MISS:     195582 MSHR_MERGE:      63494
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 45.5 cycles
cpu0->LLC TOTAL        ACCESS:     774279 HIT:     303830 MISS:     470449 MSHR_MERGE:       2826
cpu0->LLC LOAD         ACCESS:     220308 HIT:      52773 MISS:     167535 MSHR_MERGE:        365
cpu0->LLC RFO          ACCESS:      29870 HIT:       2634 MISS:      27236 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     270985 HIT:      17311 MISS:     253674 MSHR_MERGE:       2461
cpu0->LLC WRITE        ACCESS:     229203 HIT:     229046 MISS:        157 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      23913 HIT:       2066 MISS:      21847 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      57483
  ROW_BUFFER_MISS:     409977
  AVG DBUS CONGESTED CYCLE: 4.695
Channel 0 WQ ROW_BUFFER_HIT:      22725
  ROW_BUFFER_MISS:     201055
  FULL:          0
Channel 0 REFRESHES ISSUED:      12655

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       103449        17285         6627        13280
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           32          129          301        11640
  STLB miss resolved @ L2C                0           21          115          217         1391
  STLB miss resolved @ LLC                0           25          102          631         1519
  STLB miss resolved @ MEM                0           39          350         1164        16109

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              29953         4467        67693         4103         3874
---------------------------------------------------------------
  STLB miss resolved @ L1D                2           16           43          134          783
  STLB miss resolved @ L2C                1            8           39           95          308
  STLB miss resolved @ LLC                2            5           46          277          376
  STLB miss resolved @ MEM                8           13          108          547         3746
[2025-09-17 17:44:16] END   suite=cs trace=nutch_phase3_core1 (rc=0)
