
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lsns_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022c0 <.init>:
  4022c0:	stp	x29, x30, [sp, #-16]!
  4022c4:	mov	x29, sp
  4022c8:	bl	402a10 <ferror@plt+0x60>
  4022cc:	ldp	x29, x30, [sp], #16
  4022d0:	ret

Disassembly of section .plt:

00000000004022e0 <memcpy@plt-0x20>:
  4022e0:	stp	x16, x30, [sp, #-16]!
  4022e4:	adrp	x16, 41c000 <ferror@plt+0x19650>
  4022e8:	ldr	x17, [x16, #4088]
  4022ec:	add	x16, x16, #0xff8
  4022f0:	br	x17
  4022f4:	nop
  4022f8:	nop
  4022fc:	nop

0000000000402300 <memcpy@plt>:
  402300:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402304:	ldr	x17, [x16]
  402308:	add	x16, x16, #0x0
  40230c:	br	x17

0000000000402310 <scols_column_set_json_type@plt>:
  402310:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402314:	ldr	x17, [x16, #8]
  402318:	add	x16, x16, #0x8
  40231c:	br	x17

0000000000402320 <_exit@plt>:
  402320:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402324:	ldr	x17, [x16, #16]
  402328:	add	x16, x16, #0x10
  40232c:	br	x17

0000000000402330 <strtoul@plt>:
  402330:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402334:	ldr	x17, [x16, #24]
  402338:	add	x16, x16, #0x18
  40233c:	br	x17

0000000000402340 <strlen@plt>:
  402340:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402344:	ldr	x17, [x16, #32]
  402348:	add	x16, x16, #0x20
  40234c:	br	x17

0000000000402350 <fputs@plt>:
  402350:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402354:	ldr	x17, [x16, #40]
  402358:	add	x16, x16, #0x28
  40235c:	br	x17

0000000000402360 <mbstowcs@plt>:
  402360:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402364:	ldr	x17, [x16, #48]
  402368:	add	x16, x16, #0x30
  40236c:	br	x17

0000000000402370 <exit@plt>:
  402370:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402374:	ldr	x17, [x16, #56]
  402378:	add	x16, x16, #0x38
  40237c:	br	x17

0000000000402380 <dup@plt>:
  402380:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402384:	ldr	x17, [x16, #64]
  402388:	add	x16, x16, #0x40
  40238c:	br	x17

0000000000402390 <scols_line_refer_data@plt>:
  402390:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402394:	ldr	x17, [x16, #72]
  402398:	add	x16, x16, #0x48
  40239c:	br	x17

00000000004023a0 <mnt_new_table_from_file@plt>:
  4023a0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4023a4:	ldr	x17, [x16, #80]
  4023a8:	add	x16, x16, #0x50
  4023ac:	br	x17

00000000004023b0 <strtoimax@plt>:
  4023b0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4023b4:	ldr	x17, [x16, #88]
  4023b8:	add	x16, x16, #0x58
  4023bc:	br	x17

00000000004023c0 <getegid@plt>:
  4023c0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4023c4:	ldr	x17, [x16, #96]
  4023c8:	add	x16, x16, #0x60
  4023cc:	br	x17

00000000004023d0 <scols_table_set_name@plt>:
  4023d0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4023d4:	ldr	x17, [x16, #104]
  4023d8:	add	x16, x16, #0x68
  4023dc:	br	x17

00000000004023e0 <strtod@plt>:
  4023e0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4023e4:	ldr	x17, [x16, #112]
  4023e8:	add	x16, x16, #0x70
  4023ec:	br	x17

00000000004023f0 <geteuid@plt>:
  4023f0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4023f4:	ldr	x17, [x16, #120]
  4023f8:	add	x16, x16, #0x78
  4023fc:	br	x17

0000000000402400 <scols_table_enable_noheadings@plt>:
  402400:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402404:	ldr	x17, [x16, #128]
  402408:	add	x16, x16, #0x80
  40240c:	br	x17

0000000000402410 <scols_table_new_column@plt>:
  402410:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402414:	ldr	x17, [x16, #136]
  402418:	add	x16, x16, #0x88
  40241c:	br	x17

0000000000402420 <sprintf@plt>:
  402420:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402424:	ldr	x17, [x16, #144]
  402428:	add	x16, x16, #0x90
  40242c:	br	x17

0000000000402430 <getuid@plt>:
  402430:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402434:	ldr	x17, [x16, #152]
  402438:	add	x16, x16, #0x98
  40243c:	br	x17

0000000000402440 <opendir@plt>:
  402440:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402444:	ldr	x17, [x16, #160]
  402448:	add	x16, x16, #0xa0
  40244c:	br	x17

0000000000402450 <__cxa_atexit@plt>:
  402450:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402454:	ldr	x17, [x16, #168]
  402458:	add	x16, x16, #0xa8
  40245c:	br	x17

0000000000402460 <fputc@plt>:
  402460:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402464:	ldr	x17, [x16, #176]
  402468:	add	x16, x16, #0xb0
  40246c:	br	x17

0000000000402470 <scols_table_enable_raw@plt>:
  402470:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402474:	ldr	x17, [x16, #184]
  402478:	add	x16, x16, #0xb8
  40247c:	br	x17

0000000000402480 <asprintf@plt>:
  402480:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402484:	ldr	x17, [x16, #192]
  402488:	add	x16, x16, #0xc0
  40248c:	br	x17

0000000000402490 <mnt_new_iter@plt>:
  402490:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402494:	ldr	x17, [x16, #200]
  402498:	add	x16, x16, #0xc8
  40249c:	br	x17

00000000004024a0 <snprintf@plt>:
  4024a0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4024a4:	ldr	x17, [x16, #208]
  4024a8:	add	x16, x16, #0xd0
  4024ac:	br	x17

00000000004024b0 <localeconv@plt>:
  4024b0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4024b4:	ldr	x17, [x16, #216]
  4024b8:	add	x16, x16, #0xd8
  4024bc:	br	x17

00000000004024c0 <fileno@plt>:
  4024c0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4024c4:	ldr	x17, [x16, #224]
  4024c8:	add	x16, x16, #0xe0
  4024cc:	br	x17

00000000004024d0 <scols_wrapnl_chunksize@plt>:
  4024d0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4024d4:	ldr	x17, [x16, #232]
  4024d8:	add	x16, x16, #0xe8
  4024dc:	br	x17

00000000004024e0 <fclose@plt>:
  4024e0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4024e4:	ldr	x17, [x16, #240]
  4024e8:	add	x16, x16, #0xf0
  4024ec:	br	x17

00000000004024f0 <getpid@plt>:
  4024f0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4024f4:	ldr	x17, [x16, #248]
  4024f8:	add	x16, x16, #0xf8
  4024fc:	br	x17

0000000000402500 <strtok_r@plt>:
  402500:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402504:	ldr	x17, [x16, #256]
  402508:	add	x16, x16, #0x100
  40250c:	br	x17

0000000000402510 <malloc@plt>:
  402510:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402514:	ldr	x17, [x16, #264]
  402518:	add	x16, x16, #0x108
  40251c:	br	x17

0000000000402520 <open@plt>:
  402520:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402524:	ldr	x17, [x16, #272]
  402528:	add	x16, x16, #0x110
  40252c:	br	x17

0000000000402530 <wcswidth@plt>:
  402530:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402534:	ldr	x17, [x16, #280]
  402538:	add	x16, x16, #0x118
  40253c:	br	x17

0000000000402540 <strncmp@plt>:
  402540:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402544:	ldr	x17, [x16, #288]
  402548:	add	x16, x16, #0x120
  40254c:	br	x17

0000000000402550 <bindtextdomain@plt>:
  402550:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402554:	ldr	x17, [x16, #296]
  402558:	add	x16, x16, #0x128
  40255c:	br	x17

0000000000402560 <__libc_start_main@plt>:
  402560:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402564:	ldr	x17, [x16, #304]
  402568:	add	x16, x16, #0x130
  40256c:	br	x17

0000000000402570 <fgetc@plt>:
  402570:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402574:	ldr	x17, [x16, #312]
  402578:	add	x16, x16, #0x138
  40257c:	br	x17

0000000000402580 <memset@plt>:
  402580:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402584:	ldr	x17, [x16, #320]
  402588:	add	x16, x16, #0x140
  40258c:	br	x17

0000000000402590 <fdopen@plt>:
  402590:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402594:	ldr	x17, [x16, #328]
  402598:	add	x16, x16, #0x148
  40259c:	br	x17

00000000004025a0 <scols_new_table@plt>:
  4025a0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4025a4:	ldr	x17, [x16, #336]
  4025a8:	add	x16, x16, #0x150
  4025ac:	br	x17

00000000004025b0 <scols_wrapnl_nextchunk@plt>:
  4025b0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4025b4:	ldr	x17, [x16, #344]
  4025b8:	add	x16, x16, #0x158
  4025bc:	br	x17

00000000004025c0 <calloc@plt>:
  4025c0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4025c4:	ldr	x17, [x16, #352]
  4025c8:	add	x16, x16, #0x160
  4025cc:	br	x17

00000000004025d0 <mnt_fs_get_target@plt>:
  4025d0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4025d4:	ldr	x17, [x16, #360]
  4025d8:	add	x16, x16, #0x168
  4025dc:	br	x17

00000000004025e0 <mnt_fs_get_root@plt>:
  4025e0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4025e4:	ldr	x17, [x16, #368]
  4025e8:	add	x16, x16, #0x170
  4025ec:	br	x17

00000000004025f0 <readdir@plt>:
  4025f0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4025f4:	ldr	x17, [x16, #376]
  4025f8:	add	x16, x16, #0x178
  4025fc:	br	x17

0000000000402600 <strdup@plt>:
  402600:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402604:	ldr	x17, [x16, #384]
  402608:	add	x16, x16, #0x180
  40260c:	br	x17

0000000000402610 <scols_table_new_line@plt>:
  402610:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402614:	ldr	x17, [x16, #392]
  402618:	add	x16, x16, #0x188
  40261c:	br	x17

0000000000402620 <closedir@plt>:
  402620:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402624:	ldr	x17, [x16, #400]
  402628:	add	x16, x16, #0x190
  40262c:	br	x17

0000000000402630 <scols_unref_table@plt>:
  402630:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402634:	ldr	x17, [x16, #408]
  402638:	add	x16, x16, #0x198
  40263c:	br	x17

0000000000402640 <close@plt>:
  402640:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402644:	ldr	x17, [x16, #416]
  402648:	add	x16, x16, #0x1a0
  40264c:	br	x17

0000000000402650 <strrchr@plt>:
  402650:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402654:	ldr	x17, [x16, #424]
  402658:	add	x16, x16, #0x1a8
  40265c:	br	x17

0000000000402660 <recv@plt>:
  402660:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402664:	ldr	x17, [x16, #432]
  402668:	add	x16, x16, #0x1b0
  40266c:	br	x17

0000000000402670 <__gmon_start__@plt>:
  402670:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402674:	ldr	x17, [x16, #440]
  402678:	add	x16, x16, #0x1b8
  40267c:	br	x17

0000000000402680 <strtoumax@plt>:
  402680:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402684:	ldr	x17, [x16, #448]
  402688:	add	x16, x16, #0x1c0
  40268c:	br	x17

0000000000402690 <abort@plt>:
  402690:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402694:	ldr	x17, [x16, #456]
  402698:	add	x16, x16, #0x1c8
  40269c:	br	x17

00000000004026a0 <textdomain@plt>:
  4026a0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4026a4:	ldr	x17, [x16, #464]
  4026a8:	add	x16, x16, #0x1d0
  4026ac:	br	x17

00000000004026b0 <getopt_long@plt>:
  4026b0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4026b4:	ldr	x17, [x16, #472]
  4026b8:	add	x16, x16, #0x1d8
  4026bc:	br	x17

00000000004026c0 <strcmp@plt>:
  4026c0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4026c4:	ldr	x17, [x16, #480]
  4026c8:	add	x16, x16, #0x1e0
  4026cc:	br	x17

00000000004026d0 <getpwuid@plt>:
  4026d0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4026d4:	ldr	x17, [x16, #488]
  4026d8:	add	x16, x16, #0x1e8
  4026dc:	br	x17

00000000004026e0 <warn@plt>:
  4026e0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4026e4:	ldr	x17, [x16, #496]
  4026e8:	add	x16, x16, #0x1f0
  4026ec:	br	x17

00000000004026f0 <__ctype_b_loc@plt>:
  4026f0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4026f4:	ldr	x17, [x16, #504]
  4026f8:	add	x16, x16, #0x1f8
  4026fc:	br	x17

0000000000402700 <strtol@plt>:
  402700:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402704:	ldr	x17, [x16, #512]
  402708:	add	x16, x16, #0x200
  40270c:	br	x17

0000000000402710 <getline@plt>:
  402710:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402714:	ldr	x17, [x16, #520]
  402718:	add	x16, x16, #0x208
  40271c:	br	x17

0000000000402720 <mnt_free_iter@plt>:
  402720:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402724:	ldr	x17, [x16, #528]
  402728:	add	x16, x16, #0x210
  40272c:	br	x17

0000000000402730 <free@plt>:
  402730:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402734:	ldr	x17, [x16, #536]
  402738:	add	x16, x16, #0x218
  40273c:	br	x17

0000000000402740 <getgid@plt>:
  402740:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402744:	ldr	x17, [x16, #544]
  402748:	add	x16, x16, #0x220
  40274c:	br	x17

0000000000402750 <mnt_table_find_next_fs@plt>:
  402750:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402754:	ldr	x17, [x16, #552]
  402758:	add	x16, x16, #0x228
  40275c:	br	x17

0000000000402760 <scols_table_enable_json@plt>:
  402760:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402764:	ldr	x17, [x16, #560]
  402768:	add	x16, x16, #0x230
  40276c:	br	x17

0000000000402770 <strncasecmp@plt>:
  402770:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402774:	ldr	x17, [x16, #568]
  402778:	add	x16, x16, #0x238
  40277c:	br	x17

0000000000402780 <nanosleep@plt>:
  402780:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402784:	ldr	x17, [x16, #576]
  402788:	add	x16, x16, #0x240
  40278c:	br	x17

0000000000402790 <vasprintf@plt>:
  402790:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402794:	ldr	x17, [x16, #584]
  402798:	add	x16, x16, #0x248
  40279c:	br	x17

00000000004027a0 <send@plt>:
  4027a0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4027a4:	ldr	x17, [x16, #592]
  4027a8:	add	x16, x16, #0x250
  4027ac:	br	x17

00000000004027b0 <strndup@plt>:
  4027b0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4027b4:	ldr	x17, [x16, #600]
  4027b8:	add	x16, x16, #0x258
  4027bc:	br	x17

00000000004027c0 <strspn@plt>:
  4027c0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4027c4:	ldr	x17, [x16, #608]
  4027c8:	add	x16, x16, #0x260
  4027cc:	br	x17

00000000004027d0 <strchr@plt>:
  4027d0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4027d4:	ldr	x17, [x16, #616]
  4027d8:	add	x16, x16, #0x268
  4027dc:	br	x17

00000000004027e0 <mnt_fs_match_fstype@plt>:
  4027e0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4027e4:	ldr	x17, [x16, #624]
  4027e8:	add	x16, x16, #0x270
  4027ec:	br	x17

00000000004027f0 <socket@plt>:
  4027f0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4027f4:	ldr	x17, [x16, #632]
  4027f8:	add	x16, x16, #0x278
  4027fc:	br	x17

0000000000402800 <fflush@plt>:
  402800:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402804:	ldr	x17, [x16, #640]
  402808:	add	x16, x16, #0x280
  40280c:	br	x17

0000000000402810 <dirfd@plt>:
  402810:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402814:	ldr	x17, [x16, #648]
  402818:	add	x16, x16, #0x288
  40281c:	br	x17

0000000000402820 <scols_print_table@plt>:
  402820:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402824:	ldr	x17, [x16, #656]
  402828:	add	x16, x16, #0x290
  40282c:	br	x17

0000000000402830 <warnx@plt>:
  402830:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402834:	ldr	x17, [x16, #664]
  402838:	add	x16, x16, #0x298
  40283c:	br	x17

0000000000402840 <read@plt>:
  402840:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402844:	ldr	x17, [x16, #672]
  402848:	add	x16, x16, #0x2a0
  40284c:	br	x17

0000000000402850 <scols_column_set_wrapfunc@plt>:
  402850:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402854:	ldr	x17, [x16, #680]
  402858:	add	x16, x16, #0x2a8
  40285c:	br	x17

0000000000402860 <__fxstat@plt>:
  402860:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402864:	ldr	x17, [x16, #688]
  402868:	add	x16, x16, #0x2b0
  40286c:	br	x17

0000000000402870 <strstr@plt>:
  402870:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402874:	ldr	x17, [x16, #696]
  402878:	add	x16, x16, #0x2b8
  40287c:	br	x17

0000000000402880 <__isoc99_sscanf@plt>:
  402880:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402884:	ldr	x17, [x16, #704]
  402888:	add	x16, x16, #0x2c0
  40288c:	br	x17

0000000000402890 <scols_column_set_safechars@plt>:
  402890:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402894:	ldr	x17, [x16, #712]
  402898:	add	x16, x16, #0x2c8
  40289c:	br	x17

00000000004028a0 <errx@plt>:
  4028a0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4028a4:	ldr	x17, [x16, #720]
  4028a8:	add	x16, x16, #0x2d0
  4028ac:	br	x17

00000000004028b0 <strcspn@plt>:
  4028b0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4028b4:	ldr	x17, [x16, #728]
  4028b8:	add	x16, x16, #0x2d8
  4028bc:	br	x17

00000000004028c0 <vfprintf@plt>:
  4028c0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4028c4:	ldr	x17, [x16, #736]
  4028c8:	add	x16, x16, #0x2e0
  4028cc:	br	x17

00000000004028d0 <openat@plt>:
  4028d0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4028d4:	ldr	x17, [x16, #744]
  4028d8:	add	x16, x16, #0x2e8
  4028dc:	br	x17

00000000004028e0 <printf@plt>:
  4028e0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4028e4:	ldr	x17, [x16, #752]
  4028e8:	add	x16, x16, #0x2f0
  4028ec:	br	x17

00000000004028f0 <__assert_fail@plt>:
  4028f0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4028f4:	ldr	x17, [x16, #760]
  4028f8:	add	x16, x16, #0x2f8
  4028fc:	br	x17

0000000000402900 <__errno_location@plt>:
  402900:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402904:	ldr	x17, [x16, #768]
  402908:	add	x16, x16, #0x300
  40290c:	br	x17

0000000000402910 <mnt_free_table@plt>:
  402910:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402914:	ldr	x17, [x16, #776]
  402918:	add	x16, x16, #0x308
  40291c:	br	x17

0000000000402920 <getenv@plt>:
  402920:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402924:	ldr	x17, [x16, #784]
  402928:	add	x16, x16, #0x310
  40292c:	br	x17

0000000000402930 <getgrgid@plt>:
  402930:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402934:	ldr	x17, [x16, #792]
  402938:	add	x16, x16, #0x318
  40293c:	br	x17

0000000000402940 <gettext@plt>:
  402940:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402944:	ldr	x17, [x16, #800]
  402948:	add	x16, x16, #0x320
  40294c:	br	x17

0000000000402950 <fprintf@plt>:
  402950:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402954:	ldr	x17, [x16, #808]
  402958:	add	x16, x16, #0x328
  40295c:	br	x17

0000000000402960 <fgets@plt>:
  402960:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402964:	ldr	x17, [x16, #816]
  402968:	add	x16, x16, #0x330
  40296c:	br	x17

0000000000402970 <scols_init_debug@plt>:
  402970:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402974:	ldr	x17, [x16, #824]
  402978:	add	x16, x16, #0x338
  40297c:	br	x17

0000000000402980 <err@plt>:
  402980:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402984:	ldr	x17, [x16, #832]
  402988:	add	x16, x16, #0x340
  40298c:	br	x17

0000000000402990 <setlocale@plt>:
  402990:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  402994:	ldr	x17, [x16, #840]
  402998:	add	x16, x16, #0x348
  40299c:	br	x17

00000000004029a0 <__fxstatat@plt>:
  4029a0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4029a4:	ldr	x17, [x16, #848]
  4029a8:	add	x16, x16, #0x350
  4029ac:	br	x17

00000000004029b0 <ferror@plt>:
  4029b0:	adrp	x16, 41d000 <ferror@plt+0x1a650>
  4029b4:	ldr	x17, [x16, #856]
  4029b8:	add	x16, x16, #0x358
  4029bc:	br	x17

Disassembly of section .text:

00000000004029c0 <.text>:
  4029c0:	mov	x29, #0x0                   	// #0
  4029c4:	mov	x30, #0x0                   	// #0
  4029c8:	mov	x5, x0
  4029cc:	ldr	x1, [sp]
  4029d0:	add	x2, sp, #0x8
  4029d4:	mov	x6, sp
  4029d8:	movz	x0, #0x0, lsl #48
  4029dc:	movk	x0, #0x0, lsl #32
  4029e0:	movk	x0, #0x40, lsl #16
  4029e4:	movk	x0, #0x5c7c
  4029e8:	movz	x3, #0x0, lsl #48
  4029ec:	movk	x3, #0x0, lsl #32
  4029f0:	movk	x3, #0x40, lsl #16
  4029f4:	movk	x3, #0x9e68
  4029f8:	movz	x4, #0x0, lsl #48
  4029fc:	movk	x4, #0x0, lsl #32
  402a00:	movk	x4, #0x40, lsl #16
  402a04:	movk	x4, #0x9ee8
  402a08:	bl	402560 <__libc_start_main@plt>
  402a0c:	bl	402690 <abort@plt>
  402a10:	adrp	x0, 41c000 <ferror@plt+0x19650>
  402a14:	ldr	x0, [x0, #4064]
  402a18:	cbz	x0, 402a20 <ferror@plt+0x70>
  402a1c:	b	402670 <__gmon_start__@plt>
  402a20:	ret
  402a24:	stp	x29, x30, [sp, #-32]!
  402a28:	mov	x29, sp
  402a2c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  402a30:	add	x0, x0, #0x3c0
  402a34:	str	x0, [sp, #24]
  402a38:	ldr	x0, [sp, #24]
  402a3c:	str	x0, [sp, #24]
  402a40:	ldr	x1, [sp, #24]
  402a44:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  402a48:	add	x0, x0, #0x3c0
  402a4c:	cmp	x1, x0
  402a50:	b.eq	402a8c <ferror@plt+0xdc>  // b.none
  402a54:	adrp	x0, 409000 <ferror@plt+0x6650>
  402a58:	add	x0, x0, #0xf48
  402a5c:	ldr	x0, [x0]
  402a60:	str	x0, [sp, #16]
  402a64:	ldr	x0, [sp, #16]
  402a68:	str	x0, [sp, #16]
  402a6c:	ldr	x0, [sp, #16]
  402a70:	cmp	x0, #0x0
  402a74:	b.eq	402a90 <ferror@plt+0xe0>  // b.none
  402a78:	ldr	x1, [sp, #16]
  402a7c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  402a80:	add	x0, x0, #0x3c0
  402a84:	blr	x1
  402a88:	b	402a90 <ferror@plt+0xe0>
  402a8c:	nop
  402a90:	ldp	x29, x30, [sp], #32
  402a94:	ret
  402a98:	stp	x29, x30, [sp, #-48]!
  402a9c:	mov	x29, sp
  402aa0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  402aa4:	add	x0, x0, #0x3c0
  402aa8:	str	x0, [sp, #40]
  402aac:	ldr	x0, [sp, #40]
  402ab0:	str	x0, [sp, #40]
  402ab4:	ldr	x1, [sp, #40]
  402ab8:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  402abc:	add	x0, x0, #0x3c0
  402ac0:	sub	x0, x1, x0
  402ac4:	asr	x0, x0, #3
  402ac8:	lsr	x1, x0, #63
  402acc:	add	x0, x1, x0
  402ad0:	asr	x0, x0, #1
  402ad4:	str	x0, [sp, #32]
  402ad8:	ldr	x0, [sp, #32]
  402adc:	cmp	x0, #0x0
  402ae0:	b.eq	402b20 <ferror@plt+0x170>  // b.none
  402ae4:	adrp	x0, 409000 <ferror@plt+0x6650>
  402ae8:	add	x0, x0, #0xf50
  402aec:	ldr	x0, [x0]
  402af0:	str	x0, [sp, #24]
  402af4:	ldr	x0, [sp, #24]
  402af8:	str	x0, [sp, #24]
  402afc:	ldr	x0, [sp, #24]
  402b00:	cmp	x0, #0x0
  402b04:	b.eq	402b24 <ferror@plt+0x174>  // b.none
  402b08:	ldr	x2, [sp, #24]
  402b0c:	ldr	x1, [sp, #32]
  402b10:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  402b14:	add	x0, x0, #0x3c0
  402b18:	blr	x2
  402b1c:	b	402b24 <ferror@plt+0x174>
  402b20:	nop
  402b24:	ldp	x29, x30, [sp], #48
  402b28:	ret
  402b2c:	stp	x29, x30, [sp, #-16]!
  402b30:	mov	x29, sp
  402b34:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  402b38:	add	x0, x0, #0x3e8
  402b3c:	ldrb	w0, [x0]
  402b40:	and	x0, x0, #0xff
  402b44:	cmp	x0, #0x0
  402b48:	b.ne	402b64 <ferror@plt+0x1b4>  // b.any
  402b4c:	bl	402a24 <ferror@plt+0x74>
  402b50:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  402b54:	add	x0, x0, #0x3e8
  402b58:	mov	w1, #0x1                   	// #1
  402b5c:	strb	w1, [x0]
  402b60:	b	402b68 <ferror@plt+0x1b8>
  402b64:	nop
  402b68:	ldp	x29, x30, [sp], #16
  402b6c:	ret
  402b70:	stp	x29, x30, [sp, #-16]!
  402b74:	mov	x29, sp
  402b78:	bl	402a98 <ferror@plt+0xe8>
  402b7c:	nop
  402b80:	ldp	x29, x30, [sp], #16
  402b84:	ret
  402b88:	stp	x29, x30, [sp, #-32]!
  402b8c:	mov	x29, sp
  402b90:	str	x0, [sp, #24]
  402b94:	str	w1, [sp, #20]
  402b98:	ldr	w3, [sp, #20]
  402b9c:	ldr	x2, [sp, #24]
  402ba0:	adrp	x0, 409000 <ferror@plt+0x6650>
  402ba4:	add	x1, x0, #0xf58
  402ba8:	mov	w0, #0x1                   	// #1
  402bac:	bl	402980 <err@plt>
  402bb0:	stp	x29, x30, [sp, #-48]!
  402bb4:	mov	x29, sp
  402bb8:	str	x0, [sp, #24]
  402bbc:	str	x1, [sp, #16]
  402bc0:	ldr	x1, [sp, #16]
  402bc4:	ldr	x0, [sp, #24]
  402bc8:	bl	4025c0 <calloc@plt>
  402bcc:	str	x0, [sp, #40]
  402bd0:	ldr	x0, [sp, #40]
  402bd4:	cmp	x0, #0x0
  402bd8:	b.ne	402c08 <ferror@plt+0x258>  // b.any
  402bdc:	ldr	x0, [sp, #16]
  402be0:	cmp	x0, #0x0
  402be4:	b.eq	402c08 <ferror@plt+0x258>  // b.none
  402be8:	ldr	x0, [sp, #24]
  402bec:	cmp	x0, #0x0
  402bf0:	b.eq	402c08 <ferror@plt+0x258>  // b.none
  402bf4:	ldr	x2, [sp, #16]
  402bf8:	adrp	x0, 409000 <ferror@plt+0x6650>
  402bfc:	add	x1, x0, #0xf78
  402c00:	mov	w0, #0x1                   	// #1
  402c04:	bl	402980 <err@plt>
  402c08:	ldr	x0, [sp, #40]
  402c0c:	ldp	x29, x30, [sp], #48
  402c10:	ret
  402c14:	stp	x29, x30, [sp, #-288]!
  402c18:	mov	x29, sp
  402c1c:	str	x0, [sp, #56]
  402c20:	str	x1, [sp, #48]
  402c24:	str	x2, [sp, #240]
  402c28:	str	x3, [sp, #248]
  402c2c:	str	x4, [sp, #256]
  402c30:	str	x5, [sp, #264]
  402c34:	str	x6, [sp, #272]
  402c38:	str	x7, [sp, #280]
  402c3c:	str	q0, [sp, #112]
  402c40:	str	q1, [sp, #128]
  402c44:	str	q2, [sp, #144]
  402c48:	str	q3, [sp, #160]
  402c4c:	str	q4, [sp, #176]
  402c50:	str	q5, [sp, #192]
  402c54:	str	q6, [sp, #208]
  402c58:	str	q7, [sp, #224]
  402c5c:	add	x0, sp, #0x120
  402c60:	str	x0, [sp, #72]
  402c64:	add	x0, sp, #0x120
  402c68:	str	x0, [sp, #80]
  402c6c:	add	x0, sp, #0xf0
  402c70:	str	x0, [sp, #88]
  402c74:	mov	w0, #0xffffffd0            	// #-48
  402c78:	str	w0, [sp, #96]
  402c7c:	mov	w0, #0xffffff80            	// #-128
  402c80:	str	w0, [sp, #100]
  402c84:	add	x2, sp, #0x10
  402c88:	add	x3, sp, #0x48
  402c8c:	ldp	x0, x1, [x3]
  402c90:	stp	x0, x1, [x2]
  402c94:	ldp	x0, x1, [x3, #16]
  402c98:	stp	x0, x1, [x2, #16]
  402c9c:	add	x0, sp, #0x10
  402ca0:	mov	x2, x0
  402ca4:	ldr	x1, [sp, #48]
  402ca8:	ldr	x0, [sp, #56]
  402cac:	bl	402790 <vasprintf@plt>
  402cb0:	str	w0, [sp, #108]
  402cb4:	ldr	w0, [sp, #108]
  402cb8:	cmp	w0, #0x0
  402cbc:	b.ge	402cd0 <ferror@plt+0x320>  // b.tcont
  402cc0:	adrp	x0, 409000 <ferror@plt+0x6650>
  402cc4:	add	x1, x0, #0xf98
  402cc8:	mov	w0, #0x1                   	// #1
  402ccc:	bl	402980 <err@plt>
  402cd0:	ldr	w0, [sp, #108]
  402cd4:	ldp	x29, x30, [sp], #288
  402cd8:	ret
  402cdc:	sub	sp, sp, #0x20
  402ce0:	str	x0, [sp, #24]
  402ce4:	str	x1, [sp, #16]
  402ce8:	str	x2, [sp, #8]
  402cec:	ldr	x0, [sp, #8]
  402cf0:	ldr	x1, [sp, #24]
  402cf4:	str	x1, [x0, #8]
  402cf8:	ldr	x0, [sp, #24]
  402cfc:	ldr	x1, [sp, #8]
  402d00:	str	x1, [x0]
  402d04:	ldr	x0, [sp, #24]
  402d08:	ldr	x1, [sp, #16]
  402d0c:	str	x1, [x0, #8]
  402d10:	ldr	x0, [sp, #16]
  402d14:	ldr	x1, [sp, #24]
  402d18:	str	x1, [x0]
  402d1c:	nop
  402d20:	add	sp, sp, #0x20
  402d24:	ret
  402d28:	stp	x29, x30, [sp, #-32]!
  402d2c:	mov	x29, sp
  402d30:	str	x0, [sp, #24]
  402d34:	str	x1, [sp, #16]
  402d38:	ldr	x0, [sp, #16]
  402d3c:	ldr	x0, [x0]
  402d40:	mov	x2, x0
  402d44:	ldr	x1, [sp, #16]
  402d48:	ldr	x0, [sp, #24]
  402d4c:	bl	402cdc <ferror@plt+0x32c>
  402d50:	nop
  402d54:	ldp	x29, x30, [sp], #32
  402d58:	ret
  402d5c:	stp	x29, x30, [sp, #-32]!
  402d60:	mov	x29, sp
  402d64:	str	x0, [sp, #24]
  402d68:	str	x1, [sp, #16]
  402d6c:	ldr	x0, [sp, #16]
  402d70:	ldr	x0, [x0, #8]
  402d74:	ldr	x2, [sp, #16]
  402d78:	mov	x1, x0
  402d7c:	ldr	x0, [sp, #24]
  402d80:	bl	402cdc <ferror@plt+0x32c>
  402d84:	nop
  402d88:	ldp	x29, x30, [sp], #32
  402d8c:	ret
  402d90:	sub	sp, sp, #0x10
  402d94:	str	x0, [sp, #8]
  402d98:	ldr	x0, [sp, #8]
  402d9c:	ldr	x0, [x0]
  402da0:	ldr	x1, [sp, #8]
  402da4:	cmp	x1, x0
  402da8:	cset	w0, eq  // eq = none
  402dac:	and	w0, w0, #0xff
  402db0:	add	sp, sp, #0x10
  402db4:	ret
  402db8:	stp	x29, x30, [sp, #-80]!
  402dbc:	mov	x29, sp
  402dc0:	str	x0, [sp, #40]
  402dc4:	str	x1, [sp, #32]
  402dc8:	str	x2, [sp, #24]
  402dcc:	str	x3, [sp, #16]
  402dd0:	add	x0, sp, #0x38
  402dd4:	str	x0, [sp, #72]
  402dd8:	b	402e38 <ferror@plt+0x488>
  402ddc:	ldr	x3, [sp, #40]
  402de0:	ldr	x2, [sp, #32]
  402de4:	ldr	x1, [sp, #16]
  402de8:	ldr	x0, [sp, #24]
  402dec:	blr	x3
  402df0:	cmp	w0, #0x0
  402df4:	b.gt	402e14 <ferror@plt+0x464>
  402df8:	ldr	x0, [sp, #72]
  402dfc:	ldr	x1, [sp, #24]
  402e00:	str	x1, [x0]
  402e04:	ldr	x0, [sp, #24]
  402e08:	ldr	x0, [x0]
  402e0c:	str	x0, [sp, #24]
  402e10:	b	402e2c <ferror@plt+0x47c>
  402e14:	ldr	x0, [sp, #72]
  402e18:	ldr	x1, [sp, #16]
  402e1c:	str	x1, [x0]
  402e20:	ldr	x0, [sp, #16]
  402e24:	ldr	x0, [x0]
  402e28:	str	x0, [sp, #16]
  402e2c:	ldr	x0, [sp, #72]
  402e30:	ldr	x0, [x0]
  402e34:	str	x0, [sp, #72]
  402e38:	ldr	x0, [sp, #24]
  402e3c:	cmp	x0, #0x0
  402e40:	b.eq	402e50 <ferror@plt+0x4a0>  // b.none
  402e44:	ldr	x0, [sp, #16]
  402e48:	cmp	x0, #0x0
  402e4c:	b.ne	402ddc <ferror@plt+0x42c>  // b.any
  402e50:	ldr	x0, [sp, #24]
  402e54:	cmp	x0, #0x0
  402e58:	b.eq	402e64 <ferror@plt+0x4b4>  // b.none
  402e5c:	ldr	x0, [sp, #24]
  402e60:	b	402e68 <ferror@plt+0x4b8>
  402e64:	ldr	x0, [sp, #16]
  402e68:	ldr	x1, [sp, #72]
  402e6c:	str	x0, [x1]
  402e70:	ldr	x0, [sp, #56]
  402e74:	ldp	x29, x30, [sp], #80
  402e78:	ret
  402e7c:	stp	x29, x30, [sp, #-80]!
  402e80:	mov	x29, sp
  402e84:	str	x0, [sp, #56]
  402e88:	str	x1, [sp, #48]
  402e8c:	str	x2, [sp, #40]
  402e90:	str	x3, [sp, #32]
  402e94:	str	x4, [sp, #24]
  402e98:	ldr	x0, [sp, #40]
  402e9c:	str	x0, [sp, #72]
  402ea0:	b	402f18 <ferror@plt+0x568>
  402ea4:	ldr	x3, [sp, #56]
  402ea8:	ldr	x2, [sp, #48]
  402eac:	ldr	x1, [sp, #24]
  402eb0:	ldr	x0, [sp, #32]
  402eb4:	blr	x3
  402eb8:	cmp	w0, #0x0
  402ebc:	b.gt	402ee8 <ferror@plt+0x538>
  402ec0:	ldr	x0, [sp, #72]
  402ec4:	ldr	x1, [sp, #32]
  402ec8:	str	x1, [x0]
  402ecc:	ldr	x0, [sp, #32]
  402ed0:	ldr	x1, [sp, #72]
  402ed4:	str	x1, [x0, #8]
  402ed8:	ldr	x0, [sp, #32]
  402edc:	ldr	x0, [x0]
  402ee0:	str	x0, [sp, #32]
  402ee4:	b	402f0c <ferror@plt+0x55c>
  402ee8:	ldr	x0, [sp, #72]
  402eec:	ldr	x1, [sp, #24]
  402ef0:	str	x1, [x0]
  402ef4:	ldr	x0, [sp, #24]
  402ef8:	ldr	x1, [sp, #72]
  402efc:	str	x1, [x0, #8]
  402f00:	ldr	x0, [sp, #24]
  402f04:	ldr	x0, [x0]
  402f08:	str	x0, [sp, #24]
  402f0c:	ldr	x0, [sp, #72]
  402f10:	ldr	x0, [x0]
  402f14:	str	x0, [sp, #72]
  402f18:	ldr	x0, [sp, #32]
  402f1c:	cmp	x0, #0x0
  402f20:	b.eq	402f30 <ferror@plt+0x580>  // b.none
  402f24:	ldr	x0, [sp, #24]
  402f28:	cmp	x0, #0x0
  402f2c:	b.ne	402ea4 <ferror@plt+0x4f4>  // b.any
  402f30:	ldr	x0, [sp, #32]
  402f34:	cmp	x0, #0x0
  402f38:	b.eq	402f44 <ferror@plt+0x594>  // b.none
  402f3c:	ldr	x0, [sp, #32]
  402f40:	b	402f48 <ferror@plt+0x598>
  402f44:	ldr	x0, [sp, #24]
  402f48:	ldr	x1, [sp, #72]
  402f4c:	str	x0, [x1]
  402f50:	ldr	x0, [sp, #72]
  402f54:	ldr	x4, [x0]
  402f58:	ldr	x0, [sp, #72]
  402f5c:	ldr	x0, [x0]
  402f60:	ldr	x3, [sp, #56]
  402f64:	ldr	x2, [sp, #48]
  402f68:	mov	x1, x0
  402f6c:	mov	x0, x4
  402f70:	blr	x3
  402f74:	ldr	x0, [sp, #72]
  402f78:	ldr	x0, [x0]
  402f7c:	ldr	x1, [sp, #72]
  402f80:	str	x1, [x0, #8]
  402f84:	ldr	x0, [sp, #72]
  402f88:	ldr	x0, [x0]
  402f8c:	str	x0, [sp, #72]
  402f90:	ldr	x0, [sp, #72]
  402f94:	ldr	x0, [x0]
  402f98:	cmp	x0, #0x0
  402f9c:	b.ne	402f50 <ferror@plt+0x5a0>  // b.any
  402fa0:	ldr	x0, [sp, #72]
  402fa4:	ldr	x1, [sp, #40]
  402fa8:	str	x1, [x0]
  402fac:	ldr	x0, [sp, #40]
  402fb0:	ldr	x1, [sp, #72]
  402fb4:	str	x1, [x0, #8]
  402fb8:	nop
  402fbc:	ldp	x29, x30, [sp], #80
  402fc0:	ret
  402fc4:	stp	x29, x30, [sp, #-256]!
  402fc8:	mov	x29, sp
  402fcc:	str	x0, [sp, #40]
  402fd0:	str	x1, [sp, #32]
  402fd4:	str	x2, [sp, #24]
  402fd8:	str	xzr, [sp, #240]
  402fdc:	ldr	x0, [sp, #40]
  402fe0:	bl	402d90 <ferror@plt+0x3e0>
  402fe4:	cmp	w0, #0x0
  402fe8:	b.ne	403178 <ferror@plt+0x7c8>  // b.any
  402fec:	add	x0, sp, #0x38
  402ff0:	mov	x2, #0xa8                  	// #168
  402ff4:	mov	w1, #0x0                   	// #0
  402ff8:	bl	402580 <memset@plt>
  402ffc:	ldr	x0, [sp, #40]
  403000:	ldr	x0, [x0, #8]
  403004:	str	xzr, [x0]
  403008:	ldr	x0, [sp, #40]
  40300c:	ldr	x0, [x0]
  403010:	str	x0, [sp, #232]
  403014:	b	4030dc <ferror@plt+0x72c>
  403018:	ldr	x0, [sp, #232]
  40301c:	str	x0, [sp, #224]
  403020:	ldr	x0, [sp, #232]
  403024:	ldr	x0, [x0]
  403028:	str	x0, [sp, #232]
  40302c:	ldr	x0, [sp, #224]
  403030:	str	xzr, [x0]
  403034:	str	xzr, [sp, #248]
  403038:	b	403080 <ferror@plt+0x6d0>
  40303c:	ldr	x0, [sp, #248]
  403040:	lsl	x0, x0, #3
  403044:	add	x1, sp, #0x38
  403048:	ldr	x0, [x1, x0]
  40304c:	ldr	x3, [sp, #224]
  403050:	mov	x2, x0
  403054:	ldr	x1, [sp, #24]
  403058:	ldr	x0, [sp, #32]
  40305c:	bl	402db8 <ferror@plt+0x408>
  403060:	str	x0, [sp, #224]
  403064:	ldr	x0, [sp, #248]
  403068:	lsl	x0, x0, #3
  40306c:	add	x1, sp, #0x38
  403070:	str	xzr, [x1, x0]
  403074:	ldr	x0, [sp, #248]
  403078:	add	x0, x0, #0x1
  40307c:	str	x0, [sp, #248]
  403080:	ldr	x0, [sp, #248]
  403084:	lsl	x0, x0, #3
  403088:	add	x1, sp, #0x38
  40308c:	ldr	x0, [x1, x0]
  403090:	cmp	x0, #0x0
  403094:	b.ne	40303c <ferror@plt+0x68c>  // b.any
  403098:	ldr	x1, [sp, #248]
  40309c:	ldr	x0, [sp, #240]
  4030a0:	cmp	x1, x0
  4030a4:	b.ls	4030c8 <ferror@plt+0x718>  // b.plast
  4030a8:	ldr	x0, [sp, #248]
  4030ac:	cmp	x0, #0x13
  4030b0:	b.ls	4030c0 <ferror@plt+0x710>  // b.plast
  4030b4:	ldr	x0, [sp, #248]
  4030b8:	sub	x0, x0, #0x1
  4030bc:	str	x0, [sp, #248]
  4030c0:	ldr	x0, [sp, #248]
  4030c4:	str	x0, [sp, #240]
  4030c8:	ldr	x0, [sp, #248]
  4030cc:	lsl	x0, x0, #3
  4030d0:	add	x1, sp, #0x38
  4030d4:	ldr	x2, [sp, #224]
  4030d8:	str	x2, [x1, x0]
  4030dc:	ldr	x0, [sp, #232]
  4030e0:	cmp	x0, #0x0
  4030e4:	b.ne	403018 <ferror@plt+0x668>  // b.any
  4030e8:	str	xzr, [sp, #248]
  4030ec:	b	40313c <ferror@plt+0x78c>
  4030f0:	ldr	x0, [sp, #248]
  4030f4:	lsl	x0, x0, #3
  4030f8:	add	x1, sp, #0x38
  4030fc:	ldr	x0, [x1, x0]
  403100:	cmp	x0, #0x0
  403104:	b.eq	403130 <ferror@plt+0x780>  // b.none
  403108:	ldr	x0, [sp, #248]
  40310c:	lsl	x0, x0, #3
  403110:	add	x1, sp, #0x38
  403114:	ldr	x0, [x1, x0]
  403118:	ldr	x3, [sp, #232]
  40311c:	mov	x2, x0
  403120:	ldr	x1, [sp, #24]
  403124:	ldr	x0, [sp, #32]
  403128:	bl	402db8 <ferror@plt+0x408>
  40312c:	str	x0, [sp, #232]
  403130:	ldr	x0, [sp, #248]
  403134:	add	x0, x0, #0x1
  403138:	str	x0, [sp, #248]
  40313c:	ldr	x1, [sp, #248]
  403140:	ldr	x0, [sp, #240]
  403144:	cmp	x1, x0
  403148:	b.cc	4030f0 <ferror@plt+0x740>  // b.lo, b.ul, b.last
  40314c:	ldr	x0, [sp, #240]
  403150:	lsl	x0, x0, #3
  403154:	add	x1, sp, #0x38
  403158:	ldr	x0, [x1, x0]
  40315c:	ldr	x4, [sp, #232]
  403160:	mov	x3, x0
  403164:	ldr	x2, [sp, #40]
  403168:	ldr	x1, [sp, #24]
  40316c:	ldr	x0, [sp, #32]
  403170:	bl	402e7c <ferror@plt+0x4cc>
  403174:	b	40317c <ferror@plt+0x7cc>
  403178:	nop
  40317c:	ldp	x29, x30, [sp], #256
  403180:	ret
  403184:	stp	x29, x30, [sp, #-48]!
  403188:	mov	x29, sp
  40318c:	str	x0, [sp, #24]
  403190:	bl	402900 <__errno_location@plt>
  403194:	str	wzr, [x0]
  403198:	ldr	x0, [sp, #24]
  40319c:	bl	4029b0 <ferror@plt>
  4031a0:	cmp	w0, #0x0
  4031a4:	b.ne	403200 <ferror@plt+0x850>  // b.any
  4031a8:	ldr	x0, [sp, #24]
  4031ac:	bl	402800 <fflush@plt>
  4031b0:	cmp	w0, #0x0
  4031b4:	b.ne	403200 <ferror@plt+0x850>  // b.any
  4031b8:	ldr	x0, [sp, #24]
  4031bc:	bl	4024c0 <fileno@plt>
  4031c0:	str	w0, [sp, #44]
  4031c4:	ldr	w0, [sp, #44]
  4031c8:	cmp	w0, #0x0
  4031cc:	b.lt	403208 <ferror@plt+0x858>  // b.tstop
  4031d0:	ldr	w0, [sp, #44]
  4031d4:	bl	402380 <dup@plt>
  4031d8:	str	w0, [sp, #44]
  4031dc:	ldr	w0, [sp, #44]
  4031e0:	cmp	w0, #0x0
  4031e4:	b.lt	403208 <ferror@plt+0x858>  // b.tstop
  4031e8:	ldr	w0, [sp, #44]
  4031ec:	bl	402640 <close@plt>
  4031f0:	cmp	w0, #0x0
  4031f4:	b.ne	403208 <ferror@plt+0x858>  // b.any
  4031f8:	mov	w0, #0x0                   	// #0
  4031fc:	b	403228 <ferror@plt+0x878>
  403200:	nop
  403204:	b	40320c <ferror@plt+0x85c>
  403208:	nop
  40320c:	bl	402900 <__errno_location@plt>
  403210:	ldr	w0, [x0]
  403214:	cmp	w0, #0x9
  403218:	b.ne	403224 <ferror@plt+0x874>  // b.any
  40321c:	mov	w0, #0x0                   	// #0
  403220:	b	403228 <ferror@plt+0x878>
  403224:	mov	w0, #0xffffffff            	// #-1
  403228:	ldp	x29, x30, [sp], #48
  40322c:	ret
  403230:	stp	x29, x30, [sp, #-16]!
  403234:	mov	x29, sp
  403238:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40323c:	add	x0, x0, #0x3d8
  403240:	ldr	x0, [x0]
  403244:	bl	403184 <ferror@plt+0x7d4>
  403248:	cmp	w0, #0x0
  40324c:	b.eq	40329c <ferror@plt+0x8ec>  // b.none
  403250:	bl	402900 <__errno_location@plt>
  403254:	ldr	w0, [x0]
  403258:	cmp	w0, #0x20
  40325c:	b.eq	40329c <ferror@plt+0x8ec>  // b.none
  403260:	bl	402900 <__errno_location@plt>
  403264:	ldr	w0, [x0]
  403268:	cmp	w0, #0x0
  40326c:	b.eq	403284 <ferror@plt+0x8d4>  // b.none
  403270:	adrp	x0, 409000 <ferror@plt+0x6650>
  403274:	add	x0, x0, #0xfb0
  403278:	bl	402940 <gettext@plt>
  40327c:	bl	4026e0 <warn@plt>
  403280:	b	403294 <ferror@plt+0x8e4>
  403284:	adrp	x0, 409000 <ferror@plt+0x6650>
  403288:	add	x0, x0, #0xfb0
  40328c:	bl	402940 <gettext@plt>
  403290:	bl	402830 <warnx@plt>
  403294:	mov	w0, #0x1                   	// #1
  403298:	bl	402320 <_exit@plt>
  40329c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4032a0:	add	x0, x0, #0x3c0
  4032a4:	ldr	x0, [x0]
  4032a8:	bl	403184 <ferror@plt+0x7d4>
  4032ac:	cmp	w0, #0x0
  4032b0:	b.eq	4032bc <ferror@plt+0x90c>  // b.none
  4032b4:	mov	w0, #0x1                   	// #1
  4032b8:	bl	402320 <_exit@plt>
  4032bc:	nop
  4032c0:	ldp	x29, x30, [sp], #16
  4032c4:	ret
  4032c8:	stp	x29, x30, [sp, #-16]!
  4032cc:	mov	x29, sp
  4032d0:	adrp	x0, 403000 <ferror@plt+0x650>
  4032d4:	add	x0, x0, #0x230
  4032d8:	bl	409ef0 <ferror@plt+0x7540>
  4032dc:	nop
  4032e0:	ldp	x29, x30, [sp], #16
  4032e4:	ret
  4032e8:	sub	sp, sp, #0x10
  4032ec:	str	w0, [sp, #12]
  4032f0:	ldr	w0, [sp, #12]
  4032f4:	sub	w0, w0, #0x21
  4032f8:	cmp	w0, #0x5d
  4032fc:	b.hi	403308 <ferror@plt+0x958>  // b.pmore
  403300:	mov	w0, #0x1                   	// #1
  403304:	b	40330c <ferror@plt+0x95c>
  403308:	mov	w0, #0x0                   	// #0
  40330c:	add	sp, sp, #0x10
  403310:	ret
  403314:	stp	x29, x30, [sp, #-48]!
  403318:	mov	x29, sp
  40331c:	str	w0, [sp, #28]
  403320:	str	x1, [sp, #16]
  403324:	ldr	x0, [sp, #16]
  403328:	cmp	x0, #0x0
  40332c:	b.ne	403350 <ferror@plt+0x9a0>  // b.any
  403330:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403334:	add	x3, x0, #0xe58
  403338:	mov	w2, #0xe                   	// #14
  40333c:	adrp	x0, 409000 <ferror@plt+0x6650>
  403340:	add	x1, x0, #0xfc0
  403344:	adrp	x0, 409000 <ferror@plt+0x6650>
  403348:	add	x0, x0, #0xfd8
  40334c:	bl	4028f0 <__assert_fail@plt>
  403350:	ldr	x0, [sp, #16]
  403354:	str	x0, [sp, #40]
  403358:	b	403388 <ferror@plt+0x9d8>
  40335c:	ldr	x0, [sp, #40]
  403360:	ldr	w0, [x0, #24]
  403364:	ldr	w1, [sp, #28]
  403368:	cmp	w1, w0
  40336c:	b.ne	40337c <ferror@plt+0x9cc>  // b.any
  403370:	ldr	x0, [sp, #40]
  403374:	ldr	x0, [x0]
  403378:	b	40339c <ferror@plt+0x9ec>
  40337c:	ldr	x0, [sp, #40]
  403380:	add	x0, x0, #0x20
  403384:	str	x0, [sp, #40]
  403388:	ldr	x0, [sp, #40]
  40338c:	ldr	x0, [x0]
  403390:	cmp	x0, #0x0
  403394:	b.ne	40335c <ferror@plt+0x9ac>  // b.any
  403398:	mov	x0, #0x0                   	// #0
  40339c:	ldp	x29, x30, [sp], #48
  4033a0:	ret
  4033a4:	stp	x29, x30, [sp, #-96]!
  4033a8:	mov	x29, sp
  4033ac:	str	x19, [sp, #16]
  4033b0:	str	w0, [sp, #60]
  4033b4:	str	x1, [sp, #48]
  4033b8:	str	x2, [sp, #40]
  4033bc:	str	x3, [sp, #32]
  4033c0:	str	wzr, [sp, #92]
  4033c4:	b	4035bc <ferror@plt+0xc0c>
  4033c8:	ldrsw	x0, [sp, #92]
  4033cc:	lsl	x0, x0, #6
  4033d0:	ldr	x1, [sp, #40]
  4033d4:	add	x0, x1, x0
  4033d8:	str	x0, [sp, #80]
  4033dc:	b	403584 <ferror@plt+0xbd4>
  4033e0:	ldr	x0, [sp, #80]
  4033e4:	ldr	w0, [x0]
  4033e8:	ldr	w1, [sp, #60]
  4033ec:	cmp	w1, w0
  4033f0:	b.eq	403404 <ferror@plt+0xa54>  // b.none
  4033f4:	ldr	x0, [sp, #80]
  4033f8:	add	x0, x0, #0x4
  4033fc:	str	x0, [sp, #80]
  403400:	b	403584 <ferror@plt+0xbd4>
  403404:	ldrsw	x0, [sp, #92]
  403408:	lsl	x0, x0, #2
  40340c:	ldr	x1, [sp, #32]
  403410:	add	x0, x1, x0
  403414:	ldr	w0, [x0]
  403418:	cmp	w0, #0x0
  40341c:	b.ne	40343c <ferror@plt+0xa8c>  // b.any
  403420:	ldrsw	x0, [sp, #92]
  403424:	lsl	x0, x0, #2
  403428:	ldr	x1, [sp, #32]
  40342c:	add	x0, x1, x0
  403430:	ldr	w1, [sp, #60]
  403434:	str	w1, [x0]
  403438:	b	4035ac <ferror@plt+0xbfc>
  40343c:	ldrsw	x0, [sp, #92]
  403440:	lsl	x0, x0, #2
  403444:	ldr	x1, [sp, #32]
  403448:	add	x0, x1, x0
  40344c:	ldr	w0, [x0]
  403450:	ldr	w1, [sp, #60]
  403454:	cmp	w1, w0
  403458:	b.eq	4035ac <ferror@plt+0xbfc>  // b.none
  40345c:	str	xzr, [sp, #72]
  403460:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403464:	add	x0, x0, #0x3c0
  403468:	ldr	x19, [x0]
  40346c:	adrp	x0, 409000 <ferror@plt+0x6650>
  403470:	add	x0, x0, #0xfe8
  403474:	bl	402940 <gettext@plt>
  403478:	mov	x1, x0
  40347c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403480:	add	x0, x0, #0x3e0
  403484:	ldr	x0, [x0]
  403488:	mov	x2, x0
  40348c:	mov	x0, x19
  403490:	bl	402950 <fprintf@plt>
  403494:	ldrsw	x0, [sp, #92]
  403498:	lsl	x0, x0, #6
  40349c:	ldr	x1, [sp, #40]
  4034a0:	add	x0, x1, x0
  4034a4:	str	x0, [sp, #80]
  4034a8:	b	403544 <ferror@plt+0xb94>
  4034ac:	ldr	x0, [sp, #80]
  4034b0:	ldr	w0, [x0]
  4034b4:	ldr	x1, [sp, #48]
  4034b8:	bl	403314 <ferror@plt+0x964>
  4034bc:	str	x0, [sp, #64]
  4034c0:	ldr	x0, [sp, #64]
  4034c4:	cmp	x0, #0x0
  4034c8:	b.eq	4034f0 <ferror@plt+0xb40>  // b.none
  4034cc:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4034d0:	add	x0, x0, #0x3c0
  4034d4:	ldr	x3, [x0]
  4034d8:	ldr	x2, [sp, #64]
  4034dc:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4034e0:	add	x1, x0, #0x10
  4034e4:	mov	x0, x3
  4034e8:	bl	402950 <fprintf@plt>
  4034ec:	b	40352c <ferror@plt+0xb7c>
  4034f0:	ldr	x0, [sp, #80]
  4034f4:	ldr	w0, [x0]
  4034f8:	bl	4032e8 <ferror@plt+0x938>
  4034fc:	cmp	w0, #0x0
  403500:	b.eq	40352c <ferror@plt+0xb7c>  // b.none
  403504:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403508:	add	x0, x0, #0x3c0
  40350c:	ldr	x3, [x0]
  403510:	ldr	x0, [sp, #80]
  403514:	ldr	w0, [x0]
  403518:	mov	w2, w0
  40351c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403520:	add	x1, x0, #0x18
  403524:	mov	x0, x3
  403528:	bl	402950 <fprintf@plt>
  40352c:	ldr	x0, [sp, #80]
  403530:	add	x0, x0, #0x4
  403534:	str	x0, [sp, #80]
  403538:	ldr	x0, [sp, #72]
  40353c:	add	x0, x0, #0x1
  403540:	str	x0, [sp, #72]
  403544:	ldr	x0, [sp, #72]
  403548:	add	x0, x0, #0x1
  40354c:	cmp	x0, #0xf
  403550:	b.hi	403564 <ferror@plt+0xbb4>  // b.pmore
  403554:	ldr	x0, [sp, #80]
  403558:	ldr	w0, [x0]
  40355c:	cmp	w0, #0x0
  403560:	b.ne	4034ac <ferror@plt+0xafc>  // b.any
  403564:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403568:	add	x0, x0, #0x3c0
  40356c:	ldr	x0, [x0]
  403570:	mov	x1, x0
  403574:	mov	w0, #0xa                   	// #10
  403578:	bl	402460 <fputc@plt>
  40357c:	mov	w0, #0x1                   	// #1
  403580:	bl	402370 <exit@plt>
  403584:	ldr	x0, [sp, #80]
  403588:	ldr	w0, [x0]
  40358c:	cmp	w0, #0x0
  403590:	b.eq	4035b0 <ferror@plt+0xc00>  // b.none
  403594:	ldr	x0, [sp, #80]
  403598:	ldr	w0, [x0]
  40359c:	ldr	w1, [sp, #60]
  4035a0:	cmp	w1, w0
  4035a4:	b.ge	4033e0 <ferror@plt+0xa30>  // b.tcont
  4035a8:	b	4035b0 <ferror@plt+0xc00>
  4035ac:	nop
  4035b0:	ldr	w0, [sp, #92]
  4035b4:	add	w0, w0, #0x1
  4035b8:	str	w0, [sp, #92]
  4035bc:	ldrsw	x0, [sp, #92]
  4035c0:	lsl	x0, x0, #6
  4035c4:	ldr	x1, [sp, #40]
  4035c8:	add	x0, x1, x0
  4035cc:	ldr	w0, [x0]
  4035d0:	cmp	w0, #0x0
  4035d4:	b.eq	4035f8 <ferror@plt+0xc48>  // b.none
  4035d8:	ldrsw	x0, [sp, #92]
  4035dc:	lsl	x0, x0, #6
  4035e0:	ldr	x1, [sp, #40]
  4035e4:	add	x0, x1, x0
  4035e8:	ldr	w0, [x0]
  4035ec:	ldr	w1, [sp, #60]
  4035f0:	cmp	w1, w0
  4035f4:	b.ge	4033c8 <ferror@plt+0xa18>  // b.tcont
  4035f8:	nop
  4035fc:	ldr	x19, [sp, #16]
  403600:	ldp	x29, x30, [sp], #96
  403604:	ret
  403608:	stp	x29, x30, [sp, #-288]!
  40360c:	mov	x29, sp
  403610:	str	x0, [sp, #56]
  403614:	str	x1, [sp, #232]
  403618:	str	x2, [sp, #240]
  40361c:	str	x3, [sp, #248]
  403620:	str	x4, [sp, #256]
  403624:	str	x5, [sp, #264]
  403628:	str	x6, [sp, #272]
  40362c:	str	x7, [sp, #280]
  403630:	str	q0, [sp, #96]
  403634:	str	q1, [sp, #112]
  403638:	str	q2, [sp, #128]
  40363c:	str	q3, [sp, #144]
  403640:	str	q4, [sp, #160]
  403644:	str	q5, [sp, #176]
  403648:	str	q6, [sp, #192]
  40364c:	str	q7, [sp, #208]
  403650:	add	x0, sp, #0x120
  403654:	str	x0, [sp, #64]
  403658:	add	x0, sp, #0x120
  40365c:	str	x0, [sp, #72]
  403660:	add	x0, sp, #0xe0
  403664:	str	x0, [sp, #80]
  403668:	mov	w0, #0xffffffc8            	// #-56
  40366c:	str	w0, [sp, #88]
  403670:	mov	w0, #0xffffff80            	// #-128
  403674:	str	w0, [sp, #92]
  403678:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40367c:	add	x0, x0, #0x3c0
  403680:	ldr	x4, [x0]
  403684:	add	x2, sp, #0x10
  403688:	add	x3, sp, #0x40
  40368c:	ldp	x0, x1, [x3]
  403690:	stp	x0, x1, [x2]
  403694:	ldp	x0, x1, [x3, #16]
  403698:	stp	x0, x1, [x2, #16]
  40369c:	add	x0, sp, #0x10
  4036a0:	mov	x2, x0
  4036a4:	ldr	x1, [sp, #56]
  4036a8:	mov	x0, x4
  4036ac:	bl	4028c0 <vfprintf@plt>
  4036b0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4036b4:	add	x0, x0, #0x3c0
  4036b8:	ldr	x0, [x0]
  4036bc:	mov	x1, x0
  4036c0:	mov	w0, #0xa                   	// #10
  4036c4:	bl	402460 <fputc@plt>
  4036c8:	nop
  4036cc:	ldp	x29, x30, [sp], #288
  4036d0:	ret
  4036d4:	stp	x29, x30, [sp, #-80]!
  4036d8:	mov	x29, sp
  4036dc:	str	x0, [sp, #24]
  4036e0:	str	x1, [sp, #16]
  4036e4:	add	x0, sp, #0x20
  4036e8:	mov	w2, #0x0                   	// #0
  4036ec:	mov	x1, x0
  4036f0:	ldr	x0, [sp, #16]
  4036f4:	bl	402330 <strtoul@plt>
  4036f8:	str	w0, [sp, #76]
  4036fc:	ldr	x0, [sp, #32]
  403700:	cmp	x0, #0x0
  403704:	b.eq	40381c <ferror@plt+0xe6c>  // b.none
  403708:	ldr	x0, [sp, #32]
  40370c:	ldrsb	w0, [x0]
  403710:	cmp	w0, #0x0
  403714:	b.eq	40381c <ferror@plt+0xe6c>  // b.none
  403718:	ldr	x0, [sp, #24]
  40371c:	cmp	x0, #0x0
  403720:	b.eq	40381c <ferror@plt+0xe6c>  // b.none
  403724:	ldr	x0, [sp, #24]
  403728:	ldr	x0, [x0]
  40372c:	cmp	x0, #0x0
  403730:	b.eq	40381c <ferror@plt+0xe6c>  // b.none
  403734:	str	wzr, [sp, #76]
  403738:	ldr	x0, [sp, #16]
  40373c:	bl	402600 <strdup@plt>
  403740:	str	x0, [sp, #48]
  403744:	ldr	x0, [sp, #48]
  403748:	str	x0, [sp, #64]
  40374c:	ldr	x0, [sp, #64]
  403750:	cmp	x0, #0x0
  403754:	b.ne	4037e0 <ferror@plt+0xe30>  // b.any
  403758:	ldr	w0, [sp, #76]
  40375c:	b	403850 <ferror@plt+0xea0>
  403760:	ldr	x0, [sp, #32]
  403764:	str	x0, [sp, #64]
  403768:	ldr	x0, [sp, #24]
  40376c:	str	x0, [sp, #56]
  403770:	b	4037b4 <ferror@plt+0xe04>
  403774:	ldr	x0, [sp, #56]
  403778:	ldr	x0, [x0]
  40377c:	mov	x1, x0
  403780:	ldr	x0, [sp, #40]
  403784:	bl	4026c0 <strcmp@plt>
  403788:	cmp	w0, #0x0
  40378c:	b.ne	4037a8 <ferror@plt+0xdf8>  // b.any
  403790:	ldr	x0, [sp, #56]
  403794:	ldr	w0, [x0, #8]
  403798:	ldr	w1, [sp, #76]
  40379c:	orr	w0, w1, w0
  4037a0:	str	w0, [sp, #76]
  4037a4:	b	4037d0 <ferror@plt+0xe20>
  4037a8:	ldr	x0, [sp, #56]
  4037ac:	add	x0, x0, #0x18
  4037b0:	str	x0, [sp, #56]
  4037b4:	ldr	x0, [sp, #56]
  4037b8:	cmp	x0, #0x0
  4037bc:	b.eq	4037d0 <ferror@plt+0xe20>  // b.none
  4037c0:	ldr	x0, [sp, #56]
  4037c4:	ldr	x0, [x0]
  4037c8:	cmp	x0, #0x0
  4037cc:	b.ne	403774 <ferror@plt+0xdc4>  // b.any
  4037d0:	ldr	w1, [sp, #76]
  4037d4:	mov	w0, #0xffff                	// #65535
  4037d8:	cmp	w1, w0
  4037dc:	b.eq	40380c <ferror@plt+0xe5c>  // b.none
  4037e0:	add	x0, sp, #0x20
  4037e4:	mov	x2, x0
  4037e8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4037ec:	add	x1, x0, #0x20
  4037f0:	ldr	x0, [sp, #64]
  4037f4:	bl	402500 <strtok_r@plt>
  4037f8:	str	x0, [sp, #40]
  4037fc:	ldr	x0, [sp, #40]
  403800:	cmp	x0, #0x0
  403804:	b.ne	403760 <ferror@plt+0xdb0>  // b.any
  403808:	b	403810 <ferror@plt+0xe60>
  40380c:	nop
  403810:	ldr	x0, [sp, #48]
  403814:	bl	402730 <free@plt>
  403818:	b	40384c <ferror@plt+0xe9c>
  40381c:	ldr	x0, [sp, #32]
  403820:	cmp	x0, #0x0
  403824:	b.eq	40384c <ferror@plt+0xe9c>  // b.none
  403828:	ldr	x2, [sp, #32]
  40382c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403830:	add	x1, x0, #0x28
  403834:	mov	x0, x2
  403838:	bl	4026c0 <strcmp@plt>
  40383c:	cmp	w0, #0x0
  403840:	b.ne	40384c <ferror@plt+0xe9c>  // b.any
  403844:	mov	w0, #0xffff                	// #65535
  403848:	str	w0, [sp, #76]
  40384c:	ldr	w0, [sp, #76]
  403850:	ldp	x29, x30, [sp], #80
  403854:	ret
  403858:	stp	x29, x30, [sp, #-272]!
  40385c:	mov	x29, sp
  403860:	str	x0, [sp, #56]
  403864:	str	x1, [sp, #48]
  403868:	str	x2, [sp, #224]
  40386c:	str	x3, [sp, #232]
  403870:	str	x4, [sp, #240]
  403874:	str	x5, [sp, #248]
  403878:	str	x6, [sp, #256]
  40387c:	str	x7, [sp, #264]
  403880:	str	q0, [sp, #96]
  403884:	str	q1, [sp, #112]
  403888:	str	q2, [sp, #128]
  40388c:	str	q3, [sp, #144]
  403890:	str	q4, [sp, #160]
  403894:	str	q5, [sp, #176]
  403898:	str	q6, [sp, #192]
  40389c:	str	q7, [sp, #208]
  4038a0:	ldr	x0, [sp, #56]
  4038a4:	cmp	x0, #0x0
  4038a8:	b.eq	4038e4 <ferror@plt+0xf34>  // b.none
  4038ac:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4038b0:	add	x0, x0, #0x3f0
  4038b4:	ldr	w0, [x0]
  4038b8:	and	w0, w0, #0x1000000
  4038bc:	cmp	w0, #0x0
  4038c0:	b.ne	4038e4 <ferror@plt+0xf34>  // b.any
  4038c4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4038c8:	add	x0, x0, #0x3c0
  4038cc:	ldr	x3, [x0]
  4038d0:	ldr	x2, [sp, #56]
  4038d4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4038d8:	add	x1, x0, #0x48
  4038dc:	mov	x0, x3
  4038e0:	bl	402950 <fprintf@plt>
  4038e4:	add	x0, sp, #0x110
  4038e8:	str	x0, [sp, #64]
  4038ec:	add	x0, sp, #0x110
  4038f0:	str	x0, [sp, #72]
  4038f4:	add	x0, sp, #0xe0
  4038f8:	str	x0, [sp, #80]
  4038fc:	mov	w0, #0xffffffd0            	// #-48
  403900:	str	w0, [sp, #88]
  403904:	mov	w0, #0xffffff80            	// #-128
  403908:	str	w0, [sp, #92]
  40390c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403910:	add	x0, x0, #0x3c0
  403914:	ldr	x4, [x0]
  403918:	add	x2, sp, #0x10
  40391c:	add	x3, sp, #0x40
  403920:	ldp	x0, x1, [x3]
  403924:	stp	x0, x1, [x2]
  403928:	ldp	x0, x1, [x3, #16]
  40392c:	stp	x0, x1, [x2, #16]
  403930:	add	x0, sp, #0x10
  403934:	mov	x2, x0
  403938:	ldr	x1, [sp, #48]
  40393c:	mov	x0, x4
  403940:	bl	4028c0 <vfprintf@plt>
  403944:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403948:	add	x0, x0, #0x3c0
  40394c:	ldr	x0, [x0]
  403950:	mov	x1, x0
  403954:	mov	w0, #0xa                   	// #10
  403958:	bl	402460 <fputc@plt>
  40395c:	nop
  403960:	ldp	x29, x30, [sp], #272
  403964:	ret
  403968:	stp	x29, x30, [sp, #-48]!
  40396c:	mov	x29, sp
  403970:	str	x19, [sp, #16]
  403974:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403978:	add	x0, x0, #0x3f0
  40397c:	bl	402920 <getenv@plt>
  403980:	str	x0, [sp, #40]
  403984:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403988:	add	x0, x0, #0x3f0
  40398c:	ldr	w0, [x0]
  403990:	and	w0, w0, #0x2
  403994:	cmp	w0, #0x0
  403998:	b.ne	4039d8 <ferror@plt+0x1028>  // b.any
  40399c:	ldr	x0, [sp, #40]
  4039a0:	cmp	x0, #0x0
  4039a4:	b.eq	4039cc <ferror@plt+0x101c>  // b.none
  4039a8:	ldr	x1, [sp, #40]
  4039ac:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4039b0:	add	x0, x0, #0x30
  4039b4:	bl	4036d4 <ferror@plt+0xd24>
  4039b8:	mov	w1, w0
  4039bc:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4039c0:	add	x0, x0, #0x3f0
  4039c4:	str	w1, [x0]
  4039c8:	b	4039d8 <ferror@plt+0x1028>
  4039cc:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4039d0:	add	x0, x0, #0x3f0
  4039d4:	str	wzr, [x0]
  4039d8:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4039dc:	add	x0, x0, #0x3f0
  4039e0:	ldr	w0, [x0]
  4039e4:	cmp	w0, #0x0
  4039e8:	b.eq	403a60 <ferror@plt+0x10b0>  // b.none
  4039ec:	bl	402430 <getuid@plt>
  4039f0:	mov	w19, w0
  4039f4:	bl	4023f0 <geteuid@plt>
  4039f8:	cmp	w19, w0
  4039fc:	b.ne	403a14 <ferror@plt+0x1064>  // b.any
  403a00:	bl	402740 <getgid@plt>
  403a04:	mov	w19, w0
  403a08:	bl	4023c0 <getegid@plt>
  403a0c:	cmp	w19, w0
  403a10:	b.eq	403a60 <ferror@plt+0x10b0>  // b.none
  403a14:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403a18:	add	x0, x0, #0x3f0
  403a1c:	ldr	w0, [x0]
  403a20:	orr	w1, w0, #0x1000000
  403a24:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403a28:	add	x0, x0, #0x3f0
  403a2c:	str	w1, [x0]
  403a30:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403a34:	add	x0, x0, #0x3c0
  403a38:	ldr	x19, [x0]
  403a3c:	bl	4024f0 <getpid@plt>
  403a40:	mov	w1, w0
  403a44:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403a48:	add	x3, x0, #0x400
  403a4c:	mov	w2, w1
  403a50:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403a54:	add	x1, x0, #0x408
  403a58:	mov	x0, x19
  403a5c:	bl	402950 <fprintf@plt>
  403a60:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403a64:	add	x0, x0, #0x3f0
  403a68:	ldr	w0, [x0]
  403a6c:	orr	w1, w0, #0x2
  403a70:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403a74:	add	x0, x0, #0x3f0
  403a78:	str	w1, [x0]
  403a7c:	nop
  403a80:	ldr	x19, [sp, #16]
  403a84:	ldp	x29, x30, [sp], #48
  403a88:	ret
  403a8c:	stp	x29, x30, [sp, #-48]!
  403a90:	mov	x29, sp
  403a94:	str	x0, [sp, #24]
  403a98:	str	xzr, [sp, #40]
  403a9c:	b	403ad4 <ferror@plt+0x1124>
  403aa0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403aa4:	add	x0, x0, #0x370
  403aa8:	ldr	x1, [sp, #40]
  403aac:	ldr	x0, [x0, x1, lsl #3]
  403ab0:	ldr	x1, [sp, #24]
  403ab4:	bl	4026c0 <strcmp@plt>
  403ab8:	cmp	w0, #0x0
  403abc:	b.ne	403ac8 <ferror@plt+0x1118>  // b.any
  403ac0:	ldr	x0, [sp, #40]
  403ac4:	b	403ae4 <ferror@plt+0x1134>
  403ac8:	ldr	x0, [sp, #40]
  403acc:	add	x0, x0, #0x1
  403ad0:	str	x0, [sp, #40]
  403ad4:	ldr	x0, [sp, #40]
  403ad8:	cmp	x0, #0x6
  403adc:	b.ls	403aa0 <ferror@plt+0x10f0>  // b.plast
  403ae0:	mov	w0, #0xffffffff            	// #-1
  403ae4:	ldp	x29, x30, [sp], #48
  403ae8:	ret
  403aec:	stp	x29, x30, [sp, #-48]!
  403af0:	mov	x29, sp
  403af4:	str	x0, [sp, #24]
  403af8:	str	x1, [sp, #16]
  403afc:	ldr	x0, [sp, #24]
  403b00:	cmp	x0, #0x0
  403b04:	b.ne	403b28 <ferror@plt+0x1178>  // b.any
  403b08:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403b0c:	add	x3, x0, #0xb88
  403b10:	mov	w2, #0xd7                  	// #215
  403b14:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403b18:	add	x1, x0, #0x448
  403b1c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403b20:	add	x0, x0, #0x460
  403b24:	bl	4028f0 <__assert_fail@plt>
  403b28:	str	xzr, [sp, #40]
  403b2c:	b	403b9c <ferror@plt+0x11ec>
  403b30:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403b34:	add	x2, x0, #0x200
  403b38:	ldr	x1, [sp, #40]
  403b3c:	mov	x0, x1
  403b40:	lsl	x0, x0, #2
  403b44:	add	x0, x0, x1
  403b48:	lsl	x0, x0, #3
  403b4c:	add	x0, x2, x0
  403b50:	ldr	x0, [x0]
  403b54:	str	x0, [sp, #32]
  403b58:	ldr	x2, [sp, #16]
  403b5c:	ldr	x1, [sp, #32]
  403b60:	ldr	x0, [sp, #24]
  403b64:	bl	402770 <strncasecmp@plt>
  403b68:	cmp	w0, #0x0
  403b6c:	b.ne	403b90 <ferror@plt+0x11e0>  // b.any
  403b70:	ldr	x1, [sp, #32]
  403b74:	ldr	x0, [sp, #16]
  403b78:	add	x0, x1, x0
  403b7c:	ldrsb	w0, [x0]
  403b80:	cmp	w0, #0x0
  403b84:	b.ne	403b90 <ferror@plt+0x11e0>  // b.any
  403b88:	ldr	x0, [sp, #40]
  403b8c:	b	403bc0 <ferror@plt+0x1210>
  403b90:	ldr	x0, [sp, #40]
  403b94:	add	x0, x0, #0x1
  403b98:	str	x0, [sp, #40]
  403b9c:	ldr	x0, [sp, #40]
  403ba0:	cmp	x0, #0xa
  403ba4:	b.ls	403b30 <ferror@plt+0x1180>  // b.plast
  403ba8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403bac:	add	x0, x0, #0x468
  403bb0:	bl	402940 <gettext@plt>
  403bb4:	ldr	x1, [sp, #24]
  403bb8:	bl	402830 <warnx@plt>
  403bbc:	mov	w0, #0xffffffff            	// #-1
  403bc0:	ldp	x29, x30, [sp], #48
  403bc4:	ret
  403bc8:	sub	sp, sp, #0x20
  403bcc:	str	w0, [sp, #12]
  403bd0:	str	xzr, [sp, #24]
  403bd4:	b	403c08 <ferror@plt+0x1258>
  403bd8:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403bdc:	add	x0, x0, #0x400
  403be0:	ldr	x1, [sp, #24]
  403be4:	ldr	w0, [x0, x1, lsl #2]
  403be8:	ldr	w1, [sp, #12]
  403bec:	cmp	w1, w0
  403bf0:	b.ne	403bfc <ferror@plt+0x124c>  // b.any
  403bf4:	mov	w0, #0x1                   	// #1
  403bf8:	b	403c24 <ferror@plt+0x1274>
  403bfc:	ldr	x0, [sp, #24]
  403c00:	add	x0, x0, #0x1
  403c04:	str	x0, [sp, #24]
  403c08:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403c0c:	add	x0, x0, #0x458
  403c10:	ldr	x0, [x0]
  403c14:	ldr	x1, [sp, #24]
  403c18:	cmp	x1, x0
  403c1c:	b.cc	403bd8 <ferror@plt+0x1228>  // b.lo, b.ul, b.last
  403c20:	mov	w0, #0x0                   	// #0
  403c24:	add	sp, sp, #0x20
  403c28:	ret
  403c2c:	stp	x29, x30, [sp, #-32]!
  403c30:	mov	x29, sp
  403c34:	str	w0, [sp, #28]
  403c38:	ldr	w0, [sp, #28]
  403c3c:	cmp	w0, #0x0
  403c40:	b.ge	403c64 <ferror@plt+0x12b4>  // b.tcont
  403c44:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403c48:	add	x3, x0, #0xbb0
  403c4c:	mov	w2, #0xf0                  	// #240
  403c50:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403c54:	add	x1, x0, #0x448
  403c58:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403c5c:	add	x0, x0, #0x480
  403c60:	bl	4028f0 <__assert_fail@plt>
  403c64:	ldrsw	x1, [sp, #28]
  403c68:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403c6c:	add	x0, x0, #0x458
  403c70:	ldr	x0, [x0]
  403c74:	cmp	x1, x0
  403c78:	b.cc	403c9c <ferror@plt+0x12ec>  // b.lo, b.ul, b.last
  403c7c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403c80:	add	x3, x0, #0xbb0
  403c84:	mov	w2, #0xf1                  	// #241
  403c88:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403c8c:	add	x1, x0, #0x448
  403c90:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403c94:	add	x0, x0, #0x490
  403c98:	bl	4028f0 <__assert_fail@plt>
  403c9c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403ca0:	add	x0, x0, #0x400
  403ca4:	ldrsw	x1, [sp, #28]
  403ca8:	ldr	w0, [x0, x1, lsl #2]
  403cac:	cmp	w0, #0xa
  403cb0:	b.le	403cd4 <ferror@plt+0x1324>
  403cb4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403cb8:	add	x3, x0, #0xbb0
  403cbc:	mov	w2, #0xf2                  	// #242
  403cc0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403cc4:	add	x1, x0, #0x448
  403cc8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403ccc:	add	x0, x0, #0x4a8
  403cd0:	bl	4028f0 <__assert_fail@plt>
  403cd4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403cd8:	add	x0, x0, #0x400
  403cdc:	ldrsw	x1, [sp, #28]
  403ce0:	ldr	w0, [x0, x1, lsl #2]
  403ce4:	ldp	x29, x30, [sp], #32
  403ce8:	ret
  403cec:	stp	x29, x30, [sp, #-32]!
  403cf0:	mov	x29, sp
  403cf4:	str	w0, [sp, #28]
  403cf8:	ldr	w0, [sp, #28]
  403cfc:	bl	403c2c <ferror@plt+0x127c>
  403d00:	sxtw	x1, w0
  403d04:	mov	x0, x1
  403d08:	lsl	x0, x0, #2
  403d0c:	add	x0, x0, x1
  403d10:	lsl	x0, x0, #3
  403d14:	adrp	x1, 40a000 <ferror@plt+0x7650>
  403d18:	add	x1, x1, #0x200
  403d1c:	add	x0, x0, x1
  403d20:	ldp	x29, x30, [sp], #32
  403d24:	ret
  403d28:	stp	x29, x30, [sp, #-192]!
  403d2c:	mov	x29, sp
  403d30:	str	w0, [sp, #44]
  403d34:	str	x1, [sp, #32]
  403d38:	str	x2, [sp, #24]
  403d3c:	add	x4, sp, #0x30
  403d40:	ldr	x3, [sp, #32]
  403d44:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403d48:	add	x2, x0, #0x4d0
  403d4c:	mov	x1, #0x10                  	// #16
  403d50:	mov	x0, x4
  403d54:	bl	4024a0 <snprintf@plt>
  403d58:	add	x1, sp, #0x40
  403d5c:	add	x0, sp, #0x30
  403d60:	mov	w3, #0x0                   	// #0
  403d64:	mov	x2, x1
  403d68:	mov	x1, x0
  403d6c:	ldr	w0, [sp, #44]
  403d70:	bl	409f10 <ferror@plt+0x7560>
  403d74:	cmp	w0, #0x0
  403d78:	b.eq	403d8c <ferror@plt+0x13dc>  // b.none
  403d7c:	bl	402900 <__errno_location@plt>
  403d80:	ldr	w0, [x0]
  403d84:	neg	w0, w0
  403d88:	b	403d9c <ferror@plt+0x13ec>
  403d8c:	ldr	x1, [sp, #72]
  403d90:	ldr	x0, [sp, #24]
  403d94:	str	x1, [x0]
  403d98:	mov	w0, #0x0                   	// #0
  403d9c:	ldp	x29, x30, [sp], #192
  403da0:	ret
  403da4:	stp	x29, x30, [sp, #-80]!
  403da8:	mov	x29, sp
  403dac:	str	x0, [sp, #40]
  403db0:	str	x1, [sp, #32]
  403db4:	str	x2, [sp, #24]
  403db8:	str	x3, [sp, #16]
  403dbc:	str	xzr, [sp, #56]
  403dc0:	str	xzr, [sp, #48]
  403dc4:	add	x1, sp, #0x30
  403dc8:	add	x0, sp, #0x38
  403dcc:	ldr	x2, [sp, #40]
  403dd0:	bl	402710 <getline@plt>
  403dd4:	cmp	x0, #0x0
  403dd8:	b.ge	403df0 <ferror@plt+0x1440>  // b.tcont
  403ddc:	bl	402900 <__errno_location@plt>
  403de0:	ldr	w0, [x0]
  403de4:	neg	w0, w0
  403de8:	str	w0, [sp, #76]
  403dec:	b	403e5c <ferror@plt+0x14ac>
  403df0:	ldr	x0, [sp, #56]
  403df4:	mov	w1, #0x29                  	// #41
  403df8:	bl	402650 <strrchr@plt>
  403dfc:	str	x0, [sp, #64]
  403e00:	ldr	x0, [sp, #64]
  403e04:	cmp	x0, #0x0
  403e08:	b.eq	403e4c <ferror@plt+0x149c>  // b.none
  403e0c:	ldr	x3, [sp, #56]
  403e10:	ldr	x2, [sp, #32]
  403e14:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403e18:	add	x1, x0, #0x4d8
  403e1c:	mov	x0, x3
  403e20:	bl	402880 <__isoc99_sscanf@plt>
  403e24:	cmp	w0, #0x1
  403e28:	b.ne	403e4c <ferror@plt+0x149c>  // b.any
  403e2c:	ldr	x3, [sp, #16]
  403e30:	ldr	x2, [sp, #24]
  403e34:	adrp	x0, 40a000 <ferror@plt+0x7650>
  403e38:	add	x1, x0, #0x4e0
  403e3c:	ldr	x0, [sp, #64]
  403e40:	bl	402880 <__isoc99_sscanf@plt>
  403e44:	cmp	w0, #0x2
  403e48:	b.eq	403e58 <ferror@plt+0x14a8>  // b.none
  403e4c:	mov	w0, #0xffffffea            	// #-22
  403e50:	str	w0, [sp, #76]
  403e54:	b	403e5c <ferror@plt+0x14ac>
  403e58:	str	wzr, [sp, #76]
  403e5c:	ldr	x0, [sp, #56]
  403e60:	bl	402730 <free@plt>
  403e64:	ldr	w0, [sp, #76]
  403e68:	ldp	x29, x30, [sp], #80
  403e6c:	ret
  403e70:	sub	sp, sp, #0x30
  403e74:	str	x0, [sp, #8]
  403e78:	str	x1, [sp]
  403e7c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403e80:	add	x0, x0, #0x460
  403e84:	ldr	x0, [x0]
  403e88:	str	x0, [sp, #40]
  403e8c:	b	403edc <ferror@plt+0x152c>
  403e90:	ldr	x0, [sp, #40]
  403e94:	str	x0, [sp, #32]
  403e98:	ldr	x0, [sp, #32]
  403e9c:	sub	x0, x0, #0x10
  403ea0:	str	x0, [sp, #24]
  403ea4:	ldr	x0, [sp, #24]
  403ea8:	ldr	x0, [x0]
  403eac:	ldr	x1, [sp, #8]
  403eb0:	cmp	x1, x0
  403eb4:	b.ne	403ed0 <ferror@plt+0x1520>  // b.any
  403eb8:	ldr	x0, [sp, #24]
  403ebc:	ldr	w1, [x0, #8]
  403ec0:	ldr	x0, [sp]
  403ec4:	str	w1, [x0]
  403ec8:	mov	w0, #0x1                   	// #1
  403ecc:	b	403ef4 <ferror@plt+0x1544>
  403ed0:	ldr	x0, [sp, #40]
  403ed4:	ldr	x0, [x0]
  403ed8:	str	x0, [sp, #40]
  403edc:	ldr	x1, [sp, #40]
  403ee0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403ee4:	add	x0, x0, #0x460
  403ee8:	cmp	x1, x0
  403eec:	b.ne	403e90 <ferror@plt+0x14e0>  // b.any
  403ef0:	mov	w0, #0x0                   	// #0
  403ef4:	add	sp, sp, #0x30
  403ef8:	ret
  403efc:	stp	x29, x30, [sp, #-48]!
  403f00:	mov	x29, sp
  403f04:	str	x0, [sp, #24]
  403f08:	str	w1, [sp, #20]
  403f0c:	mov	x1, #0x20                  	// #32
  403f10:	mov	x0, #0x1                   	// #1
  403f14:	bl	402bb0 <ferror@plt+0x200>
  403f18:	str	x0, [sp, #40]
  403f1c:	ldr	x0, [sp, #40]
  403f20:	ldr	x1, [sp, #24]
  403f24:	str	x1, [x0]
  403f28:	ldr	x0, [sp, #40]
  403f2c:	ldr	w1, [sp, #20]
  403f30:	str	w1, [x0, #8]
  403f34:	ldr	x0, [sp, #40]
  403f38:	add	x1, x0, #0x10
  403f3c:	ldr	x0, [sp, #40]
  403f40:	str	x1, [x0, #16]
  403f44:	ldr	x0, [sp, #40]
  403f48:	add	x1, x0, #0x10
  403f4c:	ldr	x0, [sp, #40]
  403f50:	str	x1, [x0, #24]
  403f54:	ldr	x0, [sp, #40]
  403f58:	add	x2, x0, #0x10
  403f5c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  403f60:	add	x1, x0, #0x460
  403f64:	mov	x0, x2
  403f68:	bl	402d28 <ferror@plt+0x378>
  403f6c:	nop
  403f70:	ldp	x29, x30, [sp], #48
  403f74:	ret
  403f78:	stp	x29, x30, [sp, #-96]!
  403f7c:	mov	x29, sp
  403f80:	str	w0, [sp, #28]
  403f84:	add	x0, sp, #0x20
  403f88:	str	x0, [sp, #88]
  403f8c:	add	x0, sp, #0x20
  403f90:	add	x0, x0, #0x10
  403f94:	str	x0, [sp, #80]
  403f98:	add	x0, sp, #0x20
  403f9c:	add	x0, x0, #0x14
  403fa0:	str	x0, [sp, #72]
  403fa4:	ldr	x0, [sp, #72]
  403fa8:	add	x0, x0, #0x4
  403fac:	str	x0, [sp, #64]
  403fb0:	ldr	x0, [sp, #88]
  403fb4:	mov	w1, #0x1c                  	// #28
  403fb8:	str	w1, [x0]
  403fbc:	ldr	x0, [sp, #88]
  403fc0:	mov	w1, #0x1                   	// #1
  403fc4:	strh	w1, [x0, #6]
  403fc8:	ldr	x0, [sp, #88]
  403fcc:	mov	w1, #0x5a                  	// #90
  403fd0:	strh	w1, [x0, #4]
  403fd4:	ldr	x0, [sp, #80]
  403fd8:	strb	wzr, [x0]
  403fdc:	ldr	x0, [sp, #72]
  403fe0:	mov	w1, #0x3                   	// #3
  403fe4:	strh	w1, [x0, #2]
  403fe8:	ldr	x0, [sp, #72]
  403fec:	mov	w1, #0x8                   	// #8
  403ff0:	strh	w1, [x0]
  403ff4:	ldr	x0, [sp, #64]
  403ff8:	ldr	w1, [sp, #28]
  403ffc:	str	w1, [x0]
  404000:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404004:	add	x0, x0, #0x3a8
  404008:	ldr	w0, [x0]
  40400c:	add	x1, sp, #0x20
  404010:	mov	w3, #0x0                   	// #0
  404014:	mov	x2, #0x1c                  	// #28
  404018:	bl	4027a0 <send@plt>
  40401c:	cmp	x0, #0x0
  404020:	b.ge	40402c <ferror@plt+0x167c>  // b.tcont
  404024:	mov	w0, #0xffffffff            	// #-1
  404028:	b	404030 <ferror@plt+0x1680>
  40402c:	mov	w0, #0x0                   	// #0
  404030:	ldp	x29, x30, [sp], #96
  404034:	ret
  404038:	stp	x29, x30, [sp, #-112]!
  40403c:	mov	x29, sp
  404040:	str	x0, [sp, #24]
  404044:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404048:	add	x0, x0, #0x3a8
  40404c:	ldr	w0, [x0]
  404050:	add	x1, sp, #0x20
  404054:	mov	w3, #0x0                   	// #0
  404058:	mov	x2, #0x2c                  	// #44
  40405c:	bl	402660 <recv@plt>
  404060:	str	x0, [sp, #104]
  404064:	ldr	x0, [sp, #104]
  404068:	cmp	x0, #0x0
  40406c:	b.ge	404078 <ferror@plt+0x16c8>  // b.tcont
  404070:	mov	w0, #0xffffffff            	// #-1
  404074:	b	404148 <ferror@plt+0x1798>
  404078:	add	x0, sp, #0x20
  40407c:	str	x0, [sp, #96]
  404080:	ldr	x0, [sp, #104]
  404084:	cmp	x0, #0xf
  404088:	b.ls	4040c4 <ferror@plt+0x1714>  // b.plast
  40408c:	ldr	x0, [sp, #96]
  404090:	ldr	w0, [x0]
  404094:	cmp	w0, #0xf
  404098:	b.ls	4040c4 <ferror@plt+0x1714>  // b.plast
  40409c:	ldr	x0, [sp, #96]
  4040a0:	ldr	w0, [x0]
  4040a4:	mov	w1, w0
  4040a8:	ldr	x0, [sp, #104]
  4040ac:	cmp	x1, x0
  4040b0:	b.hi	4040c4 <ferror@plt+0x1714>  // b.pmore
  4040b4:	ldr	x0, [sp, #96]
  4040b8:	ldrh	w0, [x0, #4]
  4040bc:	cmp	w0, #0x58
  4040c0:	b.eq	4040cc <ferror@plt+0x171c>  // b.none
  4040c4:	mov	w0, #0xffffffff            	// #-1
  4040c8:	b	404148 <ferror@plt+0x1798>
  4040cc:	ldr	x0, [sp, #96]
  4040d0:	ldr	w0, [x0]
  4040d4:	sub	w0, w0, #0x14
  4040d8:	str	w0, [sp, #92]
  4040dc:	add	x0, sp, #0x20
  4040e0:	add	x0, x0, #0x14
  4040e4:	str	x0, [sp, #80]
  4040e8:	ldr	w0, [sp, #92]
  4040ec:	cmp	w0, #0x3
  4040f0:	b.le	40412c <ferror@plt+0x177c>
  4040f4:	ldr	x0, [sp, #80]
  4040f8:	ldrh	w0, [x0]
  4040fc:	cmp	w0, #0x3
  404100:	b.ls	40412c <ferror@plt+0x177c>  // b.plast
  404104:	ldr	x0, [sp, #80]
  404108:	ldrh	w0, [x0]
  40410c:	mov	w1, w0
  404110:	ldr	w0, [sp, #92]
  404114:	cmp	w0, w1
  404118:	b.lt	40412c <ferror@plt+0x177c>  // b.tstop
  40411c:	ldr	x0, [sp, #80]
  404120:	ldrh	w0, [x0, #2]
  404124:	cmp	w0, #0x1
  404128:	b.eq	404134 <ferror@plt+0x1784>  // b.none
  40412c:	mov	w0, #0xffffffff            	// #-1
  404130:	b	404148 <ferror@plt+0x1798>
  404134:	ldr	x0, [sp, #80]
  404138:	ldr	w1, [x0, #4]
  40413c:	ldr	x0, [sp, #24]
  404140:	str	w1, [x0]
  404144:	mov	w0, #0x0                   	// #0
  404148:	ldp	x29, x30, [sp], #112
  40414c:	ret
  404150:	stp	x29, x30, [sp, #-48]!
  404154:	mov	x29, sp
  404158:	str	w0, [sp, #28]
  40415c:	str	x1, [sp, #16]
  404160:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404164:	add	x0, x0, #0x3a8
  404168:	ldr	w0, [x0]
  40416c:	cmp	w0, #0x0
  404170:	b.ge	40417c <ferror@plt+0x17cc>  // b.tcont
  404174:	mov	w0, #0xfffffffe            	// #-2
  404178:	b	4041ec <ferror@plt+0x183c>
  40417c:	mov	w2, #0x0                   	// #0
  404180:	ldr	x1, [sp, #16]
  404184:	ldr	w0, [sp, #28]
  404188:	bl	4028d0 <openat@plt>
  40418c:	str	w0, [sp, #44]
  404190:	ldr	w0, [sp, #44]
  404194:	cmp	w0, #0x0
  404198:	b.ge	4041a4 <ferror@plt+0x17f4>  // b.tcont
  40419c:	mov	w0, #0xfffffffe            	// #-2
  4041a0:	b	4041ec <ferror@plt+0x183c>
  4041a4:	ldr	w0, [sp, #44]
  4041a8:	bl	403f78 <ferror@plt+0x15c8>
  4041ac:	cmp	w0, #0x0
  4041b0:	b.ge	4041c0 <ferror@plt+0x1810>  // b.tcont
  4041b4:	mov	w0, #0xfffffffe            	// #-2
  4041b8:	str	w0, [sp, #40]
  4041bc:	b	4041e0 <ferror@plt+0x1830>
  4041c0:	add	x0, sp, #0x28
  4041c4:	bl	404038 <ferror@plt+0x1688>
  4041c8:	cmp	w0, #0x0
  4041cc:	b.ge	4041dc <ferror@plt+0x182c>  // b.tcont
  4041d0:	mov	w0, #0xfffffffe            	// #-2
  4041d4:	str	w0, [sp, #40]
  4041d8:	b	4041e0 <ferror@plt+0x1830>
  4041dc:	nop
  4041e0:	ldr	w0, [sp, #44]
  4041e4:	bl	402640 <close@plt>
  4041e8:	ldr	w0, [sp, #40]
  4041ec:	ldp	x29, x30, [sp], #48
  4041f0:	ret
  4041f4:	stp	x29, x30, [sp, #-48]!
  4041f8:	mov	x29, sp
  4041fc:	str	w0, [sp, #28]
  404200:	str	x1, [sp, #16]
  404204:	add	x0, sp, #0x2c
  404208:	mov	x1, x0
  40420c:	ldr	x0, [sp, #16]
  404210:	bl	403e70 <ferror@plt+0x14c0>
  404214:	cmp	w0, #0x0
  404218:	b.ne	404240 <ferror@plt+0x1890>  // b.any
  40421c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404220:	add	x1, x0, #0x4f0
  404224:	ldr	w0, [sp, #28]
  404228:	bl	404150 <ferror@plt+0x17a0>
  40422c:	str	w0, [sp, #44]
  404230:	ldr	w0, [sp, #44]
  404234:	mov	w1, w0
  404238:	ldr	x0, [sp, #16]
  40423c:	bl	403efc <ferror@plt+0x154c>
  404240:	ldr	w0, [sp, #44]
  404244:	ldp	x29, x30, [sp], #48
  404248:	ret
  40424c:	mov	x12, #0x20e0                	// #8416
  404250:	sub	sp, sp, x12
  404254:	stp	x29, x30, [sp]
  404258:	mov	x29, sp
  40425c:	str	x19, [sp, #16]
  404260:	str	x0, [sp, #40]
  404264:	str	w1, [sp, #36]
  404268:	str	xzr, [sp, #8384]
  40426c:	str	wzr, [sp, #8412]
  404270:	str	xzr, [sp, #8400]
  404274:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404278:	add	x0, x0, #0x3f0
  40427c:	ldr	w0, [x0]
  404280:	and	w0, w0, #0x4
  404284:	cmp	w0, #0x0
  404288:	b.eq	4042d4 <ferror@plt+0x1924>  // b.none
  40428c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404290:	add	x0, x0, #0x3c0
  404294:	ldr	x19, [x0]
  404298:	bl	4024f0 <getpid@plt>
  40429c:	mov	w1, w0
  4042a0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4042a4:	add	x4, x0, #0x4f8
  4042a8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4042ac:	add	x3, x0, #0x400
  4042b0:	mov	w2, w1
  4042b4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4042b8:	add	x1, x0, #0x500
  4042bc:	mov	x0, x19
  4042c0:	bl	402950 <fprintf@plt>
  4042c4:	ldr	w1, [sp, #36]
  4042c8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4042cc:	add	x0, x0, #0x510
  4042d0:	bl	403608 <ferror@plt+0xc58>
  4042d4:	add	x4, sp, #0xb0
  4042d8:	ldr	w3, [sp, #36]
  4042dc:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4042e0:	add	x2, x0, #0x520
  4042e4:	mov	x1, #0x2000                	// #8192
  4042e8:	mov	x0, x4
  4042ec:	bl	4024a0 <snprintf@plt>
  4042f0:	add	x0, sp, #0xb0
  4042f4:	bl	402440 <opendir@plt>
  4042f8:	str	x0, [sp, #8376]
  4042fc:	ldr	x0, [sp, #8376]
  404300:	cmp	x0, #0x0
  404304:	b.ne	404318 <ferror@plt+0x1968>  // b.any
  404308:	bl	402900 <__errno_location@plt>
  40430c:	ldr	w0, [x0]
  404310:	neg	w0, w0
  404314:	b	404658 <ferror@plt+0x1ca8>
  404318:	mov	x1, #0xe8                  	// #232
  40431c:	mov	x0, #0x1                   	// #1
  404320:	bl	402bb0 <ferror@plt+0x200>
  404324:	str	x0, [sp, #8384]
  404328:	ldr	x0, [sp, #8384]
  40432c:	mov	w1, #0xfffffffe            	// #-2
  404330:	str	w1, [x0, #224]
  404334:	ldr	x0, [sp, #8376]
  404338:	bl	402810 <dirfd@plt>
  40433c:	mov	w2, w0
  404340:	add	x0, sp, #0x30
  404344:	mov	x1, x0
  404348:	mov	w0, w2
  40434c:	bl	409f00 <ferror@plt+0x7550>
  404350:	cmp	w0, #0x0
  404354:	b.ne	40437c <ferror@plt+0x19cc>  // b.any
  404358:	ldr	w1, [sp, #72]
  40435c:	ldr	x0, [sp, #8384]
  404360:	str	w1, [x0, #16]
  404364:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404368:	add	x0, x0, #0x3f8
  40436c:	ldr	x0, [x0]
  404370:	ldr	w1, [sp, #72]
  404374:	mov	w1, w1
  404378:	bl	406874 <ferror@plt+0x3ec4>
  40437c:	ldr	x0, [sp, #8376]
  404380:	bl	402810 <dirfd@plt>
  404384:	mov	w3, w0
  404388:	mov	w2, #0x0                   	// #0
  40438c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404390:	add	x1, x0, #0x530
  404394:	mov	w0, w3
  404398:	bl	4028d0 <openat@plt>
  40439c:	str	w0, [sp, #8372]
  4043a0:	ldr	w0, [sp, #8372]
  4043a4:	cmp	w0, #0x0
  4043a8:	b.ge	4043c0 <ferror@plt+0x1a10>  // b.tcont
  4043ac:	bl	402900 <__errno_location@plt>
  4043b0:	ldr	w0, [x0]
  4043b4:	neg	w0, w0
  4043b8:	str	w0, [sp, #8412]
  4043bc:	b	404624 <ferror@plt+0x1c74>
  4043c0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4043c4:	add	x1, x0, #0x538
  4043c8:	ldr	w0, [sp, #8372]
  4043cc:	bl	402590 <fdopen@plt>
  4043d0:	str	x0, [sp, #8400]
  4043d4:	ldr	x0, [sp, #8400]
  4043d8:	cmp	x0, #0x0
  4043dc:	b.ne	4043f4 <ferror@plt+0x1a44>  // b.any
  4043e0:	bl	402900 <__errno_location@plt>
  4043e4:	ldr	w0, [x0]
  4043e8:	neg	w0, w0
  4043ec:	str	w0, [sp, #8412]
  4043f0:	b	404624 <ferror@plt+0x1c74>
  4043f4:	ldr	x1, [sp, #8384]
  4043f8:	ldr	x0, [sp, #8384]
  4043fc:	add	x2, x0, #0xc
  404400:	ldr	x0, [sp, #8384]
  404404:	add	x0, x0, #0x4
  404408:	mov	x3, x0
  40440c:	ldr	x0, [sp, #8400]
  404410:	bl	403da4 <ferror@plt+0x13f4>
  404414:	str	w0, [sp, #8412]
  404418:	ldr	w0, [sp, #8412]
  40441c:	cmp	w0, #0x0
  404420:	b.lt	404618 <ferror@plt+0x1c68>  // b.tstop
  404424:	str	wzr, [sp, #8412]
  404428:	str	xzr, [sp, #8392]
  40442c:	b	40456c <ferror@plt+0x1bbc>
  404430:	ldr	x0, [sp, #8392]
  404434:	add	x0, x0, #0x5
  404438:	lsl	x0, x0, #4
  40443c:	ldr	x1, [sp, #8384]
  404440:	add	x1, x1, x0
  404444:	ldr	x2, [sp, #8384]
  404448:	ldr	x0, [sp, #8392]
  40444c:	add	x0, x0, #0x5
  404450:	lsl	x0, x0, #4
  404454:	add	x0, x2, x0
  404458:	str	x1, [x0]
  40445c:	ldr	x0, [sp, #8392]
  404460:	add	x0, x0, #0x5
  404464:	lsl	x0, x0, #4
  404468:	ldr	x1, [sp, #8384]
  40446c:	add	x1, x1, x0
  404470:	ldr	x2, [sp, #8384]
  404474:	ldr	x0, [sp, #8392]
  404478:	add	x0, x0, #0x5
  40447c:	lsl	x0, x0, #4
  404480:	add	x0, x2, x0
  404484:	str	x1, [x0, #8]
  404488:	ldr	x0, [sp, #40]
  40448c:	ldr	x1, [sp, #8392]
  404490:	add	x1, x1, #0xc
  404494:	ldr	w0, [x0, x1, lsl #2]
  404498:	cmp	w0, #0x0
  40449c:	b.eq	40455c <ferror@plt+0x1bac>  // b.none
  4044a0:	ldr	x0, [sp, #8376]
  4044a4:	bl	402810 <dirfd@plt>
  4044a8:	mov	w4, w0
  4044ac:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4044b0:	add	x0, x0, #0x370
  4044b4:	ldr	x1, [sp, #8392]
  4044b8:	ldr	x3, [x0, x1, lsl #3]
  4044bc:	ldr	x0, [sp, #8392]
  4044c0:	add	x0, x0, #0x2
  4044c4:	lsl	x0, x0, #3
  4044c8:	ldr	x1, [sp, #8384]
  4044cc:	add	x0, x1, x0
  4044d0:	add	x0, x0, #0x8
  4044d4:	mov	x2, x0
  4044d8:	mov	x1, x3
  4044dc:	mov	w0, w4
  4044e0:	bl	403d28 <ferror@plt+0x1378>
  4044e4:	str	w0, [sp, #8412]
  4044e8:	ldr	w0, [sp, #8412]
  4044ec:	cmp	w0, #0x0
  4044f0:	b.eq	40450c <ferror@plt+0x1b5c>  // b.none
  4044f4:	ldr	w0, [sp, #8412]
  4044f8:	cmn	w0, #0xd
  4044fc:	b.eq	40450c <ferror@plt+0x1b5c>  // b.none
  404500:	ldr	w0, [sp, #8412]
  404504:	cmn	w0, #0x2
  404508:	b.ne	404620 <ferror@plt+0x1c70>  // b.any
  40450c:	ldr	x0, [sp, #8392]
  404510:	cmp	x0, #0x1
  404514:	b.ne	404554 <ferror@plt+0x1ba4>  // b.any
  404518:	ldr	x0, [sp, #8376]
  40451c:	bl	402810 <dirfd@plt>
  404520:	mov	w2, w0
  404524:	ldr	x1, [sp, #8384]
  404528:	ldr	x0, [sp, #8392]
  40452c:	add	x0, x0, #0x2
  404530:	lsl	x0, x0, #3
  404534:	add	x0, x1, x0
  404538:	ldr	x0, [x0, #8]
  40453c:	mov	x1, x0
  404540:	mov	w0, w2
  404544:	bl	4041f4 <ferror@plt+0x1844>
  404548:	mov	w1, w0
  40454c:	ldr	x0, [sp, #8384]
  404550:	str	w1, [x0, #224]
  404554:	str	wzr, [sp, #8412]
  404558:	b	404560 <ferror@plt+0x1bb0>
  40455c:	nop
  404560:	ldr	x0, [sp, #8392]
  404564:	add	x0, x0, #0x1
  404568:	str	x0, [sp, #8392]
  40456c:	ldr	x0, [sp, #8392]
  404570:	cmp	x0, #0x6
  404574:	b.ls	404430 <ferror@plt+0x1a80>  // b.plast
  404578:	ldr	x0, [sp, #8384]
  40457c:	add	x1, x0, #0xc0
  404580:	ldr	x0, [sp, #8384]
  404584:	str	x1, [x0, #192]
  404588:	ldr	x0, [sp, #8384]
  40458c:	add	x1, x0, #0xc0
  404590:	ldr	x0, [sp, #8384]
  404594:	str	x1, [x0, #200]
  404598:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40459c:	add	x0, x0, #0x3f0
  4045a0:	ldr	w0, [x0]
  4045a4:	and	w0, w0, #0x4
  4045a8:	cmp	w0, #0x0
  4045ac:	b.eq	404604 <ferror@plt+0x1c54>  // b.none
  4045b0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4045b4:	add	x0, x0, #0x3c0
  4045b8:	ldr	x19, [x0]
  4045bc:	bl	4024f0 <getpid@plt>
  4045c0:	mov	w1, w0
  4045c4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4045c8:	add	x4, x0, #0x4f8
  4045cc:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4045d0:	add	x3, x0, #0x400
  4045d4:	mov	w2, w1
  4045d8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4045dc:	add	x1, x0, #0x500
  4045e0:	mov	x0, x19
  4045e4:	bl	402950 <fprintf@plt>
  4045e8:	ldr	x0, [sp, #8384]
  4045ec:	ldr	w0, [x0]
  4045f0:	mov	w2, w0
  4045f4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4045f8:	add	x1, x0, #0x540
  4045fc:	ldr	x0, [sp, #8384]
  404600:	bl	403858 <ferror@plt+0xea8>
  404604:	ldr	x0, [sp, #8384]
  404608:	add	x0, x0, #0xc0
  40460c:	ldr	x1, [sp, #40]
  404610:	bl	402d5c <ferror@plt+0x3ac>
  404614:	b	404624 <ferror@plt+0x1c74>
  404618:	nop
  40461c:	b	404624 <ferror@plt+0x1c74>
  404620:	nop
  404624:	ldr	x0, [sp, #8400]
  404628:	cmp	x0, #0x0
  40462c:	b.eq	404638 <ferror@plt+0x1c88>  // b.none
  404630:	ldr	x0, [sp, #8400]
  404634:	bl	4024e0 <fclose@plt>
  404638:	ldr	x0, [sp, #8376]
  40463c:	bl	402620 <closedir@plt>
  404640:	ldr	w0, [sp, #8412]
  404644:	cmp	w0, #0x0
  404648:	b.eq	404654 <ferror@plt+0x1ca4>  // b.none
  40464c:	ldr	x0, [sp, #8384]
  404650:	bl	402730 <free@plt>
  404654:	ldr	w0, [sp, #8412]
  404658:	ldr	x19, [sp, #16]
  40465c:	ldp	x29, x30, [sp]
  404660:	mov	x12, #0x20e0                	// #8416
  404664:	add	sp, sp, x12
  404668:	ret
  40466c:	stp	x29, x30, [sp, #-80]!
  404670:	mov	x29, sp
  404674:	str	x19, [sp, #16]
  404678:	str	x0, [sp, #40]
  40467c:	str	xzr, [sp, #64]
  404680:	str	wzr, [sp, #76]
  404684:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404688:	add	x0, x0, #0x3f0
  40468c:	ldr	w0, [x0]
  404690:	and	w0, w0, #0x4
  404694:	cmp	w0, #0x0
  404698:	b.eq	4046e0 <ferror@plt+0x1d30>  // b.none
  40469c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4046a0:	add	x0, x0, #0x3c0
  4046a4:	ldr	x19, [x0]
  4046a8:	bl	4024f0 <getpid@plt>
  4046ac:	mov	w1, w0
  4046b0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4046b4:	add	x4, x0, #0x4f8
  4046b8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4046bc:	add	x3, x0, #0x400
  4046c0:	mov	w2, w1
  4046c4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4046c8:	add	x1, x0, #0x500
  4046cc:	mov	x0, x19
  4046d0:	bl	402950 <fprintf@plt>
  4046d4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4046d8:	add	x0, x0, #0x550
  4046dc:	bl	403608 <ferror@plt+0xc58>
  4046e0:	bl	409a5c <ferror@plt+0x70ac>
  4046e4:	str	x0, [sp, #64]
  4046e8:	ldr	x0, [sp, #64]
  4046ec:	cmp	x0, #0x0
  4046f0:	b.ne	404744 <ferror@plt+0x1d94>  // b.any
  4046f4:	bl	402900 <__errno_location@plt>
  4046f8:	ldr	w0, [x0]
  4046fc:	neg	w0, w0
  404700:	str	w0, [sp, #76]
  404704:	b	404764 <ferror@plt+0x1db4>
  404708:	ldr	w0, [sp, #60]
  40470c:	mov	w1, w0
  404710:	ldr	x0, [sp, #40]
  404714:	bl	40424c <ferror@plt+0x189c>
  404718:	str	w0, [sp, #76]
  40471c:	ldr	w0, [sp, #76]
  404720:	cmp	w0, #0x0
  404724:	b.eq	404740 <ferror@plt+0x1d90>  // b.none
  404728:	ldr	w0, [sp, #76]
  40472c:	cmn	w0, #0xd
  404730:	b.eq	404740 <ferror@plt+0x1d90>  // b.none
  404734:	ldr	w0, [sp, #76]
  404738:	cmn	w0, #0x2
  40473c:	b.ne	404760 <ferror@plt+0x1db0>  // b.any
  404740:	str	wzr, [sp, #76]
  404744:	add	x0, sp, #0x3c
  404748:	mov	x1, x0
  40474c:	ldr	x0, [sp, #64]
  404750:	bl	409b84 <ferror@plt+0x71d4>
  404754:	cmp	w0, #0x0
  404758:	b.eq	404708 <ferror@plt+0x1d58>  // b.none
  40475c:	b	404764 <ferror@plt+0x1db4>
  404760:	nop
  404764:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404768:	add	x0, x0, #0x3f0
  40476c:	ldr	w0, [x0]
  404770:	and	w0, w0, #0x4
  404774:	cmp	w0, #0x0
  404778:	b.eq	4047c0 <ferror@plt+0x1e10>  // b.none
  40477c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404780:	add	x0, x0, #0x3c0
  404784:	ldr	x19, [x0]
  404788:	bl	4024f0 <getpid@plt>
  40478c:	mov	w1, w0
  404790:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404794:	add	x4, x0, #0x4f8
  404798:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40479c:	add	x3, x0, #0x400
  4047a0:	mov	w2, w1
  4047a4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4047a8:	add	x1, x0, #0x500
  4047ac:	mov	x0, x19
  4047b0:	bl	402950 <fprintf@plt>
  4047b4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4047b8:	add	x0, x0, #0x560
  4047bc:	bl	403608 <ferror@plt+0xc58>
  4047c0:	ldr	x0, [sp, #64]
  4047c4:	bl	409ac4 <ferror@plt+0x7114>
  4047c8:	ldr	w0, [sp, #76]
  4047cc:	ldr	x19, [sp, #16]
  4047d0:	ldp	x29, x30, [sp], #80
  4047d4:	ret
  4047d8:	sub	sp, sp, #0x30
  4047dc:	str	x0, [sp, #8]
  4047e0:	str	x1, [sp]
  4047e4:	ldr	x0, [sp, #8]
  4047e8:	ldr	x0, [x0, #16]
  4047ec:	str	x0, [sp, #40]
  4047f0:	b	404830 <ferror@plt+0x1e80>
  4047f4:	ldr	x0, [sp, #40]
  4047f8:	str	x0, [sp, #32]
  4047fc:	ldr	x0, [sp, #32]
  404800:	sub	x0, x0, #0x20
  404804:	str	x0, [sp, #24]
  404808:	ldr	x0, [sp, #24]
  40480c:	ldr	x0, [x0]
  404810:	ldr	x1, [sp]
  404814:	cmp	x1, x0
  404818:	b.ne	404824 <ferror@plt+0x1e74>  // b.any
  40481c:	ldr	x0, [sp, #24]
  404820:	b	404848 <ferror@plt+0x1e98>
  404824:	ldr	x0, [sp, #40]
  404828:	ldr	x0, [x0]
  40482c:	str	x0, [sp, #40]
  404830:	ldr	x0, [sp, #8]
  404834:	add	x0, x0, #0x10
  404838:	ldr	x1, [sp, #40]
  40483c:	cmp	x1, x0
  404840:	b.ne	4047f4 <ferror@plt+0x1e44>  // b.any
  404844:	mov	x0, #0x0                   	// #0
  404848:	add	sp, sp, #0x30
  40484c:	ret
  404850:	sub	sp, sp, #0x30
  404854:	str	x0, [sp, #8]
  404858:	str	w1, [sp, #4]
  40485c:	ldr	x0, [sp, #8]
  404860:	ldr	x0, [x0, #48]
  404864:	str	x0, [sp, #40]
  404868:	b	4048c0 <ferror@plt+0x1f10>
  40486c:	ldr	x0, [sp, #40]
  404870:	str	x0, [sp, #32]
  404874:	ldr	x0, [sp, #8]
  404878:	ldr	w0, [x0, #8]
  40487c:	sxtw	x0, w0
  404880:	add	x0, x0, #0x5
  404884:	lsl	x0, x0, #4
  404888:	neg	x0, x0
  40488c:	ldr	x1, [sp, #32]
  404890:	add	x0, x1, x0
  404894:	str	x0, [sp, #24]
  404898:	ldr	x0, [sp, #24]
  40489c:	ldr	w0, [x0]
  4048a0:	ldr	w1, [sp, #4]
  4048a4:	cmp	w1, w0
  4048a8:	b.ne	4048b4 <ferror@plt+0x1f04>  // b.any
  4048ac:	mov	w0, #0x1                   	// #1
  4048b0:	b	4048d8 <ferror@plt+0x1f28>
  4048b4:	ldr	x0, [sp, #40]
  4048b8:	ldr	x0, [x0]
  4048bc:	str	x0, [sp, #40]
  4048c0:	ldr	x0, [sp, #8]
  4048c4:	add	x0, x0, #0x30
  4048c8:	ldr	x1, [sp, #40]
  4048cc:	cmp	x1, x0
  4048d0:	b.ne	40486c <ferror@plt+0x1ebc>  // b.any
  4048d4:	mov	w0, #0x0                   	// #0
  4048d8:	add	sp, sp, #0x30
  4048dc:	ret
  4048e0:	stp	x29, x30, [sp, #-80]!
  4048e4:	mov	x29, sp
  4048e8:	str	x19, [sp, #16]
  4048ec:	str	x0, [sp, #56]
  4048f0:	str	w1, [sp, #52]
  4048f4:	str	x2, [sp, #40]
  4048f8:	mov	x1, #0x40                  	// #64
  4048fc:	mov	x0, #0x1                   	// #1
  404900:	bl	402bb0 <ferror@plt+0x200>
  404904:	str	x0, [sp, #72]
  404908:	ldr	x0, [sp, #72]
  40490c:	cmp	x0, #0x0
  404910:	b.ne	40491c <ferror@plt+0x1f6c>  // b.any
  404914:	mov	x0, #0x0                   	// #0
  404918:	b	404a0c <ferror@plt+0x205c>
  40491c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404920:	add	x0, x0, #0x3f0
  404924:	ldr	w0, [x0]
  404928:	and	w0, w0, #0x8
  40492c:	cmp	w0, #0x0
  404930:	b.eq	404994 <ferror@plt+0x1fe4>  // b.none
  404934:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404938:	add	x0, x0, #0x3c0
  40493c:	ldr	x19, [x0]
  404940:	bl	4024f0 <getpid@plt>
  404944:	mov	w1, w0
  404948:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40494c:	add	x4, x0, #0x50
  404950:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404954:	add	x3, x0, #0x400
  404958:	mov	w2, w1
  40495c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404960:	add	x1, x0, #0x500
  404964:	mov	x0, x19
  404968:	bl	402950 <fprintf@plt>
  40496c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404970:	add	x0, x0, #0x370
  404974:	ldrsw	x1, [sp, #52]
  404978:	ldr	x0, [x0, x1, lsl #3]
  40497c:	ldr	x3, [sp, #40]
  404980:	mov	x2, x0
  404984:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404988:	add	x1, x0, #0x570
  40498c:	ldr	x0, [sp, #72]
  404990:	bl	403858 <ferror@plt+0xea8>
  404994:	ldr	x0, [sp, #72]
  404998:	add	x1, x0, #0x30
  40499c:	ldr	x0, [sp, #72]
  4049a0:	str	x1, [x0, #48]
  4049a4:	ldr	x0, [sp, #72]
  4049a8:	add	x1, x0, #0x30
  4049ac:	ldr	x0, [sp, #72]
  4049b0:	str	x1, [x0, #56]
  4049b4:	ldr	x0, [sp, #72]
  4049b8:	add	x1, x0, #0x20
  4049bc:	ldr	x0, [sp, #72]
  4049c0:	str	x1, [x0, #32]
  4049c4:	ldr	x0, [sp, #72]
  4049c8:	add	x1, x0, #0x20
  4049cc:	ldr	x0, [sp, #72]
  4049d0:	str	x1, [x0, #40]
  4049d4:	ldr	x0, [sp, #72]
  4049d8:	ldr	w1, [sp, #52]
  4049dc:	str	w1, [x0, #8]
  4049e0:	ldr	x0, [sp, #72]
  4049e4:	ldr	x1, [sp, #40]
  4049e8:	str	x1, [x0]
  4049ec:	ldr	x0, [sp, #72]
  4049f0:	add	x2, x0, #0x20
  4049f4:	ldr	x0, [sp, #56]
  4049f8:	add	x0, x0, #0x10
  4049fc:	mov	x1, x0
  404a00:	mov	x0, x2
  404a04:	bl	402d5c <ferror@plt+0x3ac>
  404a08:	ldr	x0, [sp, #72]
  404a0c:	ldr	x19, [sp, #16]
  404a10:	ldp	x29, x30, [sp], #80
  404a14:	ret
  404a18:	stp	x29, x30, [sp, #-96]!
  404a1c:	mov	x29, sp
  404a20:	str	x19, [sp, #16]
  404a24:	str	x0, [sp, #56]
  404a28:	str	x1, [sp, #48]
  404a2c:	str	x2, [sp, #40]
  404a30:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404a34:	add	x0, x0, #0x3f0
  404a38:	ldr	w0, [x0]
  404a3c:	and	w0, w0, #0x8
  404a40:	cmp	w0, #0x0
  404a44:	b.eq	404ac8 <ferror@plt+0x2118>  // b.none
  404a48:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404a4c:	add	x0, x0, #0x3c0
  404a50:	ldr	x19, [x0]
  404a54:	bl	4024f0 <getpid@plt>
  404a58:	mov	w1, w0
  404a5c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404a60:	add	x4, x0, #0x50
  404a64:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404a68:	add	x3, x0, #0x400
  404a6c:	mov	w2, w1
  404a70:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404a74:	add	x1, x0, #0x500
  404a78:	mov	x0, x19
  404a7c:	bl	402950 <fprintf@plt>
  404a80:	ldr	x0, [sp, #40]
  404a84:	ldr	w2, [x0]
  404a88:	ldr	x0, [sp, #48]
  404a8c:	ldr	w1, [x0, #8]
  404a90:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404a94:	add	x0, x0, #0x370
  404a98:	sxtw	x1, w1
  404a9c:	ldr	x1, [x0, x1, lsl #3]
  404aa0:	ldr	x0, [sp, #48]
  404aa4:	ldr	x0, [x0]
  404aa8:	mov	x5, x0
  404aac:	mov	x4, x1
  404ab0:	mov	w3, w2
  404ab4:	ldr	x2, [sp, #40]
  404ab8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404abc:	add	x1, x0, #0x580
  404ac0:	ldr	x0, [sp, #48]
  404ac4:	bl	403858 <ferror@plt+0xea8>
  404ac8:	ldr	x0, [sp, #56]
  404acc:	ldr	x0, [x0]
  404ad0:	str	x0, [sp, #88]
  404ad4:	b	404b44 <ferror@plt+0x2194>
  404ad8:	ldr	x0, [sp, #88]
  404adc:	str	x0, [sp, #80]
  404ae0:	ldr	x0, [sp, #80]
  404ae4:	sub	x0, x0, #0xc0
  404ae8:	str	x0, [sp, #72]
  404aec:	ldr	x0, [sp, #72]
  404af0:	ldr	w1, [x0]
  404af4:	ldr	x0, [sp, #40]
  404af8:	ldr	w0, [x0, #4]
  404afc:	cmp	w1, w0
  404b00:	b.ne	404b14 <ferror@plt+0x2164>  // b.any
  404b04:	ldr	x0, [sp, #40]
  404b08:	ldr	x1, [sp, #72]
  404b0c:	str	x1, [x0, #216]
  404b10:	b	404b38 <ferror@plt+0x2188>
  404b14:	ldr	x0, [sp, #72]
  404b18:	ldr	w1, [x0, #4]
  404b1c:	ldr	x0, [sp, #40]
  404b20:	ldr	w0, [x0]
  404b24:	cmp	w1, w0
  404b28:	b.ne	404b38 <ferror@plt+0x2188>  // b.any
  404b2c:	ldr	x0, [sp, #72]
  404b30:	ldr	x1, [sp, #40]
  404b34:	str	x1, [x0, #216]
  404b38:	ldr	x0, [sp, #88]
  404b3c:	ldr	x0, [x0]
  404b40:	str	x0, [sp, #88]
  404b44:	ldr	x0, [sp, #56]
  404b48:	ldr	x1, [sp, #88]
  404b4c:	cmp	x1, x0
  404b50:	b.ne	404ad8 <ferror@plt+0x2128>  // b.any
  404b54:	ldr	x0, [sp, #48]
  404b58:	ldr	w0, [x0, #8]
  404b5c:	sxtw	x0, w0
  404b60:	add	x0, x0, #0x5
  404b64:	lsl	x0, x0, #4
  404b68:	ldr	x1, [sp, #40]
  404b6c:	add	x2, x1, x0
  404b70:	ldr	x0, [sp, #48]
  404b74:	add	x0, x0, #0x30
  404b78:	mov	x1, x0
  404b7c:	mov	x0, x2
  404b80:	bl	402d5c <ferror@plt+0x3ac>
  404b84:	ldr	x0, [sp, #48]
  404b88:	ldr	w0, [x0, #12]
  404b8c:	add	w1, w0, #0x1
  404b90:	ldr	x0, [sp, #48]
  404b94:	str	w1, [x0, #12]
  404b98:	ldr	x0, [sp, #48]
  404b9c:	ldr	x0, [x0, #24]
  404ba0:	cmp	x0, #0x0
  404ba4:	b.eq	404bc4 <ferror@plt+0x2214>  // b.none
  404ba8:	ldr	x0, [sp, #48]
  404bac:	ldr	x0, [x0, #24]
  404bb0:	ldr	w1, [x0]
  404bb4:	ldr	x0, [sp, #40]
  404bb8:	ldr	w0, [x0]
  404bbc:	cmp	w1, w0
  404bc0:	b.le	404bd0 <ferror@plt+0x2220>
  404bc4:	ldr	x0, [sp, #48]
  404bc8:	ldr	x1, [sp, #40]
  404bcc:	str	x1, [x0, #24]
  404bd0:	mov	w0, #0x0                   	// #0
  404bd4:	ldr	x19, [sp, #16]
  404bd8:	ldp	x29, x30, [sp], #96
  404bdc:	ret
  404be0:	sub	sp, sp, #0x50
  404be4:	str	x0, [sp, #24]
  404be8:	str	x1, [sp, #16]
  404bec:	str	x2, [sp, #8]
  404bf0:	ldr	x0, [sp, #24]
  404bf4:	str	x0, [sp, #72]
  404bf8:	ldr	x0, [sp, #72]
  404bfc:	sub	x0, x0, #0x20
  404c00:	str	x0, [sp, #64]
  404c04:	ldr	x0, [sp, #16]
  404c08:	str	x0, [sp, #56]
  404c0c:	ldr	x0, [sp, #56]
  404c10:	sub	x0, x0, #0x20
  404c14:	str	x0, [sp, #48]
  404c18:	ldr	x0, [sp, #64]
  404c1c:	ldr	x0, [x0]
  404c20:	str	x0, [sp, #40]
  404c24:	ldr	x0, [sp, #48]
  404c28:	ldr	x0, [x0]
  404c2c:	str	x0, [sp, #32]
  404c30:	ldr	x1, [sp, #40]
  404c34:	ldr	x0, [sp, #32]
  404c38:	cmp	x1, x0
  404c3c:	b.eq	404c60 <ferror@plt+0x22b0>  // b.none
  404c40:	ldr	x1, [sp, #40]
  404c44:	ldr	x0, [sp, #32]
  404c48:	cmp	x1, x0
  404c4c:	b.ls	404c58 <ferror@plt+0x22a8>  // b.plast
  404c50:	mov	w0, #0x1                   	// #1
  404c54:	b	404c64 <ferror@plt+0x22b4>
  404c58:	mov	w0, #0xffffffff            	// #-1
  404c5c:	b	404c64 <ferror@plt+0x22b4>
  404c60:	mov	w0, #0x0                   	// #0
  404c64:	add	sp, sp, #0x50
  404c68:	ret
  404c6c:	stp	x29, x30, [sp, #-32]!
  404c70:	mov	x29, sp
  404c74:	str	x0, [sp, #24]
  404c78:	str	w1, [sp, #20]
  404c7c:	ldr	w0, [sp, #20]
  404c80:	cmp	w0, #0x0
  404c84:	b.lt	404ca0 <ferror@plt+0x22f0>  // b.tstop
  404c88:	ldr	w2, [sp, #20]
  404c8c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404c90:	add	x1, x0, #0x5a8
  404c94:	ldr	x0, [sp, #24]
  404c98:	bl	402c14 <ferror@plt+0x264>
  404c9c:	b	404ccc <ferror@plt+0x231c>
  404ca0:	ldr	w0, [sp, #20]
  404ca4:	cmn	w0, #0x1
  404ca8:	b.ne	404cc8 <ferror@plt+0x2318>  // b.any
  404cac:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404cb0:	add	x2, x0, #0x5b0
  404cb4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404cb8:	add	x1, x0, #0x5c0
  404cbc:	ldr	x0, [sp, #24]
  404cc0:	bl	402c14 <ferror@plt+0x264>
  404cc4:	b	404ccc <ferror@plt+0x231c>
  404cc8:	mov	w0, #0x0                   	// #0
  404ccc:	ldp	x29, x30, [sp], #32
  404cd0:	ret
  404cd4:	stp	x29, x30, [sp, #-96]!
  404cd8:	mov	x29, sp
  404cdc:	str	x19, [sp, #16]
  404ce0:	str	x0, [sp, #40]
  404ce4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404ce8:	add	x0, x0, #0x3f0
  404cec:	ldr	w0, [x0]
  404cf0:	and	w0, w0, #0x8
  404cf4:	cmp	w0, #0x0
  404cf8:	b.eq	404d40 <ferror@plt+0x2390>  // b.none
  404cfc:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  404d00:	add	x0, x0, #0x3c0
  404d04:	ldr	x19, [x0]
  404d08:	bl	4024f0 <getpid@plt>
  404d0c:	mov	w1, w0
  404d10:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404d14:	add	x4, x0, #0x50
  404d18:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404d1c:	add	x3, x0, #0x400
  404d20:	mov	w2, w1
  404d24:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404d28:	add	x1, x0, #0x500
  404d2c:	mov	x0, x19
  404d30:	bl	402950 <fprintf@plt>
  404d34:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404d38:	add	x0, x0, #0x5c8
  404d3c:	bl	403608 <ferror@plt+0xc58>
  404d40:	ldr	x0, [sp, #40]
  404d44:	ldr	x0, [x0]
  404d48:	str	x0, [sp, #88]
  404d4c:	b	404e44 <ferror@plt+0x2494>
  404d50:	ldr	x0, [sp, #88]
  404d54:	str	x0, [sp, #64]
  404d58:	ldr	x0, [sp, #64]
  404d5c:	sub	x0, x0, #0xc0
  404d60:	str	x0, [sp, #56]
  404d64:	str	xzr, [sp, #80]
  404d68:	b	404e2c <ferror@plt+0x247c>
  404d6c:	ldr	x1, [sp, #56]
  404d70:	ldr	x0, [sp, #80]
  404d74:	add	x0, x0, #0x2
  404d78:	lsl	x0, x0, #3
  404d7c:	add	x0, x1, x0
  404d80:	ldr	x0, [x0, #8]
  404d84:	cmp	x0, #0x0
  404d88:	b.eq	404e1c <ferror@plt+0x246c>  // b.none
  404d8c:	ldr	x1, [sp, #56]
  404d90:	ldr	x0, [sp, #80]
  404d94:	add	x0, x0, #0x2
  404d98:	lsl	x0, x0, #3
  404d9c:	add	x0, x1, x0
  404da0:	ldr	x0, [x0, #8]
  404da4:	mov	x1, x0
  404da8:	ldr	x0, [sp, #40]
  404dac:	bl	4047d8 <ferror@plt+0x1e28>
  404db0:	str	x0, [sp, #72]
  404db4:	ldr	x0, [sp, #72]
  404db8:	cmp	x0, #0x0
  404dbc:	b.ne	404e08 <ferror@plt+0x2458>  // b.any
  404dc0:	ldr	x0, [sp, #80]
  404dc4:	mov	w3, w0
  404dc8:	ldr	x1, [sp, #56]
  404dcc:	ldr	x0, [sp, #80]
  404dd0:	add	x0, x0, #0x2
  404dd4:	lsl	x0, x0, #3
  404dd8:	add	x0, x1, x0
  404ddc:	ldr	x0, [x0, #8]
  404de0:	mov	x2, x0
  404de4:	mov	w1, w3
  404de8:	ldr	x0, [sp, #40]
  404dec:	bl	4048e0 <ferror@plt+0x1f30>
  404df0:	str	x0, [sp, #72]
  404df4:	ldr	x0, [sp, #72]
  404df8:	cmp	x0, #0x0
  404dfc:	b.ne	404e08 <ferror@plt+0x2458>  // b.any
  404e00:	mov	w0, #0xfffffff4            	// #-12
  404e04:	b	404e74 <ferror@plt+0x24c4>
  404e08:	ldr	x2, [sp, #56]
  404e0c:	ldr	x1, [sp, #72]
  404e10:	ldr	x0, [sp, #40]
  404e14:	bl	404a18 <ferror@plt+0x2068>
  404e18:	b	404e20 <ferror@plt+0x2470>
  404e1c:	nop
  404e20:	ldr	x0, [sp, #80]
  404e24:	add	x0, x0, #0x1
  404e28:	str	x0, [sp, #80]
  404e2c:	ldr	x0, [sp, #80]
  404e30:	cmp	x0, #0x6
  404e34:	b.ls	404d6c <ferror@plt+0x23bc>  // b.plast
  404e38:	ldr	x0, [sp, #88]
  404e3c:	ldr	x0, [x0]
  404e40:	str	x0, [sp, #88]
  404e44:	ldr	x0, [sp, #40]
  404e48:	ldr	x1, [sp, #88]
  404e4c:	cmp	x1, x0
  404e50:	b.ne	404d50 <ferror@plt+0x23a0>  // b.any
  404e54:	ldr	x0, [sp, #40]
  404e58:	add	x3, x0, #0x10
  404e5c:	mov	x2, #0x0                   	// #0
  404e60:	adrp	x0, 404000 <ferror@plt+0x1650>
  404e64:	add	x1, x0, #0xbe0
  404e68:	mov	x0, x3
  404e6c:	bl	402fc4 <ferror@plt+0x614>
  404e70:	mov	w0, #0x0                   	// #0
  404e74:	ldr	x19, [sp, #16]
  404e78:	ldp	x29, x30, [sp], #96
  404e7c:	ret
  404e80:	stp	x29, x30, [sp, #-32]!
  404e84:	mov	x29, sp
  404e88:	str	x0, [sp, #24]
  404e8c:	str	x1, [sp, #16]
  404e90:	adrp	x0, 40a000 <ferror@plt+0x7650>
  404e94:	add	x1, x0, #0x5e0
  404e98:	ldr	x0, [sp, #24]
  404e9c:	bl	4027e0 <mnt_fs_match_fstype@plt>
  404ea0:	cmp	w0, #0x0
  404ea4:	b.eq	404eb8 <ferror@plt+0x2508>  // b.none
  404ea8:	ldr	x0, [sp, #24]
  404eac:	bl	4025e0 <mnt_fs_get_root@plt>
  404eb0:	cmp	x0, #0x0
  404eb4:	b.ne	404ec0 <ferror@plt+0x2510>  // b.any
  404eb8:	mov	w0, #0x0                   	// #0
  404ebc:	b	404edc <ferror@plt+0x252c>
  404ec0:	ldr	x0, [sp, #24]
  404ec4:	bl	4025e0 <mnt_fs_get_root@plt>
  404ec8:	ldr	x1, [sp, #16]
  404ecc:	bl	4026c0 <strcmp@plt>
  404ed0:	cmp	w0, #0x0
  404ed4:	cset	w0, eq  // eq = none
  404ed8:	and	w0, w0, #0xff
  404edc:	ldp	x29, x30, [sp], #32
  404ee0:	ret
  404ee4:	stp	x29, x30, [sp, #-80]!
  404ee8:	mov	x29, sp
  404eec:	str	x0, [sp, #40]
  404ef0:	str	x1, [sp, #32]
  404ef4:	strb	w2, [sp, #31]
  404ef8:	ldr	x1, [sp, #32]
  404efc:	ldr	x0, [sp, #40]
  404f00:	bl	402870 <strstr@plt>
  404f04:	str	x0, [sp, #72]
  404f08:	ldr	x0, [sp, #72]
  404f0c:	cmp	x0, #0x0
  404f10:	b.ne	404f1c <ferror@plt+0x256c>  // b.any
  404f14:	mov	w0, #0x0                   	// #0
  404f18:	b	404fd0 <ferror@plt+0x2620>
  404f1c:	ldr	x0, [sp, #32]
  404f20:	bl	402340 <strlen@plt>
  404f24:	str	x0, [sp, #64]
  404f28:	ldr	x0, [sp, #40]
  404f2c:	bl	402340 <strlen@plt>
  404f30:	str	x0, [sp, #56]
  404f34:	ldr	x1, [sp, #72]
  404f38:	ldr	x0, [sp, #40]
  404f3c:	cmp	x1, x0
  404f40:	b.ne	404f78 <ferror@plt+0x25c8>  // b.any
  404f44:	ldr	x1, [sp, #56]
  404f48:	ldr	x0, [sp, #64]
  404f4c:	cmp	x1, x0
  404f50:	b.eq	404f70 <ferror@plt+0x25c0>  // b.none
  404f54:	ldr	x1, [sp, #40]
  404f58:	ldr	x0, [sp, #64]
  404f5c:	add	x0, x1, x0
  404f60:	ldrsb	w0, [x0]
  404f64:	ldrsb	w1, [sp, #31]
  404f68:	cmp	w1, w0
  404f6c:	b.ne	404f78 <ferror@plt+0x25c8>  // b.any
  404f70:	mov	w0, #0x1                   	// #1
  404f74:	b	404fd0 <ferror@plt+0x2620>
  404f78:	ldr	x0, [sp, #72]
  404f7c:	sub	x0, x0, #0x1
  404f80:	ldrsb	w0, [x0]
  404f84:	ldrsb	w1, [sp, #31]
  404f88:	cmp	w1, w0
  404f8c:	b.ne	404fcc <ferror@plt+0x261c>  // b.any
  404f90:	ldr	x1, [sp, #72]
  404f94:	ldr	x0, [sp, #64]
  404f98:	add	x0, x1, x0
  404f9c:	ldrsb	w0, [x0]
  404fa0:	ldrsb	w1, [sp, #31]
  404fa4:	cmp	w1, w0
  404fa8:	b.eq	404fc4 <ferror@plt+0x2614>  // b.none
  404fac:	ldr	x1, [sp, #72]
  404fb0:	ldr	x0, [sp, #64]
  404fb4:	add	x0, x1, x0
  404fb8:	ldrsb	w0, [x0]
  404fbc:	cmp	w0, #0x0
  404fc0:	b.ne	404fcc <ferror@plt+0x261c>  // b.any
  404fc4:	mov	w0, #0x1                   	// #1
  404fc8:	b	404fd0 <ferror@plt+0x2620>
  404fcc:	mov	w0, #0x0                   	// #0
  404fd0:	ldp	x29, x30, [sp], #80
  404fd4:	ret
  404fd8:	stp	x29, x30, [sp, #-96]!
  404fdc:	mov	x29, sp
  404fe0:	str	x0, [sp, #40]
  404fe4:	str	x1, [sp, #32]
  404fe8:	str	x2, [sp, #24]
  404fec:	strb	w3, [sp, #23]
  404ff0:	mov	w0, #0x0                   	// #0
  404ff4:	bl	402490 <mnt_new_iter@plt>
  404ff8:	str	x0, [sp, #88]
  404ffc:	str	xzr, [sp, #64]
  405000:	ldr	x0, [sp, #32]
  405004:	ldr	w1, [x0, #8]
  405008:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40500c:	add	x0, x0, #0x370
  405010:	sxtw	x1, w1
  405014:	ldr	x1, [x0, x1, lsl #3]
  405018:	ldr	x0, [sp, #32]
  40501c:	ldr	x0, [x0]
  405020:	add	x4, sp, #0x48
  405024:	mov	x3, x0
  405028:	mov	x2, x1
  40502c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405030:	add	x1, x0, #0x5e8
  405034:	mov	x0, x4
  405038:	bl	402c14 <ferror@plt+0x264>
  40503c:	ldr	x0, [sp, #40]
  405040:	str	xzr, [x0]
  405044:	b	4050e0 <ferror@plt+0x2730>
  405048:	ldr	x0, [sp, #64]
  40504c:	bl	4025d0 <mnt_fs_get_target@plt>
  405050:	str	x0, [sp, #80]
  405054:	ldr	x0, [sp, #40]
  405058:	ldr	x0, [x0]
  40505c:	cmp	x0, #0x0
  405060:	b.ne	40507c <ferror@plt+0x26cc>  // b.any
  405064:	ldr	x2, [sp, #80]
  405068:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40506c:	add	x1, x0, #0x5c0
  405070:	ldr	x0, [sp, #40]
  405074:	bl	402c14 <ferror@plt+0x264>
  405078:	b	4050e0 <ferror@plt+0x2730>
  40507c:	ldr	x0, [sp, #40]
  405080:	ldr	x0, [x0]
  405084:	ldrb	w2, [sp, #23]
  405088:	ldr	x1, [sp, #80]
  40508c:	bl	404ee4 <ferror@plt+0x2534>
  405090:	cmp	w0, #0x0
  405094:	b.ne	4050e0 <ferror@plt+0x2730>  // b.any
  405098:	str	xzr, [sp, #56]
  40509c:	ldr	x0, [sp, #40]
  4050a0:	ldr	x0, [x0]
  4050a4:	ldrsb	w1, [sp, #23]
  4050a8:	add	x5, sp, #0x38
  4050ac:	ldr	x4, [sp, #80]
  4050b0:	mov	w3, w1
  4050b4:	mov	x2, x0
  4050b8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4050bc:	add	x1, x0, #0x5f8
  4050c0:	mov	x0, x5
  4050c4:	bl	402c14 <ferror@plt+0x264>
  4050c8:	ldr	x0, [sp, #40]
  4050cc:	ldr	x0, [x0]
  4050d0:	bl	402730 <free@plt>
  4050d4:	ldr	x1, [sp, #56]
  4050d8:	ldr	x0, [sp, #40]
  4050dc:	str	x1, [x0]
  4050e0:	ldr	x0, [sp, #72]
  4050e4:	add	x1, sp, #0x40
  4050e8:	mov	x4, x1
  4050ec:	mov	x3, x0
  4050f0:	adrp	x0, 404000 <ferror@plt+0x1650>
  4050f4:	add	x2, x0, #0xe80
  4050f8:	ldr	x1, [sp, #88]
  4050fc:	ldr	x0, [sp, #24]
  405100:	bl	402750 <mnt_table_find_next_fs@plt>
  405104:	cmp	w0, #0x0
  405108:	b.eq	405048 <ferror@plt+0x2698>  // b.none
  40510c:	ldr	x0, [sp, #72]
  405110:	bl	402730 <free@plt>
  405114:	ldr	x0, [sp, #88]
  405118:	bl	402720 <mnt_free_iter@plt>
  40511c:	mov	w0, #0x1                   	// #1
  405120:	ldp	x29, x30, [sp], #96
  405124:	ret
  405128:	stp	x29, x30, [sp, #-80]!
  40512c:	mov	x29, sp
  405130:	str	x0, [sp, #40]
  405134:	str	x1, [sp, #32]
  405138:	str	x2, [sp, #24]
  40513c:	str	x3, [sp, #16]
  405140:	ldr	x0, [sp, #24]
  405144:	cmp	x0, #0x0
  405148:	b.ne	40516c <ferror@plt+0x27bc>  // b.any
  40514c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405150:	add	x3, x0, #0xba0
  405154:	mov	w2, #0x2c9                 	// #713
  405158:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40515c:	add	x1, x0, #0x448
  405160:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405164:	add	x0, x0, #0x600
  405168:	bl	4028f0 <__assert_fail@plt>
  40516c:	ldr	x0, [sp, #32]
  405170:	cmp	x0, #0x0
  405174:	b.ne	405198 <ferror@plt+0x27e8>  // b.any
  405178:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40517c:	add	x3, x0, #0xba0
  405180:	mov	w2, #0x2ca                 	// #714
  405184:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405188:	add	x1, x0, #0x448
  40518c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405190:	add	x0, x0, #0x608
  405194:	bl	4028f0 <__assert_fail@plt>
  405198:	ldr	x0, [sp, #40]
  40519c:	ldrb	w0, [x0, #80]
  4051a0:	and	w0, w0, #0x4
  4051a4:	and	w0, w0, #0xff
  4051a8:	cmp	w0, #0x0
  4051ac:	b.eq	4051d0 <ferror@plt+0x2820>  // b.none
  4051b0:	ldr	x0, [sp, #16]
  4051b4:	ldr	x0, [x0, #216]
  4051b8:	cmp	x0, #0x0
  4051bc:	b.eq	4051d0 <ferror@plt+0x2820>  // b.none
  4051c0:	ldr	x0, [sp, #16]
  4051c4:	ldr	x0, [x0, #216]
  4051c8:	ldr	x0, [x0, #208]
  4051cc:	b	4051d4 <ferror@plt+0x2824>
  4051d0:	mov	x0, #0x0                   	// #0
  4051d4:	mov	x1, x0
  4051d8:	ldr	x0, [sp, #32]
  4051dc:	bl	402610 <scols_table_new_line@plt>
  4051e0:	str	x0, [sp, #64]
  4051e4:	ldr	x0, [sp, #64]
  4051e8:	cmp	x0, #0x0
  4051ec:	b.ne	405204 <ferror@plt+0x2854>  // b.any
  4051f0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4051f4:	add	x0, x0, #0x610
  4051f8:	bl	402940 <gettext@plt>
  4051fc:	bl	4026e0 <warn@plt>
  405200:	b	40553c <ferror@plt+0x2b8c>
  405204:	str	xzr, [sp, #72]
  405208:	b	405518 <ferror@plt+0x2b68>
  40520c:	str	xzr, [sp, #56]
  405210:	ldr	x0, [sp, #72]
  405214:	bl	403c2c <ferror@plt+0x127c>
  405218:	cmp	w0, #0xa
  40521c:	b.eq	405478 <ferror@plt+0x2ac8>  // b.none
  405220:	cmp	w0, #0xa
  405224:	b.gt	4054c0 <ferror@plt+0x2b10>
  405228:	cmp	w0, #0x9
  40522c:	b.eq	405454 <ferror@plt+0x2aa4>  // b.none
  405230:	cmp	w0, #0x9
  405234:	b.gt	4054c0 <ferror@plt+0x2b10>
  405238:	cmp	w0, #0x8
  40523c:	b.eq	405410 <ferror@plt+0x2a60>  // b.none
  405240:	cmp	w0, #0x8
  405244:	b.gt	4054c0 <ferror@plt+0x2b10>
  405248:	cmp	w0, #0x7
  40524c:	b.eq	4053ec <ferror@plt+0x2a3c>  // b.none
  405250:	cmp	w0, #0x7
  405254:	b.gt	4054c0 <ferror@plt+0x2b10>
  405258:	cmp	w0, #0x6
  40525c:	b.eq	405380 <ferror@plt+0x29d0>  // b.none
  405260:	cmp	w0, #0x6
  405264:	b.gt	4054c0 <ferror@plt+0x2b10>
  405268:	cmp	w0, #0x5
  40526c:	b.eq	405304 <ferror@plt+0x2954>  // b.none
  405270:	cmp	w0, #0x5
  405274:	b.gt	4054c0 <ferror@plt+0x2b10>
  405278:	cmp	w0, #0x4
  40527c:	b.eq	4052e0 <ferror@plt+0x2930>  // b.none
  405280:	cmp	w0, #0x4
  405284:	b.gt	4054c0 <ferror@plt+0x2b10>
  405288:	cmp	w0, #0x3
  40528c:	b.eq	40535c <ferror@plt+0x29ac>  // b.none
  405290:	cmp	w0, #0x3
  405294:	b.gt	4054c0 <ferror@plt+0x2b10>
  405298:	cmp	w0, #0x2
  40529c:	b.eq	4053b0 <ferror@plt+0x2a00>  // b.none
  4052a0:	cmp	w0, #0x2
  4052a4:	b.gt	4054c0 <ferror@plt+0x2b10>
  4052a8:	cmp	w0, #0x0
  4052ac:	b.eq	4052bc <ferror@plt+0x290c>  // b.none
  4052b0:	cmp	w0, #0x1
  4052b4:	b.eq	405328 <ferror@plt+0x2978>  // b.none
  4052b8:	b	4054c0 <ferror@plt+0x2b10>
  4052bc:	ldr	x0, [sp, #24]
  4052c0:	ldr	x0, [x0]
  4052c4:	add	x3, sp, #0x38
  4052c8:	mov	x2, x0
  4052cc:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4052d0:	add	x1, x0, #0x630
  4052d4:	mov	x0, x3
  4052d8:	bl	402c14 <ferror@plt+0x264>
  4052dc:	b	4054d4 <ferror@plt+0x2b24>
  4052e0:	ldr	x0, [sp, #16]
  4052e4:	ldr	w0, [x0]
  4052e8:	add	x3, sp, #0x38
  4052ec:	mov	w2, w0
  4052f0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4052f4:	add	x1, x0, #0x5a8
  4052f8:	mov	x0, x3
  4052fc:	bl	402c14 <ferror@plt+0x264>
  405300:	b	4054d4 <ferror@plt+0x2b24>
  405304:	ldr	x0, [sp, #16]
  405308:	ldr	w0, [x0, #4]
  40530c:	add	x3, sp, #0x38
  405310:	mov	w2, w0
  405314:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405318:	add	x1, x0, #0x5a8
  40531c:	mov	x0, x3
  405320:	bl	402c14 <ferror@plt+0x264>
  405324:	b	4054d4 <ferror@plt+0x2b24>
  405328:	ldr	x0, [sp, #24]
  40532c:	ldr	w1, [x0, #8]
  405330:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405334:	add	x0, x0, #0x370
  405338:	sxtw	x1, w1
  40533c:	ldr	x0, [x0, x1, lsl #3]
  405340:	add	x3, sp, #0x38
  405344:	mov	x2, x0
  405348:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40534c:	add	x1, x0, #0x5c0
  405350:	mov	x0, x3
  405354:	bl	402c14 <ferror@plt+0x264>
  405358:	b	4054d4 <ferror@plt+0x2b24>
  40535c:	ldr	x0, [sp, #24]
  405360:	ldr	w0, [x0, #12]
  405364:	add	x3, sp, #0x38
  405368:	mov	w2, w0
  40536c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405370:	add	x1, x0, #0x5a8
  405374:	mov	x0, x3
  405378:	bl	402c14 <ferror@plt+0x264>
  40537c:	b	4054d4 <ferror@plt+0x2b24>
  405380:	ldr	x0, [sp, #16]
  405384:	ldr	w0, [x0]
  405388:	bl	409a14 <ferror@plt+0x7064>
  40538c:	str	x0, [sp, #56]
  405390:	ldr	x0, [sp, #56]
  405394:	cmp	x0, #0x0
  405398:	b.ne	4054c8 <ferror@plt+0x2b18>  // b.any
  40539c:	ldr	x0, [sp, #16]
  4053a0:	ldr	w0, [x0]
  4053a4:	bl	409a38 <ferror@plt+0x7088>
  4053a8:	str	x0, [sp, #56]
  4053ac:	b	4054c8 <ferror@plt+0x2b18>
  4053b0:	ldr	x0, [sp, #16]
  4053b4:	ldr	w2, [x0]
  4053b8:	ldr	x0, [sp, #24]
  4053bc:	ldr	w1, [x0, #8]
  4053c0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4053c4:	add	x0, x0, #0x370
  4053c8:	sxtw	x1, w1
  4053cc:	ldr	x0, [x0, x1, lsl #3]
  4053d0:	add	x4, sp, #0x38
  4053d4:	mov	x3, x0
  4053d8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4053dc:	add	x1, x0, #0x638
  4053e0:	mov	x0, x4
  4053e4:	bl	402c14 <ferror@plt+0x264>
  4053e8:	b	4054d4 <ferror@plt+0x2b24>
  4053ec:	ldr	x0, [sp, #16]
  4053f0:	ldr	w0, [x0, #16]
  4053f4:	add	x3, sp, #0x38
  4053f8:	mov	w2, w0
  4053fc:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405400:	add	x1, x0, #0x5a8
  405404:	mov	x0, x3
  405408:	bl	402c14 <ferror@plt+0x264>
  40540c:	b	4054d4 <ferror@plt+0x2b24>
  405410:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405414:	add	x0, x0, #0x3f8
  405418:	ldr	x2, [x0]
  40541c:	ldr	x0, [sp, #16]
  405420:	ldr	w0, [x0, #16]
  405424:	mov	w0, w0
  405428:	mov	x1, x0
  40542c:	mov	x0, x2
  405430:	bl	4065c4 <ferror@plt+0x3c14>
  405434:	ldr	x0, [x0, #8]
  405438:	add	x3, sp, #0x38
  40543c:	mov	x2, x0
  405440:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405444:	add	x1, x0, #0x5c0
  405448:	mov	x0, x3
  40544c:	bl	402c14 <ferror@plt+0x264>
  405450:	b	4054d4 <ferror@plt+0x2b24>
  405454:	ldr	x0, [sp, #24]
  405458:	ldr	w0, [x0, #8]
  40545c:	cmp	w0, #0x1
  405460:	b.ne	4054d0 <ferror@plt+0x2b20>  // b.any
  405464:	ldr	x0, [sp, #16]
  405468:	ldr	w1, [x0, #224]
  40546c:	add	x0, sp, #0x38
  405470:	bl	404c6c <ferror@plt+0x22bc>
  405474:	b	4054d0 <ferror@plt+0x2b20>
  405478:	ldr	x0, [sp, #40]
  40547c:	ldr	x1, [x0, #88]
  405480:	ldr	x0, [sp, #40]
  405484:	ldrb	w0, [x0, #80]
  405488:	and	w0, w0, #0x40
  40548c:	and	w0, w0, #0xff
  405490:	cmp	w0, #0x0
  405494:	b.eq	4054a0 <ferror@plt+0x2af0>  // b.none
  405498:	mov	w0, #0x2c                  	// #44
  40549c:	b	4054a4 <ferror@plt+0x2af4>
  4054a0:	mov	w0, #0xa                   	// #10
  4054a4:	add	x4, sp, #0x38
  4054a8:	mov	w3, w0
  4054ac:	mov	x2, x1
  4054b0:	ldr	x1, [sp, #24]
  4054b4:	mov	x0, x4
  4054b8:	bl	404fd8 <ferror@plt+0x2628>
  4054bc:	b	4054d4 <ferror@plt+0x2b24>
  4054c0:	nop
  4054c4:	b	4054d4 <ferror@plt+0x2b24>
  4054c8:	nop
  4054cc:	b	4054d4 <ferror@plt+0x2b24>
  4054d0:	nop
  4054d4:	ldr	x0, [sp, #56]
  4054d8:	cmp	x0, #0x0
  4054dc:	b.eq	40550c <ferror@plt+0x2b5c>  // b.none
  4054e0:	ldr	x0, [sp, #56]
  4054e4:	mov	x2, x0
  4054e8:	ldr	x1, [sp, #72]
  4054ec:	ldr	x0, [sp, #64]
  4054f0:	bl	402390 <scols_line_refer_data@plt>
  4054f4:	cmp	w0, #0x0
  4054f8:	b.eq	40550c <ferror@plt+0x2b5c>  // b.none
  4054fc:	mov	w1, #0x300                 	// #768
  405500:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405504:	add	x0, x0, #0x448
  405508:	bl	402b88 <ferror@plt+0x1d8>
  40550c:	ldr	x0, [sp, #72]
  405510:	add	x0, x0, #0x1
  405514:	str	x0, [sp, #72]
  405518:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40551c:	add	x0, x0, #0x458
  405520:	ldr	x0, [x0]
  405524:	ldr	x1, [sp, #72]
  405528:	cmp	x1, x0
  40552c:	b.cc	40520c <ferror@plt+0x285c>  // b.lo, b.ul, b.last
  405530:	ldr	x0, [sp, #16]
  405534:	ldr	x1, [sp, #64]
  405538:	str	x1, [x0, #208]
  40553c:	ldp	x29, x30, [sp], #80
  405540:	ret
  405544:	stp	x29, x30, [sp, #-80]!
  405548:	mov	x29, sp
  40554c:	str	x0, [sp, #24]
  405550:	bl	4025a0 <scols_new_table@plt>
  405554:	str	x0, [sp, #56]
  405558:	ldr	x0, [sp, #56]
  40555c:	cmp	x0, #0x0
  405560:	b.ne	40557c <ferror@plt+0x2bcc>  // b.any
  405564:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405568:	add	x0, x0, #0x648
  40556c:	bl	402940 <gettext@plt>
  405570:	bl	4026e0 <warn@plt>
  405574:	mov	x0, #0x0                   	// #0
  405578:	b	40578c <ferror@plt+0x2ddc>
  40557c:	ldr	x0, [sp, #24]
  405580:	ldrb	w0, [x0, #80]
  405584:	ubfx	x0, x0, #0, #1
  405588:	and	w0, w0, #0xff
  40558c:	mov	w1, w0
  405590:	ldr	x0, [sp, #56]
  405594:	bl	402470 <scols_table_enable_raw@plt>
  405598:	ldr	x0, [sp, #24]
  40559c:	ldrb	w0, [x0, #80]
  4055a0:	ubfx	x0, x0, #1, #1
  4055a4:	and	w0, w0, #0xff
  4055a8:	mov	w1, w0
  4055ac:	ldr	x0, [sp, #56]
  4055b0:	bl	402760 <scols_table_enable_json@plt>
  4055b4:	ldr	x0, [sp, #24]
  4055b8:	ldrb	w0, [x0, #80]
  4055bc:	ubfx	x0, x0, #5, #1
  4055c0:	and	w0, w0, #0xff
  4055c4:	mov	w1, w0
  4055c8:	ldr	x0, [sp, #56]
  4055cc:	bl	402400 <scols_table_enable_noheadings@plt>
  4055d0:	ldr	x0, [sp, #24]
  4055d4:	ldrb	w0, [x0, #80]
  4055d8:	and	w0, w0, #0x2
  4055dc:	and	w0, w0, #0xff
  4055e0:	cmp	w0, #0x0
  4055e4:	b.eq	4055f8 <ferror@plt+0x2c48>  // b.none
  4055e8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4055ec:	add	x1, x0, #0x670
  4055f0:	ldr	x0, [sp, #56]
  4055f4:	bl	4023d0 <scols_table_set_name@plt>
  4055f8:	str	xzr, [sp, #72]
  4055fc:	b	405770 <ferror@plt+0x2dc0>
  405600:	ldr	x0, [sp, #72]
  405604:	bl	403cec <ferror@plt+0x133c>
  405608:	str	x0, [sp, #48]
  40560c:	ldr	x0, [sp, #48]
  405610:	ldr	w0, [x0, #16]
  405614:	str	w0, [sp, #68]
  405618:	ldr	x0, [sp, #24]
  40561c:	ldrb	w0, [x0, #80]
  405620:	and	w0, w0, #0x10
  405624:	and	w0, w0, #0xff
  405628:	cmp	w0, #0x0
  40562c:	b.eq	40563c <ferror@plt+0x2c8c>  // b.none
  405630:	ldr	w0, [sp, #68]
  405634:	and	w0, w0, #0xfffffffe
  405638:	str	w0, [sp, #68]
  40563c:	ldr	x0, [sp, #24]
  405640:	ldrb	w0, [x0, #80]
  405644:	and	w0, w0, #0x4
  405648:	and	w0, w0, #0xff
  40564c:	cmp	w0, #0x0
  405650:	b.eq	405670 <ferror@plt+0x2cc0>  // b.none
  405654:	ldr	x0, [sp, #72]
  405658:	bl	403c2c <ferror@plt+0x127c>
  40565c:	cmp	w0, #0x6
  405660:	b.ne	405670 <ferror@plt+0x2cc0>  // b.any
  405664:	ldr	w0, [sp, #68]
  405668:	orr	w0, w0, #0x2
  40566c:	str	w0, [sp, #68]
  405670:	ldr	x0, [sp, #24]
  405674:	ldrb	w0, [x0, #80]
  405678:	and	w0, w0, #0x40
  40567c:	and	w0, w0, #0xff
  405680:	cmp	w0, #0x0
  405684:	b.eq	405694 <ferror@plt+0x2ce4>  // b.none
  405688:	ldr	w0, [sp, #68]
  40568c:	and	w0, w0, #0xffffffbf
  405690:	str	w0, [sp, #68]
  405694:	ldr	x0, [sp, #48]
  405698:	ldr	x1, [x0]
  40569c:	ldr	x0, [sp, #48]
  4056a0:	ldr	d0, [x0, #8]
  4056a4:	ldr	w2, [sp, #68]
  4056a8:	ldr	x0, [sp, #56]
  4056ac:	bl	402410 <scols_table_new_column@plt>
  4056b0:	str	x0, [sp, #40]
  4056b4:	ldr	x0, [sp, #40]
  4056b8:	cmp	x0, #0x0
  4056bc:	b.ne	4056e4 <ferror@plt+0x2d34>  // b.any
  4056c0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4056c4:	add	x0, x0, #0x680
  4056c8:	bl	402940 <gettext@plt>
  4056cc:	bl	402830 <warnx@plt>
  4056d0:	nop
  4056d4:	ldr	x0, [sp, #56]
  4056d8:	bl	402630 <scols_unref_table@plt>
  4056dc:	mov	x0, #0x0                   	// #0
  4056e0:	b	40578c <ferror@plt+0x2ddc>
  4056e4:	ldr	x0, [sp, #24]
  4056e8:	ldrb	w0, [x0, #80]
  4056ec:	and	w0, w0, #0x2
  4056f0:	and	w0, w0, #0xff
  4056f4:	cmp	w0, #0x0
  4056f8:	b.eq	405710 <ferror@plt+0x2d60>  // b.none
  4056fc:	ldr	x0, [sp, #48]
  405700:	ldr	w0, [x0, #32]
  405704:	mov	w1, w0
  405708:	ldr	x0, [sp, #40]
  40570c:	bl	402310 <scols_column_set_json_type@plt>
  405710:	ldr	x0, [sp, #24]
  405714:	ldrb	w0, [x0, #80]
  405718:	and	w0, w0, #0x40
  40571c:	and	w0, w0, #0xff
  405720:	cmp	w0, #0x0
  405724:	b.ne	405764 <ferror@plt+0x2db4>  // b.any
  405728:	ldr	x0, [sp, #72]
  40572c:	bl	403c2c <ferror@plt+0x127c>
  405730:	cmp	w0, #0xa
  405734:	b.ne	405764 <ferror@plt+0x2db4>  // b.any
  405738:	mov	x3, #0x0                   	// #0
  40573c:	adrp	x0, 402000 <memcpy@plt-0x300>
  405740:	add	x2, x0, #0x5b0
  405744:	adrp	x0, 402000 <memcpy@plt-0x300>
  405748:	add	x1, x0, #0x4d0
  40574c:	ldr	x0, [sp, #40]
  405750:	bl	402850 <scols_column_set_wrapfunc@plt>
  405754:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405758:	add	x1, x0, #0x6a8
  40575c:	ldr	x0, [sp, #40]
  405760:	bl	402890 <scols_column_set_safechars@plt>
  405764:	ldr	x0, [sp, #72]
  405768:	add	x0, x0, #0x1
  40576c:	str	x0, [sp, #72]
  405770:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405774:	add	x0, x0, #0x458
  405778:	ldr	x0, [x0]
  40577c:	ldr	x1, [sp, #72]
  405780:	cmp	x1, x0
  405784:	b.cc	405600 <ferror@plt+0x2c50>  // b.lo, b.ul, b.last
  405788:	ldr	x0, [sp, #56]
  40578c:	ldp	x29, x30, [sp], #80
  405790:	ret
  405794:	stp	x29, x30, [sp, #-80]!
  405798:	mov	x29, sp
  40579c:	str	x0, [sp, #24]
  4057a0:	str	wzr, [sp, #68]
  4057a4:	ldr	x0, [sp, #24]
  4057a8:	bl	405544 <ferror@plt+0x2b94>
  4057ac:	str	x0, [sp, #56]
  4057b0:	ldr	x0, [sp, #56]
  4057b4:	cmp	x0, #0x0
  4057b8:	b.ne	4057c4 <ferror@plt+0x2e14>  // b.any
  4057bc:	mov	w0, #0xfffffff4            	// #-12
  4057c0:	b	40586c <ferror@plt+0x2ebc>
  4057c4:	ldr	x0, [sp, #24]
  4057c8:	ldr	x0, [x0, #16]
  4057cc:	str	x0, [sp, #72]
  4057d0:	b	405844 <ferror@plt+0x2e94>
  4057d4:	ldr	x0, [sp, #72]
  4057d8:	str	x0, [sp, #48]
  4057dc:	ldr	x0, [sp, #48]
  4057e0:	sub	x0, x0, #0x20
  4057e4:	str	x0, [sp, #40]
  4057e8:	ldr	x0, [sp, #24]
  4057ec:	ldr	w0, [x0, #32]
  4057f0:	cmp	w0, #0x0
  4057f4:	b.eq	405814 <ferror@plt+0x2e64>  // b.none
  4057f8:	ldr	x0, [sp, #24]
  4057fc:	ldr	w0, [x0, #32]
  405800:	mov	w1, w0
  405804:	ldr	x0, [sp, #40]
  405808:	bl	404850 <ferror@plt+0x1ea0>
  40580c:	cmp	w0, #0x0
  405810:	b.eq	405834 <ferror@plt+0x2e84>  // b.none
  405814:	ldr	x0, [sp, #40]
  405818:	ldr	x0, [x0, #24]
  40581c:	mov	x3, x0
  405820:	ldr	x2, [sp, #40]
  405824:	ldr	x1, [sp, #56]
  405828:	ldr	x0, [sp, #24]
  40582c:	bl	405128 <ferror@plt+0x2778>
  405830:	b	405838 <ferror@plt+0x2e88>
  405834:	nop
  405838:	ldr	x0, [sp, #72]
  40583c:	ldr	x0, [x0]
  405840:	str	x0, [sp, #72]
  405844:	ldr	x0, [sp, #24]
  405848:	add	x0, x0, #0x10
  40584c:	ldr	x1, [sp, #72]
  405850:	cmp	x1, x0
  405854:	b.ne	4057d4 <ferror@plt+0x2e24>  // b.any
  405858:	ldr	x0, [sp, #56]
  40585c:	bl	402820 <scols_print_table@plt>
  405860:	ldr	x0, [sp, #56]
  405864:	bl	402630 <scols_unref_table@plt>
  405868:	ldr	w0, [sp, #68]
  40586c:	ldp	x29, x30, [sp], #80
  405870:	ret
  405874:	stp	x29, x30, [sp, #-48]!
  405878:	mov	x29, sp
  40587c:	str	x0, [sp, #40]
  405880:	str	x1, [sp, #32]
  405884:	str	x2, [sp, #24]
  405888:	str	x3, [sp, #16]
  40588c:	ldr	x0, [sp, #40]
  405890:	ldrb	w0, [x0, #80]
  405894:	and	w0, w0, #0x4
  405898:	and	w0, w0, #0xff
  40589c:	cmp	w0, #0x0
  4058a0:	b.eq	405930 <ferror@plt+0x2f80>  // b.none
  4058a4:	ldr	x0, [sp, #24]
  4058a8:	ldr	x0, [x0, #216]
  4058ac:	cmp	x0, #0x0
  4058b0:	b.eq	405930 <ferror@plt+0x2f80>  // b.none
  4058b4:	ldr	x0, [sp, #24]
  4058b8:	ldr	x0, [x0, #216]
  4058bc:	ldr	x0, [x0, #208]
  4058c0:	cmp	x0, #0x0
  4058c4:	b.ne	405930 <ferror@plt+0x2f80>  // b.any
  4058c8:	ldr	x0, [sp, #24]
  4058cc:	ldr	x1, [x0, #216]
  4058d0:	ldr	x0, [sp, #16]
  4058d4:	ldr	w0, [x0, #8]
  4058d8:	sxtw	x0, w0
  4058dc:	add	x0, x0, #0x2
  4058e0:	lsl	x0, x0, #3
  4058e4:	add	x0, x1, x0
  4058e8:	ldr	x1, [x0, #8]
  4058ec:	ldr	x0, [sp, #16]
  4058f0:	ldr	w0, [x0, #8]
  4058f4:	ldr	x2, [sp, #24]
  4058f8:	sxtw	x0, w0
  4058fc:	add	x0, x0, #0x2
  405900:	lsl	x0, x0, #3
  405904:	add	x0, x2, x0
  405908:	ldr	x0, [x0, #8]
  40590c:	cmp	x1, x0
  405910:	b.ne	405930 <ferror@plt+0x2f80>  // b.any
  405914:	ldr	x0, [sp, #24]
  405918:	ldr	x0, [x0, #216]
  40591c:	ldr	x3, [sp, #16]
  405920:	mov	x2, x0
  405924:	ldr	x1, [sp, #32]
  405928:	ldr	x0, [sp, #40]
  40592c:	bl	405874 <ferror@plt+0x2ec4>
  405930:	ldr	x3, [sp, #24]
  405934:	ldr	x2, [sp, #16]
  405938:	ldr	x1, [sp, #32]
  40593c:	ldr	x0, [sp, #40]
  405940:	bl	405128 <ferror@plt+0x2778>
  405944:	nop
  405948:	ldp	x29, x30, [sp], #48
  40594c:	ret
  405950:	stp	x29, x30, [sp, #-64]!
  405954:	mov	x29, sp
  405958:	str	x0, [sp, #24]
  40595c:	str	x1, [sp, #16]
  405960:	ldr	x0, [sp, #24]
  405964:	bl	405544 <ferror@plt+0x2b94>
  405968:	str	x0, [sp, #48]
  40596c:	ldr	x0, [sp, #48]
  405970:	cmp	x0, #0x0
  405974:	b.ne	405980 <ferror@plt+0x2fd0>  // b.any
  405978:	mov	w0, #0xfffffff4            	// #-12
  40597c:	b	405a14 <ferror@plt+0x3064>
  405980:	ldr	x0, [sp, #16]
  405984:	ldr	x0, [x0, #48]
  405988:	str	x0, [sp, #56]
  40598c:	b	4059ec <ferror@plt+0x303c>
  405990:	ldr	x0, [sp, #56]
  405994:	str	x0, [sp, #40]
  405998:	ldr	x0, [sp, #16]
  40599c:	ldr	w0, [x0, #8]
  4059a0:	sxtw	x0, w0
  4059a4:	add	x0, x0, #0x5
  4059a8:	lsl	x0, x0, #4
  4059ac:	neg	x0, x0
  4059b0:	ldr	x1, [sp, #40]
  4059b4:	add	x0, x1, x0
  4059b8:	str	x0, [sp, #32]
  4059bc:	ldr	x0, [sp, #32]
  4059c0:	ldr	x0, [x0, #208]
  4059c4:	cmp	x0, #0x0
  4059c8:	b.ne	4059e0 <ferror@plt+0x3030>  // b.any
  4059cc:	ldr	x3, [sp, #16]
  4059d0:	ldr	x2, [sp, #32]
  4059d4:	ldr	x1, [sp, #48]
  4059d8:	ldr	x0, [sp, #24]
  4059dc:	bl	405874 <ferror@plt+0x2ec4>
  4059e0:	ldr	x0, [sp, #56]
  4059e4:	ldr	x0, [x0]
  4059e8:	str	x0, [sp, #56]
  4059ec:	ldr	x0, [sp, #16]
  4059f0:	add	x0, x0, #0x30
  4059f4:	ldr	x1, [sp, #56]
  4059f8:	cmp	x1, x0
  4059fc:	b.ne	405990 <ferror@plt+0x2fe0>  // b.any
  405a00:	ldr	x0, [sp, #48]
  405a04:	bl	402820 <scols_print_table@plt>
  405a08:	ldr	x0, [sp, #48]
  405a0c:	bl	402630 <scols_unref_table@plt>
  405a10:	mov	w0, #0x0                   	// #0
  405a14:	ldp	x29, x30, [sp], #64
  405a18:	ret
  405a1c:	stp	x29, x30, [sp, #-48]!
  405a20:	mov	x29, sp
  405a24:	str	x19, [sp, #16]
  405a28:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405a2c:	add	x0, x0, #0x3d8
  405a30:	ldr	x0, [x0]
  405a34:	str	x0, [sp, #32]
  405a38:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405a3c:	add	x0, x0, #0x6b0
  405a40:	bl	402940 <gettext@plt>
  405a44:	ldr	x1, [sp, #32]
  405a48:	bl	402350 <fputs@plt>
  405a4c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405a50:	add	x0, x0, #0x6c0
  405a54:	bl	402940 <gettext@plt>
  405a58:	mov	x1, x0
  405a5c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405a60:	add	x0, x0, #0x3e0
  405a64:	ldr	x0, [x0]
  405a68:	mov	x2, x0
  405a6c:	ldr	x0, [sp, #32]
  405a70:	bl	402950 <fprintf@plt>
  405a74:	ldr	x1, [sp, #32]
  405a78:	mov	w0, #0xa                   	// #10
  405a7c:	bl	402460 <fputc@plt>
  405a80:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405a84:	add	x0, x0, #0x6e0
  405a88:	bl	402940 <gettext@plt>
  405a8c:	ldr	x1, [sp, #32]
  405a90:	bl	402350 <fputs@plt>
  405a94:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405a98:	add	x0, x0, #0x700
  405a9c:	bl	402940 <gettext@plt>
  405aa0:	ldr	x1, [sp, #32]
  405aa4:	bl	402350 <fputs@plt>
  405aa8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405aac:	add	x0, x0, #0x710
  405ab0:	bl	402940 <gettext@plt>
  405ab4:	ldr	x1, [sp, #32]
  405ab8:	bl	402350 <fputs@plt>
  405abc:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405ac0:	add	x0, x0, #0x740
  405ac4:	bl	402940 <gettext@plt>
  405ac8:	ldr	x1, [sp, #32]
  405acc:	bl	402350 <fputs@plt>
  405ad0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405ad4:	add	x0, x0, #0x770
  405ad8:	bl	402940 <gettext@plt>
  405adc:	ldr	x1, [sp, #32]
  405ae0:	bl	402350 <fputs@plt>
  405ae4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405ae8:	add	x0, x0, #0x7a0
  405aec:	bl	402940 <gettext@plt>
  405af0:	ldr	x1, [sp, #32]
  405af4:	bl	402350 <fputs@plt>
  405af8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405afc:	add	x0, x0, #0x7e0
  405b00:	bl	402940 <gettext@plt>
  405b04:	ldr	x1, [sp, #32]
  405b08:	bl	402350 <fputs@plt>
  405b0c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405b10:	add	x0, x0, #0x810
  405b14:	bl	402940 <gettext@plt>
  405b18:	ldr	x1, [sp, #32]
  405b1c:	bl	402350 <fputs@plt>
  405b20:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405b24:	add	x0, x0, #0x848
  405b28:	bl	402940 <gettext@plt>
  405b2c:	ldr	x1, [sp, #32]
  405b30:	bl	402350 <fputs@plt>
  405b34:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405b38:	add	x0, x0, #0x880
  405b3c:	bl	402940 <gettext@plt>
  405b40:	ldr	x1, [sp, #32]
  405b44:	bl	402350 <fputs@plt>
  405b48:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405b4c:	add	x0, x0, #0x8b8
  405b50:	bl	402940 <gettext@plt>
  405b54:	ldr	x1, [sp, #32]
  405b58:	bl	402350 <fputs@plt>
  405b5c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405b60:	add	x0, x0, #0x8f8
  405b64:	bl	402940 <gettext@plt>
  405b68:	ldr	x1, [sp, #32]
  405b6c:	bl	402350 <fputs@plt>
  405b70:	ldr	x1, [sp, #32]
  405b74:	mov	w0, #0xa                   	// #10
  405b78:	bl	402460 <fputc@plt>
  405b7c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405b80:	add	x0, x0, #0x948
  405b84:	bl	402940 <gettext@plt>
  405b88:	mov	x19, x0
  405b8c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405b90:	add	x0, x0, #0x960
  405b94:	bl	402940 <gettext@plt>
  405b98:	mov	x4, x0
  405b9c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405ba0:	add	x3, x0, #0x970
  405ba4:	mov	x2, x19
  405ba8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405bac:	add	x1, x0, #0x980
  405bb0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405bb4:	add	x0, x0, #0x990
  405bb8:	bl	4028e0 <printf@plt>
  405bbc:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405bc0:	add	x0, x0, #0x9a8
  405bc4:	bl	402940 <gettext@plt>
  405bc8:	ldr	x1, [sp, #32]
  405bcc:	bl	402350 <fputs@plt>
  405bd0:	str	xzr, [sp, #40]
  405bd4:	b	405c48 <ferror@plt+0x3298>
  405bd8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405bdc:	add	x2, x0, #0x200
  405be0:	ldr	x1, [sp, #40]
  405be4:	mov	x0, x1
  405be8:	lsl	x0, x0, #2
  405bec:	add	x0, x0, x1
  405bf0:	lsl	x0, x0, #3
  405bf4:	add	x0, x2, x0
  405bf8:	ldr	x19, [x0]
  405bfc:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405c00:	add	x2, x0, #0x200
  405c04:	ldr	x1, [sp, #40]
  405c08:	mov	x0, x1
  405c0c:	lsl	x0, x0, #2
  405c10:	add	x0, x0, x1
  405c14:	lsl	x0, x0, #3
  405c18:	add	x0, x2, x0
  405c1c:	ldr	x0, [x0, #24]
  405c20:	bl	402940 <gettext@plt>
  405c24:	mov	x3, x0
  405c28:	mov	x2, x19
  405c2c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405c30:	add	x1, x0, #0x9c8
  405c34:	ldr	x0, [sp, #32]
  405c38:	bl	402950 <fprintf@plt>
  405c3c:	ldr	x0, [sp, #40]
  405c40:	add	x0, x0, #0x1
  405c44:	str	x0, [sp, #40]
  405c48:	ldr	x0, [sp, #40]
  405c4c:	cmp	x0, #0xa
  405c50:	b.ls	405bd8 <ferror@plt+0x3228>  // b.plast
  405c54:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405c58:	add	x0, x0, #0x9d8
  405c5c:	bl	402940 <gettext@plt>
  405c60:	mov	x2, x0
  405c64:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405c68:	add	x1, x0, #0x9f8
  405c6c:	mov	x0, x2
  405c70:	bl	4028e0 <printf@plt>
  405c74:	mov	w0, #0x0                   	// #0
  405c78:	bl	402370 <exit@plt>
  405c7c:	stp	x29, x30, [sp, #-208]!
  405c80:	mov	x29, sp
  405c84:	str	x19, [sp, #16]
  405c88:	str	w0, [sp, #44]
  405c8c:	str	x1, [sp, #32]
  405c90:	str	wzr, [sp, #204]
  405c94:	str	xzr, [sp, #192]
  405c98:	str	xzr, [sp, #48]
  405c9c:	str	wzr, [sp, #188]
  405ca0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405ca4:	add	x1, x0, #0xa00
  405ca8:	mov	w0, #0x6                   	// #6
  405cac:	bl	402990 <setlocale@plt>
  405cb0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405cb4:	add	x1, x0, #0xa08
  405cb8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405cbc:	add	x0, x0, #0xa20
  405cc0:	bl	402550 <bindtextdomain@plt>
  405cc4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405cc8:	add	x0, x0, #0xa20
  405ccc:	bl	4026a0 <textdomain@plt>
  405cd0:	bl	4032c8 <ferror@plt+0x918>
  405cd4:	bl	403968 <ferror@plt+0xfb8>
  405cd8:	add	x0, sp, #0x38
  405cdc:	mov	x2, #0x60                  	// #96
  405ce0:	mov	w1, #0x0                   	// #0
  405ce4:	bl	402580 <memset@plt>
  405ce8:	add	x0, sp, #0x38
  405cec:	str	x0, [sp, #56]
  405cf0:	add	x0, sp, #0x38
  405cf4:	str	x0, [sp, #64]
  405cf8:	add	x0, sp, #0x38
  405cfc:	add	x0, x0, #0x10
  405d00:	str	x0, [sp, #72]
  405d04:	add	x0, sp, #0x38
  405d08:	add	x0, x0, #0x10
  405d0c:	str	x0, [sp, #80]
  405d10:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405d14:	add	x0, x0, #0x460
  405d18:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  405d1c:	add	x1, x1, #0x460
  405d20:	str	x1, [x0]
  405d24:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405d28:	add	x0, x0, #0x460
  405d2c:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  405d30:	add	x1, x1, #0x460
  405d34:	str	x1, [x0, #8]
  405d38:	b	406080 <ferror@plt+0x36d0>
  405d3c:	add	x0, sp, #0x30
  405d40:	mov	x3, x0
  405d44:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405d48:	add	x2, x0, #0xdd8
  405d4c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405d50:	add	x1, x0, #0xc38
  405d54:	ldr	w0, [sp, #172]
  405d58:	bl	4033a4 <ferror@plt+0x9f4>
  405d5c:	ldr	w0, [sp, #172]
  405d60:	cmp	w0, #0x80
  405d64:	b.eq	405e9c <ferror@plt+0x34ec>  // b.none
  405d68:	ldr	w0, [sp, #172]
  405d6c:	cmp	w0, #0x80
  405d70:	b.gt	406044 <ferror@plt+0x3694>
  405d74:	ldr	w0, [sp, #172]
  405d78:	cmp	w0, #0x75
  405d7c:	b.eq	405f68 <ferror@plt+0x35b8>  // b.none
  405d80:	ldr	w0, [sp, #172]
  405d84:	cmp	w0, #0x75
  405d88:	b.gt	406044 <ferror@plt+0x3694>
  405d8c:	ldr	w0, [sp, #172]
  405d90:	cmp	w0, #0x74
  405d94:	b.eq	405f78 <ferror@plt+0x35c8>  // b.none
  405d98:	ldr	w0, [sp, #172]
  405d9c:	cmp	w0, #0x74
  405da0:	b.gt	406044 <ferror@plt+0x3694>
  405da4:	ldr	w0, [sp, #172]
  405da8:	cmp	w0, #0x72
  405dac:	b.eq	405f40 <ferror@plt+0x3590>  // b.none
  405db0:	ldr	w0, [sp, #172]
  405db4:	cmp	w0, #0x72
  405db8:	b.gt	406044 <ferror@plt+0x3694>
  405dbc:	ldr	w0, [sp, #172]
  405dc0:	cmp	w0, #0x70
  405dc4:	b.eq	405f04 <ferror@plt+0x3554>  // b.none
  405dc8:	ldr	w0, [sp, #172]
  405dcc:	cmp	w0, #0x70
  405dd0:	b.gt	406044 <ferror@plt+0x3694>
  405dd4:	ldr	w0, [sp, #172]
  405dd8:	cmp	w0, #0x6f
  405ddc:	b.eq	405e88 <ferror@plt+0x34d8>  // b.none
  405de0:	ldr	w0, [sp, #172]
  405de4:	cmp	w0, #0x6f
  405de8:	b.gt	406044 <ferror@plt+0x3694>
  405dec:	ldr	w0, [sp, #172]
  405df0:	cmp	w0, #0x6e
  405df4:	b.eq	405f30 <ferror@plt+0x3580>  // b.none
  405df8:	ldr	w0, [sp, #172]
  405dfc:	cmp	w0, #0x6e
  405e00:	b.gt	406044 <ferror@plt+0x3694>
  405e04:	ldr	w0, [sp, #172]
  405e08:	cmp	w0, #0x6c
  405e0c:	b.eq	405e78 <ferror@plt+0x34c8>  // b.none
  405e10:	ldr	w0, [sp, #172]
  405e14:	cmp	w0, #0x6c
  405e18:	b.gt	406044 <ferror@plt+0x3694>
  405e1c:	ldr	w0, [sp, #172]
  405e20:	cmp	w0, #0x68
  405e24:	b.eq	40600c <ferror@plt+0x365c>  // b.none
  405e28:	ldr	w0, [sp, #172]
  405e2c:	cmp	w0, #0x68
  405e30:	b.gt	406044 <ferror@plt+0x3694>
  405e34:	ldr	w0, [sp, #172]
  405e38:	cmp	w0, #0x57
  405e3c:	b.eq	405ffc <ferror@plt+0x364c>  // b.none
  405e40:	ldr	w0, [sp, #172]
  405e44:	cmp	w0, #0x57
  405e48:	b.gt	406044 <ferror@plt+0x3694>
  405e4c:	ldr	w0, [sp, #172]
  405e50:	cmp	w0, #0x4a
  405e54:	b.eq	405e68 <ferror@plt+0x34b8>  // b.none
  405e58:	ldr	w0, [sp, #172]
  405e5c:	cmp	w0, #0x56
  405e60:	b.eq	406010 <ferror@plt+0x3660>  // b.none
  405e64:	b	406044 <ferror@plt+0x3694>
  405e68:	ldrb	w0, [sp, #136]
  405e6c:	orr	w0, w0, #0x2
  405e70:	strb	w0, [sp, #136]
  405e74:	b	406080 <ferror@plt+0x36d0>
  405e78:	ldrb	w0, [sp, #136]
  405e7c:	orr	w0, w0, #0x8
  405e80:	strb	w0, [sp, #136]
  405e84:	b	406080 <ferror@plt+0x36d0>
  405e88:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405e8c:	add	x0, x0, #0x3c8
  405e90:	ldr	x0, [x0]
  405e94:	str	x0, [sp, #192]
  405e98:	b	406080 <ferror@plt+0x36d0>
  405e9c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405ea0:	add	x0, x0, #0x458
  405ea4:	str	xzr, [x0]
  405ea8:	b	405eec <ferror@plt+0x353c>
  405eac:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405eb0:	add	x0, x0, #0x458
  405eb4:	ldr	x2, [x0]
  405eb8:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405ebc:	add	x0, x0, #0x458
  405ec0:	ldr	x1, [x0]
  405ec4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405ec8:	add	x0, x0, #0x400
  405ecc:	str	w2, [x0, x1, lsl #2]
  405ed0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405ed4:	add	x0, x0, #0x458
  405ed8:	ldr	x0, [x0]
  405edc:	add	x1, x0, #0x1
  405ee0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405ee4:	add	x0, x0, #0x458
  405ee8:	str	x1, [x0]
  405eec:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405ef0:	add	x0, x0, #0x458
  405ef4:	ldr	x0, [x0]
  405ef8:	cmp	x0, #0xa
  405efc:	b.ls	405eac <ferror@plt+0x34fc>  // b.plast
  405f00:	b	406080 <ferror@plt+0x36d0>
  405f04:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405f08:	add	x0, x0, #0x3c8
  405f0c:	ldr	x19, [x0]
  405f10:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405f14:	add	x0, x0, #0xa30
  405f18:	bl	402940 <gettext@plt>
  405f1c:	mov	x1, x0
  405f20:	mov	x0, x19
  405f24:	bl	407594 <ferror@plt+0x4be4>
  405f28:	str	w0, [sp, #88]
  405f2c:	b	406080 <ferror@plt+0x36d0>
  405f30:	ldrb	w0, [sp, #136]
  405f34:	orr	w0, w0, #0x20
  405f38:	strb	w0, [sp, #136]
  405f3c:	b	406080 <ferror@plt+0x36d0>
  405f40:	ldrb	w0, [sp, #136]
  405f44:	orr	w0, w0, #0x1
  405f48:	strb	w0, [sp, #136]
  405f4c:	ldrb	w0, [sp, #136]
  405f50:	ubfx	x0, x0, #0, #1
  405f54:	and	w1, w0, #0xff
  405f58:	ldrb	w0, [sp, #136]
  405f5c:	bfi	w0, w1, #6, #1
  405f60:	strb	w0, [sp, #136]
  405f64:	b	406080 <ferror@plt+0x36d0>
  405f68:	ldrb	w0, [sp, #136]
  405f6c:	orr	w0, w0, #0x10
  405f70:	strb	w0, [sp, #136]
  405f74:	b	406080 <ferror@plt+0x36d0>
  405f78:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405f7c:	add	x0, x0, #0x3c8
  405f80:	ldr	x0, [x0]
  405f84:	bl	403a8c <ferror@plt+0x10dc>
  405f88:	str	w0, [sp, #156]
  405f8c:	ldr	w0, [sp, #156]
  405f90:	cmp	w0, #0x0
  405f94:	b.ge	405fc0 <ferror@plt+0x3610>  // b.tcont
  405f98:	adrp	x0, 40a000 <ferror@plt+0x7650>
  405f9c:	add	x0, x0, #0xa48
  405fa0:	bl	402940 <gettext@plt>
  405fa4:	mov	x1, x0
  405fa8:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  405fac:	add	x0, x0, #0x3c8
  405fb0:	ldr	x0, [x0]
  405fb4:	mov	x2, x0
  405fb8:	mov	w0, #0x1                   	// #1
  405fbc:	bl	4028a0 <errx@plt>
  405fc0:	ldrsw	x0, [sp, #156]
  405fc4:	add	x0, x0, #0xc
  405fc8:	lsl	x0, x0, #2
  405fcc:	add	x1, sp, #0x38
  405fd0:	mov	w2, #0x1                   	// #1
  405fd4:	str	w2, [x1, x0]
  405fd8:	ldr	w0, [sp, #132]
  405fdc:	add	w0, w0, #0x1
  405fe0:	str	w0, [sp, #132]
  405fe4:	ldr	w0, [sp, #156]
  405fe8:	cmp	w0, #0x1
  405fec:	b.ne	406080 <ferror@plt+0x36d0>  // b.any
  405ff0:	mov	w0, #0x1                   	// #1
  405ff4:	str	w0, [sp, #188]
  405ff8:	b	406080 <ferror@plt+0x36d0>
  405ffc:	ldrb	w0, [sp, #136]
  406000:	orr	w0, w0, #0x40
  406004:	strb	w0, [sp, #136]
  406008:	b	406080 <ferror@plt+0x36d0>
  40600c:	bl	405a1c <ferror@plt+0x306c>
  406010:	adrp	x0, 40a000 <ferror@plt+0x7650>
  406014:	add	x0, x0, #0xa68
  406018:	bl	402940 <gettext@plt>
  40601c:	mov	x3, x0
  406020:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406024:	add	x0, x0, #0x3e0
  406028:	ldr	x1, [x0]
  40602c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  406030:	add	x2, x0, #0xa78
  406034:	mov	x0, x3
  406038:	bl	4028e0 <printf@plt>
  40603c:	mov	w0, #0x0                   	// #0
  406040:	bl	402370 <exit@plt>
  406044:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406048:	add	x0, x0, #0x3c0
  40604c:	ldr	x19, [x0]
  406050:	adrp	x0, 40a000 <ferror@plt+0x7650>
  406054:	add	x0, x0, #0xa90
  406058:	bl	402940 <gettext@plt>
  40605c:	mov	x1, x0
  406060:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406064:	add	x0, x0, #0x3e0
  406068:	ldr	x0, [x0]
  40606c:	mov	x2, x0
  406070:	mov	x0, x19
  406074:	bl	402950 <fprintf@plt>
  406078:	mov	w0, #0x1                   	// #1
  40607c:	bl	402370 <exit@plt>
  406080:	mov	x4, #0x0                   	// #0
  406084:	adrp	x0, 40a000 <ferror@plt+0x7650>
  406088:	add	x3, x0, #0xc38
  40608c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  406090:	add	x2, x0, #0xab8
  406094:	ldr	x1, [sp, #32]
  406098:	ldr	w0, [sp, #44]
  40609c:	bl	4026b0 <getopt_long@plt>
  4060a0:	str	w0, [sp, #172]
  4060a4:	ldr	w0, [sp, #172]
  4060a8:	cmn	w0, #0x1
  4060ac:	b.ne	405d3c <ferror@plt+0x338c>  // b.any
  4060b0:	ldr	w0, [sp, #132]
  4060b4:	cmp	w0, #0x0
  4060b8:	b.ne	4060f4 <ferror@plt+0x3744>  // b.any
  4060bc:	str	xzr, [sp, #176]
  4060c0:	b	4060e8 <ferror@plt+0x3738>
  4060c4:	ldr	x0, [sp, #176]
  4060c8:	add	x0, x0, #0xc
  4060cc:	lsl	x0, x0, #2
  4060d0:	add	x1, sp, #0x38
  4060d4:	mov	w2, #0x1                   	// #1
  4060d8:	str	w2, [x1, x0]
  4060dc:	ldr	x0, [sp, #176]
  4060e0:	add	x0, x0, #0x1
  4060e4:	str	x0, [sp, #176]
  4060e8:	ldr	x0, [sp, #176]
  4060ec:	cmp	x0, #0x6
  4060f0:	b.ls	4060c4 <ferror@plt+0x3714>  // b.plast
  4060f4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4060f8:	add	x0, x0, #0x3d0
  4060fc:	ldr	w0, [x0]
  406100:	ldr	w1, [sp, #44]
  406104:	cmp	w1, w0
  406108:	b.le	406254 <ferror@plt+0x38a4>
  40610c:	ldr	w0, [sp, #88]
  406110:	cmp	w0, #0x0
  406114:	b.eq	406130 <ferror@plt+0x3780>  // b.none
  406118:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40611c:	add	x0, x0, #0xac8
  406120:	bl	402940 <gettext@plt>
  406124:	mov	x1, x0
  406128:	mov	w0, #0x1                   	// #1
  40612c:	bl	4028a0 <errx@plt>
  406130:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406134:	add	x0, x0, #0x3d0
  406138:	ldr	w0, [x0]
  40613c:	sxtw	x0, w0
  406140:	lsl	x0, x0, #3
  406144:	ldr	x1, [sp, #32]
  406148:	add	x0, x1, x0
  40614c:	ldr	x19, [x0]
  406150:	adrp	x0, 40a000 <ferror@plt+0x7650>
  406154:	add	x0, x0, #0xaf8
  406158:	bl	402940 <gettext@plt>
  40615c:	mov	x1, x0
  406160:	mov	x0, x19
  406164:	bl	4078e0 <ferror@plt+0x4f30>
  406168:	str	x0, [sp, #96]
  40616c:	ldrb	w0, [sp, #136]
  406170:	and	w0, w0, #0x8
  406174:	and	w0, w0, #0xff
  406178:	cmp	w0, #0x0
  40617c:	cset	w0, eq  // eq = none
  406180:	and	w1, w0, #0xff
  406184:	ldrb	w0, [sp, #136]
  406188:	bfi	w0, w1, #2, #1
  40618c:	strb	w0, [sp, #136]
  406190:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406194:	add	x0, x0, #0x458
  406198:	ldr	x0, [x0]
  40619c:	cmp	x0, #0x0
  4061a0:	b.ne	406254 <ferror@plt+0x38a4>  // b.any
  4061a4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4061a8:	add	x0, x0, #0x458
  4061ac:	ldr	x0, [x0]
  4061b0:	add	x2, x0, #0x1
  4061b4:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4061b8:	add	x1, x1, #0x458
  4061bc:	str	x2, [x1]
  4061c0:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4061c4:	add	x1, x1, #0x400
  4061c8:	mov	w2, #0x4                   	// #4
  4061cc:	str	w2, [x1, x0, lsl #2]
  4061d0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4061d4:	add	x0, x0, #0x458
  4061d8:	ldr	x0, [x0]
  4061dc:	add	x2, x0, #0x1
  4061e0:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4061e4:	add	x1, x1, #0x458
  4061e8:	str	x2, [x1]
  4061ec:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4061f0:	add	x1, x1, #0x400
  4061f4:	mov	w2, #0x5                   	// #5
  4061f8:	str	w2, [x1, x0, lsl #2]
  4061fc:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406200:	add	x0, x0, #0x458
  406204:	ldr	x0, [x0]
  406208:	add	x2, x0, #0x1
  40620c:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  406210:	add	x1, x1, #0x458
  406214:	str	x2, [x1]
  406218:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  40621c:	add	x1, x1, #0x400
  406220:	mov	w2, #0x8                   	// #8
  406224:	str	w2, [x1, x0, lsl #2]
  406228:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40622c:	add	x0, x0, #0x458
  406230:	ldr	x0, [x0]
  406234:	add	x2, x0, #0x1
  406238:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  40623c:	add	x1, x1, #0x458
  406240:	str	x2, [x1]
  406244:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  406248:	add	x1, x1, #0x400
  40624c:	mov	w2, #0x6                   	// #6
  406250:	str	w2, [x1, x0, lsl #2]
  406254:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406258:	add	x0, x0, #0x458
  40625c:	ldr	x0, [x0]
  406260:	cmp	x0, #0x0
  406264:	b.ne	4063d0 <ferror@plt+0x3a20>  // b.any
  406268:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40626c:	add	x0, x0, #0x458
  406270:	ldr	x0, [x0]
  406274:	add	x2, x0, #0x1
  406278:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  40627c:	add	x1, x1, #0x458
  406280:	str	x2, [x1]
  406284:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  406288:	add	x1, x1, #0x400
  40628c:	str	wzr, [x1, x0, lsl #2]
  406290:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406294:	add	x0, x0, #0x458
  406298:	ldr	x0, [x0]
  40629c:	add	x2, x0, #0x1
  4062a0:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4062a4:	add	x1, x1, #0x458
  4062a8:	str	x2, [x1]
  4062ac:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4062b0:	add	x1, x1, #0x400
  4062b4:	mov	w2, #0x1                   	// #1
  4062b8:	str	w2, [x1, x0, lsl #2]
  4062bc:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4062c0:	add	x0, x0, #0x458
  4062c4:	ldr	x0, [x0]
  4062c8:	add	x2, x0, #0x1
  4062cc:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4062d0:	add	x1, x1, #0x458
  4062d4:	str	x2, [x1]
  4062d8:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4062dc:	add	x1, x1, #0x400
  4062e0:	mov	w2, #0x3                   	// #3
  4062e4:	str	w2, [x1, x0, lsl #2]
  4062e8:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4062ec:	add	x0, x0, #0x458
  4062f0:	ldr	x0, [x0]
  4062f4:	add	x2, x0, #0x1
  4062f8:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4062fc:	add	x1, x1, #0x458
  406300:	str	x2, [x1]
  406304:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  406308:	add	x1, x1, #0x400
  40630c:	mov	w2, #0x4                   	// #4
  406310:	str	w2, [x1, x0, lsl #2]
  406314:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406318:	add	x0, x0, #0x458
  40631c:	ldr	x0, [x0]
  406320:	add	x2, x0, #0x1
  406324:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  406328:	add	x1, x1, #0x458
  40632c:	str	x2, [x1]
  406330:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  406334:	add	x1, x1, #0x400
  406338:	mov	w2, #0x8                   	// #8
  40633c:	str	w2, [x1, x0, lsl #2]
  406340:	ldr	w0, [sp, #188]
  406344:	cmp	w0, #0x0
  406348:	b.eq	4063a4 <ferror@plt+0x39f4>  // b.none
  40634c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406350:	add	x0, x0, #0x458
  406354:	ldr	x0, [x0]
  406358:	add	x2, x0, #0x1
  40635c:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  406360:	add	x1, x1, #0x458
  406364:	str	x2, [x1]
  406368:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  40636c:	add	x1, x1, #0x400
  406370:	mov	w2, #0x9                   	// #9
  406374:	str	w2, [x1, x0, lsl #2]
  406378:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40637c:	add	x0, x0, #0x458
  406380:	ldr	x0, [x0]
  406384:	add	x2, x0, #0x1
  406388:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  40638c:	add	x1, x1, #0x458
  406390:	str	x2, [x1]
  406394:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  406398:	add	x1, x1, #0x400
  40639c:	mov	w2, #0xa                   	// #10
  4063a0:	str	w2, [x1, x0, lsl #2]
  4063a4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4063a8:	add	x0, x0, #0x458
  4063ac:	ldr	x0, [x0]
  4063b0:	add	x2, x0, #0x1
  4063b4:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4063b8:	add	x1, x1, #0x458
  4063bc:	str	x2, [x1]
  4063c0:	adrp	x1, 41d000 <ferror@plt+0x1a650>
  4063c4:	add	x1, x1, #0x400
  4063c8:	mov	w2, #0x6                   	// #6
  4063cc:	str	w2, [x1, x0, lsl #2]
  4063d0:	ldr	x0, [sp, #192]
  4063d4:	cmp	x0, #0x0
  4063d8:	b.eq	406410 <ferror@plt+0x3a60>  // b.none
  4063dc:	adrp	x0, 403000 <ferror@plt+0x650>
  4063e0:	add	x4, x0, #0xaec
  4063e4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4063e8:	add	x3, x0, #0x458
  4063ec:	mov	x2, #0x16                  	// #22
  4063f0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4063f4:	add	x1, x0, #0x400
  4063f8:	ldr	x0, [sp, #192]
  4063fc:	bl	408658 <ferror@plt+0x5ca8>
  406400:	cmp	w0, #0x0
  406404:	b.ge	406410 <ferror@plt+0x3a60>  // b.tcont
  406408:	mov	w0, #0x1                   	// #1
  40640c:	b	4065b8 <ferror@plt+0x3c08>
  406410:	mov	w0, #0x0                   	// #0
  406414:	bl	402970 <scols_init_debug@plt>
  406418:	bl	406634 <ferror@plt+0x3c84>
  40641c:	mov	x1, x0
  406420:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406424:	add	x0, x0, #0x3f8
  406428:	str	x1, [x0]
  40642c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406430:	add	x0, x0, #0x3f8
  406434:	ldr	x0, [x0]
  406438:	cmp	x0, #0x0
  40643c:	b.ne	406458 <ferror@plt+0x3aa8>  // b.any
  406440:	adrp	x0, 40a000 <ferror@plt+0x7650>
  406444:	add	x0, x0, #0xb18
  406448:	bl	402940 <gettext@plt>
  40644c:	mov	x1, x0
  406450:	mov	w0, #0x1                   	// #1
  406454:	bl	402980 <err@plt>
  406458:	mov	w0, #0x9                   	// #9
  40645c:	bl	403bc8 <ferror@plt+0x1218>
  406460:	cmp	w0, #0x0
  406464:	b.eq	406488 <ferror@plt+0x3ad8>  // b.none
  406468:	mov	w2, #0x0                   	// #0
  40646c:	mov	w1, #0x3                   	// #3
  406470:	mov	w0, #0x10                  	// #16
  406474:	bl	4027f0 <socket@plt>
  406478:	mov	w1, w0
  40647c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406480:	add	x0, x0, #0x3a8
  406484:	str	w1, [x0]
  406488:	mov	w0, #0xa                   	// #10
  40648c:	bl	403bc8 <ferror@plt+0x1218>
  406490:	cmp	w0, #0x0
  406494:	b.eq	4064d4 <ferror@plt+0x3b24>  // b.none
  406498:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40649c:	add	x0, x0, #0xb38
  4064a0:	bl	4023a0 <mnt_new_table_from_file@plt>
  4064a4:	str	x0, [sp, #144]
  4064a8:	ldr	x0, [sp, #144]
  4064ac:	cmp	x0, #0x0
  4064b0:	b.ne	4064d4 <ferror@plt+0x3b24>  // b.any
  4064b4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4064b8:	add	x0, x0, #0xb50
  4064bc:	bl	402940 <gettext@plt>
  4064c0:	mov	x1, x0
  4064c4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4064c8:	add	x2, x0, #0xb38
  4064cc:	mov	w0, #0x20                  	// #32
  4064d0:	bl	402980 <err@plt>
  4064d4:	add	x0, sp, #0x38
  4064d8:	bl	40466c <ferror@plt+0x1cbc>
  4064dc:	str	w0, [sp, #204]
  4064e0:	ldr	w0, [sp, #204]
  4064e4:	cmp	w0, #0x0
  4064e8:	b.ne	4064f8 <ferror@plt+0x3b48>  // b.any
  4064ec:	add	x0, sp, #0x38
  4064f0:	bl	404cd4 <ferror@plt+0x2324>
  4064f4:	str	w0, [sp, #204]
  4064f8:	ldr	w0, [sp, #204]
  4064fc:	cmp	w0, #0x0
  406500:	b.ne	40656c <ferror@plt+0x3bbc>  // b.any
  406504:	ldr	x0, [sp, #96]
  406508:	cmp	x0, #0x0
  40650c:	b.eq	406560 <ferror@plt+0x3bb0>  // b.none
  406510:	ldr	x1, [sp, #96]
  406514:	add	x0, sp, #0x38
  406518:	bl	4047d8 <ferror@plt+0x1e28>
  40651c:	str	x0, [sp, #160]
  406520:	ldr	x0, [sp, #160]
  406524:	cmp	x0, #0x0
  406528:	b.ne	40654c <ferror@plt+0x3b9c>  // b.any
  40652c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  406530:	add	x0, x0, #0xb68
  406534:	bl	402940 <gettext@plt>
  406538:	mov	x1, x0
  40653c:	ldr	x0, [sp, #96]
  406540:	mov	x2, x0
  406544:	mov	w0, #0x1                   	// #1
  406548:	bl	4028a0 <errx@plt>
  40654c:	add	x0, sp, #0x38
  406550:	ldr	x1, [sp, #160]
  406554:	bl	405950 <ferror@plt+0x2fa0>
  406558:	str	w0, [sp, #204]
  40655c:	b	40656c <ferror@plt+0x3bbc>
  406560:	add	x0, sp, #0x38
  406564:	bl	405794 <ferror@plt+0x2de4>
  406568:	str	w0, [sp, #204]
  40656c:	ldr	x0, [sp, #144]
  406570:	bl	402910 <mnt_free_table@plt>
  406574:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406578:	add	x0, x0, #0x3a8
  40657c:	ldr	w0, [x0]
  406580:	cmp	w0, #0x0
  406584:	b.lt	406598 <ferror@plt+0x3be8>  // b.tstop
  406588:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40658c:	add	x0, x0, #0x3a8
  406590:	ldr	w0, [x0]
  406594:	bl	402640 <close@plt>
  406598:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40659c:	add	x0, x0, #0x3f8
  4065a0:	ldr	x0, [x0]
  4065a4:	bl	406650 <ferror@plt+0x3ca0>
  4065a8:	ldr	w0, [sp, #204]
  4065ac:	cmp	w0, #0x0
  4065b0:	cset	w0, ne  // ne = any
  4065b4:	and	w0, w0, #0xff
  4065b8:	ldr	x19, [sp, #16]
  4065bc:	ldp	x29, x30, [sp], #208
  4065c0:	ret
  4065c4:	sub	sp, sp, #0x20
  4065c8:	str	x0, [sp, #8]
  4065cc:	str	x1, [sp]
  4065d0:	ldr	x0, [sp, #8]
  4065d4:	cmp	x0, #0x0
  4065d8:	b.ne	4065e4 <ferror@plt+0x3c34>  // b.any
  4065dc:	mov	x0, #0x0                   	// #0
  4065e0:	b	40662c <ferror@plt+0x3c7c>
  4065e4:	ldr	x0, [sp, #8]
  4065e8:	ldr	x0, [x0]
  4065ec:	str	x0, [sp, #24]
  4065f0:	b	40661c <ferror@plt+0x3c6c>
  4065f4:	ldr	x0, [sp, #24]
  4065f8:	ldr	x0, [x0]
  4065fc:	ldr	x1, [sp]
  406600:	cmp	x1, x0
  406604:	b.ne	406610 <ferror@plt+0x3c60>  // b.any
  406608:	ldr	x0, [sp, #24]
  40660c:	b	40662c <ferror@plt+0x3c7c>
  406610:	ldr	x0, [sp, #24]
  406614:	ldr	x0, [x0, #16]
  406618:	str	x0, [sp, #24]
  40661c:	ldr	x0, [sp, #24]
  406620:	cmp	x0, #0x0
  406624:	b.ne	4065f4 <ferror@plt+0x3c44>  // b.any
  406628:	mov	x0, #0x0                   	// #0
  40662c:	add	sp, sp, #0x20
  406630:	ret
  406634:	stp	x29, x30, [sp, #-16]!
  406638:	mov	x29, sp
  40663c:	mov	x1, #0x10                  	// #16
  406640:	mov	x0, #0x1                   	// #1
  406644:	bl	4025c0 <calloc@plt>
  406648:	ldp	x29, x30, [sp], #16
  40664c:	ret
  406650:	stp	x29, x30, [sp, #-48]!
  406654:	mov	x29, sp
  406658:	str	x0, [sp, #24]
  40665c:	ldr	x0, [sp, #24]
  406660:	ldr	x0, [x0]
  406664:	str	x0, [sp, #40]
  406668:	b	406694 <ferror@plt+0x3ce4>
  40666c:	ldr	x0, [sp, #40]
  406670:	ldr	x0, [x0, #16]
  406674:	str	x0, [sp, #32]
  406678:	ldr	x0, [sp, #40]
  40667c:	ldr	x0, [x0, #8]
  406680:	bl	402730 <free@plt>
  406684:	ldr	x0, [sp, #40]
  406688:	bl	402730 <free@plt>
  40668c:	ldr	x0, [sp, #32]
  406690:	str	x0, [sp, #40]
  406694:	ldr	x0, [sp, #40]
  406698:	cmp	x0, #0x0
  40669c:	b.ne	40666c <ferror@plt+0x3cbc>  // b.any
  4066a0:	ldr	x0, [sp, #24]
  4066a4:	bl	402730 <free@plt>
  4066a8:	nop
  4066ac:	ldp	x29, x30, [sp], #48
  4066b0:	ret
  4066b4:	sub	sp, sp, #0x450
  4066b8:	stp	x29, x30, [sp]
  4066bc:	mov	x29, sp
  4066c0:	str	x0, [sp, #40]
  4066c4:	str	x1, [sp, #32]
  4066c8:	str	x2, [sp, #24]
  4066cc:	str	wzr, [sp, #1092]
  4066d0:	mov	x1, #0x18                  	// #24
  4066d4:	mov	x0, #0x1                   	// #1
  4066d8:	bl	4025c0 <calloc@plt>
  4066dc:	str	x0, [sp, #1080]
  4066e0:	ldr	x0, [sp, #1080]
  4066e4:	cmp	x0, #0x0
  4066e8:	b.eq	406864 <ferror@plt+0x3eb4>  // b.none
  4066ec:	ldr	x0, [sp, #1080]
  4066f0:	ldr	x1, [sp, #24]
  4066f4:	str	x1, [x0]
  4066f8:	ldr	x0, [sp, #32]
  4066fc:	cmp	x0, #0x0
  406700:	b.eq	406740 <ferror@plt+0x3d90>  // b.none
  406704:	add	x0, sp, #0x30
  406708:	mov	x2, #0x100                 	// #256
  40670c:	ldr	x1, [sp, #32]
  406710:	bl	402360 <mbstowcs@plt>
  406714:	cmp	x0, #0x0
  406718:	b.eq	406734 <ferror@plt+0x3d84>  // b.none
  40671c:	str	wzr, [sp, #1072]
  406720:	add	x0, sp, #0x30
  406724:	mov	x1, #0x100                 	// #256
  406728:	bl	402530 <wcswidth@plt>
  40672c:	str	w0, [sp, #1092]
  406730:	b	406740 <ferror@plt+0x3d90>
  406734:	ldr	x0, [sp, #32]
  406738:	bl	402340 <strlen@plt>
  40673c:	str	w0, [sp, #1092]
  406740:	ldr	w0, [sp, #1092]
  406744:	cmp	w0, #0x0
  406748:	b.le	40677c <ferror@plt+0x3dcc>
  40674c:	ldr	x0, [sp, #32]
  406750:	bl	402600 <strdup@plt>
  406754:	mov	x1, x0
  406758:	ldr	x0, [sp, #1080]
  40675c:	str	x1, [x0, #8]
  406760:	ldr	x0, [sp, #1080]
  406764:	ldr	x0, [x0, #8]
  406768:	cmp	x0, #0x0
  40676c:	b.ne	4067ac <ferror@plt+0x3dfc>  // b.any
  406770:	ldr	x0, [sp, #1080]
  406774:	bl	402730 <free@plt>
  406778:	b	406868 <ferror@plt+0x3eb8>
  40677c:	ldr	x0, [sp, #1080]
  406780:	add	x3, x0, #0x8
  406784:	ldr	x2, [sp, #24]
  406788:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40678c:	add	x1, x0, #0xe70
  406790:	mov	x0, x3
  406794:	bl	402480 <asprintf@plt>
  406798:	cmp	w0, #0x0
  40679c:	b.ge	4067ac <ferror@plt+0x3dfc>  // b.tcont
  4067a0:	ldr	x0, [sp, #1080]
  4067a4:	bl	402730 <free@plt>
  4067a8:	b	406868 <ferror@plt+0x3eb8>
  4067ac:	ldr	x0, [sp, #40]
  4067b0:	ldr	x0, [x0]
  4067b4:	str	x0, [sp, #1096]
  4067b8:	b	4067c8 <ferror@plt+0x3e18>
  4067bc:	ldr	x0, [sp, #1096]
  4067c0:	ldr	x0, [x0, #16]
  4067c4:	str	x0, [sp, #1096]
  4067c8:	ldr	x0, [sp, #1096]
  4067cc:	cmp	x0, #0x0
  4067d0:	b.eq	4067e4 <ferror@plt+0x3e34>  // b.none
  4067d4:	ldr	x0, [sp, #1096]
  4067d8:	ldr	x0, [x0, #16]
  4067dc:	cmp	x0, #0x0
  4067e0:	b.ne	4067bc <ferror@plt+0x3e0c>  // b.any
  4067e4:	ldr	x0, [sp, #1096]
  4067e8:	cmp	x0, #0x0
  4067ec:	b.eq	406800 <ferror@plt+0x3e50>  // b.none
  4067f0:	ldr	x0, [sp, #1096]
  4067f4:	ldr	x1, [sp, #1080]
  4067f8:	str	x1, [x0, #16]
  4067fc:	b	40680c <ferror@plt+0x3e5c>
  406800:	ldr	x0, [sp, #40]
  406804:	ldr	x1, [sp, #1080]
  406808:	str	x1, [x0]
  40680c:	ldr	w0, [sp, #1092]
  406810:	cmp	w0, #0x0
  406814:	b.gt	406840 <ferror@plt+0x3e90>
  406818:	ldr	x0, [sp, #1080]
  40681c:	ldr	x0, [x0, #8]
  406820:	cmp	x0, #0x0
  406824:	b.eq	406838 <ferror@plt+0x3e88>  // b.none
  406828:	ldr	x0, [sp, #1080]
  40682c:	ldr	x0, [x0, #8]
  406830:	bl	402340 <strlen@plt>
  406834:	b	40683c <ferror@plt+0x3e8c>
  406838:	mov	w0, #0x0                   	// #0
  40683c:	str	w0, [sp, #1092]
  406840:	ldr	x0, [sp, #40]
  406844:	ldr	w0, [x0, #8]
  406848:	ldr	w2, [sp, #1092]
  40684c:	ldr	w1, [sp, #1092]
  406850:	cmp	w2, w0
  406854:	csel	w1, w1, w0, ge  // ge = tcont
  406858:	ldr	x0, [sp, #40]
  40685c:	str	w1, [x0, #8]
  406860:	b	406868 <ferror@plt+0x3eb8>
  406864:	nop
  406868:	ldp	x29, x30, [sp]
  40686c:	add	sp, sp, #0x450
  406870:	ret
  406874:	stp	x29, x30, [sp, #-48]!
  406878:	mov	x29, sp
  40687c:	str	x0, [sp, #24]
  406880:	str	x1, [sp, #16]
  406884:	ldr	x1, [sp, #16]
  406888:	ldr	x0, [sp, #24]
  40688c:	bl	4065c4 <ferror@plt+0x3c14>
  406890:	str	x0, [sp, #40]
  406894:	ldr	x0, [sp, #40]
  406898:	cmp	x0, #0x0
  40689c:	b.ne	4068d8 <ferror@plt+0x3f28>  // b.any
  4068a0:	ldr	x0, [sp, #16]
  4068a4:	bl	4026d0 <getpwuid@plt>
  4068a8:	str	x0, [sp, #32]
  4068ac:	ldr	x0, [sp, #32]
  4068b0:	cmp	x0, #0x0
  4068b4:	b.eq	4068c4 <ferror@plt+0x3f14>  // b.none
  4068b8:	ldr	x0, [sp, #32]
  4068bc:	ldr	x0, [x0]
  4068c0:	b	4068c8 <ferror@plt+0x3f18>
  4068c4:	mov	x0, #0x0                   	// #0
  4068c8:	ldr	x2, [sp, #16]
  4068cc:	mov	x1, x0
  4068d0:	ldr	x0, [sp, #24]
  4068d4:	bl	4066b4 <ferror@plt+0x3d04>
  4068d8:	nop
  4068dc:	ldp	x29, x30, [sp], #48
  4068e0:	ret
  4068e4:	stp	x29, x30, [sp, #-48]!
  4068e8:	mov	x29, sp
  4068ec:	str	x0, [sp, #24]
  4068f0:	str	x1, [sp, #16]
  4068f4:	ldr	x1, [sp, #16]
  4068f8:	ldr	x0, [sp, #24]
  4068fc:	bl	4065c4 <ferror@plt+0x3c14>
  406900:	str	x0, [sp, #40]
  406904:	ldr	x0, [sp, #40]
  406908:	cmp	x0, #0x0
  40690c:	b.ne	406948 <ferror@plt+0x3f98>  // b.any
  406910:	ldr	x0, [sp, #16]
  406914:	bl	402930 <getgrgid@plt>
  406918:	str	x0, [sp, #32]
  40691c:	ldr	x0, [sp, #32]
  406920:	cmp	x0, #0x0
  406924:	b.eq	406934 <ferror@plt+0x3f84>  // b.none
  406928:	ldr	x0, [sp, #32]
  40692c:	ldr	x0, [x0]
  406930:	b	406938 <ferror@plt+0x3f88>
  406934:	mov	x0, #0x0                   	// #0
  406938:	ldr	x2, [sp, #16]
  40693c:	mov	x1, x0
  406940:	ldr	x0, [sp, #24]
  406944:	bl	4066b4 <ferror@plt+0x3d04>
  406948:	nop
  40694c:	ldp	x29, x30, [sp], #48
  406950:	ret
  406954:	sub	sp, sp, #0x10
  406958:	str	w0, [sp, #12]
  40695c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406960:	add	x0, x0, #0x3ac
  406964:	ldr	w1, [sp, #12]
  406968:	str	w1, [x0]
  40696c:	nop
  406970:	add	sp, sp, #0x10
  406974:	ret
  406978:	sub	sp, sp, #0x10
  40697c:	str	x0, [sp, #8]
  406980:	str	w1, [sp, #4]
  406984:	str	w2, [sp]
  406988:	b	4069d8 <ferror@plt+0x4028>
  40698c:	ldr	x0, [sp, #8]
  406990:	ldr	x1, [x0]
  406994:	ldrsw	x0, [sp, #4]
  406998:	mov	x2, #0x0                   	// #0
  40699c:	umulh	x0, x1, x0
  4069a0:	cmp	x0, #0x0
  4069a4:	b.eq	4069ac <ferror@plt+0x3ffc>  // b.none
  4069a8:	mov	x2, #0x1                   	// #1
  4069ac:	mov	x0, x2
  4069b0:	cmp	x0, #0x0
  4069b4:	b.eq	4069c0 <ferror@plt+0x4010>  // b.none
  4069b8:	mov	w0, #0xffffffde            	// #-34
  4069bc:	b	4069f0 <ferror@plt+0x4040>
  4069c0:	ldr	x0, [sp, #8]
  4069c4:	ldr	x1, [x0]
  4069c8:	ldrsw	x0, [sp, #4]
  4069cc:	mul	x1, x1, x0
  4069d0:	ldr	x0, [sp, #8]
  4069d4:	str	x1, [x0]
  4069d8:	ldr	w0, [sp]
  4069dc:	sub	w1, w0, #0x1
  4069e0:	str	w1, [sp]
  4069e4:	cmp	w0, #0x0
  4069e8:	b.ne	40698c <ferror@plt+0x3fdc>  // b.any
  4069ec:	mov	w0, #0x0                   	// #0
  4069f0:	add	sp, sp, #0x10
  4069f4:	ret
  4069f8:	stp	x29, x30, [sp, #-192]!
  4069fc:	mov	x29, sp
  406a00:	str	x0, [sp, #40]
  406a04:	str	x1, [sp, #32]
  406a08:	str	x2, [sp, #24]
  406a0c:	str	xzr, [sp, #176]
  406a10:	mov	w0, #0x400                 	// #1024
  406a14:	str	w0, [sp, #172]
  406a18:	str	wzr, [sp, #168]
  406a1c:	str	wzr, [sp, #164]
  406a20:	str	wzr, [sp, #160]
  406a24:	ldr	x0, [sp, #32]
  406a28:	str	xzr, [x0]
  406a2c:	ldr	x0, [sp, #40]
  406a30:	cmp	x0, #0x0
  406a34:	b.eq	406a48 <ferror@plt+0x4098>  // b.none
  406a38:	ldr	x0, [sp, #40]
  406a3c:	ldrsb	w0, [x0]
  406a40:	cmp	w0, #0x0
  406a44:	b.ne	406a54 <ferror@plt+0x40a4>  // b.any
  406a48:	mov	w0, #0xffffffea            	// #-22
  406a4c:	str	w0, [sp, #168]
  406a50:	b	40703c <ferror@plt+0x468c>
  406a54:	ldr	x0, [sp, #40]
  406a58:	str	x0, [sp, #184]
  406a5c:	b	406a6c <ferror@plt+0x40bc>
  406a60:	ldr	x0, [sp, #184]
  406a64:	add	x0, x0, #0x1
  406a68:	str	x0, [sp, #184]
  406a6c:	bl	4026f0 <__ctype_b_loc@plt>
  406a70:	ldr	x1, [x0]
  406a74:	ldr	x0, [sp, #184]
  406a78:	ldrsb	w0, [x0]
  406a7c:	and	w0, w0, #0xff
  406a80:	and	x0, x0, #0xff
  406a84:	lsl	x0, x0, #1
  406a88:	add	x0, x1, x0
  406a8c:	ldrh	w0, [x0]
  406a90:	and	w0, w0, #0x2000
  406a94:	cmp	w0, #0x0
  406a98:	b.ne	406a60 <ferror@plt+0x40b0>  // b.any
  406a9c:	ldr	x0, [sp, #184]
  406aa0:	ldrsb	w0, [x0]
  406aa4:	cmp	w0, #0x2d
  406aa8:	b.ne	406ab8 <ferror@plt+0x4108>  // b.any
  406aac:	mov	w0, #0xffffffea            	// #-22
  406ab0:	str	w0, [sp, #168]
  406ab4:	b	40703c <ferror@plt+0x468c>
  406ab8:	bl	402900 <__errno_location@plt>
  406abc:	str	wzr, [x0]
  406ac0:	str	xzr, [sp, #72]
  406ac4:	add	x0, sp, #0x48
  406ac8:	mov	w2, #0x0                   	// #0
  406acc:	mov	x1, x0
  406ad0:	ldr	x0, [sp, #40]
  406ad4:	bl	402680 <strtoumax@plt>
  406ad8:	str	x0, [sp, #64]
  406adc:	ldr	x0, [sp, #72]
  406ae0:	ldr	x1, [sp, #40]
  406ae4:	cmp	x1, x0
  406ae8:	b.eq	406b14 <ferror@plt+0x4164>  // b.none
  406aec:	bl	402900 <__errno_location@plt>
  406af0:	ldr	w0, [x0]
  406af4:	cmp	w0, #0x0
  406af8:	b.eq	406b40 <ferror@plt+0x4190>  // b.none
  406afc:	ldr	x0, [sp, #64]
  406b00:	cmn	x0, #0x1
  406b04:	b.eq	406b14 <ferror@plt+0x4164>  // b.none
  406b08:	ldr	x0, [sp, #64]
  406b0c:	cmp	x0, #0x0
  406b10:	b.ne	406b40 <ferror@plt+0x4190>  // b.any
  406b14:	bl	402900 <__errno_location@plt>
  406b18:	ldr	w0, [x0]
  406b1c:	cmp	w0, #0x0
  406b20:	b.eq	406b34 <ferror@plt+0x4184>  // b.none
  406b24:	bl	402900 <__errno_location@plt>
  406b28:	ldr	w0, [x0]
  406b2c:	neg	w0, w0
  406b30:	b	406b38 <ferror@plt+0x4188>
  406b34:	mov	w0, #0xffffffea            	// #-22
  406b38:	str	w0, [sp, #168]
  406b3c:	b	40703c <ferror@plt+0x468c>
  406b40:	ldr	x0, [sp, #72]
  406b44:	cmp	x0, #0x0
  406b48:	b.eq	407024 <ferror@plt+0x4674>  // b.none
  406b4c:	ldr	x0, [sp, #72]
  406b50:	ldrsb	w0, [x0]
  406b54:	cmp	w0, #0x0
  406b58:	b.eq	407024 <ferror@plt+0x4674>  // b.none
  406b5c:	ldr	x0, [sp, #72]
  406b60:	str	x0, [sp, #184]
  406b64:	ldr	x0, [sp, #184]
  406b68:	add	x0, x0, #0x1
  406b6c:	ldrsb	w0, [x0]
  406b70:	cmp	w0, #0x69
  406b74:	b.ne	406bc0 <ferror@plt+0x4210>  // b.any
  406b78:	ldr	x0, [sp, #184]
  406b7c:	add	x0, x0, #0x2
  406b80:	ldrsb	w0, [x0]
  406b84:	cmp	w0, #0x42
  406b88:	b.eq	406ba0 <ferror@plt+0x41f0>  // b.none
  406b8c:	ldr	x0, [sp, #184]
  406b90:	add	x0, x0, #0x2
  406b94:	ldrsb	w0, [x0]
  406b98:	cmp	w0, #0x62
  406b9c:	b.ne	406bc0 <ferror@plt+0x4210>  // b.any
  406ba0:	ldr	x0, [sp, #184]
  406ba4:	add	x0, x0, #0x3
  406ba8:	ldrsb	w0, [x0]
  406bac:	cmp	w0, #0x0
  406bb0:	b.ne	406bc0 <ferror@plt+0x4210>  // b.any
  406bb4:	mov	w0, #0x400                 	// #1024
  406bb8:	str	w0, [sp, #172]
  406bbc:	b	406df8 <ferror@plt+0x4448>
  406bc0:	ldr	x0, [sp, #184]
  406bc4:	add	x0, x0, #0x1
  406bc8:	ldrsb	w0, [x0]
  406bcc:	cmp	w0, #0x42
  406bd0:	b.eq	406be8 <ferror@plt+0x4238>  // b.none
  406bd4:	ldr	x0, [sp, #184]
  406bd8:	add	x0, x0, #0x1
  406bdc:	ldrsb	w0, [x0]
  406be0:	cmp	w0, #0x62
  406be4:	b.ne	406c08 <ferror@plt+0x4258>  // b.any
  406be8:	ldr	x0, [sp, #184]
  406bec:	add	x0, x0, #0x2
  406bf0:	ldrsb	w0, [x0]
  406bf4:	cmp	w0, #0x0
  406bf8:	b.ne	406c08 <ferror@plt+0x4258>  // b.any
  406bfc:	mov	w0, #0x3e8                 	// #1000
  406c00:	str	w0, [sp, #172]
  406c04:	b	406df8 <ferror@plt+0x4448>
  406c08:	ldr	x0, [sp, #184]
  406c0c:	add	x0, x0, #0x1
  406c10:	ldrsb	w0, [x0]
  406c14:	cmp	w0, #0x0
  406c18:	b.eq	406df8 <ferror@plt+0x4448>  // b.none
  406c1c:	bl	4024b0 <localeconv@plt>
  406c20:	str	x0, [sp, #128]
  406c24:	ldr	x0, [sp, #128]
  406c28:	cmp	x0, #0x0
  406c2c:	b.eq	406c3c <ferror@plt+0x428c>  // b.none
  406c30:	ldr	x0, [sp, #128]
  406c34:	ldr	x0, [x0]
  406c38:	b	406c40 <ferror@plt+0x4290>
  406c3c:	mov	x0, #0x0                   	// #0
  406c40:	str	x0, [sp, #120]
  406c44:	ldr	x0, [sp, #120]
  406c48:	cmp	x0, #0x0
  406c4c:	b.eq	406c5c <ferror@plt+0x42ac>  // b.none
  406c50:	ldr	x0, [sp, #120]
  406c54:	bl	402340 <strlen@plt>
  406c58:	b	406c60 <ferror@plt+0x42b0>
  406c5c:	mov	x0, #0x0                   	// #0
  406c60:	str	x0, [sp, #112]
  406c64:	ldr	x0, [sp, #176]
  406c68:	cmp	x0, #0x0
  406c6c:	b.ne	406dec <ferror@plt+0x443c>  // b.any
  406c70:	ldr	x0, [sp, #184]
  406c74:	ldrsb	w0, [x0]
  406c78:	cmp	w0, #0x0
  406c7c:	b.eq	406dec <ferror@plt+0x443c>  // b.none
  406c80:	ldr	x0, [sp, #120]
  406c84:	cmp	x0, #0x0
  406c88:	b.eq	406dec <ferror@plt+0x443c>  // b.none
  406c8c:	ldr	x2, [sp, #112]
  406c90:	ldr	x1, [sp, #184]
  406c94:	ldr	x0, [sp, #120]
  406c98:	bl	402540 <strncmp@plt>
  406c9c:	cmp	w0, #0x0
  406ca0:	b.ne	406dec <ferror@plt+0x443c>  // b.any
  406ca4:	ldr	x1, [sp, #184]
  406ca8:	ldr	x0, [sp, #112]
  406cac:	add	x0, x1, x0
  406cb0:	str	x0, [sp, #104]
  406cb4:	ldr	x0, [sp, #104]
  406cb8:	str	x0, [sp, #184]
  406cbc:	b	406cd8 <ferror@plt+0x4328>
  406cc0:	ldr	w0, [sp, #160]
  406cc4:	add	w0, w0, #0x1
  406cc8:	str	w0, [sp, #160]
  406ccc:	ldr	x0, [sp, #184]
  406cd0:	add	x0, x0, #0x1
  406cd4:	str	x0, [sp, #184]
  406cd8:	ldr	x0, [sp, #184]
  406cdc:	ldrsb	w0, [x0]
  406ce0:	cmp	w0, #0x30
  406ce4:	b.eq	406cc0 <ferror@plt+0x4310>  // b.none
  406ce8:	ldr	x0, [sp, #184]
  406cec:	str	x0, [sp, #104]
  406cf0:	bl	4026f0 <__ctype_b_loc@plt>
  406cf4:	ldr	x1, [x0]
  406cf8:	ldr	x0, [sp, #104]
  406cfc:	ldrsb	w0, [x0]
  406d00:	sxtb	x0, w0
  406d04:	lsl	x0, x0, #1
  406d08:	add	x0, x1, x0
  406d0c:	ldrh	w0, [x0]
  406d10:	and	w0, w0, #0x800
  406d14:	cmp	w0, #0x0
  406d18:	b.eq	406da4 <ferror@plt+0x43f4>  // b.none
  406d1c:	bl	402900 <__errno_location@plt>
  406d20:	str	wzr, [x0]
  406d24:	str	xzr, [sp, #72]
  406d28:	add	x0, sp, #0x48
  406d2c:	mov	w2, #0x0                   	// #0
  406d30:	mov	x1, x0
  406d34:	ldr	x0, [sp, #104]
  406d38:	bl	402680 <strtoumax@plt>
  406d3c:	str	x0, [sp, #176]
  406d40:	ldr	x0, [sp, #72]
  406d44:	ldr	x1, [sp, #104]
  406d48:	cmp	x1, x0
  406d4c:	b.eq	406d78 <ferror@plt+0x43c8>  // b.none
  406d50:	bl	402900 <__errno_location@plt>
  406d54:	ldr	w0, [x0]
  406d58:	cmp	w0, #0x0
  406d5c:	b.eq	406dac <ferror@plt+0x43fc>  // b.none
  406d60:	ldr	x0, [sp, #176]
  406d64:	cmn	x0, #0x1
  406d68:	b.eq	406d78 <ferror@plt+0x43c8>  // b.none
  406d6c:	ldr	x0, [sp, #176]
  406d70:	cmp	x0, #0x0
  406d74:	b.ne	406dac <ferror@plt+0x43fc>  // b.any
  406d78:	bl	402900 <__errno_location@plt>
  406d7c:	ldr	w0, [x0]
  406d80:	cmp	w0, #0x0
  406d84:	b.eq	406d98 <ferror@plt+0x43e8>  // b.none
  406d88:	bl	402900 <__errno_location@plt>
  406d8c:	ldr	w0, [x0]
  406d90:	neg	w0, w0
  406d94:	b	406d9c <ferror@plt+0x43ec>
  406d98:	mov	w0, #0xffffffea            	// #-22
  406d9c:	str	w0, [sp, #168]
  406da0:	b	40703c <ferror@plt+0x468c>
  406da4:	ldr	x0, [sp, #184]
  406da8:	str	x0, [sp, #72]
  406dac:	ldr	x0, [sp, #176]
  406db0:	cmp	x0, #0x0
  406db4:	b.eq	406de0 <ferror@plt+0x4430>  // b.none
  406db8:	ldr	x0, [sp, #72]
  406dbc:	cmp	x0, #0x0
  406dc0:	b.eq	406dd4 <ferror@plt+0x4424>  // b.none
  406dc4:	ldr	x0, [sp, #72]
  406dc8:	ldrsb	w0, [x0]
  406dcc:	cmp	w0, #0x0
  406dd0:	b.ne	406de0 <ferror@plt+0x4430>  // b.any
  406dd4:	mov	w0, #0xffffffea            	// #-22
  406dd8:	str	w0, [sp, #168]
  406ddc:	b	40703c <ferror@plt+0x468c>
  406de0:	ldr	x0, [sp, #72]
  406de4:	str	x0, [sp, #184]
  406de8:	b	406b64 <ferror@plt+0x41b4>
  406dec:	mov	w0, #0xffffffea            	// #-22
  406df0:	str	w0, [sp, #168]
  406df4:	b	40703c <ferror@plt+0x468c>
  406df8:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406dfc:	add	x0, x0, #0x3b0
  406e00:	ldr	x2, [x0]
  406e04:	ldr	x0, [sp, #184]
  406e08:	ldrsb	w0, [x0]
  406e0c:	mov	w1, w0
  406e10:	mov	x0, x2
  406e14:	bl	4027d0 <strchr@plt>
  406e18:	str	x0, [sp, #96]
  406e1c:	ldr	x0, [sp, #96]
  406e20:	cmp	x0, #0x0
  406e24:	b.eq	406e48 <ferror@plt+0x4498>  // b.none
  406e28:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406e2c:	add	x0, x0, #0x3b0
  406e30:	ldr	x0, [x0]
  406e34:	ldr	x1, [sp, #96]
  406e38:	sub	x0, x1, x0
  406e3c:	add	w0, w0, #0x1
  406e40:	str	w0, [sp, #164]
  406e44:	b	406ea4 <ferror@plt+0x44f4>
  406e48:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406e4c:	add	x0, x0, #0x3b8
  406e50:	ldr	x2, [x0]
  406e54:	ldr	x0, [sp, #184]
  406e58:	ldrsb	w0, [x0]
  406e5c:	mov	w1, w0
  406e60:	mov	x0, x2
  406e64:	bl	4027d0 <strchr@plt>
  406e68:	str	x0, [sp, #96]
  406e6c:	ldr	x0, [sp, #96]
  406e70:	cmp	x0, #0x0
  406e74:	b.eq	406e98 <ferror@plt+0x44e8>  // b.none
  406e78:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  406e7c:	add	x0, x0, #0x3b8
  406e80:	ldr	x0, [x0]
  406e84:	ldr	x1, [sp, #96]
  406e88:	sub	x0, x1, x0
  406e8c:	add	w0, w0, #0x1
  406e90:	str	w0, [sp, #164]
  406e94:	b	406ea4 <ferror@plt+0x44f4>
  406e98:	mov	w0, #0xffffffea            	// #-22
  406e9c:	str	w0, [sp, #168]
  406ea0:	b	40703c <ferror@plt+0x468c>
  406ea4:	add	x0, sp, #0x40
  406ea8:	ldr	w2, [sp, #164]
  406eac:	ldr	w1, [sp, #172]
  406eb0:	bl	406978 <ferror@plt+0x3fc8>
  406eb4:	str	w0, [sp, #168]
  406eb8:	ldr	x0, [sp, #24]
  406ebc:	cmp	x0, #0x0
  406ec0:	b.eq	406ed0 <ferror@plt+0x4520>  // b.none
  406ec4:	ldr	x0, [sp, #24]
  406ec8:	ldr	w1, [sp, #164]
  406ecc:	str	w1, [x0]
  406ed0:	ldr	x0, [sp, #176]
  406ed4:	cmp	x0, #0x0
  406ed8:	b.eq	40702c <ferror@plt+0x467c>  // b.none
  406edc:	ldr	w0, [sp, #164]
  406ee0:	cmp	w0, #0x0
  406ee4:	b.eq	40702c <ferror@plt+0x467c>  // b.none
  406ee8:	mov	x0, #0xa                   	// #10
  406eec:	str	x0, [sp, #144]
  406ef0:	mov	x0, #0x1                   	// #1
  406ef4:	str	x0, [sp, #136]
  406ef8:	mov	x0, #0x1                   	// #1
  406efc:	str	x0, [sp, #56]
  406f00:	add	x0, sp, #0x38
  406f04:	ldr	w2, [sp, #164]
  406f08:	ldr	w1, [sp, #172]
  406f0c:	bl	406978 <ferror@plt+0x3fc8>
  406f10:	b	406f2c <ferror@plt+0x457c>
  406f14:	ldr	x1, [sp, #144]
  406f18:	mov	x0, x1
  406f1c:	lsl	x0, x0, #2
  406f20:	add	x0, x0, x1
  406f24:	lsl	x0, x0, #1
  406f28:	str	x0, [sp, #144]
  406f2c:	ldr	x1, [sp, #144]
  406f30:	ldr	x0, [sp, #176]
  406f34:	cmp	x1, x0
  406f38:	b.cc	406f14 <ferror@plt+0x4564>  // b.lo, b.ul, b.last
  406f3c:	str	wzr, [sp, #156]
  406f40:	b	406f68 <ferror@plt+0x45b8>
  406f44:	ldr	x1, [sp, #144]
  406f48:	mov	x0, x1
  406f4c:	lsl	x0, x0, #2
  406f50:	add	x0, x0, x1
  406f54:	lsl	x0, x0, #1
  406f58:	str	x0, [sp, #144]
  406f5c:	ldr	w0, [sp, #156]
  406f60:	add	w0, w0, #0x1
  406f64:	str	w0, [sp, #156]
  406f68:	ldr	w1, [sp, #156]
  406f6c:	ldr	w0, [sp, #160]
  406f70:	cmp	w1, w0
  406f74:	b.lt	406f44 <ferror@plt+0x4594>  // b.tstop
  406f78:	ldr	x2, [sp, #176]
  406f7c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406f80:	movk	x0, #0xcccd
  406f84:	umulh	x0, x2, x0
  406f88:	lsr	x1, x0, #3
  406f8c:	mov	x0, x1
  406f90:	lsl	x0, x0, #2
  406f94:	add	x0, x0, x1
  406f98:	lsl	x0, x0, #1
  406f9c:	sub	x1, x2, x0
  406fa0:	mov	w0, w1
  406fa4:	str	w0, [sp, #92]
  406fa8:	ldr	x1, [sp, #144]
  406fac:	ldr	x0, [sp, #136]
  406fb0:	udiv	x0, x1, x0
  406fb4:	str	x0, [sp, #80]
  406fb8:	ldr	x1, [sp, #176]
  406fbc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406fc0:	movk	x0, #0xcccd
  406fc4:	umulh	x0, x1, x0
  406fc8:	lsr	x0, x0, #3
  406fcc:	str	x0, [sp, #176]
  406fd0:	ldr	x1, [sp, #136]
  406fd4:	mov	x0, x1
  406fd8:	lsl	x0, x0, #2
  406fdc:	add	x0, x0, x1
  406fe0:	lsl	x0, x0, #1
  406fe4:	str	x0, [sp, #136]
  406fe8:	ldr	w0, [sp, #92]
  406fec:	cmp	w0, #0x0
  406ff0:	b.eq	407014 <ferror@plt+0x4664>  // b.none
  406ff4:	ldr	x1, [sp, #56]
  406ff8:	ldr	w0, [sp, #92]
  406ffc:	ldr	x2, [sp, #80]
  407000:	udiv	x0, x2, x0
  407004:	udiv	x1, x1, x0
  407008:	ldr	x0, [sp, #64]
  40700c:	add	x0, x1, x0
  407010:	str	x0, [sp, #64]
  407014:	ldr	x0, [sp, #176]
  407018:	cmp	x0, #0x0
  40701c:	b.ne	406f78 <ferror@plt+0x45c8>  // b.any
  407020:	b	407030 <ferror@plt+0x4680>
  407024:	nop
  407028:	b	407030 <ferror@plt+0x4680>
  40702c:	nop
  407030:	ldr	x1, [sp, #64]
  407034:	ldr	x0, [sp, #32]
  407038:	str	x1, [x0]
  40703c:	ldr	w0, [sp, #168]
  407040:	cmp	w0, #0x0
  407044:	b.ge	40705c <ferror@plt+0x46ac>  // b.tcont
  407048:	bl	402900 <__errno_location@plt>
  40704c:	mov	x1, x0
  407050:	ldr	w0, [sp, #168]
  407054:	neg	w0, w0
  407058:	str	w0, [x1]
  40705c:	ldr	w0, [sp, #168]
  407060:	ldp	x29, x30, [sp], #192
  407064:	ret
  407068:	stp	x29, x30, [sp, #-32]!
  40706c:	mov	x29, sp
  407070:	str	x0, [sp, #24]
  407074:	str	x1, [sp, #16]
  407078:	mov	x2, #0x0                   	// #0
  40707c:	ldr	x1, [sp, #16]
  407080:	ldr	x0, [sp, #24]
  407084:	bl	4069f8 <ferror@plt+0x4048>
  407088:	ldp	x29, x30, [sp], #32
  40708c:	ret
  407090:	stp	x29, x30, [sp, #-48]!
  407094:	mov	x29, sp
  407098:	str	x0, [sp, #24]
  40709c:	str	x1, [sp, #16]
  4070a0:	ldr	x0, [sp, #24]
  4070a4:	str	x0, [sp, #40]
  4070a8:	b	4070b8 <ferror@plt+0x4708>
  4070ac:	ldr	x0, [sp, #40]
  4070b0:	add	x0, x0, #0x1
  4070b4:	str	x0, [sp, #40]
  4070b8:	ldr	x0, [sp, #40]
  4070bc:	cmp	x0, #0x0
  4070c0:	b.eq	407104 <ferror@plt+0x4754>  // b.none
  4070c4:	ldr	x0, [sp, #40]
  4070c8:	ldrsb	w0, [x0]
  4070cc:	cmp	w0, #0x0
  4070d0:	b.eq	407104 <ferror@plt+0x4754>  // b.none
  4070d4:	bl	4026f0 <__ctype_b_loc@plt>
  4070d8:	ldr	x1, [x0]
  4070dc:	ldr	x0, [sp, #40]
  4070e0:	ldrsb	w0, [x0]
  4070e4:	and	w0, w0, #0xff
  4070e8:	and	x0, x0, #0xff
  4070ec:	lsl	x0, x0, #1
  4070f0:	add	x0, x1, x0
  4070f4:	ldrh	w0, [x0]
  4070f8:	and	w0, w0, #0x800
  4070fc:	cmp	w0, #0x0
  407100:	b.ne	4070ac <ferror@plt+0x46fc>  // b.any
  407104:	ldr	x0, [sp, #16]
  407108:	cmp	x0, #0x0
  40710c:	b.eq	40711c <ferror@plt+0x476c>  // b.none
  407110:	ldr	x0, [sp, #16]
  407114:	ldr	x1, [sp, #40]
  407118:	str	x1, [x0]
  40711c:	ldr	x0, [sp, #40]
  407120:	cmp	x0, #0x0
  407124:	b.eq	407150 <ferror@plt+0x47a0>  // b.none
  407128:	ldr	x1, [sp, #40]
  40712c:	ldr	x0, [sp, #24]
  407130:	cmp	x1, x0
  407134:	b.ls	407150 <ferror@plt+0x47a0>  // b.plast
  407138:	ldr	x0, [sp, #40]
  40713c:	ldrsb	w0, [x0]
  407140:	cmp	w0, #0x0
  407144:	b.ne	407150 <ferror@plt+0x47a0>  // b.any
  407148:	mov	w0, #0x1                   	// #1
  40714c:	b	407154 <ferror@plt+0x47a4>
  407150:	mov	w0, #0x0                   	// #0
  407154:	ldp	x29, x30, [sp], #48
  407158:	ret
  40715c:	stp	x29, x30, [sp, #-48]!
  407160:	mov	x29, sp
  407164:	str	x0, [sp, #24]
  407168:	str	x1, [sp, #16]
  40716c:	ldr	x0, [sp, #24]
  407170:	str	x0, [sp, #40]
  407174:	b	407184 <ferror@plt+0x47d4>
  407178:	ldr	x0, [sp, #40]
  40717c:	add	x0, x0, #0x1
  407180:	str	x0, [sp, #40]
  407184:	ldr	x0, [sp, #40]
  407188:	cmp	x0, #0x0
  40718c:	b.eq	4071d0 <ferror@plt+0x4820>  // b.none
  407190:	ldr	x0, [sp, #40]
  407194:	ldrsb	w0, [x0]
  407198:	cmp	w0, #0x0
  40719c:	b.eq	4071d0 <ferror@plt+0x4820>  // b.none
  4071a0:	bl	4026f0 <__ctype_b_loc@plt>
  4071a4:	ldr	x1, [x0]
  4071a8:	ldr	x0, [sp, #40]
  4071ac:	ldrsb	w0, [x0]
  4071b0:	and	w0, w0, #0xff
  4071b4:	and	x0, x0, #0xff
  4071b8:	lsl	x0, x0, #1
  4071bc:	add	x0, x1, x0
  4071c0:	ldrh	w0, [x0]
  4071c4:	and	w0, w0, #0x1000
  4071c8:	cmp	w0, #0x0
  4071cc:	b.ne	407178 <ferror@plt+0x47c8>  // b.any
  4071d0:	ldr	x0, [sp, #16]
  4071d4:	cmp	x0, #0x0
  4071d8:	b.eq	4071e8 <ferror@plt+0x4838>  // b.none
  4071dc:	ldr	x0, [sp, #16]
  4071e0:	ldr	x1, [sp, #40]
  4071e4:	str	x1, [x0]
  4071e8:	ldr	x0, [sp, #40]
  4071ec:	cmp	x0, #0x0
  4071f0:	b.eq	40721c <ferror@plt+0x486c>  // b.none
  4071f4:	ldr	x1, [sp, #40]
  4071f8:	ldr	x0, [sp, #24]
  4071fc:	cmp	x1, x0
  407200:	b.ls	40721c <ferror@plt+0x486c>  // b.plast
  407204:	ldr	x0, [sp, #40]
  407208:	ldrsb	w0, [x0]
  40720c:	cmp	w0, #0x0
  407210:	b.ne	40721c <ferror@plt+0x486c>  // b.any
  407214:	mov	w0, #0x1                   	// #1
  407218:	b	407220 <ferror@plt+0x4870>
  40721c:	mov	w0, #0x0                   	// #0
  407220:	ldp	x29, x30, [sp], #48
  407224:	ret
  407228:	stp	x29, x30, [sp, #-256]!
  40722c:	mov	x29, sp
  407230:	str	x0, [sp, #24]
  407234:	str	x1, [sp, #16]
  407238:	str	x2, [sp, #208]
  40723c:	str	x3, [sp, #216]
  407240:	str	x4, [sp, #224]
  407244:	str	x5, [sp, #232]
  407248:	str	x6, [sp, #240]
  40724c:	str	x7, [sp, #248]
  407250:	str	q0, [sp, #80]
  407254:	str	q1, [sp, #96]
  407258:	str	q2, [sp, #112]
  40725c:	str	q3, [sp, #128]
  407260:	str	q4, [sp, #144]
  407264:	str	q5, [sp, #160]
  407268:	str	q6, [sp, #176]
  40726c:	str	q7, [sp, #192]
  407270:	add	x0, sp, #0x100
  407274:	str	x0, [sp, #32]
  407278:	add	x0, sp, #0x100
  40727c:	str	x0, [sp, #40]
  407280:	add	x0, sp, #0xd0
  407284:	str	x0, [sp, #48]
  407288:	mov	w0, #0xffffffd0            	// #-48
  40728c:	str	w0, [sp, #56]
  407290:	mov	w0, #0xffffff80            	// #-128
  407294:	str	w0, [sp, #60]
  407298:	ldr	w1, [sp, #56]
  40729c:	ldr	x0, [sp, #32]
  4072a0:	cmp	w1, #0x0
  4072a4:	b.lt	4072b8 <ferror@plt+0x4908>  // b.tstop
  4072a8:	add	x1, x0, #0xf
  4072ac:	and	x1, x1, #0xfffffffffffffff8
  4072b0:	str	x1, [sp, #32]
  4072b4:	b	4072e8 <ferror@plt+0x4938>
  4072b8:	add	w2, w1, #0x8
  4072bc:	str	w2, [sp, #56]
  4072c0:	ldr	w2, [sp, #56]
  4072c4:	cmp	w2, #0x0
  4072c8:	b.le	4072dc <ferror@plt+0x492c>
  4072cc:	add	x1, x0, #0xf
  4072d0:	and	x1, x1, #0xfffffffffffffff8
  4072d4:	str	x1, [sp, #32]
  4072d8:	b	4072e8 <ferror@plt+0x4938>
  4072dc:	ldr	x2, [sp, #40]
  4072e0:	sxtw	x0, w1
  4072e4:	add	x0, x2, x0
  4072e8:	ldr	x0, [x0]
  4072ec:	str	x0, [sp, #72]
  4072f0:	ldr	x0, [sp, #72]
  4072f4:	cmp	x0, #0x0
  4072f8:	b.eq	407398 <ferror@plt+0x49e8>  // b.none
  4072fc:	ldr	w1, [sp, #56]
  407300:	ldr	x0, [sp, #32]
  407304:	cmp	w1, #0x0
  407308:	b.lt	40731c <ferror@plt+0x496c>  // b.tstop
  40730c:	add	x1, x0, #0xf
  407310:	and	x1, x1, #0xfffffffffffffff8
  407314:	str	x1, [sp, #32]
  407318:	b	40734c <ferror@plt+0x499c>
  40731c:	add	w2, w1, #0x8
  407320:	str	w2, [sp, #56]
  407324:	ldr	w2, [sp, #56]
  407328:	cmp	w2, #0x0
  40732c:	b.le	407340 <ferror@plt+0x4990>
  407330:	add	x1, x0, #0xf
  407334:	and	x1, x1, #0xfffffffffffffff8
  407338:	str	x1, [sp, #32]
  40733c:	b	40734c <ferror@plt+0x499c>
  407340:	ldr	x2, [sp, #40]
  407344:	sxtw	x0, w1
  407348:	add	x0, x2, x0
  40734c:	ldr	x0, [x0]
  407350:	str	x0, [sp, #64]
  407354:	ldr	x0, [sp, #64]
  407358:	cmp	x0, #0x0
  40735c:	b.eq	4073a0 <ferror@plt+0x49f0>  // b.none
  407360:	ldr	x1, [sp, #72]
  407364:	ldr	x0, [sp, #24]
  407368:	bl	4026c0 <strcmp@plt>
  40736c:	cmp	w0, #0x0
  407370:	b.ne	40737c <ferror@plt+0x49cc>  // b.any
  407374:	mov	w0, #0x1                   	// #1
  407378:	b	4073c8 <ferror@plt+0x4a18>
  40737c:	ldr	x1, [sp, #64]
  407380:	ldr	x0, [sp, #24]
  407384:	bl	4026c0 <strcmp@plt>
  407388:	cmp	w0, #0x0
  40738c:	b.ne	407298 <ferror@plt+0x48e8>  // b.any
  407390:	mov	w0, #0x0                   	// #0
  407394:	b	4073c8 <ferror@plt+0x4a18>
  407398:	nop
  40739c:	b	4073a4 <ferror@plt+0x49f4>
  4073a0:	nop
  4073a4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4073a8:	add	x0, x0, #0x3ac
  4073ac:	ldr	w4, [x0]
  4073b0:	ldr	x3, [sp, #24]
  4073b4:	ldr	x2, [sp, #16]
  4073b8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4073bc:	add	x1, x0, #0xe78
  4073c0:	mov	w0, w4
  4073c4:	bl	4028a0 <errx@plt>
  4073c8:	ldp	x29, x30, [sp], #256
  4073cc:	ret
  4073d0:	sub	sp, sp, #0x20
  4073d4:	str	x0, [sp, #24]
  4073d8:	str	x1, [sp, #16]
  4073dc:	str	w2, [sp, #12]
  4073e0:	b	407410 <ferror@plt+0x4a60>
  4073e4:	ldr	x0, [sp, #24]
  4073e8:	ldrsb	w1, [x0]
  4073ec:	ldr	w0, [sp, #12]
  4073f0:	sxtb	w0, w0
  4073f4:	cmp	w1, w0
  4073f8:	b.ne	407404 <ferror@plt+0x4a54>  // b.any
  4073fc:	ldr	x0, [sp, #24]
  407400:	b	407438 <ferror@plt+0x4a88>
  407404:	ldr	x0, [sp, #24]
  407408:	add	x0, x0, #0x1
  40740c:	str	x0, [sp, #24]
  407410:	ldr	x0, [sp, #16]
  407414:	sub	x1, x0, #0x1
  407418:	str	x1, [sp, #16]
  40741c:	cmp	x0, #0x0
  407420:	b.eq	407434 <ferror@plt+0x4a84>  // b.none
  407424:	ldr	x0, [sp, #24]
  407428:	ldrsb	w0, [x0]
  40742c:	cmp	w0, #0x0
  407430:	b.ne	4073e4 <ferror@plt+0x4a34>  // b.any
  407434:	mov	x0, #0x0                   	// #0
  407438:	add	sp, sp, #0x20
  40743c:	ret
  407440:	stp	x29, x30, [sp, #-48]!
  407444:	mov	x29, sp
  407448:	str	x0, [sp, #24]
  40744c:	str	x1, [sp, #16]
  407450:	ldr	x1, [sp, #16]
  407454:	ldr	x0, [sp, #24]
  407458:	bl	407594 <ferror@plt+0x4be4>
  40745c:	str	w0, [sp, #44]
  407460:	ldr	w0, [sp, #44]
  407464:	cmn	w0, #0x8, lsl #12
  407468:	b.lt	40747c <ferror@plt+0x4acc>  // b.tstop
  40746c:	ldr	w1, [sp, #44]
  407470:	mov	w0, #0x7fff                	// #32767
  407474:	cmp	w1, w0
  407478:	b.le	4074b0 <ferror@plt+0x4b00>
  40747c:	bl	402900 <__errno_location@plt>
  407480:	mov	x1, x0
  407484:	mov	w0, #0x22                  	// #34
  407488:	str	w0, [x1]
  40748c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407490:	add	x0, x0, #0x3ac
  407494:	ldr	w4, [x0]
  407498:	ldr	x3, [sp, #24]
  40749c:	ldr	x2, [sp, #16]
  4074a0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4074a4:	add	x1, x0, #0xe78
  4074a8:	mov	w0, w4
  4074ac:	bl	402980 <err@plt>
  4074b0:	ldr	w0, [sp, #44]
  4074b4:	sxth	w0, w0
  4074b8:	ldp	x29, x30, [sp], #48
  4074bc:	ret
  4074c0:	stp	x29, x30, [sp, #-64]!
  4074c4:	mov	x29, sp
  4074c8:	str	x0, [sp, #40]
  4074cc:	str	x1, [sp, #32]
  4074d0:	str	w2, [sp, #28]
  4074d4:	ldr	w2, [sp, #28]
  4074d8:	ldr	x1, [sp, #32]
  4074dc:	ldr	x0, [sp, #40]
  4074e0:	bl	407614 <ferror@plt+0x4c64>
  4074e4:	str	w0, [sp, #60]
  4074e8:	ldr	w1, [sp, #60]
  4074ec:	mov	w0, #0xffff                	// #65535
  4074f0:	cmp	w1, w0
  4074f4:	b.ls	40752c <ferror@plt+0x4b7c>  // b.plast
  4074f8:	bl	402900 <__errno_location@plt>
  4074fc:	mov	x1, x0
  407500:	mov	w0, #0x22                  	// #34
  407504:	str	w0, [x1]
  407508:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  40750c:	add	x0, x0, #0x3ac
  407510:	ldr	w4, [x0]
  407514:	ldr	x3, [sp, #40]
  407518:	ldr	x2, [sp, #32]
  40751c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  407520:	add	x1, x0, #0xe78
  407524:	mov	w0, w4
  407528:	bl	402980 <err@plt>
  40752c:	ldr	w0, [sp, #60]
  407530:	and	w0, w0, #0xffff
  407534:	ldp	x29, x30, [sp], #64
  407538:	ret
  40753c:	stp	x29, x30, [sp, #-32]!
  407540:	mov	x29, sp
  407544:	str	x0, [sp, #24]
  407548:	str	x1, [sp, #16]
  40754c:	mov	w2, #0xa                   	// #10
  407550:	ldr	x1, [sp, #16]
  407554:	ldr	x0, [sp, #24]
  407558:	bl	4074c0 <ferror@plt+0x4b10>
  40755c:	and	w0, w0, #0xffff
  407560:	ldp	x29, x30, [sp], #32
  407564:	ret
  407568:	stp	x29, x30, [sp, #-32]!
  40756c:	mov	x29, sp
  407570:	str	x0, [sp, #24]
  407574:	str	x1, [sp, #16]
  407578:	mov	w2, #0x10                  	// #16
  40757c:	ldr	x1, [sp, #16]
  407580:	ldr	x0, [sp, #24]
  407584:	bl	4074c0 <ferror@plt+0x4b10>
  407588:	and	w0, w0, #0xffff
  40758c:	ldp	x29, x30, [sp], #32
  407590:	ret
  407594:	stp	x29, x30, [sp, #-48]!
  407598:	mov	x29, sp
  40759c:	str	x0, [sp, #24]
  4075a0:	str	x1, [sp, #16]
  4075a4:	ldr	x1, [sp, #16]
  4075a8:	ldr	x0, [sp, #24]
  4075ac:	bl	4076dc <ferror@plt+0x4d2c>
  4075b0:	str	x0, [sp, #40]
  4075b4:	ldr	x1, [sp, #40]
  4075b8:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4075bc:	cmp	x1, x0
  4075c0:	b.lt	4075d4 <ferror@plt+0x4c24>  // b.tstop
  4075c4:	ldr	x1, [sp, #40]
  4075c8:	mov	x0, #0x7fffffff            	// #2147483647
  4075cc:	cmp	x1, x0
  4075d0:	b.le	407608 <ferror@plt+0x4c58>
  4075d4:	bl	402900 <__errno_location@plt>
  4075d8:	mov	x1, x0
  4075dc:	mov	w0, #0x22                  	// #34
  4075e0:	str	w0, [x1]
  4075e4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4075e8:	add	x0, x0, #0x3ac
  4075ec:	ldr	w4, [x0]
  4075f0:	ldr	x3, [sp, #24]
  4075f4:	ldr	x2, [sp, #16]
  4075f8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4075fc:	add	x1, x0, #0xe78
  407600:	mov	w0, w4
  407604:	bl	402980 <err@plt>
  407608:	ldr	x0, [sp, #40]
  40760c:	ldp	x29, x30, [sp], #48
  407610:	ret
  407614:	stp	x29, x30, [sp, #-64]!
  407618:	mov	x29, sp
  40761c:	str	x0, [sp, #40]
  407620:	str	x1, [sp, #32]
  407624:	str	w2, [sp, #28]
  407628:	ldr	w2, [sp, #28]
  40762c:	ldr	x1, [sp, #32]
  407630:	ldr	x0, [sp, #40]
  407634:	bl	4077dc <ferror@plt+0x4e2c>
  407638:	str	x0, [sp, #56]
  40763c:	ldr	x1, [sp, #56]
  407640:	mov	x0, #0xffffffff            	// #4294967295
  407644:	cmp	x1, x0
  407648:	b.ls	407680 <ferror@plt+0x4cd0>  // b.plast
  40764c:	bl	402900 <__errno_location@plt>
  407650:	mov	x1, x0
  407654:	mov	w0, #0x22                  	// #34
  407658:	str	w0, [x1]
  40765c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407660:	add	x0, x0, #0x3ac
  407664:	ldr	w4, [x0]
  407668:	ldr	x3, [sp, #40]
  40766c:	ldr	x2, [sp, #32]
  407670:	adrp	x0, 40a000 <ferror@plt+0x7650>
  407674:	add	x1, x0, #0xe78
  407678:	mov	w0, w4
  40767c:	bl	402980 <err@plt>
  407680:	ldr	x0, [sp, #56]
  407684:	ldp	x29, x30, [sp], #64
  407688:	ret
  40768c:	stp	x29, x30, [sp, #-32]!
  407690:	mov	x29, sp
  407694:	str	x0, [sp, #24]
  407698:	str	x1, [sp, #16]
  40769c:	mov	w2, #0xa                   	// #10
  4076a0:	ldr	x1, [sp, #16]
  4076a4:	ldr	x0, [sp, #24]
  4076a8:	bl	407614 <ferror@plt+0x4c64>
  4076ac:	ldp	x29, x30, [sp], #32
  4076b0:	ret
  4076b4:	stp	x29, x30, [sp, #-32]!
  4076b8:	mov	x29, sp
  4076bc:	str	x0, [sp, #24]
  4076c0:	str	x1, [sp, #16]
  4076c4:	mov	w2, #0x10                  	// #16
  4076c8:	ldr	x1, [sp, #16]
  4076cc:	ldr	x0, [sp, #24]
  4076d0:	bl	407614 <ferror@plt+0x4c64>
  4076d4:	ldp	x29, x30, [sp], #32
  4076d8:	ret
  4076dc:	stp	x29, x30, [sp, #-48]!
  4076e0:	mov	x29, sp
  4076e4:	str	x0, [sp, #24]
  4076e8:	str	x1, [sp, #16]
  4076ec:	str	xzr, [sp, #32]
  4076f0:	bl	402900 <__errno_location@plt>
  4076f4:	str	wzr, [x0]
  4076f8:	ldr	x0, [sp, #24]
  4076fc:	cmp	x0, #0x0
  407700:	b.eq	407770 <ferror@plt+0x4dc0>  // b.none
  407704:	ldr	x0, [sp, #24]
  407708:	ldrsb	w0, [x0]
  40770c:	cmp	w0, #0x0
  407710:	b.eq	407770 <ferror@plt+0x4dc0>  // b.none
  407714:	add	x0, sp, #0x20
  407718:	mov	w2, #0xa                   	// #10
  40771c:	mov	x1, x0
  407720:	ldr	x0, [sp, #24]
  407724:	bl	4023b0 <strtoimax@plt>
  407728:	str	x0, [sp, #40]
  40772c:	bl	402900 <__errno_location@plt>
  407730:	ldr	w0, [x0]
  407734:	cmp	w0, #0x0
  407738:	b.ne	407778 <ferror@plt+0x4dc8>  // b.any
  40773c:	ldr	x0, [sp, #32]
  407740:	ldr	x1, [sp, #24]
  407744:	cmp	x1, x0
  407748:	b.eq	407778 <ferror@plt+0x4dc8>  // b.none
  40774c:	ldr	x0, [sp, #32]
  407750:	cmp	x0, #0x0
  407754:	b.eq	407768 <ferror@plt+0x4db8>  // b.none
  407758:	ldr	x0, [sp, #32]
  40775c:	ldrsb	w0, [x0]
  407760:	cmp	w0, #0x0
  407764:	b.ne	407778 <ferror@plt+0x4dc8>  // b.any
  407768:	ldr	x0, [sp, #40]
  40776c:	b	4077d4 <ferror@plt+0x4e24>
  407770:	nop
  407774:	b	40777c <ferror@plt+0x4dcc>
  407778:	nop
  40777c:	bl	402900 <__errno_location@plt>
  407780:	ldr	w0, [x0]
  407784:	cmp	w0, #0x22
  407788:	b.ne	4077b0 <ferror@plt+0x4e00>  // b.any
  40778c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407790:	add	x0, x0, #0x3ac
  407794:	ldr	w4, [x0]
  407798:	ldr	x3, [sp, #24]
  40779c:	ldr	x2, [sp, #16]
  4077a0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4077a4:	add	x1, x0, #0xe78
  4077a8:	mov	w0, w4
  4077ac:	bl	402980 <err@plt>
  4077b0:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4077b4:	add	x0, x0, #0x3ac
  4077b8:	ldr	w4, [x0]
  4077bc:	ldr	x3, [sp, #24]
  4077c0:	ldr	x2, [sp, #16]
  4077c4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4077c8:	add	x1, x0, #0xe78
  4077cc:	mov	w0, w4
  4077d0:	bl	4028a0 <errx@plt>
  4077d4:	ldp	x29, x30, [sp], #48
  4077d8:	ret
  4077dc:	stp	x29, x30, [sp, #-64]!
  4077e0:	mov	x29, sp
  4077e4:	str	x0, [sp, #40]
  4077e8:	str	x1, [sp, #32]
  4077ec:	str	w2, [sp, #28]
  4077f0:	str	xzr, [sp, #48]
  4077f4:	bl	402900 <__errno_location@plt>
  4077f8:	str	wzr, [x0]
  4077fc:	ldr	x0, [sp, #40]
  407800:	cmp	x0, #0x0
  407804:	b.eq	407874 <ferror@plt+0x4ec4>  // b.none
  407808:	ldr	x0, [sp, #40]
  40780c:	ldrsb	w0, [x0]
  407810:	cmp	w0, #0x0
  407814:	b.eq	407874 <ferror@plt+0x4ec4>  // b.none
  407818:	add	x0, sp, #0x30
  40781c:	ldr	w2, [sp, #28]
  407820:	mov	x1, x0
  407824:	ldr	x0, [sp, #40]
  407828:	bl	402680 <strtoumax@plt>
  40782c:	str	x0, [sp, #56]
  407830:	bl	402900 <__errno_location@plt>
  407834:	ldr	w0, [x0]
  407838:	cmp	w0, #0x0
  40783c:	b.ne	40787c <ferror@plt+0x4ecc>  // b.any
  407840:	ldr	x0, [sp, #48]
  407844:	ldr	x1, [sp, #40]
  407848:	cmp	x1, x0
  40784c:	b.eq	40787c <ferror@plt+0x4ecc>  // b.none
  407850:	ldr	x0, [sp, #48]
  407854:	cmp	x0, #0x0
  407858:	b.eq	40786c <ferror@plt+0x4ebc>  // b.none
  40785c:	ldr	x0, [sp, #48]
  407860:	ldrsb	w0, [x0]
  407864:	cmp	w0, #0x0
  407868:	b.ne	40787c <ferror@plt+0x4ecc>  // b.any
  40786c:	ldr	x0, [sp, #56]
  407870:	b	4078d8 <ferror@plt+0x4f28>
  407874:	nop
  407878:	b	407880 <ferror@plt+0x4ed0>
  40787c:	nop
  407880:	bl	402900 <__errno_location@plt>
  407884:	ldr	w0, [x0]
  407888:	cmp	w0, #0x22
  40788c:	b.ne	4078b4 <ferror@plt+0x4f04>  // b.any
  407890:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407894:	add	x0, x0, #0x3ac
  407898:	ldr	w4, [x0]
  40789c:	ldr	x3, [sp, #40]
  4078a0:	ldr	x2, [sp, #32]
  4078a4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4078a8:	add	x1, x0, #0xe78
  4078ac:	mov	w0, w4
  4078b0:	bl	402980 <err@plt>
  4078b4:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4078b8:	add	x0, x0, #0x3ac
  4078bc:	ldr	w4, [x0]
  4078c0:	ldr	x3, [sp, #40]
  4078c4:	ldr	x2, [sp, #32]
  4078c8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4078cc:	add	x1, x0, #0xe78
  4078d0:	mov	w0, w4
  4078d4:	bl	4028a0 <errx@plt>
  4078d8:	ldp	x29, x30, [sp], #64
  4078dc:	ret
  4078e0:	stp	x29, x30, [sp, #-32]!
  4078e4:	mov	x29, sp
  4078e8:	str	x0, [sp, #24]
  4078ec:	str	x1, [sp, #16]
  4078f0:	mov	w2, #0xa                   	// #10
  4078f4:	ldr	x1, [sp, #16]
  4078f8:	ldr	x0, [sp, #24]
  4078fc:	bl	4077dc <ferror@plt+0x4e2c>
  407900:	ldp	x29, x30, [sp], #32
  407904:	ret
  407908:	stp	x29, x30, [sp, #-32]!
  40790c:	mov	x29, sp
  407910:	str	x0, [sp, #24]
  407914:	str	x1, [sp, #16]
  407918:	mov	w2, #0x10                  	// #16
  40791c:	ldr	x1, [sp, #16]
  407920:	ldr	x0, [sp, #24]
  407924:	bl	4077dc <ferror@plt+0x4e2c>
  407928:	ldp	x29, x30, [sp], #32
  40792c:	ret
  407930:	stp	x29, x30, [sp, #-48]!
  407934:	mov	x29, sp
  407938:	str	x0, [sp, #24]
  40793c:	str	x1, [sp, #16]
  407940:	str	xzr, [sp, #32]
  407944:	bl	402900 <__errno_location@plt>
  407948:	str	wzr, [x0]
  40794c:	ldr	x0, [sp, #24]
  407950:	cmp	x0, #0x0
  407954:	b.eq	4079c0 <ferror@plt+0x5010>  // b.none
  407958:	ldr	x0, [sp, #24]
  40795c:	ldrsb	w0, [x0]
  407960:	cmp	w0, #0x0
  407964:	b.eq	4079c0 <ferror@plt+0x5010>  // b.none
  407968:	add	x0, sp, #0x20
  40796c:	mov	x1, x0
  407970:	ldr	x0, [sp, #24]
  407974:	bl	4023e0 <strtod@plt>
  407978:	str	d0, [sp, #40]
  40797c:	bl	402900 <__errno_location@plt>
  407980:	ldr	w0, [x0]
  407984:	cmp	w0, #0x0
  407988:	b.ne	4079c8 <ferror@plt+0x5018>  // b.any
  40798c:	ldr	x0, [sp, #32]
  407990:	ldr	x1, [sp, #24]
  407994:	cmp	x1, x0
  407998:	b.eq	4079c8 <ferror@plt+0x5018>  // b.none
  40799c:	ldr	x0, [sp, #32]
  4079a0:	cmp	x0, #0x0
  4079a4:	b.eq	4079b8 <ferror@plt+0x5008>  // b.none
  4079a8:	ldr	x0, [sp, #32]
  4079ac:	ldrsb	w0, [x0]
  4079b0:	cmp	w0, #0x0
  4079b4:	b.ne	4079c8 <ferror@plt+0x5018>  // b.any
  4079b8:	ldr	d0, [sp, #40]
  4079bc:	b	407a24 <ferror@plt+0x5074>
  4079c0:	nop
  4079c4:	b	4079cc <ferror@plt+0x501c>
  4079c8:	nop
  4079cc:	bl	402900 <__errno_location@plt>
  4079d0:	ldr	w0, [x0]
  4079d4:	cmp	w0, #0x22
  4079d8:	b.ne	407a00 <ferror@plt+0x5050>  // b.any
  4079dc:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  4079e0:	add	x0, x0, #0x3ac
  4079e4:	ldr	w4, [x0]
  4079e8:	ldr	x3, [sp, #24]
  4079ec:	ldr	x2, [sp, #16]
  4079f0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4079f4:	add	x1, x0, #0xe78
  4079f8:	mov	w0, w4
  4079fc:	bl	402980 <err@plt>
  407a00:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407a04:	add	x0, x0, #0x3ac
  407a08:	ldr	w4, [x0]
  407a0c:	ldr	x3, [sp, #24]
  407a10:	ldr	x2, [sp, #16]
  407a14:	adrp	x0, 40a000 <ferror@plt+0x7650>
  407a18:	add	x1, x0, #0xe78
  407a1c:	mov	w0, w4
  407a20:	bl	4028a0 <errx@plt>
  407a24:	ldp	x29, x30, [sp], #48
  407a28:	ret
  407a2c:	stp	x29, x30, [sp, #-48]!
  407a30:	mov	x29, sp
  407a34:	str	x0, [sp, #24]
  407a38:	str	x1, [sp, #16]
  407a3c:	str	xzr, [sp, #32]
  407a40:	bl	402900 <__errno_location@plt>
  407a44:	str	wzr, [x0]
  407a48:	ldr	x0, [sp, #24]
  407a4c:	cmp	x0, #0x0
  407a50:	b.eq	407ac0 <ferror@plt+0x5110>  // b.none
  407a54:	ldr	x0, [sp, #24]
  407a58:	ldrsb	w0, [x0]
  407a5c:	cmp	w0, #0x0
  407a60:	b.eq	407ac0 <ferror@plt+0x5110>  // b.none
  407a64:	add	x0, sp, #0x20
  407a68:	mov	w2, #0xa                   	// #10
  407a6c:	mov	x1, x0
  407a70:	ldr	x0, [sp, #24]
  407a74:	bl	402700 <strtol@plt>
  407a78:	str	x0, [sp, #40]
  407a7c:	bl	402900 <__errno_location@plt>
  407a80:	ldr	w0, [x0]
  407a84:	cmp	w0, #0x0
  407a88:	b.ne	407ac8 <ferror@plt+0x5118>  // b.any
  407a8c:	ldr	x0, [sp, #32]
  407a90:	ldr	x1, [sp, #24]
  407a94:	cmp	x1, x0
  407a98:	b.eq	407ac8 <ferror@plt+0x5118>  // b.none
  407a9c:	ldr	x0, [sp, #32]
  407aa0:	cmp	x0, #0x0
  407aa4:	b.eq	407ab8 <ferror@plt+0x5108>  // b.none
  407aa8:	ldr	x0, [sp, #32]
  407aac:	ldrsb	w0, [x0]
  407ab0:	cmp	w0, #0x0
  407ab4:	b.ne	407ac8 <ferror@plt+0x5118>  // b.any
  407ab8:	ldr	x0, [sp, #40]
  407abc:	b	407b24 <ferror@plt+0x5174>
  407ac0:	nop
  407ac4:	b	407acc <ferror@plt+0x511c>
  407ac8:	nop
  407acc:	bl	402900 <__errno_location@plt>
  407ad0:	ldr	w0, [x0]
  407ad4:	cmp	w0, #0x22
  407ad8:	b.ne	407b00 <ferror@plt+0x5150>  // b.any
  407adc:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407ae0:	add	x0, x0, #0x3ac
  407ae4:	ldr	w4, [x0]
  407ae8:	ldr	x3, [sp, #24]
  407aec:	ldr	x2, [sp, #16]
  407af0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  407af4:	add	x1, x0, #0xe78
  407af8:	mov	w0, w4
  407afc:	bl	402980 <err@plt>
  407b00:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407b04:	add	x0, x0, #0x3ac
  407b08:	ldr	w4, [x0]
  407b0c:	ldr	x3, [sp, #24]
  407b10:	ldr	x2, [sp, #16]
  407b14:	adrp	x0, 40a000 <ferror@plt+0x7650>
  407b18:	add	x1, x0, #0xe78
  407b1c:	mov	w0, w4
  407b20:	bl	4028a0 <errx@plt>
  407b24:	ldp	x29, x30, [sp], #48
  407b28:	ret
  407b2c:	stp	x29, x30, [sp, #-48]!
  407b30:	mov	x29, sp
  407b34:	str	x0, [sp, #24]
  407b38:	str	x1, [sp, #16]
  407b3c:	str	xzr, [sp, #32]
  407b40:	bl	402900 <__errno_location@plt>
  407b44:	str	wzr, [x0]
  407b48:	ldr	x0, [sp, #24]
  407b4c:	cmp	x0, #0x0
  407b50:	b.eq	407bc0 <ferror@plt+0x5210>  // b.none
  407b54:	ldr	x0, [sp, #24]
  407b58:	ldrsb	w0, [x0]
  407b5c:	cmp	w0, #0x0
  407b60:	b.eq	407bc0 <ferror@plt+0x5210>  // b.none
  407b64:	add	x0, sp, #0x20
  407b68:	mov	w2, #0xa                   	// #10
  407b6c:	mov	x1, x0
  407b70:	ldr	x0, [sp, #24]
  407b74:	bl	402330 <strtoul@plt>
  407b78:	str	x0, [sp, #40]
  407b7c:	bl	402900 <__errno_location@plt>
  407b80:	ldr	w0, [x0]
  407b84:	cmp	w0, #0x0
  407b88:	b.ne	407bc8 <ferror@plt+0x5218>  // b.any
  407b8c:	ldr	x0, [sp, #32]
  407b90:	ldr	x1, [sp, #24]
  407b94:	cmp	x1, x0
  407b98:	b.eq	407bc8 <ferror@plt+0x5218>  // b.none
  407b9c:	ldr	x0, [sp, #32]
  407ba0:	cmp	x0, #0x0
  407ba4:	b.eq	407bb8 <ferror@plt+0x5208>  // b.none
  407ba8:	ldr	x0, [sp, #32]
  407bac:	ldrsb	w0, [x0]
  407bb0:	cmp	w0, #0x0
  407bb4:	b.ne	407bc8 <ferror@plt+0x5218>  // b.any
  407bb8:	ldr	x0, [sp, #40]
  407bbc:	b	407c24 <ferror@plt+0x5274>
  407bc0:	nop
  407bc4:	b	407bcc <ferror@plt+0x521c>
  407bc8:	nop
  407bcc:	bl	402900 <__errno_location@plt>
  407bd0:	ldr	w0, [x0]
  407bd4:	cmp	w0, #0x22
  407bd8:	b.ne	407c00 <ferror@plt+0x5250>  // b.any
  407bdc:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407be0:	add	x0, x0, #0x3ac
  407be4:	ldr	w4, [x0]
  407be8:	ldr	x3, [sp, #24]
  407bec:	ldr	x2, [sp, #16]
  407bf0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  407bf4:	add	x1, x0, #0xe78
  407bf8:	mov	w0, w4
  407bfc:	bl	402980 <err@plt>
  407c00:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407c04:	add	x0, x0, #0x3ac
  407c08:	ldr	w4, [x0]
  407c0c:	ldr	x3, [sp, #24]
  407c10:	ldr	x2, [sp, #16]
  407c14:	adrp	x0, 40a000 <ferror@plt+0x7650>
  407c18:	add	x1, x0, #0xe78
  407c1c:	mov	w0, w4
  407c20:	bl	4028a0 <errx@plt>
  407c24:	ldp	x29, x30, [sp], #48
  407c28:	ret
  407c2c:	stp	x29, x30, [sp, #-48]!
  407c30:	mov	x29, sp
  407c34:	str	x0, [sp, #24]
  407c38:	str	x1, [sp, #16]
  407c3c:	add	x0, sp, #0x28
  407c40:	mov	x1, x0
  407c44:	ldr	x0, [sp, #24]
  407c48:	bl	407068 <ferror@plt+0x46b8>
  407c4c:	cmp	w0, #0x0
  407c50:	b.ne	407c5c <ferror@plt+0x52ac>  // b.any
  407c54:	ldr	x0, [sp, #40]
  407c58:	b	407cb4 <ferror@plt+0x5304>
  407c5c:	bl	402900 <__errno_location@plt>
  407c60:	ldr	w0, [x0]
  407c64:	cmp	w0, #0x0
  407c68:	b.eq	407c90 <ferror@plt+0x52e0>  // b.none
  407c6c:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407c70:	add	x0, x0, #0x3ac
  407c74:	ldr	w4, [x0]
  407c78:	ldr	x3, [sp, #24]
  407c7c:	ldr	x2, [sp, #16]
  407c80:	adrp	x0, 40a000 <ferror@plt+0x7650>
  407c84:	add	x1, x0, #0xe78
  407c88:	mov	w0, w4
  407c8c:	bl	402980 <err@plt>
  407c90:	adrp	x0, 41d000 <ferror@plt+0x1a650>
  407c94:	add	x0, x0, #0x3ac
  407c98:	ldr	w4, [x0]
  407c9c:	ldr	x3, [sp, #24]
  407ca0:	ldr	x2, [sp, #16]
  407ca4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  407ca8:	add	x1, x0, #0xe78
  407cac:	mov	w0, w4
  407cb0:	bl	4028a0 <errx@plt>
  407cb4:	ldp	x29, x30, [sp], #48
  407cb8:	ret
  407cbc:	stp	x29, x30, [sp, #-64]!
  407cc0:	mov	x29, sp
  407cc4:	str	x0, [sp, #40]
  407cc8:	str	x1, [sp, #32]
  407ccc:	str	x2, [sp, #24]
  407cd0:	ldr	x1, [sp, #24]
  407cd4:	ldr	x0, [sp, #40]
  407cd8:	bl	407930 <ferror@plt+0x4f80>
  407cdc:	str	d0, [sp, #56]
  407ce0:	ldr	d0, [sp, #56]
  407ce4:	fcvtzs	d0, d0
  407ce8:	ldr	x0, [sp, #32]
  407cec:	str	d0, [x0]
  407cf0:	ldr	x0, [sp, #32]
  407cf4:	ldr	d0, [x0]
  407cf8:	scvtf	d0, d0
  407cfc:	ldr	d1, [sp, #56]
  407d00:	fsub	d0, d1, d0
  407d04:	mov	x0, #0x848000000000        	// #145685290680320
  407d08:	movk	x0, #0x412e, lsl #48
  407d0c:	fmov	d1, x0
  407d10:	fmul	d0, d0, d1
  407d14:	fcvtzs	d0, d0
  407d18:	ldr	x0, [sp, #32]
  407d1c:	str	d0, [x0, #8]
  407d20:	nop
  407d24:	ldp	x29, x30, [sp], #64
  407d28:	ret
  407d2c:	sub	sp, sp, #0x20
  407d30:	str	w0, [sp, #12]
  407d34:	str	x1, [sp]
  407d38:	strh	wzr, [sp, #30]
  407d3c:	ldr	w0, [sp, #12]
  407d40:	and	w0, w0, #0xf000
  407d44:	cmp	w0, #0x4, lsl #12
  407d48:	b.ne	407d70 <ferror@plt+0x53c0>  // b.any
  407d4c:	ldrh	w0, [sp, #30]
  407d50:	add	w1, w0, #0x1
  407d54:	strh	w1, [sp, #30]
  407d58:	and	x0, x0, #0xffff
  407d5c:	ldr	x1, [sp]
  407d60:	add	x0, x1, x0
  407d64:	mov	w1, #0x64                  	// #100
  407d68:	strb	w1, [x0]
  407d6c:	b	407ea4 <ferror@plt+0x54f4>
  407d70:	ldr	w0, [sp, #12]
  407d74:	and	w0, w0, #0xf000
  407d78:	cmp	w0, #0xa, lsl #12
  407d7c:	b.ne	407da4 <ferror@plt+0x53f4>  // b.any
  407d80:	ldrh	w0, [sp, #30]
  407d84:	add	w1, w0, #0x1
  407d88:	strh	w1, [sp, #30]
  407d8c:	and	x0, x0, #0xffff
  407d90:	ldr	x1, [sp]
  407d94:	add	x0, x1, x0
  407d98:	mov	w1, #0x6c                  	// #108
  407d9c:	strb	w1, [x0]
  407da0:	b	407ea4 <ferror@plt+0x54f4>
  407da4:	ldr	w0, [sp, #12]
  407da8:	and	w0, w0, #0xf000
  407dac:	cmp	w0, #0x2, lsl #12
  407db0:	b.ne	407dd8 <ferror@plt+0x5428>  // b.any
  407db4:	ldrh	w0, [sp, #30]
  407db8:	add	w1, w0, #0x1
  407dbc:	strh	w1, [sp, #30]
  407dc0:	and	x0, x0, #0xffff
  407dc4:	ldr	x1, [sp]
  407dc8:	add	x0, x1, x0
  407dcc:	mov	w1, #0x63                  	// #99
  407dd0:	strb	w1, [x0]
  407dd4:	b	407ea4 <ferror@plt+0x54f4>
  407dd8:	ldr	w0, [sp, #12]
  407ddc:	and	w0, w0, #0xf000
  407de0:	cmp	w0, #0x6, lsl #12
  407de4:	b.ne	407e0c <ferror@plt+0x545c>  // b.any
  407de8:	ldrh	w0, [sp, #30]
  407dec:	add	w1, w0, #0x1
  407df0:	strh	w1, [sp, #30]
  407df4:	and	x0, x0, #0xffff
  407df8:	ldr	x1, [sp]
  407dfc:	add	x0, x1, x0
  407e00:	mov	w1, #0x62                  	// #98
  407e04:	strb	w1, [x0]
  407e08:	b	407ea4 <ferror@plt+0x54f4>
  407e0c:	ldr	w0, [sp, #12]
  407e10:	and	w0, w0, #0xf000
  407e14:	cmp	w0, #0xc, lsl #12
  407e18:	b.ne	407e40 <ferror@plt+0x5490>  // b.any
  407e1c:	ldrh	w0, [sp, #30]
  407e20:	add	w1, w0, #0x1
  407e24:	strh	w1, [sp, #30]
  407e28:	and	x0, x0, #0xffff
  407e2c:	ldr	x1, [sp]
  407e30:	add	x0, x1, x0
  407e34:	mov	w1, #0x73                  	// #115
  407e38:	strb	w1, [x0]
  407e3c:	b	407ea4 <ferror@plt+0x54f4>
  407e40:	ldr	w0, [sp, #12]
  407e44:	and	w0, w0, #0xf000
  407e48:	cmp	w0, #0x1, lsl #12
  407e4c:	b.ne	407e74 <ferror@plt+0x54c4>  // b.any
  407e50:	ldrh	w0, [sp, #30]
  407e54:	add	w1, w0, #0x1
  407e58:	strh	w1, [sp, #30]
  407e5c:	and	x0, x0, #0xffff
  407e60:	ldr	x1, [sp]
  407e64:	add	x0, x1, x0
  407e68:	mov	w1, #0x70                  	// #112
  407e6c:	strb	w1, [x0]
  407e70:	b	407ea4 <ferror@plt+0x54f4>
  407e74:	ldr	w0, [sp, #12]
  407e78:	and	w0, w0, #0xf000
  407e7c:	cmp	w0, #0x8, lsl #12
  407e80:	b.ne	407ea4 <ferror@plt+0x54f4>  // b.any
  407e84:	ldrh	w0, [sp, #30]
  407e88:	add	w1, w0, #0x1
  407e8c:	strh	w1, [sp, #30]
  407e90:	and	x0, x0, #0xffff
  407e94:	ldr	x1, [sp]
  407e98:	add	x0, x1, x0
  407e9c:	mov	w1, #0x2d                  	// #45
  407ea0:	strb	w1, [x0]
  407ea4:	ldr	w0, [sp, #12]
  407ea8:	and	w0, w0, #0x100
  407eac:	cmp	w0, #0x0
  407eb0:	b.eq	407ebc <ferror@plt+0x550c>  // b.none
  407eb4:	mov	w0, #0x72                  	// #114
  407eb8:	b	407ec0 <ferror@plt+0x5510>
  407ebc:	mov	w0, #0x2d                  	// #45
  407ec0:	ldrh	w1, [sp, #30]
  407ec4:	add	w2, w1, #0x1
  407ec8:	strh	w2, [sp, #30]
  407ecc:	and	x1, x1, #0xffff
  407ed0:	ldr	x2, [sp]
  407ed4:	add	x1, x2, x1
  407ed8:	strb	w0, [x1]
  407edc:	ldr	w0, [sp, #12]
  407ee0:	and	w0, w0, #0x80
  407ee4:	cmp	w0, #0x0
  407ee8:	b.eq	407ef4 <ferror@plt+0x5544>  // b.none
  407eec:	mov	w0, #0x77                  	// #119
  407ef0:	b	407ef8 <ferror@plt+0x5548>
  407ef4:	mov	w0, #0x2d                  	// #45
  407ef8:	ldrh	w1, [sp, #30]
  407efc:	add	w2, w1, #0x1
  407f00:	strh	w2, [sp, #30]
  407f04:	and	x1, x1, #0xffff
  407f08:	ldr	x2, [sp]
  407f0c:	add	x1, x2, x1
  407f10:	strb	w0, [x1]
  407f14:	ldr	w0, [sp, #12]
  407f18:	and	w0, w0, #0x800
  407f1c:	cmp	w0, #0x0
  407f20:	b.eq	407f44 <ferror@plt+0x5594>  // b.none
  407f24:	ldr	w0, [sp, #12]
  407f28:	and	w0, w0, #0x40
  407f2c:	cmp	w0, #0x0
  407f30:	b.eq	407f3c <ferror@plt+0x558c>  // b.none
  407f34:	mov	w0, #0x73                  	// #115
  407f38:	b	407f60 <ferror@plt+0x55b0>
  407f3c:	mov	w0, #0x53                  	// #83
  407f40:	b	407f60 <ferror@plt+0x55b0>
  407f44:	ldr	w0, [sp, #12]
  407f48:	and	w0, w0, #0x40
  407f4c:	cmp	w0, #0x0
  407f50:	b.eq	407f5c <ferror@plt+0x55ac>  // b.none
  407f54:	mov	w0, #0x78                  	// #120
  407f58:	b	407f60 <ferror@plt+0x55b0>
  407f5c:	mov	w0, #0x2d                  	// #45
  407f60:	ldrh	w1, [sp, #30]
  407f64:	add	w2, w1, #0x1
  407f68:	strh	w2, [sp, #30]
  407f6c:	and	x1, x1, #0xffff
  407f70:	ldr	x2, [sp]
  407f74:	add	x1, x2, x1
  407f78:	strb	w0, [x1]
  407f7c:	ldr	w0, [sp, #12]
  407f80:	and	w0, w0, #0x20
  407f84:	cmp	w0, #0x0
  407f88:	b.eq	407f94 <ferror@plt+0x55e4>  // b.none
  407f8c:	mov	w0, #0x72                  	// #114
  407f90:	b	407f98 <ferror@plt+0x55e8>
  407f94:	mov	w0, #0x2d                  	// #45
  407f98:	ldrh	w1, [sp, #30]
  407f9c:	add	w2, w1, #0x1
  407fa0:	strh	w2, [sp, #30]
  407fa4:	and	x1, x1, #0xffff
  407fa8:	ldr	x2, [sp]
  407fac:	add	x1, x2, x1
  407fb0:	strb	w0, [x1]
  407fb4:	ldr	w0, [sp, #12]
  407fb8:	and	w0, w0, #0x10
  407fbc:	cmp	w0, #0x0
  407fc0:	b.eq	407fcc <ferror@plt+0x561c>  // b.none
  407fc4:	mov	w0, #0x77                  	// #119
  407fc8:	b	407fd0 <ferror@plt+0x5620>
  407fcc:	mov	w0, #0x2d                  	// #45
  407fd0:	ldrh	w1, [sp, #30]
  407fd4:	add	w2, w1, #0x1
  407fd8:	strh	w2, [sp, #30]
  407fdc:	and	x1, x1, #0xffff
  407fe0:	ldr	x2, [sp]
  407fe4:	add	x1, x2, x1
  407fe8:	strb	w0, [x1]
  407fec:	ldr	w0, [sp, #12]
  407ff0:	and	w0, w0, #0x400
  407ff4:	cmp	w0, #0x0
  407ff8:	b.eq	40801c <ferror@plt+0x566c>  // b.none
  407ffc:	ldr	w0, [sp, #12]
  408000:	and	w0, w0, #0x8
  408004:	cmp	w0, #0x0
  408008:	b.eq	408014 <ferror@plt+0x5664>  // b.none
  40800c:	mov	w0, #0x73                  	// #115
  408010:	b	408038 <ferror@plt+0x5688>
  408014:	mov	w0, #0x53                  	// #83
  408018:	b	408038 <ferror@plt+0x5688>
  40801c:	ldr	w0, [sp, #12]
  408020:	and	w0, w0, #0x8
  408024:	cmp	w0, #0x0
  408028:	b.eq	408034 <ferror@plt+0x5684>  // b.none
  40802c:	mov	w0, #0x78                  	// #120
  408030:	b	408038 <ferror@plt+0x5688>
  408034:	mov	w0, #0x2d                  	// #45
  408038:	ldrh	w1, [sp, #30]
  40803c:	add	w2, w1, #0x1
  408040:	strh	w2, [sp, #30]
  408044:	and	x1, x1, #0xffff
  408048:	ldr	x2, [sp]
  40804c:	add	x1, x2, x1
  408050:	strb	w0, [x1]
  408054:	ldr	w0, [sp, #12]
  408058:	and	w0, w0, #0x4
  40805c:	cmp	w0, #0x0
  408060:	b.eq	40806c <ferror@plt+0x56bc>  // b.none
  408064:	mov	w0, #0x72                  	// #114
  408068:	b	408070 <ferror@plt+0x56c0>
  40806c:	mov	w0, #0x2d                  	// #45
  408070:	ldrh	w1, [sp, #30]
  408074:	add	w2, w1, #0x1
  408078:	strh	w2, [sp, #30]
  40807c:	and	x1, x1, #0xffff
  408080:	ldr	x2, [sp]
  408084:	add	x1, x2, x1
  408088:	strb	w0, [x1]
  40808c:	ldr	w0, [sp, #12]
  408090:	and	w0, w0, #0x2
  408094:	cmp	w0, #0x0
  408098:	b.eq	4080a4 <ferror@plt+0x56f4>  // b.none
  40809c:	mov	w0, #0x77                  	// #119
  4080a0:	b	4080a8 <ferror@plt+0x56f8>
  4080a4:	mov	w0, #0x2d                  	// #45
  4080a8:	ldrh	w1, [sp, #30]
  4080ac:	add	w2, w1, #0x1
  4080b0:	strh	w2, [sp, #30]
  4080b4:	and	x1, x1, #0xffff
  4080b8:	ldr	x2, [sp]
  4080bc:	add	x1, x2, x1
  4080c0:	strb	w0, [x1]
  4080c4:	ldr	w0, [sp, #12]
  4080c8:	and	w0, w0, #0x200
  4080cc:	cmp	w0, #0x0
  4080d0:	b.eq	4080f4 <ferror@plt+0x5744>  // b.none
  4080d4:	ldr	w0, [sp, #12]
  4080d8:	and	w0, w0, #0x1
  4080dc:	cmp	w0, #0x0
  4080e0:	b.eq	4080ec <ferror@plt+0x573c>  // b.none
  4080e4:	mov	w0, #0x74                  	// #116
  4080e8:	b	408110 <ferror@plt+0x5760>
  4080ec:	mov	w0, #0x54                  	// #84
  4080f0:	b	408110 <ferror@plt+0x5760>
  4080f4:	ldr	w0, [sp, #12]
  4080f8:	and	w0, w0, #0x1
  4080fc:	cmp	w0, #0x0
  408100:	b.eq	40810c <ferror@plt+0x575c>  // b.none
  408104:	mov	w0, #0x78                  	// #120
  408108:	b	408110 <ferror@plt+0x5760>
  40810c:	mov	w0, #0x2d                  	// #45
  408110:	ldrh	w1, [sp, #30]
  408114:	add	w2, w1, #0x1
  408118:	strh	w2, [sp, #30]
  40811c:	and	x1, x1, #0xffff
  408120:	ldr	x2, [sp]
  408124:	add	x1, x2, x1
  408128:	strb	w0, [x1]
  40812c:	ldrh	w0, [sp, #30]
  408130:	ldr	x1, [sp]
  408134:	add	x0, x1, x0
  408138:	strb	wzr, [x0]
  40813c:	ldr	x0, [sp]
  408140:	add	sp, sp, #0x20
  408144:	ret
  408148:	sub	sp, sp, #0x20
  40814c:	str	x0, [sp, #8]
  408150:	mov	w0, #0xa                   	// #10
  408154:	str	w0, [sp, #28]
  408158:	b	408180 <ferror@plt+0x57d0>
  40815c:	ldr	w0, [sp, #28]
  408160:	mov	x1, #0x1                   	// #1
  408164:	lsl	x0, x1, x0
  408168:	ldr	x1, [sp, #8]
  40816c:	cmp	x1, x0
  408170:	b.cc	408190 <ferror@plt+0x57e0>  // b.lo, b.ul, b.last
  408174:	ldr	w0, [sp, #28]
  408178:	add	w0, w0, #0xa
  40817c:	str	w0, [sp, #28]
  408180:	ldr	w0, [sp, #28]
  408184:	cmp	w0, #0x3c
  408188:	b.le	40815c <ferror@plt+0x57ac>
  40818c:	b	408194 <ferror@plt+0x57e4>
  408190:	nop
  408194:	ldr	w0, [sp, #28]
  408198:	sub	w0, w0, #0xa
  40819c:	add	sp, sp, #0x20
  4081a0:	ret
  4081a4:	stp	x29, x30, [sp, #-128]!
  4081a8:	mov	x29, sp
  4081ac:	str	w0, [sp, #28]
  4081b0:	str	x1, [sp, #16]
  4081b4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4081b8:	add	x0, x0, #0xe88
  4081bc:	str	x0, [sp, #88]
  4081c0:	add	x0, sp, #0x20
  4081c4:	str	x0, [sp, #104]
  4081c8:	ldr	w0, [sp, #28]
  4081cc:	and	w0, w0, #0x2
  4081d0:	cmp	w0, #0x0
  4081d4:	b.eq	4081ec <ferror@plt+0x583c>  // b.none
  4081d8:	ldr	x0, [sp, #104]
  4081dc:	add	x1, x0, #0x1
  4081e0:	str	x1, [sp, #104]
  4081e4:	mov	w1, #0x20                  	// #32
  4081e8:	strb	w1, [x0]
  4081ec:	ldr	x0, [sp, #16]
  4081f0:	bl	408148 <ferror@plt+0x5798>
  4081f4:	str	w0, [sp, #84]
  4081f8:	ldr	w0, [sp, #84]
  4081fc:	cmp	w0, #0x0
  408200:	b.eq	40822c <ferror@plt+0x587c>  // b.none
  408204:	ldr	w0, [sp, #84]
  408208:	mov	w1, #0x6667                	// #26215
  40820c:	movk	w1, #0x6666, lsl #16
  408210:	smull	x1, w0, w1
  408214:	lsr	x1, x1, #32
  408218:	asr	w1, w1, #2
  40821c:	asr	w0, w0, #31
  408220:	sub	w0, w1, w0
  408224:	sxtw	x0, w0
  408228:	b	408230 <ferror@plt+0x5880>
  40822c:	mov	x0, #0x0                   	// #0
  408230:	ldr	x1, [sp, #88]
  408234:	add	x0, x1, x0
  408238:	ldrb	w0, [x0]
  40823c:	strb	w0, [sp, #83]
  408240:	ldr	w0, [sp, #84]
  408244:	cmp	w0, #0x0
  408248:	b.eq	40825c <ferror@plt+0x58ac>  // b.none
  40824c:	ldr	w0, [sp, #84]
  408250:	ldr	x1, [sp, #16]
  408254:	lsr	x0, x1, x0
  408258:	b	408260 <ferror@plt+0x58b0>
  40825c:	ldr	x0, [sp, #16]
  408260:	str	w0, [sp, #124]
  408264:	ldr	w0, [sp, #84]
  408268:	cmp	w0, #0x0
  40826c:	b.eq	40828c <ferror@plt+0x58dc>  // b.none
  408270:	ldr	w0, [sp, #84]
  408274:	mov	x1, #0xffffffffffffffff    	// #-1
  408278:	lsl	x0, x1, x0
  40827c:	mvn	x1, x0
  408280:	ldr	x0, [sp, #16]
  408284:	and	x0, x1, x0
  408288:	b	408290 <ferror@plt+0x58e0>
  40828c:	mov	x0, #0x0                   	// #0
  408290:	str	x0, [sp, #112]
  408294:	ldr	x0, [sp, #104]
  408298:	add	x1, x0, #0x1
  40829c:	str	x1, [sp, #104]
  4082a0:	ldrb	w1, [sp, #83]
  4082a4:	strb	w1, [x0]
  4082a8:	ldr	w0, [sp, #28]
  4082ac:	and	w0, w0, #0x1
  4082b0:	cmp	w0, #0x0
  4082b4:	b.eq	4082ec <ferror@plt+0x593c>  // b.none
  4082b8:	ldrsb	w0, [sp, #83]
  4082bc:	cmp	w0, #0x42
  4082c0:	b.eq	4082ec <ferror@plt+0x593c>  // b.none
  4082c4:	ldr	x0, [sp, #104]
  4082c8:	add	x1, x0, #0x1
  4082cc:	str	x1, [sp, #104]
  4082d0:	mov	w1, #0x69                  	// #105
  4082d4:	strb	w1, [x0]
  4082d8:	ldr	x0, [sp, #104]
  4082dc:	add	x1, x0, #0x1
  4082e0:	str	x1, [sp, #104]
  4082e4:	mov	w1, #0x42                  	// #66
  4082e8:	strb	w1, [x0]
  4082ec:	ldr	x0, [sp, #104]
  4082f0:	strb	wzr, [x0]
  4082f4:	ldr	x0, [sp, #112]
  4082f8:	cmp	x0, #0x0
  4082fc:	b.eq	4083d4 <ferror@plt+0x5a24>  // b.none
  408300:	ldr	w0, [sp, #28]
  408304:	and	w0, w0, #0x4
  408308:	cmp	w0, #0x0
  40830c:	b.eq	408384 <ferror@plt+0x59d4>  // b.none
  408310:	ldr	w0, [sp, #84]
  408314:	sub	w0, w0, #0xa
  408318:	ldr	x1, [sp, #112]
  40831c:	lsr	x0, x1, x0
  408320:	add	x1, x0, #0x5
  408324:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408328:	movk	x0, #0xcccd
  40832c:	umulh	x0, x1, x0
  408330:	lsr	x0, x0, #3
  408334:	str	x0, [sp, #112]
  408338:	ldr	x2, [sp, #112]
  40833c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408340:	movk	x0, #0xcccd
  408344:	umulh	x0, x2, x0
  408348:	lsr	x1, x0, #3
  40834c:	mov	x0, x1
  408350:	lsl	x0, x0, #2
  408354:	add	x0, x0, x1
  408358:	lsl	x0, x0, #1
  40835c:	sub	x1, x2, x0
  408360:	cmp	x1, #0x0
  408364:	b.ne	4083d4 <ferror@plt+0x5a24>  // b.any
  408368:	ldr	x1, [sp, #112]
  40836c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408370:	movk	x0, #0xcccd
  408374:	umulh	x0, x1, x0
  408378:	lsr	x0, x0, #3
  40837c:	str	x0, [sp, #112]
  408380:	b	4083d4 <ferror@plt+0x5a24>
  408384:	ldr	w0, [sp, #84]
  408388:	sub	w0, w0, #0xa
  40838c:	ldr	x1, [sp, #112]
  408390:	lsr	x0, x1, x0
  408394:	add	x0, x0, #0x32
  408398:	lsr	x1, x0, #2
  40839c:	mov	x0, #0xf5c3                	// #62915
  4083a0:	movk	x0, #0x5c28, lsl #16
  4083a4:	movk	x0, #0xc28f, lsl #32
  4083a8:	movk	x0, #0x28f5, lsl #48
  4083ac:	umulh	x0, x1, x0
  4083b0:	lsr	x0, x0, #2
  4083b4:	str	x0, [sp, #112]
  4083b8:	ldr	x0, [sp, #112]
  4083bc:	cmp	x0, #0xa
  4083c0:	b.ne	4083d4 <ferror@plt+0x5a24>  // b.any
  4083c4:	ldr	w0, [sp, #124]
  4083c8:	add	w0, w0, #0x1
  4083cc:	str	w0, [sp, #124]
  4083d0:	str	xzr, [sp, #112]
  4083d4:	ldr	x0, [sp, #112]
  4083d8:	cmp	x0, #0x0
  4083dc:	b.eq	408460 <ferror@plt+0x5ab0>  // b.none
  4083e0:	bl	4024b0 <localeconv@plt>
  4083e4:	str	x0, [sp, #72]
  4083e8:	ldr	x0, [sp, #72]
  4083ec:	cmp	x0, #0x0
  4083f0:	b.eq	408400 <ferror@plt+0x5a50>  // b.none
  4083f4:	ldr	x0, [sp, #72]
  4083f8:	ldr	x0, [x0]
  4083fc:	b	408404 <ferror@plt+0x5a54>
  408400:	mov	x0, #0x0                   	// #0
  408404:	str	x0, [sp, #96]
  408408:	ldr	x0, [sp, #96]
  40840c:	cmp	x0, #0x0
  408410:	b.eq	408424 <ferror@plt+0x5a74>  // b.none
  408414:	ldr	x0, [sp, #96]
  408418:	ldrsb	w0, [x0]
  40841c:	cmp	w0, #0x0
  408420:	b.ne	408430 <ferror@plt+0x5a80>  // b.any
  408424:	adrp	x0, 40a000 <ferror@plt+0x7650>
  408428:	add	x0, x0, #0xe90
  40842c:	str	x0, [sp, #96]
  408430:	add	x0, sp, #0x20
  408434:	add	x7, sp, #0x28
  408438:	mov	x6, x0
  40843c:	ldr	x5, [sp, #112]
  408440:	ldr	x4, [sp, #96]
  408444:	ldr	w3, [sp, #124]
  408448:	adrp	x0, 40a000 <ferror@plt+0x7650>
  40844c:	add	x2, x0, #0xe98
  408450:	mov	x1, #0x20                  	// #32
  408454:	mov	x0, x7
  408458:	bl	4024a0 <snprintf@plt>
  40845c:	b	408484 <ferror@plt+0x5ad4>
  408460:	add	x0, sp, #0x20
  408464:	add	x5, sp, #0x28
  408468:	mov	x4, x0
  40846c:	ldr	w3, [sp, #124]
  408470:	adrp	x0, 40a000 <ferror@plt+0x7650>
  408474:	add	x2, x0, #0xea8
  408478:	mov	x1, #0x20                  	// #32
  40847c:	mov	x0, x5
  408480:	bl	4024a0 <snprintf@plt>
  408484:	add	x0, sp, #0x28
  408488:	bl	402600 <strdup@plt>
  40848c:	ldp	x29, x30, [sp], #128
  408490:	ret
  408494:	stp	x29, x30, [sp, #-96]!
  408498:	mov	x29, sp
  40849c:	str	x0, [sp, #40]
  4084a0:	str	x1, [sp, #32]
  4084a4:	str	x2, [sp, #24]
  4084a8:	str	x3, [sp, #16]
  4084ac:	str	xzr, [sp, #88]
  4084b0:	str	xzr, [sp, #72]
  4084b4:	ldr	x0, [sp, #40]
  4084b8:	cmp	x0, #0x0
  4084bc:	b.eq	4084f4 <ferror@plt+0x5b44>  // b.none
  4084c0:	ldr	x0, [sp, #40]
  4084c4:	ldrsb	w0, [x0]
  4084c8:	cmp	w0, #0x0
  4084cc:	b.eq	4084f4 <ferror@plt+0x5b44>  // b.none
  4084d0:	ldr	x0, [sp, #32]
  4084d4:	cmp	x0, #0x0
  4084d8:	b.eq	4084f4 <ferror@plt+0x5b44>  // b.none
  4084dc:	ldr	x0, [sp, #24]
  4084e0:	cmp	x0, #0x0
  4084e4:	b.eq	4084f4 <ferror@plt+0x5b44>  // b.none
  4084e8:	ldr	x0, [sp, #16]
  4084ec:	cmp	x0, #0x0
  4084f0:	b.ne	4084fc <ferror@plt+0x5b4c>  // b.any
  4084f4:	mov	w0, #0xffffffff            	// #-1
  4084f8:	b	408650 <ferror@plt+0x5ca0>
  4084fc:	ldr	x0, [sp, #40]
  408500:	str	x0, [sp, #80]
  408504:	b	408628 <ferror@plt+0x5c78>
  408508:	str	xzr, [sp, #64]
  40850c:	ldr	x1, [sp, #72]
  408510:	ldr	x0, [sp, #24]
  408514:	cmp	x1, x0
  408518:	b.cc	408524 <ferror@plt+0x5b74>  // b.lo, b.ul, b.last
  40851c:	mov	w0, #0xfffffffe            	// #-2
  408520:	b	408650 <ferror@plt+0x5ca0>
  408524:	ldr	x0, [sp, #88]
  408528:	cmp	x0, #0x0
  40852c:	b.ne	408538 <ferror@plt+0x5b88>  // b.any
  408530:	ldr	x0, [sp, #80]
  408534:	str	x0, [sp, #88]
  408538:	ldr	x0, [sp, #80]
  40853c:	ldrsb	w0, [x0]
  408540:	cmp	w0, #0x2c
  408544:	b.ne	408550 <ferror@plt+0x5ba0>  // b.any
  408548:	ldr	x0, [sp, #80]
  40854c:	str	x0, [sp, #64]
  408550:	ldr	x0, [sp, #80]
  408554:	add	x0, x0, #0x1
  408558:	ldrsb	w0, [x0]
  40855c:	cmp	w0, #0x0
  408560:	b.ne	408570 <ferror@plt+0x5bc0>  // b.any
  408564:	ldr	x0, [sp, #80]
  408568:	add	x0, x0, #0x1
  40856c:	str	x0, [sp, #64]
  408570:	ldr	x0, [sp, #88]
  408574:	cmp	x0, #0x0
  408578:	b.eq	408618 <ferror@plt+0x5c68>  // b.none
  40857c:	ldr	x0, [sp, #64]
  408580:	cmp	x0, #0x0
  408584:	b.eq	408618 <ferror@plt+0x5c68>  // b.none
  408588:	ldr	x1, [sp, #64]
  40858c:	ldr	x0, [sp, #88]
  408590:	cmp	x1, x0
  408594:	b.hi	4085a0 <ferror@plt+0x5bf0>  // b.pmore
  408598:	mov	w0, #0xffffffff            	// #-1
  40859c:	b	408650 <ferror@plt+0x5ca0>
  4085a0:	ldr	x1, [sp, #64]
  4085a4:	ldr	x0, [sp, #88]
  4085a8:	sub	x0, x1, x0
  4085ac:	ldr	x2, [sp, #16]
  4085b0:	mov	x1, x0
  4085b4:	ldr	x0, [sp, #88]
  4085b8:	blr	x2
  4085bc:	str	w0, [sp, #60]
  4085c0:	ldr	w0, [sp, #60]
  4085c4:	cmn	w0, #0x1
  4085c8:	b.ne	4085d4 <ferror@plt+0x5c24>  // b.any
  4085cc:	mov	w0, #0xffffffff            	// #-1
  4085d0:	b	408650 <ferror@plt+0x5ca0>
  4085d4:	ldr	x0, [sp, #72]
  4085d8:	add	x1, x0, #0x1
  4085dc:	str	x1, [sp, #72]
  4085e0:	lsl	x0, x0, #2
  4085e4:	ldr	x1, [sp, #32]
  4085e8:	add	x0, x1, x0
  4085ec:	ldr	w1, [sp, #60]
  4085f0:	str	w1, [x0]
  4085f4:	str	xzr, [sp, #88]
  4085f8:	ldr	x0, [sp, #64]
  4085fc:	cmp	x0, #0x0
  408600:	b.eq	40861c <ferror@plt+0x5c6c>  // b.none
  408604:	ldr	x0, [sp, #64]
  408608:	ldrsb	w0, [x0]
  40860c:	cmp	w0, #0x0
  408610:	b.eq	408648 <ferror@plt+0x5c98>  // b.none
  408614:	b	40861c <ferror@plt+0x5c6c>
  408618:	nop
  40861c:	ldr	x0, [sp, #80]
  408620:	add	x0, x0, #0x1
  408624:	str	x0, [sp, #80]
  408628:	ldr	x0, [sp, #80]
  40862c:	cmp	x0, #0x0
  408630:	b.eq	40864c <ferror@plt+0x5c9c>  // b.none
  408634:	ldr	x0, [sp, #80]
  408638:	ldrsb	w0, [x0]
  40863c:	cmp	w0, #0x0
  408640:	b.ne	408508 <ferror@plt+0x5b58>  // b.any
  408644:	b	40864c <ferror@plt+0x5c9c>
  408648:	nop
  40864c:	ldr	x0, [sp, #72]
  408650:	ldp	x29, x30, [sp], #96
  408654:	ret
  408658:	stp	x29, x30, [sp, #-80]!
  40865c:	mov	x29, sp
  408660:	str	x0, [sp, #56]
  408664:	str	x1, [sp, #48]
  408668:	str	x2, [sp, #40]
  40866c:	str	x3, [sp, #32]
  408670:	str	x4, [sp, #24]
  408674:	ldr	x0, [sp, #56]
  408678:	cmp	x0, #0x0
  40867c:	b.eq	4086b0 <ferror@plt+0x5d00>  // b.none
  408680:	ldr	x0, [sp, #56]
  408684:	ldrsb	w0, [x0]
  408688:	cmp	w0, #0x0
  40868c:	b.eq	4086b0 <ferror@plt+0x5d00>  // b.none
  408690:	ldr	x0, [sp, #32]
  408694:	cmp	x0, #0x0
  408698:	b.eq	4086b0 <ferror@plt+0x5d00>  // b.none
  40869c:	ldr	x0, [sp, #32]
  4086a0:	ldr	x0, [x0]
  4086a4:	ldr	x1, [sp, #40]
  4086a8:	cmp	x1, x0
  4086ac:	b.cs	4086b8 <ferror@plt+0x5d08>  // b.hs, b.nlast
  4086b0:	mov	w0, #0xffffffff            	// #-1
  4086b4:	b	40874c <ferror@plt+0x5d9c>
  4086b8:	ldr	x0, [sp, #56]
  4086bc:	ldrsb	w0, [x0]
  4086c0:	cmp	w0, #0x2b
  4086c4:	b.ne	4086d8 <ferror@plt+0x5d28>  // b.any
  4086c8:	ldr	x0, [sp, #56]
  4086cc:	add	x0, x0, #0x1
  4086d0:	str	x0, [sp, #72]
  4086d4:	b	4086e8 <ferror@plt+0x5d38>
  4086d8:	ldr	x0, [sp, #56]
  4086dc:	str	x0, [sp, #72]
  4086e0:	ldr	x0, [sp, #32]
  4086e4:	str	xzr, [x0]
  4086e8:	ldr	x0, [sp, #32]
  4086ec:	ldr	x0, [x0]
  4086f0:	lsl	x0, x0, #2
  4086f4:	ldr	x1, [sp, #48]
  4086f8:	add	x4, x1, x0
  4086fc:	ldr	x0, [sp, #32]
  408700:	ldr	x0, [x0]
  408704:	ldr	x1, [sp, #40]
  408708:	sub	x0, x1, x0
  40870c:	ldr	x3, [sp, #24]
  408710:	mov	x2, x0
  408714:	mov	x1, x4
  408718:	ldr	x0, [sp, #72]
  40871c:	bl	408494 <ferror@plt+0x5ae4>
  408720:	str	w0, [sp, #68]
  408724:	ldr	w0, [sp, #68]
  408728:	cmp	w0, #0x0
  40872c:	b.le	408748 <ferror@plt+0x5d98>
  408730:	ldr	x0, [sp, #32]
  408734:	ldr	x1, [x0]
  408738:	ldrsw	x0, [sp, #68]
  40873c:	add	x1, x1, x0
  408740:	ldr	x0, [sp, #32]
  408744:	str	x1, [x0]
  408748:	ldr	w0, [sp, #68]
  40874c:	ldp	x29, x30, [sp], #80
  408750:	ret
  408754:	stp	x29, x30, [sp, #-80]!
  408758:	mov	x29, sp
  40875c:	str	x0, [sp, #40]
  408760:	str	x1, [sp, #32]
  408764:	str	x2, [sp, #24]
  408768:	str	xzr, [sp, #72]
  40876c:	ldr	x0, [sp, #40]
  408770:	cmp	x0, #0x0
  408774:	b.eq	408790 <ferror@plt+0x5de0>  // b.none
  408778:	ldr	x0, [sp, #24]
  40877c:	cmp	x0, #0x0
  408780:	b.eq	408790 <ferror@plt+0x5de0>  // b.none
  408784:	ldr	x0, [sp, #32]
  408788:	cmp	x0, #0x0
  40878c:	b.ne	408798 <ferror@plt+0x5de8>  // b.any
  408790:	mov	w0, #0xffffffea            	// #-22
  408794:	b	408914 <ferror@plt+0x5f64>
  408798:	ldr	x0, [sp, #40]
  40879c:	str	x0, [sp, #64]
  4087a0:	b	4088ec <ferror@plt+0x5f3c>
  4087a4:	str	xzr, [sp, #56]
  4087a8:	ldr	x0, [sp, #72]
  4087ac:	cmp	x0, #0x0
  4087b0:	b.ne	4087bc <ferror@plt+0x5e0c>  // b.any
  4087b4:	ldr	x0, [sp, #64]
  4087b8:	str	x0, [sp, #72]
  4087bc:	ldr	x0, [sp, #64]
  4087c0:	ldrsb	w0, [x0]
  4087c4:	cmp	w0, #0x2c
  4087c8:	b.ne	4087d4 <ferror@plt+0x5e24>  // b.any
  4087cc:	ldr	x0, [sp, #64]
  4087d0:	str	x0, [sp, #56]
  4087d4:	ldr	x0, [sp, #64]
  4087d8:	add	x0, x0, #0x1
  4087dc:	ldrsb	w0, [x0]
  4087e0:	cmp	w0, #0x0
  4087e4:	b.ne	4087f4 <ferror@plt+0x5e44>  // b.any
  4087e8:	ldr	x0, [sp, #64]
  4087ec:	add	x0, x0, #0x1
  4087f0:	str	x0, [sp, #56]
  4087f4:	ldr	x0, [sp, #72]
  4087f8:	cmp	x0, #0x0
  4087fc:	b.eq	4088dc <ferror@plt+0x5f2c>  // b.none
  408800:	ldr	x0, [sp, #56]
  408804:	cmp	x0, #0x0
  408808:	b.eq	4088dc <ferror@plt+0x5f2c>  // b.none
  40880c:	ldr	x1, [sp, #56]
  408810:	ldr	x0, [sp, #72]
  408814:	cmp	x1, x0
  408818:	b.hi	408824 <ferror@plt+0x5e74>  // b.pmore
  40881c:	mov	w0, #0xffffffff            	// #-1
  408820:	b	408914 <ferror@plt+0x5f64>
  408824:	ldr	x1, [sp, #56]
  408828:	ldr	x0, [sp, #72]
  40882c:	sub	x0, x1, x0
  408830:	ldr	x2, [sp, #24]
  408834:	mov	x1, x0
  408838:	ldr	x0, [sp, #72]
  40883c:	blr	x2
  408840:	str	w0, [sp, #52]
  408844:	ldr	w0, [sp, #52]
  408848:	cmp	w0, #0x0
  40884c:	b.ge	408858 <ferror@plt+0x5ea8>  // b.tcont
  408850:	ldr	w0, [sp, #52]
  408854:	b	408914 <ferror@plt+0x5f64>
  408858:	ldr	w0, [sp, #52]
  40885c:	add	w1, w0, #0x7
  408860:	cmp	w0, #0x0
  408864:	csel	w0, w1, w0, lt  // lt = tstop
  408868:	asr	w0, w0, #3
  40886c:	mov	w3, w0
  408870:	sxtw	x0, w3
  408874:	ldr	x1, [sp, #32]
  408878:	add	x0, x1, x0
  40887c:	ldrsb	w2, [x0]
  408880:	ldr	w0, [sp, #52]
  408884:	negs	w1, w0
  408888:	and	w0, w0, #0x7
  40888c:	and	w1, w1, #0x7
  408890:	csneg	w0, w0, w1, mi  // mi = first
  408894:	mov	w1, #0x1                   	// #1
  408898:	lsl	w0, w1, w0
  40889c:	sxtb	w1, w0
  4088a0:	sxtw	x0, w3
  4088a4:	ldr	x3, [sp, #32]
  4088a8:	add	x0, x3, x0
  4088ac:	orr	w1, w2, w1
  4088b0:	sxtb	w1, w1
  4088b4:	strb	w1, [x0]
  4088b8:	str	xzr, [sp, #72]
  4088bc:	ldr	x0, [sp, #56]
  4088c0:	cmp	x0, #0x0
  4088c4:	b.eq	4088e0 <ferror@plt+0x5f30>  // b.none
  4088c8:	ldr	x0, [sp, #56]
  4088cc:	ldrsb	w0, [x0]
  4088d0:	cmp	w0, #0x0
  4088d4:	b.eq	40890c <ferror@plt+0x5f5c>  // b.none
  4088d8:	b	4088e0 <ferror@plt+0x5f30>
  4088dc:	nop
  4088e0:	ldr	x0, [sp, #64]
  4088e4:	add	x0, x0, #0x1
  4088e8:	str	x0, [sp, #64]
  4088ec:	ldr	x0, [sp, #64]
  4088f0:	cmp	x0, #0x0
  4088f4:	b.eq	408910 <ferror@plt+0x5f60>  // b.none
  4088f8:	ldr	x0, [sp, #64]
  4088fc:	ldrsb	w0, [x0]
  408900:	cmp	w0, #0x0
  408904:	b.ne	4087a4 <ferror@plt+0x5df4>  // b.any
  408908:	b	408910 <ferror@plt+0x5f60>
  40890c:	nop
  408910:	mov	w0, #0x0                   	// #0
  408914:	ldp	x29, x30, [sp], #80
  408918:	ret
  40891c:	stp	x29, x30, [sp, #-80]!
  408920:	mov	x29, sp
  408924:	str	x0, [sp, #40]
  408928:	str	x1, [sp, #32]
  40892c:	str	x2, [sp, #24]
  408930:	str	xzr, [sp, #72]
  408934:	ldr	x0, [sp, #40]
  408938:	cmp	x0, #0x0
  40893c:	b.eq	408958 <ferror@plt+0x5fa8>  // b.none
  408940:	ldr	x0, [sp, #24]
  408944:	cmp	x0, #0x0
  408948:	b.eq	408958 <ferror@plt+0x5fa8>  // b.none
  40894c:	ldr	x0, [sp, #32]
  408950:	cmp	x0, #0x0
  408954:	b.ne	408960 <ferror@plt+0x5fb0>  // b.any
  408958:	mov	w0, #0xffffffea            	// #-22
  40895c:	b	408a94 <ferror@plt+0x60e4>
  408960:	ldr	x0, [sp, #40]
  408964:	str	x0, [sp, #64]
  408968:	b	408a6c <ferror@plt+0x60bc>
  40896c:	str	xzr, [sp, #56]
  408970:	ldr	x0, [sp, #72]
  408974:	cmp	x0, #0x0
  408978:	b.ne	408984 <ferror@plt+0x5fd4>  // b.any
  40897c:	ldr	x0, [sp, #64]
  408980:	str	x0, [sp, #72]
  408984:	ldr	x0, [sp, #64]
  408988:	ldrsb	w0, [x0]
  40898c:	cmp	w0, #0x2c
  408990:	b.ne	40899c <ferror@plt+0x5fec>  // b.any
  408994:	ldr	x0, [sp, #64]
  408998:	str	x0, [sp, #56]
  40899c:	ldr	x0, [sp, #64]
  4089a0:	add	x0, x0, #0x1
  4089a4:	ldrsb	w0, [x0]
  4089a8:	cmp	w0, #0x0
  4089ac:	b.ne	4089bc <ferror@plt+0x600c>  // b.any
  4089b0:	ldr	x0, [sp, #64]
  4089b4:	add	x0, x0, #0x1
  4089b8:	str	x0, [sp, #56]
  4089bc:	ldr	x0, [sp, #72]
  4089c0:	cmp	x0, #0x0
  4089c4:	b.eq	408a5c <ferror@plt+0x60ac>  // b.none
  4089c8:	ldr	x0, [sp, #56]
  4089cc:	cmp	x0, #0x0
  4089d0:	b.eq	408a5c <ferror@plt+0x60ac>  // b.none
  4089d4:	ldr	x1, [sp, #56]
  4089d8:	ldr	x0, [sp, #72]
  4089dc:	cmp	x1, x0
  4089e0:	b.hi	4089ec <ferror@plt+0x603c>  // b.pmore
  4089e4:	mov	w0, #0xffffffff            	// #-1
  4089e8:	b	408a94 <ferror@plt+0x60e4>
  4089ec:	ldr	x1, [sp, #56]
  4089f0:	ldr	x0, [sp, #72]
  4089f4:	sub	x0, x1, x0
  4089f8:	ldr	x2, [sp, #24]
  4089fc:	mov	x1, x0
  408a00:	ldr	x0, [sp, #72]
  408a04:	blr	x2
  408a08:	str	x0, [sp, #48]
  408a0c:	ldr	x0, [sp, #48]
  408a10:	cmp	x0, #0x0
  408a14:	b.ge	408a20 <ferror@plt+0x6070>  // b.tcont
  408a18:	ldr	x0, [sp, #48]
  408a1c:	b	408a94 <ferror@plt+0x60e4>
  408a20:	ldr	x0, [sp, #32]
  408a24:	ldr	x1, [x0]
  408a28:	ldr	x0, [sp, #48]
  408a2c:	orr	x1, x1, x0
  408a30:	ldr	x0, [sp, #32]
  408a34:	str	x1, [x0]
  408a38:	str	xzr, [sp, #72]
  408a3c:	ldr	x0, [sp, #56]
  408a40:	cmp	x0, #0x0
  408a44:	b.eq	408a60 <ferror@plt+0x60b0>  // b.none
  408a48:	ldr	x0, [sp, #56]
  408a4c:	ldrsb	w0, [x0]
  408a50:	cmp	w0, #0x0
  408a54:	b.eq	408a8c <ferror@plt+0x60dc>  // b.none
  408a58:	b	408a60 <ferror@plt+0x60b0>
  408a5c:	nop
  408a60:	ldr	x0, [sp, #64]
  408a64:	add	x0, x0, #0x1
  408a68:	str	x0, [sp, #64]
  408a6c:	ldr	x0, [sp, #64]
  408a70:	cmp	x0, #0x0
  408a74:	b.eq	408a90 <ferror@plt+0x60e0>  // b.none
  408a78:	ldr	x0, [sp, #64]
  408a7c:	ldrsb	w0, [x0]
  408a80:	cmp	w0, #0x0
  408a84:	b.ne	40896c <ferror@plt+0x5fbc>  // b.any
  408a88:	b	408a90 <ferror@plt+0x60e0>
  408a8c:	nop
  408a90:	mov	w0, #0x0                   	// #0
  408a94:	ldp	x29, x30, [sp], #80
  408a98:	ret
  408a9c:	stp	x29, x30, [sp, #-64]!
  408aa0:	mov	x29, sp
  408aa4:	str	x0, [sp, #40]
  408aa8:	str	x1, [sp, #32]
  408aac:	str	x2, [sp, #24]
  408ab0:	str	w3, [sp, #20]
  408ab4:	str	xzr, [sp, #56]
  408ab8:	ldr	x0, [sp, #40]
  408abc:	cmp	x0, #0x0
  408ac0:	b.ne	408acc <ferror@plt+0x611c>  // b.any
  408ac4:	mov	w0, #0x0                   	// #0
  408ac8:	b	408ca8 <ferror@plt+0x62f8>
  408acc:	ldr	x0, [sp, #32]
  408ad0:	ldr	w1, [sp, #20]
  408ad4:	str	w1, [x0]
  408ad8:	ldr	x0, [sp, #32]
  408adc:	ldr	w1, [x0]
  408ae0:	ldr	x0, [sp, #24]
  408ae4:	str	w1, [x0]
  408ae8:	bl	402900 <__errno_location@plt>
  408aec:	str	wzr, [x0]
  408af0:	ldr	x0, [sp, #40]
  408af4:	ldrsb	w0, [x0]
  408af8:	cmp	w0, #0x3a
  408afc:	b.ne	408b70 <ferror@plt+0x61c0>  // b.any
  408b00:	ldr	x0, [sp, #40]
  408b04:	add	x0, x0, #0x1
  408b08:	str	x0, [sp, #40]
  408b0c:	add	x0, sp, #0x38
  408b10:	mov	w2, #0xa                   	// #10
  408b14:	mov	x1, x0
  408b18:	ldr	x0, [sp, #40]
  408b1c:	bl	402700 <strtol@plt>
  408b20:	mov	w1, w0
  408b24:	ldr	x0, [sp, #24]
  408b28:	str	w1, [x0]
  408b2c:	bl	402900 <__errno_location@plt>
  408b30:	ldr	w0, [x0]
  408b34:	cmp	w0, #0x0
  408b38:	b.ne	408b68 <ferror@plt+0x61b8>  // b.any
  408b3c:	ldr	x0, [sp, #56]
  408b40:	cmp	x0, #0x0
  408b44:	b.eq	408b68 <ferror@plt+0x61b8>  // b.none
  408b48:	ldr	x0, [sp, #56]
  408b4c:	ldrsb	w0, [x0]
  408b50:	cmp	w0, #0x0
  408b54:	b.ne	408b68 <ferror@plt+0x61b8>  // b.any
  408b58:	ldr	x0, [sp, #56]
  408b5c:	ldr	x1, [sp, #40]
  408b60:	cmp	x1, x0
  408b64:	b.ne	408ca4 <ferror@plt+0x62f4>  // b.any
  408b68:	mov	w0, #0xffffffff            	// #-1
  408b6c:	b	408ca8 <ferror@plt+0x62f8>
  408b70:	add	x0, sp, #0x38
  408b74:	mov	w2, #0xa                   	// #10
  408b78:	mov	x1, x0
  408b7c:	ldr	x0, [sp, #40]
  408b80:	bl	402700 <strtol@plt>
  408b84:	mov	w1, w0
  408b88:	ldr	x0, [sp, #32]
  408b8c:	str	w1, [x0]
  408b90:	ldr	x0, [sp, #32]
  408b94:	ldr	w1, [x0]
  408b98:	ldr	x0, [sp, #24]
  408b9c:	str	w1, [x0]
  408ba0:	bl	402900 <__errno_location@plt>
  408ba4:	ldr	w0, [x0]
  408ba8:	cmp	w0, #0x0
  408bac:	b.ne	408bcc <ferror@plt+0x621c>  // b.any
  408bb0:	ldr	x0, [sp, #56]
  408bb4:	cmp	x0, #0x0
  408bb8:	b.eq	408bcc <ferror@plt+0x621c>  // b.none
  408bbc:	ldr	x0, [sp, #56]
  408bc0:	ldr	x1, [sp, #40]
  408bc4:	cmp	x1, x0
  408bc8:	b.ne	408bd4 <ferror@plt+0x6224>  // b.any
  408bcc:	mov	w0, #0xffffffff            	// #-1
  408bd0:	b	408ca8 <ferror@plt+0x62f8>
  408bd4:	ldr	x0, [sp, #56]
  408bd8:	ldrsb	w0, [x0]
  408bdc:	cmp	w0, #0x3a
  408be0:	b.ne	408c08 <ferror@plt+0x6258>  // b.any
  408be4:	ldr	x0, [sp, #56]
  408be8:	add	x0, x0, #0x1
  408bec:	ldrsb	w0, [x0]
  408bf0:	cmp	w0, #0x0
  408bf4:	b.ne	408c08 <ferror@plt+0x6258>  // b.any
  408bf8:	ldr	x0, [sp, #24]
  408bfc:	ldr	w1, [sp, #20]
  408c00:	str	w1, [x0]
  408c04:	b	408ca4 <ferror@plt+0x62f4>
  408c08:	ldr	x0, [sp, #56]
  408c0c:	ldrsb	w0, [x0]
  408c10:	cmp	w0, #0x2d
  408c14:	b.eq	408c28 <ferror@plt+0x6278>  // b.none
  408c18:	ldr	x0, [sp, #56]
  408c1c:	ldrsb	w0, [x0]
  408c20:	cmp	w0, #0x3a
  408c24:	b.ne	408ca4 <ferror@plt+0x62f4>  // b.any
  408c28:	ldr	x0, [sp, #56]
  408c2c:	add	x0, x0, #0x1
  408c30:	str	x0, [sp, #40]
  408c34:	str	xzr, [sp, #56]
  408c38:	bl	402900 <__errno_location@plt>
  408c3c:	str	wzr, [x0]
  408c40:	add	x0, sp, #0x38
  408c44:	mov	w2, #0xa                   	// #10
  408c48:	mov	x1, x0
  408c4c:	ldr	x0, [sp, #40]
  408c50:	bl	402700 <strtol@plt>
  408c54:	mov	w1, w0
  408c58:	ldr	x0, [sp, #24]
  408c5c:	str	w1, [x0]
  408c60:	bl	402900 <__errno_location@plt>
  408c64:	ldr	w0, [x0]
  408c68:	cmp	w0, #0x0
  408c6c:	b.ne	408c9c <ferror@plt+0x62ec>  // b.any
  408c70:	ldr	x0, [sp, #56]
  408c74:	cmp	x0, #0x0
  408c78:	b.eq	408c9c <ferror@plt+0x62ec>  // b.none
  408c7c:	ldr	x0, [sp, #56]
  408c80:	ldrsb	w0, [x0]
  408c84:	cmp	w0, #0x0
  408c88:	b.ne	408c9c <ferror@plt+0x62ec>  // b.any
  408c8c:	ldr	x0, [sp, #56]
  408c90:	ldr	x1, [sp, #40]
  408c94:	cmp	x1, x0
  408c98:	b.ne	408ca4 <ferror@plt+0x62f4>  // b.any
  408c9c:	mov	w0, #0xffffffff            	// #-1
  408ca0:	b	408ca8 <ferror@plt+0x62f8>
  408ca4:	mov	w0, #0x0                   	// #0
  408ca8:	ldp	x29, x30, [sp], #64
  408cac:	ret
  408cb0:	sub	sp, sp, #0x20
  408cb4:	str	x0, [sp, #8]
  408cb8:	str	x1, [sp]
  408cbc:	ldr	x0, [sp, #8]
  408cc0:	str	x0, [sp, #24]
  408cc4:	ldr	x0, [sp]
  408cc8:	str	xzr, [x0]
  408ccc:	b	408cdc <ferror@plt+0x632c>
  408cd0:	ldr	x0, [sp, #24]
  408cd4:	add	x0, x0, #0x1
  408cd8:	str	x0, [sp, #24]
  408cdc:	ldr	x0, [sp, #24]
  408ce0:	cmp	x0, #0x0
  408ce4:	b.eq	408d0c <ferror@plt+0x635c>  // b.none
  408ce8:	ldr	x0, [sp, #24]
  408cec:	ldrsb	w0, [x0]
  408cf0:	cmp	w0, #0x2f
  408cf4:	b.ne	408d0c <ferror@plt+0x635c>  // b.any
  408cf8:	ldr	x0, [sp, #24]
  408cfc:	add	x0, x0, #0x1
  408d00:	ldrsb	w0, [x0]
  408d04:	cmp	w0, #0x2f
  408d08:	b.eq	408cd0 <ferror@plt+0x6320>  // b.none
  408d0c:	ldr	x0, [sp, #24]
  408d10:	cmp	x0, #0x0
  408d14:	b.eq	408d28 <ferror@plt+0x6378>  // b.none
  408d18:	ldr	x0, [sp, #24]
  408d1c:	ldrsb	w0, [x0]
  408d20:	cmp	w0, #0x0
  408d24:	b.ne	408d30 <ferror@plt+0x6380>  // b.any
  408d28:	mov	x0, #0x0                   	// #0
  408d2c:	b	408d90 <ferror@plt+0x63e0>
  408d30:	ldr	x0, [sp]
  408d34:	mov	x1, #0x1                   	// #1
  408d38:	str	x1, [x0]
  408d3c:	ldr	x0, [sp, #24]
  408d40:	add	x0, x0, #0x1
  408d44:	str	x0, [sp, #16]
  408d48:	b	408d6c <ferror@plt+0x63bc>
  408d4c:	ldr	x0, [sp]
  408d50:	ldr	x0, [x0]
  408d54:	add	x1, x0, #0x1
  408d58:	ldr	x0, [sp]
  408d5c:	str	x1, [x0]
  408d60:	ldr	x0, [sp, #16]
  408d64:	add	x0, x0, #0x1
  408d68:	str	x0, [sp, #16]
  408d6c:	ldr	x0, [sp, #16]
  408d70:	ldrsb	w0, [x0]
  408d74:	cmp	w0, #0x0
  408d78:	b.eq	408d8c <ferror@plt+0x63dc>  // b.none
  408d7c:	ldr	x0, [sp, #16]
  408d80:	ldrsb	w0, [x0]
  408d84:	cmp	w0, #0x2f
  408d88:	b.ne	408d4c <ferror@plt+0x639c>  // b.any
  408d8c:	ldr	x0, [sp, #24]
  408d90:	add	sp, sp, #0x20
  408d94:	ret
  408d98:	stp	x29, x30, [sp, #-64]!
  408d9c:	mov	x29, sp
  408da0:	str	x0, [sp, #24]
  408da4:	str	x1, [sp, #16]
  408da8:	b	408ea8 <ferror@plt+0x64f8>
  408dac:	add	x0, sp, #0x28
  408db0:	mov	x1, x0
  408db4:	ldr	x0, [sp, #24]
  408db8:	bl	408cb0 <ferror@plt+0x6300>
  408dbc:	str	x0, [sp, #56]
  408dc0:	add	x0, sp, #0x20
  408dc4:	mov	x1, x0
  408dc8:	ldr	x0, [sp, #16]
  408dcc:	bl	408cb0 <ferror@plt+0x6300>
  408dd0:	str	x0, [sp, #48]
  408dd4:	ldr	x1, [sp, #40]
  408dd8:	ldr	x0, [sp, #32]
  408ddc:	add	x0, x1, x0
  408de0:	cmp	x0, #0x0
  408de4:	b.ne	408df0 <ferror@plt+0x6440>  // b.any
  408de8:	mov	w0, #0x1                   	// #1
  408dec:	b	408ec4 <ferror@plt+0x6514>
  408df0:	ldr	x1, [sp, #40]
  408df4:	ldr	x0, [sp, #32]
  408df8:	add	x0, x1, x0
  408dfc:	cmp	x0, #0x1
  408e00:	b.ne	408e44 <ferror@plt+0x6494>  // b.any
  408e04:	ldr	x0, [sp, #56]
  408e08:	cmp	x0, #0x0
  408e0c:	b.eq	408e20 <ferror@plt+0x6470>  // b.none
  408e10:	ldr	x0, [sp, #56]
  408e14:	ldrsb	w0, [x0]
  408e18:	cmp	w0, #0x2f
  408e1c:	b.eq	408e3c <ferror@plt+0x648c>  // b.none
  408e20:	ldr	x0, [sp, #48]
  408e24:	cmp	x0, #0x0
  408e28:	b.eq	408e44 <ferror@plt+0x6494>  // b.none
  408e2c:	ldr	x0, [sp, #48]
  408e30:	ldrsb	w0, [x0]
  408e34:	cmp	w0, #0x2f
  408e38:	b.ne	408e44 <ferror@plt+0x6494>  // b.any
  408e3c:	mov	w0, #0x1                   	// #1
  408e40:	b	408ec4 <ferror@plt+0x6514>
  408e44:	ldr	x0, [sp, #56]
  408e48:	cmp	x0, #0x0
  408e4c:	b.eq	408ec0 <ferror@plt+0x6510>  // b.none
  408e50:	ldr	x0, [sp, #48]
  408e54:	cmp	x0, #0x0
  408e58:	b.eq	408ec0 <ferror@plt+0x6510>  // b.none
  408e5c:	ldr	x1, [sp, #40]
  408e60:	ldr	x0, [sp, #32]
  408e64:	cmp	x1, x0
  408e68:	b.ne	408ec0 <ferror@plt+0x6510>  // b.any
  408e6c:	ldr	x0, [sp, #40]
  408e70:	mov	x2, x0
  408e74:	ldr	x1, [sp, #48]
  408e78:	ldr	x0, [sp, #56]
  408e7c:	bl	402540 <strncmp@plt>
  408e80:	cmp	w0, #0x0
  408e84:	b.ne	408ec0 <ferror@plt+0x6510>  // b.any
  408e88:	ldr	x0, [sp, #40]
  408e8c:	ldr	x1, [sp, #56]
  408e90:	add	x0, x1, x0
  408e94:	str	x0, [sp, #24]
  408e98:	ldr	x0, [sp, #32]
  408e9c:	ldr	x1, [sp, #48]
  408ea0:	add	x0, x1, x0
  408ea4:	str	x0, [sp, #16]
  408ea8:	ldr	x0, [sp, #24]
  408eac:	cmp	x0, #0x0
  408eb0:	b.eq	408ec0 <ferror@plt+0x6510>  // b.none
  408eb4:	ldr	x0, [sp, #16]
  408eb8:	cmp	x0, #0x0
  408ebc:	b.ne	408dac <ferror@plt+0x63fc>  // b.any
  408ec0:	mov	w0, #0x0                   	// #0
  408ec4:	ldp	x29, x30, [sp], #64
  408ec8:	ret
  408ecc:	stp	x29, x30, [sp, #-64]!
  408ed0:	mov	x29, sp
  408ed4:	str	x0, [sp, #40]
  408ed8:	str	x1, [sp, #32]
  408edc:	str	x2, [sp, #24]
  408ee0:	ldr	x0, [sp, #40]
  408ee4:	cmp	x0, #0x0
  408ee8:	b.ne	408f08 <ferror@plt+0x6558>  // b.any
  408eec:	ldr	x0, [sp, #32]
  408ef0:	cmp	x0, #0x0
  408ef4:	b.ne	408f08 <ferror@plt+0x6558>  // b.any
  408ef8:	adrp	x0, 40a000 <ferror@plt+0x7650>
  408efc:	add	x0, x0, #0xeb0
  408f00:	bl	402600 <strdup@plt>
  408f04:	b	40902c <ferror@plt+0x667c>
  408f08:	ldr	x0, [sp, #40]
  408f0c:	cmp	x0, #0x0
  408f10:	b.ne	408f24 <ferror@plt+0x6574>  // b.any
  408f14:	ldr	x1, [sp, #24]
  408f18:	ldr	x0, [sp, #32]
  408f1c:	bl	4027b0 <strndup@plt>
  408f20:	b	40902c <ferror@plt+0x667c>
  408f24:	ldr	x0, [sp, #32]
  408f28:	cmp	x0, #0x0
  408f2c:	b.ne	408f3c <ferror@plt+0x658c>  // b.any
  408f30:	ldr	x0, [sp, #40]
  408f34:	bl	402600 <strdup@plt>
  408f38:	b	40902c <ferror@plt+0x667c>
  408f3c:	ldr	x0, [sp, #40]
  408f40:	cmp	x0, #0x0
  408f44:	b.ne	408f68 <ferror@plt+0x65b8>  // b.any
  408f48:	adrp	x0, 40a000 <ferror@plt+0x7650>
  408f4c:	add	x3, x0, #0xf10
  408f50:	mov	w2, #0x383                 	// #899
  408f54:	adrp	x0, 40a000 <ferror@plt+0x7650>
  408f58:	add	x1, x0, #0xeb8
  408f5c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  408f60:	add	x0, x0, #0xec8
  408f64:	bl	4028f0 <__assert_fail@plt>
  408f68:	ldr	x0, [sp, #32]
  408f6c:	cmp	x0, #0x0
  408f70:	b.ne	408f94 <ferror@plt+0x65e4>  // b.any
  408f74:	adrp	x0, 40a000 <ferror@plt+0x7650>
  408f78:	add	x3, x0, #0xf10
  408f7c:	mov	w2, #0x384                 	// #900
  408f80:	adrp	x0, 40a000 <ferror@plt+0x7650>
  408f84:	add	x1, x0, #0xeb8
  408f88:	adrp	x0, 40a000 <ferror@plt+0x7650>
  408f8c:	add	x0, x0, #0xed0
  408f90:	bl	4028f0 <__assert_fail@plt>
  408f94:	ldr	x0, [sp, #40]
  408f98:	bl	402340 <strlen@plt>
  408f9c:	str	x0, [sp, #56]
  408fa0:	ldr	x0, [sp, #56]
  408fa4:	mvn	x0, x0
  408fa8:	ldr	x1, [sp, #24]
  408fac:	cmp	x1, x0
  408fb0:	b.ls	408fbc <ferror@plt+0x660c>  // b.plast
  408fb4:	mov	x0, #0x0                   	// #0
  408fb8:	b	40902c <ferror@plt+0x667c>
  408fbc:	ldr	x1, [sp, #56]
  408fc0:	ldr	x0, [sp, #24]
  408fc4:	add	x0, x1, x0
  408fc8:	add	x0, x0, #0x1
  408fcc:	bl	402510 <malloc@plt>
  408fd0:	str	x0, [sp, #48]
  408fd4:	ldr	x0, [sp, #48]
  408fd8:	cmp	x0, #0x0
  408fdc:	b.ne	408fe8 <ferror@plt+0x6638>  // b.any
  408fe0:	mov	x0, #0x0                   	// #0
  408fe4:	b	40902c <ferror@plt+0x667c>
  408fe8:	ldr	x2, [sp, #56]
  408fec:	ldr	x1, [sp, #40]
  408ff0:	ldr	x0, [sp, #48]
  408ff4:	bl	402300 <memcpy@plt>
  408ff8:	ldr	x1, [sp, #48]
  408ffc:	ldr	x0, [sp, #56]
  409000:	add	x0, x1, x0
  409004:	ldr	x2, [sp, #24]
  409008:	ldr	x1, [sp, #32]
  40900c:	bl	402300 <memcpy@plt>
  409010:	ldr	x1, [sp, #56]
  409014:	ldr	x0, [sp, #24]
  409018:	add	x0, x1, x0
  40901c:	ldr	x1, [sp, #48]
  409020:	add	x0, x1, x0
  409024:	strb	wzr, [x0]
  409028:	ldr	x0, [sp, #48]
  40902c:	ldp	x29, x30, [sp], #64
  409030:	ret
  409034:	stp	x29, x30, [sp, #-32]!
  409038:	mov	x29, sp
  40903c:	str	x0, [sp, #24]
  409040:	str	x1, [sp, #16]
  409044:	ldr	x0, [sp, #16]
  409048:	cmp	x0, #0x0
  40904c:	b.eq	40905c <ferror@plt+0x66ac>  // b.none
  409050:	ldr	x0, [sp, #16]
  409054:	bl	402340 <strlen@plt>
  409058:	b	409060 <ferror@plt+0x66b0>
  40905c:	mov	x0, #0x0                   	// #0
  409060:	mov	x2, x0
  409064:	ldr	x1, [sp, #16]
  409068:	ldr	x0, [sp, #24]
  40906c:	bl	408ecc <ferror@plt+0x651c>
  409070:	ldp	x29, x30, [sp], #32
  409074:	ret
  409078:	stp	x29, x30, [sp, #-304]!
  40907c:	mov	x29, sp
  409080:	str	x0, [sp, #56]
  409084:	str	x1, [sp, #48]
  409088:	str	x2, [sp, #256]
  40908c:	str	x3, [sp, #264]
  409090:	str	x4, [sp, #272]
  409094:	str	x5, [sp, #280]
  409098:	str	x6, [sp, #288]
  40909c:	str	x7, [sp, #296]
  4090a0:	str	q0, [sp, #128]
  4090a4:	str	q1, [sp, #144]
  4090a8:	str	q2, [sp, #160]
  4090ac:	str	q3, [sp, #176]
  4090b0:	str	q4, [sp, #192]
  4090b4:	str	q5, [sp, #208]
  4090b8:	str	q6, [sp, #224]
  4090bc:	str	q7, [sp, #240]
  4090c0:	add	x0, sp, #0x130
  4090c4:	str	x0, [sp, #80]
  4090c8:	add	x0, sp, #0x130
  4090cc:	str	x0, [sp, #88]
  4090d0:	add	x0, sp, #0x100
  4090d4:	str	x0, [sp, #96]
  4090d8:	mov	w0, #0xffffffd0            	// #-48
  4090dc:	str	w0, [sp, #104]
  4090e0:	mov	w0, #0xffffff80            	// #-128
  4090e4:	str	w0, [sp, #108]
  4090e8:	add	x2, sp, #0x10
  4090ec:	add	x3, sp, #0x50
  4090f0:	ldp	x0, x1, [x3]
  4090f4:	stp	x0, x1, [x2]
  4090f8:	ldp	x0, x1, [x3, #16]
  4090fc:	stp	x0, x1, [x2, #16]
  409100:	add	x1, sp, #0x10
  409104:	add	x0, sp, #0x48
  409108:	mov	x2, x1
  40910c:	ldr	x1, [sp, #48]
  409110:	bl	402790 <vasprintf@plt>
  409114:	str	w0, [sp, #124]
  409118:	ldr	w0, [sp, #124]
  40911c:	cmp	w0, #0x0
  409120:	b.ge	40912c <ferror@plt+0x677c>  // b.tcont
  409124:	mov	x0, #0x0                   	// #0
  409128:	b	409154 <ferror@plt+0x67a4>
  40912c:	ldr	x0, [sp, #72]
  409130:	ldrsw	x1, [sp, #124]
  409134:	mov	x2, x1
  409138:	mov	x1, x0
  40913c:	ldr	x0, [sp, #56]
  409140:	bl	408ecc <ferror@plt+0x651c>
  409144:	str	x0, [sp, #112]
  409148:	ldr	x0, [sp, #72]
  40914c:	bl	402730 <free@plt>
  409150:	ldr	x0, [sp, #112]
  409154:	ldp	x29, x30, [sp], #304
  409158:	ret
  40915c:	stp	x29, x30, [sp, #-48]!
  409160:	mov	x29, sp
  409164:	str	x0, [sp, #24]
  409168:	str	x1, [sp, #16]
  40916c:	str	wzr, [sp, #44]
  409170:	str	wzr, [sp, #40]
  409174:	b	4091e0 <ferror@plt+0x6830>
  409178:	ldr	w0, [sp, #44]
  40917c:	cmp	w0, #0x0
  409180:	b.eq	40918c <ferror@plt+0x67dc>  // b.none
  409184:	str	wzr, [sp, #44]
  409188:	b	4091d4 <ferror@plt+0x6824>
  40918c:	ldrsw	x0, [sp, #40]
  409190:	ldr	x1, [sp, #24]
  409194:	add	x0, x1, x0
  409198:	ldrsb	w0, [x0]
  40919c:	cmp	w0, #0x5c
  4091a0:	b.ne	4091b0 <ferror@plt+0x6800>  // b.any
  4091a4:	mov	w0, #0x1                   	// #1
  4091a8:	str	w0, [sp, #44]
  4091ac:	b	4091d4 <ferror@plt+0x6824>
  4091b0:	ldrsw	x0, [sp, #40]
  4091b4:	ldr	x1, [sp, #24]
  4091b8:	add	x0, x1, x0
  4091bc:	ldrsb	w0, [x0]
  4091c0:	mov	w1, w0
  4091c4:	ldr	x0, [sp, #16]
  4091c8:	bl	4027d0 <strchr@plt>
  4091cc:	cmp	x0, #0x0
  4091d0:	b.ne	4091fc <ferror@plt+0x684c>  // b.any
  4091d4:	ldr	w0, [sp, #40]
  4091d8:	add	w0, w0, #0x1
  4091dc:	str	w0, [sp, #40]
  4091e0:	ldrsw	x0, [sp, #40]
  4091e4:	ldr	x1, [sp, #24]
  4091e8:	add	x0, x1, x0
  4091ec:	ldrsb	w0, [x0]
  4091f0:	cmp	w0, #0x0
  4091f4:	b.ne	409178 <ferror@plt+0x67c8>  // b.any
  4091f8:	b	409200 <ferror@plt+0x6850>
  4091fc:	nop
  409200:	ldr	w1, [sp, #40]
  409204:	ldr	w0, [sp, #44]
  409208:	sub	w0, w1, w0
  40920c:	sxtw	x0, w0
  409210:	ldp	x29, x30, [sp], #48
  409214:	ret
  409218:	stp	x29, x30, [sp, #-64]!
  40921c:	mov	x29, sp
  409220:	str	x0, [sp, #40]
  409224:	str	x1, [sp, #32]
  409228:	str	x2, [sp, #24]
  40922c:	str	w3, [sp, #20]
  409230:	ldr	x0, [sp, #40]
  409234:	ldr	x0, [x0]
  409238:	str	x0, [sp, #56]
  40923c:	ldr	x0, [sp, #56]
  409240:	ldrsb	w0, [x0]
  409244:	cmp	w0, #0x0
  409248:	b.ne	409288 <ferror@plt+0x68d8>  // b.any
  40924c:	ldr	x0, [sp, #40]
  409250:	ldr	x0, [x0]
  409254:	ldrsb	w0, [x0]
  409258:	cmp	w0, #0x0
  40925c:	b.eq	409280 <ferror@plt+0x68d0>  // b.none
  409260:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409264:	add	x3, x0, #0xf20
  409268:	mov	w2, #0x3c6                 	// #966
  40926c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409270:	add	x1, x0, #0xeb8
  409274:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409278:	add	x0, x0, #0xed8
  40927c:	bl	4028f0 <__assert_fail@plt>
  409280:	mov	x0, #0x0                   	// #0
  409284:	b	4094b8 <ferror@plt+0x6b08>
  409288:	ldr	x1, [sp, #24]
  40928c:	ldr	x0, [sp, #56]
  409290:	bl	4027c0 <strspn@plt>
  409294:	mov	x1, x0
  409298:	ldr	x0, [sp, #56]
  40929c:	add	x0, x0, x1
  4092a0:	str	x0, [sp, #56]
  4092a4:	ldr	x0, [sp, #56]
  4092a8:	ldrsb	w0, [x0]
  4092ac:	cmp	w0, #0x0
  4092b0:	b.ne	4092c8 <ferror@plt+0x6918>  // b.any
  4092b4:	ldr	x0, [sp, #40]
  4092b8:	ldr	x1, [sp, #56]
  4092bc:	str	x1, [x0]
  4092c0:	mov	x0, #0x0                   	// #0
  4092c4:	b	4094b8 <ferror@plt+0x6b08>
  4092c8:	ldr	w0, [sp, #20]
  4092cc:	cmp	w0, #0x0
  4092d0:	b.eq	4093ec <ferror@plt+0x6a3c>  // b.none
  4092d4:	ldr	x0, [sp, #56]
  4092d8:	ldrsb	w0, [x0]
  4092dc:	mov	w1, w0
  4092e0:	adrp	x0, 40a000 <ferror@plt+0x7650>
  4092e4:	add	x0, x0, #0xee8
  4092e8:	bl	4027d0 <strchr@plt>
  4092ec:	cmp	x0, #0x0
  4092f0:	b.eq	4093ec <ferror@plt+0x6a3c>  // b.none
  4092f4:	ldr	x0, [sp, #56]
  4092f8:	ldrsb	w0, [x0]
  4092fc:	strb	w0, [sp, #48]
  409300:	strb	wzr, [sp, #49]
  409304:	ldr	x0, [sp, #56]
  409308:	add	x0, x0, #0x1
  40930c:	add	x1, sp, #0x30
  409310:	bl	40915c <ferror@plt+0x67ac>
  409314:	mov	x1, x0
  409318:	ldr	x0, [sp, #32]
  40931c:	str	x1, [x0]
  409320:	ldr	x0, [sp, #32]
  409324:	ldr	x0, [x0]
  409328:	add	x0, x0, #0x1
  40932c:	ldr	x1, [sp, #56]
  409330:	add	x0, x1, x0
  409334:	ldrsb	w0, [x0]
  409338:	cmp	w0, #0x0
  40933c:	b.eq	4093b0 <ferror@plt+0x6a00>  // b.none
  409340:	ldr	x0, [sp, #32]
  409344:	ldr	x0, [x0]
  409348:	add	x0, x0, #0x1
  40934c:	ldr	x1, [sp, #56]
  409350:	add	x0, x1, x0
  409354:	ldrsb	w1, [x0]
  409358:	ldrsb	w0, [sp, #48]
  40935c:	cmp	w1, w0
  409360:	b.ne	4093b0 <ferror@plt+0x6a00>  // b.any
  409364:	ldr	x0, [sp, #32]
  409368:	ldr	x0, [x0]
  40936c:	add	x0, x0, #0x2
  409370:	ldr	x1, [sp, #56]
  409374:	add	x0, x1, x0
  409378:	ldrsb	w0, [x0]
  40937c:	cmp	w0, #0x0
  409380:	b.eq	4093c4 <ferror@plt+0x6a14>  // b.none
  409384:	ldr	x0, [sp, #32]
  409388:	ldr	x0, [x0]
  40938c:	add	x0, x0, #0x2
  409390:	ldr	x1, [sp, #56]
  409394:	add	x0, x1, x0
  409398:	ldrsb	w0, [x0]
  40939c:	mov	w1, w0
  4093a0:	ldr	x0, [sp, #24]
  4093a4:	bl	4027d0 <strchr@plt>
  4093a8:	cmp	x0, #0x0
  4093ac:	b.ne	4093c4 <ferror@plt+0x6a14>  // b.any
  4093b0:	ldr	x0, [sp, #40]
  4093b4:	ldr	x1, [sp, #56]
  4093b8:	str	x1, [x0]
  4093bc:	mov	x0, #0x0                   	// #0
  4093c0:	b	4094b8 <ferror@plt+0x6b08>
  4093c4:	ldr	x0, [sp, #56]
  4093c8:	add	x1, x0, #0x1
  4093cc:	str	x1, [sp, #56]
  4093d0:	ldr	x1, [sp, #32]
  4093d4:	ldr	x1, [x1]
  4093d8:	add	x1, x1, #0x2
  4093dc:	add	x1, x0, x1
  4093e0:	ldr	x0, [sp, #40]
  4093e4:	str	x1, [x0]
  4093e8:	b	4094b4 <ferror@plt+0x6b04>
  4093ec:	ldr	w0, [sp, #20]
  4093f0:	cmp	w0, #0x0
  4093f4:	b.eq	409484 <ferror@plt+0x6ad4>  // b.none
  4093f8:	ldr	x1, [sp, #24]
  4093fc:	ldr	x0, [sp, #56]
  409400:	bl	40915c <ferror@plt+0x67ac>
  409404:	mov	x1, x0
  409408:	ldr	x0, [sp, #32]
  40940c:	str	x1, [x0]
  409410:	ldr	x0, [sp, #32]
  409414:	ldr	x0, [x0]
  409418:	ldr	x1, [sp, #56]
  40941c:	add	x0, x1, x0
  409420:	ldrsb	w0, [x0]
  409424:	cmp	w0, #0x0
  409428:	b.eq	409468 <ferror@plt+0x6ab8>  // b.none
  40942c:	ldr	x0, [sp, #32]
  409430:	ldr	x0, [x0]
  409434:	ldr	x1, [sp, #56]
  409438:	add	x0, x1, x0
  40943c:	ldrsb	w0, [x0]
  409440:	mov	w1, w0
  409444:	ldr	x0, [sp, #24]
  409448:	bl	4027d0 <strchr@plt>
  40944c:	cmp	x0, #0x0
  409450:	b.ne	409468 <ferror@plt+0x6ab8>  // b.any
  409454:	ldr	x0, [sp, #40]
  409458:	ldr	x1, [sp, #56]
  40945c:	str	x1, [x0]
  409460:	mov	x0, #0x0                   	// #0
  409464:	b	4094b8 <ferror@plt+0x6b08>
  409468:	ldr	x0, [sp, #32]
  40946c:	ldr	x0, [x0]
  409470:	ldr	x1, [sp, #56]
  409474:	add	x1, x1, x0
  409478:	ldr	x0, [sp, #40]
  40947c:	str	x1, [x0]
  409480:	b	4094b4 <ferror@plt+0x6b04>
  409484:	ldr	x1, [sp, #24]
  409488:	ldr	x0, [sp, #56]
  40948c:	bl	4028b0 <strcspn@plt>
  409490:	mov	x1, x0
  409494:	ldr	x0, [sp, #32]
  409498:	str	x1, [x0]
  40949c:	ldr	x0, [sp, #32]
  4094a0:	ldr	x0, [x0]
  4094a4:	ldr	x1, [sp, #56]
  4094a8:	add	x1, x1, x0
  4094ac:	ldr	x0, [sp, #40]
  4094b0:	str	x1, [x0]
  4094b4:	ldr	x0, [sp, #56]
  4094b8:	ldp	x29, x30, [sp], #64
  4094bc:	ret
  4094c0:	stp	x29, x30, [sp, #-48]!
  4094c4:	mov	x29, sp
  4094c8:	str	x0, [sp, #24]
  4094cc:	ldr	x0, [sp, #24]
  4094d0:	bl	402570 <fgetc@plt>
  4094d4:	str	w0, [sp, #44]
  4094d8:	ldr	w0, [sp, #44]
  4094dc:	cmn	w0, #0x1
  4094e0:	b.ne	4094ec <ferror@plt+0x6b3c>  // b.any
  4094e4:	mov	w0, #0x1                   	// #1
  4094e8:	b	4094fc <ferror@plt+0x6b4c>
  4094ec:	ldr	w0, [sp, #44]
  4094f0:	cmp	w0, #0xa
  4094f4:	b.ne	4094cc <ferror@plt+0x6b1c>  // b.any
  4094f8:	mov	w0, #0x0                   	// #0
  4094fc:	ldp	x29, x30, [sp], #48
  409500:	ret
  409504:	stp	x29, x30, [sp, #-48]!
  409508:	mov	x29, sp
  40950c:	str	w0, [sp, #28]
  409510:	ldr	w1, [sp, #28]
  409514:	mov	w0, #0xde83                	// #56963
  409518:	movk	w0, #0x431b, lsl #16
  40951c:	umull	x0, w1, w0
  409520:	lsr	x0, x0, #32
  409524:	lsr	w0, w0, #18
  409528:	mov	w0, w0
  40952c:	str	x0, [sp, #32]
  409530:	ldr	w1, [sp, #28]
  409534:	mov	w0, #0xde83                	// #56963
  409538:	movk	w0, #0x431b, lsl #16
  40953c:	umull	x0, w1, w0
  409540:	lsr	x0, x0, #32
  409544:	lsr	w0, w0, #18
  409548:	mov	w2, #0x4240                	// #16960
  40954c:	movk	w2, #0xf, lsl #16
  409550:	mul	w0, w0, w2
  409554:	sub	w0, w1, w0
  409558:	mov	w1, w0
  40955c:	mov	x0, x1
  409560:	lsl	x0, x0, #5
  409564:	sub	x0, x0, x1
  409568:	lsl	x0, x0, #2
  40956c:	add	x0, x0, x1
  409570:	lsl	x0, x0, #3
  409574:	str	x0, [sp, #40]
  409578:	add	x0, sp, #0x20
  40957c:	mov	x1, #0x0                   	// #0
  409580:	bl	402780 <nanosleep@plt>
  409584:	ldp	x29, x30, [sp], #48
  409588:	ret
  40958c:	stp	x29, x30, [sp, #-64]!
  409590:	mov	x29, sp
  409594:	str	w0, [sp, #44]
  409598:	str	x1, [sp, #32]
  40959c:	str	w2, [sp, #40]
  4095a0:	str	x3, [sp, #24]
  4095a4:	ldr	w2, [sp, #40]
  4095a8:	ldr	x1, [sp, #32]
  4095ac:	ldr	w0, [sp, #44]
  4095b0:	bl	4028d0 <openat@plt>
  4095b4:	str	w0, [sp, #60]
  4095b8:	ldr	w0, [sp, #60]
  4095bc:	cmp	w0, #0x0
  4095c0:	b.ge	4095cc <ferror@plt+0x6c1c>  // b.tcont
  4095c4:	mov	x0, #0x0                   	// #0
  4095c8:	b	4095d8 <ferror@plt+0x6c28>
  4095cc:	ldr	x1, [sp, #24]
  4095d0:	ldr	w0, [sp, #60]
  4095d4:	bl	402590 <fdopen@plt>
  4095d8:	ldp	x29, x30, [sp], #64
  4095dc:	ret
  4095e0:	stp	x29, x30, [sp, #-80]!
  4095e4:	mov	x29, sp
  4095e8:	str	w0, [sp, #44]
  4095ec:	str	x1, [sp, #32]
  4095f0:	str	x2, [sp, #24]
  4095f4:	str	xzr, [sp, #72]
  4095f8:	str	wzr, [sp, #68]
  4095fc:	ldr	x2, [sp, #24]
  409600:	mov	w1, #0x0                   	// #0
  409604:	ldr	x0, [sp, #32]
  409608:	bl	402580 <memset@plt>
  40960c:	b	4096d0 <ferror@plt+0x6d20>
  409610:	ldr	x2, [sp, #24]
  409614:	ldr	x1, [sp, #32]
  409618:	ldr	w0, [sp, #44]
  40961c:	bl	402840 <read@plt>
  409620:	str	x0, [sp, #56]
  409624:	ldr	x0, [sp, #56]
  409628:	cmp	x0, #0x0
  40962c:	b.gt	40969c <ferror@plt+0x6cec>
  409630:	ldr	x0, [sp, #56]
  409634:	cmp	x0, #0x0
  409638:	b.ge	409680 <ferror@plt+0x6cd0>  // b.tcont
  40963c:	bl	402900 <__errno_location@plt>
  409640:	ldr	w0, [x0]
  409644:	cmp	w0, #0xb
  409648:	b.eq	40965c <ferror@plt+0x6cac>  // b.none
  40964c:	bl	402900 <__errno_location@plt>
  409650:	ldr	w0, [x0]
  409654:	cmp	w0, #0x4
  409658:	b.ne	409680 <ferror@plt+0x6cd0>  // b.any
  40965c:	ldr	w0, [sp, #68]
  409660:	add	w1, w0, #0x1
  409664:	str	w1, [sp, #68]
  409668:	cmp	w0, #0x4
  40966c:	b.gt	409680 <ferror@plt+0x6cd0>
  409670:	mov	w0, #0xd090                	// #53392
  409674:	movk	w0, #0x3, lsl #16
  409678:	bl	409504 <ferror@plt+0x6b54>
  40967c:	b	4096d0 <ferror@plt+0x6d20>
  409680:	ldr	x0, [sp, #72]
  409684:	cmp	x0, #0x0
  409688:	b.eq	409694 <ferror@plt+0x6ce4>  // b.none
  40968c:	ldr	x0, [sp, #72]
  409690:	b	4096e0 <ferror@plt+0x6d30>
  409694:	mov	x0, #0xffffffffffffffff    	// #-1
  409698:	b	4096e0 <ferror@plt+0x6d30>
  40969c:	str	wzr, [sp, #68]
  4096a0:	ldr	x0, [sp, #56]
  4096a4:	ldr	x1, [sp, #24]
  4096a8:	sub	x0, x1, x0
  4096ac:	str	x0, [sp, #24]
  4096b0:	ldr	x0, [sp, #56]
  4096b4:	ldr	x1, [sp, #32]
  4096b8:	add	x0, x1, x0
  4096bc:	str	x0, [sp, #32]
  4096c0:	ldr	x1, [sp, #72]
  4096c4:	ldr	x0, [sp, #56]
  4096c8:	add	x0, x1, x0
  4096cc:	str	x0, [sp, #72]
  4096d0:	ldr	x0, [sp, #24]
  4096d4:	cmp	x0, #0x0
  4096d8:	b.ne	409610 <ferror@plt+0x6c60>  // b.any
  4096dc:	ldr	x0, [sp, #72]
  4096e0:	ldp	x29, x30, [sp], #80
  4096e4:	ret
  4096e8:	mov	x12, #0x1030                	// #4144
  4096ec:	sub	sp, sp, x12
  4096f0:	stp	x29, x30, [sp]
  4096f4:	mov	x29, sp
  4096f8:	str	w0, [sp, #28]
  4096fc:	add	x3, sp, #0x28
  409700:	ldr	w2, [sp, #28]
  409704:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409708:	add	x1, x0, #0xf28
  40970c:	mov	x0, x3
  409710:	bl	402420 <sprintf@plt>
  409714:	mov	x0, #0x8                   	// #8
  409718:	bl	402510 <malloc@plt>
  40971c:	str	x0, [sp, #4136]
  409720:	ldr	x0, [sp, #4136]
  409724:	cmp	x0, #0x0
  409728:	b.eq	409758 <ferror@plt+0x6da8>  // b.none
  40972c:	add	x0, sp, #0x28
  409730:	bl	402440 <opendir@plt>
  409734:	mov	x1, x0
  409738:	ldr	x0, [sp, #4136]
  40973c:	str	x1, [x0]
  409740:	ldr	x0, [sp, #4136]
  409744:	ldr	x0, [x0]
  409748:	cmp	x0, #0x0
  40974c:	b.eq	409758 <ferror@plt+0x6da8>  // b.none
  409750:	ldr	x0, [sp, #4136]
  409754:	b	409764 <ferror@plt+0x6db4>
  409758:	ldr	x0, [sp, #4136]
  40975c:	bl	402730 <free@plt>
  409760:	mov	x0, #0x0                   	// #0
  409764:	ldp	x29, x30, [sp]
  409768:	mov	x12, #0x1030                	// #4144
  40976c:	add	sp, sp, x12
  409770:	ret
  409774:	stp	x29, x30, [sp, #-32]!
  409778:	mov	x29, sp
  40977c:	str	x0, [sp, #24]
  409780:	ldr	x0, [sp, #24]
  409784:	cmp	x0, #0x0
  409788:	b.eq	4097a8 <ferror@plt+0x6df8>  // b.none
  40978c:	ldr	x0, [sp, #24]
  409790:	ldr	x0, [x0]
  409794:	cmp	x0, #0x0
  409798:	b.eq	4097a8 <ferror@plt+0x6df8>  // b.none
  40979c:	ldr	x0, [sp, #24]
  4097a0:	ldr	x0, [x0]
  4097a4:	bl	402620 <closedir@plt>
  4097a8:	ldr	x0, [sp, #24]
  4097ac:	bl	402730 <free@plt>
  4097b0:	nop
  4097b4:	ldp	x29, x30, [sp], #32
  4097b8:	ret
  4097bc:	stp	x29, x30, [sp, #-48]!
  4097c0:	mov	x29, sp
  4097c4:	str	x0, [sp, #24]
  4097c8:	str	x1, [sp, #16]
  4097cc:	ldr	x0, [sp, #24]
  4097d0:	cmp	x0, #0x0
  4097d4:	b.eq	4097e4 <ferror@plt+0x6e34>  // b.none
  4097d8:	ldr	x0, [sp, #16]
  4097dc:	cmp	x0, #0x0
  4097e0:	b.ne	4097ec <ferror@plt+0x6e3c>  // b.any
  4097e4:	mov	w0, #0xffffffea            	// #-22
  4097e8:	b	4098f0 <ferror@plt+0x6f40>
  4097ec:	ldr	x0, [sp, #16]
  4097f0:	str	wzr, [x0]
  4097f4:	bl	402900 <__errno_location@plt>
  4097f8:	str	wzr, [x0]
  4097fc:	ldr	x0, [sp, #24]
  409800:	ldr	x0, [x0]
  409804:	bl	4025f0 <readdir@plt>
  409808:	str	x0, [sp, #40]
  40980c:	ldr	x0, [sp, #40]
  409810:	cmp	x0, #0x0
  409814:	b.ne	409838 <ferror@plt+0x6e88>  // b.any
  409818:	bl	402900 <__errno_location@plt>
  40981c:	ldr	w0, [x0]
  409820:	cmp	w0, #0x0
  409824:	b.eq	409830 <ferror@plt+0x6e80>  // b.none
  409828:	mov	w0, #0xffffffff            	// #-1
  40982c:	b	4098f0 <ferror@plt+0x6f40>
  409830:	mov	w0, #0x1                   	// #1
  409834:	b	4098f0 <ferror@plt+0x6f40>
  409838:	bl	4026f0 <__ctype_b_loc@plt>
  40983c:	ldr	x1, [x0]
  409840:	ldr	x0, [sp, #40]
  409844:	ldrsb	w0, [x0, #19]
  409848:	and	w0, w0, #0xff
  40984c:	and	x0, x0, #0xff
  409850:	lsl	x0, x0, #1
  409854:	add	x0, x1, x0
  409858:	ldrh	w0, [x0]
  40985c:	and	w0, w0, #0x800
  409860:	cmp	w0, #0x0
  409864:	b.eq	4098d8 <ferror@plt+0x6f28>  // b.none
  409868:	bl	402900 <__errno_location@plt>
  40986c:	str	wzr, [x0]
  409870:	ldr	x0, [sp, #40]
  409874:	add	x0, x0, #0x13
  409878:	add	x1, sp, #0x20
  40987c:	mov	w2, #0xa                   	// #10
  409880:	bl	402700 <strtol@plt>
  409884:	mov	w1, w0
  409888:	ldr	x0, [sp, #16]
  40988c:	str	w1, [x0]
  409890:	bl	402900 <__errno_location@plt>
  409894:	ldr	w0, [x0]
  409898:	cmp	w0, #0x0
  40989c:	b.ne	4098d0 <ferror@plt+0x6f20>  // b.any
  4098a0:	ldr	x0, [sp, #40]
  4098a4:	add	x1, x0, #0x13
  4098a8:	ldr	x0, [sp, #32]
  4098ac:	cmp	x1, x0
  4098b0:	b.eq	4098d0 <ferror@plt+0x6f20>  // b.none
  4098b4:	ldr	x0, [sp, #32]
  4098b8:	cmp	x0, #0x0
  4098bc:	b.eq	4098dc <ferror@plt+0x6f2c>  // b.none
  4098c0:	ldr	x0, [sp, #32]
  4098c4:	ldrsb	w0, [x0]
  4098c8:	cmp	w0, #0x0
  4098cc:	b.eq	4098dc <ferror@plt+0x6f2c>  // b.none
  4098d0:	mov	w0, #0xffffffff            	// #-1
  4098d4:	b	4098f0 <ferror@plt+0x6f40>
  4098d8:	nop
  4098dc:	ldr	x0, [sp, #16]
  4098e0:	ldr	w0, [x0]
  4098e4:	cmp	w0, #0x0
  4098e8:	b.eq	4097fc <ferror@plt+0x6e4c>  // b.none
  4098ec:	mov	w0, #0x0                   	// #0
  4098f0:	ldp	x29, x30, [sp], #48
  4098f4:	ret
  4098f8:	mov	x12, #0x2040                	// #8256
  4098fc:	sub	sp, sp, x12
  409900:	stp	x29, x30, [sp]
  409904:	mov	x29, sp
  409908:	str	w0, [sp, #28]
  40990c:	str	x1, [sp, #16]
  409910:	str	xzr, [sp, #8248]
  409914:	str	xzr, [sp, #8232]
  409918:	add	x5, sp, #0x20
  40991c:	ldr	x4, [sp, #16]
  409920:	ldr	w3, [sp, #28]
  409924:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409928:	add	x2, x0, #0xf38
  40992c:	mov	x1, #0x2000                	// #8192
  409930:	mov	x0, x5
  409934:	bl	4024a0 <snprintf@plt>
  409938:	add	x0, sp, #0x20
  40993c:	mov	w1, #0x0                   	// #0
  409940:	bl	402520 <open@plt>
  409944:	str	w0, [sp, #8228]
  409948:	ldr	w0, [sp, #8228]
  40994c:	cmp	w0, #0x0
  409950:	b.lt	4099e0 <ferror@plt+0x7030>  // b.tstop
  409954:	add	x0, sp, #0x20
  409958:	mov	x2, #0x2000                	// #8192
  40995c:	mov	x1, x0
  409960:	ldr	w0, [sp, #8228]
  409964:	bl	4095e0 <ferror@plt+0x6c30>
  409968:	str	x0, [sp, #8232]
  40996c:	ldr	x0, [sp, #8232]
  409970:	cmp	x0, #0x0
  409974:	b.le	4099e8 <ferror@plt+0x7038>
  409978:	str	xzr, [sp, #8240]
  40997c:	b	4099b0 <ferror@plt+0x7000>
  409980:	ldr	x0, [sp, #8240]
  409984:	add	x1, sp, #0x20
  409988:	ldrsb	w0, [x1, x0]
  40998c:	cmp	w0, #0x0
  409990:	b.ne	4099a4 <ferror@plt+0x6ff4>  // b.any
  409994:	ldr	x0, [sp, #8240]
  409998:	add	x1, sp, #0x20
  40999c:	mov	w2, #0x20                  	// #32
  4099a0:	strb	w2, [x1, x0]
  4099a4:	ldr	x0, [sp, #8240]
  4099a8:	add	x0, x0, #0x1
  4099ac:	str	x0, [sp, #8240]
  4099b0:	ldr	x0, [sp, #8232]
  4099b4:	ldr	x1, [sp, #8240]
  4099b8:	cmp	x1, x0
  4099bc:	b.cc	409980 <ferror@plt+0x6fd0>  // b.lo, b.ul, b.last
  4099c0:	ldr	x0, [sp, #8232]
  4099c4:	sub	x0, x0, #0x1
  4099c8:	add	x1, sp, #0x20
  4099cc:	strb	wzr, [x1, x0]
  4099d0:	add	x0, sp, #0x20
  4099d4:	bl	402600 <strdup@plt>
  4099d8:	str	x0, [sp, #8248]
  4099dc:	b	4099ec <ferror@plt+0x703c>
  4099e0:	nop
  4099e4:	b	4099ec <ferror@plt+0x703c>
  4099e8:	nop
  4099ec:	ldr	w0, [sp, #8228]
  4099f0:	cmp	w0, #0x0
  4099f4:	b.lt	409a00 <ferror@plt+0x7050>  // b.tstop
  4099f8:	ldr	w0, [sp, #8228]
  4099fc:	bl	402640 <close@plt>
  409a00:	ldr	x0, [sp, #8248]
  409a04:	ldp	x29, x30, [sp]
  409a08:	mov	x12, #0x2040                	// #8256
  409a0c:	add	sp, sp, x12
  409a10:	ret
  409a14:	stp	x29, x30, [sp, #-32]!
  409a18:	mov	x29, sp
  409a1c:	str	w0, [sp, #28]
  409a20:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409a24:	add	x1, x0, #0xf48
  409a28:	ldr	w0, [sp, #28]
  409a2c:	bl	4098f8 <ferror@plt+0x6f48>
  409a30:	ldp	x29, x30, [sp], #32
  409a34:	ret
  409a38:	stp	x29, x30, [sp, #-32]!
  409a3c:	mov	x29, sp
  409a40:	str	w0, [sp, #28]
  409a44:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409a48:	add	x1, x0, #0xf50
  409a4c:	ldr	w0, [sp, #28]
  409a50:	bl	4098f8 <ferror@plt+0x6f48>
  409a54:	ldp	x29, x30, [sp], #32
  409a58:	ret
  409a5c:	stp	x29, x30, [sp, #-32]!
  409a60:	mov	x29, sp
  409a64:	mov	x1, #0x18                  	// #24
  409a68:	mov	x0, #0x1                   	// #1
  409a6c:	bl	4025c0 <calloc@plt>
  409a70:	str	x0, [sp, #24]
  409a74:	ldr	x0, [sp, #24]
  409a78:	cmp	x0, #0x0
  409a7c:	b.eq	409ab0 <ferror@plt+0x7100>  // b.none
  409a80:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409a84:	add	x0, x0, #0xf58
  409a88:	bl	402440 <opendir@plt>
  409a8c:	mov	x1, x0
  409a90:	ldr	x0, [sp, #24]
  409a94:	str	x1, [x0]
  409a98:	ldr	x0, [sp, #24]
  409a9c:	ldr	x0, [x0]
  409aa0:	cmp	x0, #0x0
  409aa4:	b.eq	409ab0 <ferror@plt+0x7100>  // b.none
  409aa8:	ldr	x0, [sp, #24]
  409aac:	b	409abc <ferror@plt+0x710c>
  409ab0:	ldr	x0, [sp, #24]
  409ab4:	bl	402730 <free@plt>
  409ab8:	mov	x0, #0x0                   	// #0
  409abc:	ldp	x29, x30, [sp], #32
  409ac0:	ret
  409ac4:	stp	x29, x30, [sp, #-32]!
  409ac8:	mov	x29, sp
  409acc:	str	x0, [sp, #24]
  409ad0:	ldr	x0, [sp, #24]
  409ad4:	cmp	x0, #0x0
  409ad8:	b.eq	409af8 <ferror@plt+0x7148>  // b.none
  409adc:	ldr	x0, [sp, #24]
  409ae0:	ldr	x0, [x0]
  409ae4:	cmp	x0, #0x0
  409ae8:	b.eq	409af8 <ferror@plt+0x7148>  // b.none
  409aec:	ldr	x0, [sp, #24]
  409af0:	ldr	x0, [x0]
  409af4:	bl	402620 <closedir@plt>
  409af8:	ldr	x0, [sp, #24]
  409afc:	bl	402730 <free@plt>
  409b00:	nop
  409b04:	ldp	x29, x30, [sp], #32
  409b08:	ret
  409b0c:	sub	sp, sp, #0x10
  409b10:	str	x0, [sp, #8]
  409b14:	str	x1, [sp]
  409b18:	ldr	x0, [sp, #8]
  409b1c:	ldr	x1, [sp]
  409b20:	str	x1, [x0, #8]
  409b24:	ldr	x0, [sp]
  409b28:	cmp	x0, #0x0
  409b2c:	cset	w0, ne  // ne = any
  409b30:	and	w2, w0, #0xff
  409b34:	ldr	x1, [sp, #8]
  409b38:	ldrb	w0, [x1, #20]
  409b3c:	bfxil	w0, w2, #0, #1
  409b40:	strb	w0, [x1, #20]
  409b44:	nop
  409b48:	add	sp, sp, #0x10
  409b4c:	ret
  409b50:	sub	sp, sp, #0x10
  409b54:	str	x0, [sp, #8]
  409b58:	str	w1, [sp, #4]
  409b5c:	ldr	x0, [sp, #8]
  409b60:	ldr	w1, [sp, #4]
  409b64:	str	w1, [x0, #16]
  409b68:	ldr	x0, [sp, #8]
  409b6c:	ldrb	w1, [x0, #20]
  409b70:	orr	w1, w1, #0x2
  409b74:	strb	w1, [x0, #20]
  409b78:	nop
  409b7c:	add	sp, sp, #0x10
  409b80:	ret
  409b84:	mov	x12, #0x2140                	// #8512
  409b88:	sub	sp, sp, x12
  409b8c:	stp	x29, x30, [sp]
  409b90:	mov	x29, sp
  409b94:	str	x0, [sp, #24]
  409b98:	str	x1, [sp, #16]
  409b9c:	ldr	x0, [sp, #24]
  409ba0:	cmp	x0, #0x0
  409ba4:	b.eq	409bb4 <ferror@plt+0x7204>  // b.none
  409ba8:	ldr	x0, [sp, #16]
  409bac:	cmp	x0, #0x0
  409bb0:	b.ne	409bbc <ferror@plt+0x720c>  // b.any
  409bb4:	mov	w0, #0xffffffea            	// #-22
  409bb8:	b	409e54 <ferror@plt+0x74a4>
  409bbc:	ldr	x0, [sp, #16]
  409bc0:	str	wzr, [x0]
  409bc4:	bl	402900 <__errno_location@plt>
  409bc8:	str	wzr, [x0]
  409bcc:	bl	402900 <__errno_location@plt>
  409bd0:	str	wzr, [x0]
  409bd4:	ldr	x0, [sp, #24]
  409bd8:	ldr	x0, [x0]
  409bdc:	bl	4025f0 <readdir@plt>
  409be0:	str	x0, [sp, #8504]
  409be4:	ldr	x0, [sp, #8504]
  409be8:	cmp	x0, #0x0
  409bec:	b.ne	409c10 <ferror@plt+0x7260>  // b.any
  409bf0:	bl	402900 <__errno_location@plt>
  409bf4:	ldr	w0, [x0]
  409bf8:	cmp	w0, #0x0
  409bfc:	b.eq	409c08 <ferror@plt+0x7258>  // b.none
  409c00:	mov	w0, #0xffffffff            	// #-1
  409c04:	b	409e54 <ferror@plt+0x74a4>
  409c08:	mov	w0, #0x1                   	// #1
  409c0c:	b	409e54 <ferror@plt+0x74a4>
  409c10:	bl	4026f0 <__ctype_b_loc@plt>
  409c14:	ldr	x1, [x0]
  409c18:	ldr	x0, [sp, #8504]
  409c1c:	ldrsb	w0, [x0, #19]
  409c20:	and	w0, w0, #0xff
  409c24:	and	x0, x0, #0xff
  409c28:	lsl	x0, x0, #1
  409c2c:	add	x0, x1, x0
  409c30:	ldrh	w0, [x0]
  409c34:	and	w0, w0, #0x800
  409c38:	cmp	w0, #0x0
  409c3c:	b.eq	409e1c <ferror@plt+0x746c>  // b.none
  409c40:	ldr	x0, [sp, #24]
  409c44:	ldrb	w0, [x0, #20]
  409c48:	and	w0, w0, #0x2
  409c4c:	and	w0, w0, #0xff
  409c50:	cmp	w0, #0x0
  409c54:	b.eq	409ca4 <ferror@plt+0x72f4>  // b.none
  409c58:	ldr	x0, [sp, #24]
  409c5c:	ldr	x0, [x0]
  409c60:	bl	402810 <dirfd@plt>
  409c64:	mov	w4, w0
  409c68:	ldr	x0, [sp, #8504]
  409c6c:	add	x0, x0, #0x13
  409c70:	add	x1, sp, #0x128
  409c74:	mov	w3, #0x0                   	// #0
  409c78:	mov	x2, x1
  409c7c:	mov	x1, x0
  409c80:	mov	w0, w4
  409c84:	bl	409f10 <ferror@plt+0x7560>
  409c88:	cmp	w0, #0x0
  409c8c:	b.ne	409e24 <ferror@plt+0x7474>  // b.any
  409c90:	ldr	x0, [sp, #24]
  409c94:	ldr	w1, [x0, #16]
  409c98:	ldr	w0, [sp, #320]
  409c9c:	cmp	w1, w0
  409ca0:	b.ne	409e2c <ferror@plt+0x747c>  // b.any
  409ca4:	ldr	x0, [sp, #24]
  409ca8:	ldrb	w0, [x0, #20]
  409cac:	and	w0, w0, #0x1
  409cb0:	and	w0, w0, #0xff
  409cb4:	cmp	w0, #0x0
  409cb8:	b.eq	409d7c <ferror@plt+0x73cc>  // b.none
  409cbc:	ldr	x0, [sp, #8504]
  409cc0:	add	x0, x0, #0x13
  409cc4:	add	x4, sp, #0x128
  409cc8:	mov	x3, x0
  409ccc:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409cd0:	add	x2, x0, #0xf60
  409cd4:	mov	x1, #0x2000                	// #8192
  409cd8:	mov	x0, x4
  409cdc:	bl	4024a0 <snprintf@plt>
  409ce0:	ldr	x0, [sp, #24]
  409ce4:	ldr	x0, [x0]
  409ce8:	bl	402810 <dirfd@plt>
  409cec:	mov	w4, w0
  409cf0:	add	x1, sp, #0x128
  409cf4:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409cf8:	add	x3, x0, #0xf68
  409cfc:	mov	w2, #0x80000               	// #524288
  409d00:	mov	w0, w4
  409d04:	bl	40958c <ferror@plt+0x6bdc>
  409d08:	str	x0, [sp, #8496]
  409d0c:	ldr	x0, [sp, #8496]
  409d10:	cmp	x0, #0x0
  409d14:	b.eq	409e34 <ferror@plt+0x7484>  // b.none
  409d18:	add	x0, sp, #0x128
  409d1c:	ldr	x2, [sp, #8496]
  409d20:	mov	w1, #0x2000                	// #8192
  409d24:	bl	402960 <fgets@plt>
  409d28:	str	x0, [sp, #8488]
  409d2c:	ldr	x0, [sp, #8496]
  409d30:	bl	4024e0 <fclose@plt>
  409d34:	ldr	x0, [sp, #8488]
  409d38:	cmp	x0, #0x0
  409d3c:	b.eq	409e3c <ferror@plt+0x748c>  // b.none
  409d40:	add	x0, sp, #0x28
  409d44:	add	x3, sp, #0x128
  409d48:	mov	x2, x0
  409d4c:	adrp	x0, 40a000 <ferror@plt+0x7650>
  409d50:	add	x1, x0, #0xf70
  409d54:	mov	x0, x3
  409d58:	bl	402880 <__isoc99_sscanf@plt>
  409d5c:	cmp	w0, #0x1
  409d60:	b.ne	409e44 <ferror@plt+0x7494>  // b.any
  409d64:	ldr	x0, [sp, #24]
  409d68:	ldr	x1, [x0, #8]
  409d6c:	add	x0, sp, #0x28
  409d70:	bl	4026c0 <strcmp@plt>
  409d74:	cmp	w0, #0x0
  409d78:	b.ne	409e4c <ferror@plt+0x749c>  // b.any
  409d7c:	str	xzr, [sp, #8488]
  409d80:	bl	402900 <__errno_location@plt>
  409d84:	str	wzr, [x0]
  409d88:	ldr	x0, [sp, #8504]
  409d8c:	add	x0, x0, #0x13
  409d90:	add	x1, sp, #0x2, lsl #12
  409d94:	add	x1, x1, #0x128
  409d98:	mov	w2, #0xa                   	// #10
  409d9c:	bl	402700 <strtol@plt>
  409da0:	mov	w1, w0
  409da4:	ldr	x0, [sp, #16]
  409da8:	str	w1, [x0]
  409dac:	bl	402900 <__errno_location@plt>
  409db0:	ldr	w0, [x0]
  409db4:	cmp	w0, #0x0
  409db8:	b.ne	409dec <ferror@plt+0x743c>  // b.any
  409dbc:	ldr	x0, [sp, #8504]
  409dc0:	add	x1, x0, #0x13
  409dc4:	ldr	x0, [sp, #8488]
  409dc8:	cmp	x1, x0
  409dcc:	b.eq	409dec <ferror@plt+0x743c>  // b.none
  409dd0:	ldr	x0, [sp, #8488]
  409dd4:	cmp	x0, #0x0
  409dd8:	b.eq	409e14 <ferror@plt+0x7464>  // b.none
  409ddc:	ldr	x0, [sp, #8488]
  409de0:	ldrsb	w0, [x0]
  409de4:	cmp	w0, #0x0
  409de8:	b.eq	409e14 <ferror@plt+0x7464>  // b.none
  409dec:	bl	402900 <__errno_location@plt>
  409df0:	ldr	w0, [x0]
  409df4:	cmp	w0, #0x0
  409df8:	b.eq	409e0c <ferror@plt+0x745c>  // b.none
  409dfc:	bl	402900 <__errno_location@plt>
  409e00:	ldr	w0, [x0]
  409e04:	neg	w0, w0
  409e08:	b	409e54 <ferror@plt+0x74a4>
  409e0c:	mov	w0, #0xffffffff            	// #-1
  409e10:	b	409e54 <ferror@plt+0x74a4>
  409e14:	mov	w0, #0x0                   	// #0
  409e18:	b	409e54 <ferror@plt+0x74a4>
  409e1c:	nop
  409e20:	b	409bcc <ferror@plt+0x721c>
  409e24:	nop
  409e28:	b	409bcc <ferror@plt+0x721c>
  409e2c:	nop
  409e30:	b	409bcc <ferror@plt+0x721c>
  409e34:	nop
  409e38:	b	409bcc <ferror@plt+0x721c>
  409e3c:	nop
  409e40:	b	409bcc <ferror@plt+0x721c>
  409e44:	nop
  409e48:	b	409bcc <ferror@plt+0x721c>
  409e4c:	nop
  409e50:	b	409bcc <ferror@plt+0x721c>
  409e54:	ldp	x29, x30, [sp]
  409e58:	mov	x12, #0x2140                	// #8512
  409e5c:	add	sp, sp, x12
  409e60:	ret
  409e64:	nop
  409e68:	stp	x29, x30, [sp, #-64]!
  409e6c:	mov	x29, sp
  409e70:	stp	x19, x20, [sp, #16]
  409e74:	adrp	x20, 41c000 <ferror@plt+0x19650>
  409e78:	add	x20, x20, #0xdb0
  409e7c:	stp	x21, x22, [sp, #32]
  409e80:	adrp	x21, 41c000 <ferror@plt+0x19650>
  409e84:	add	x21, x21, #0xda8
  409e88:	sub	x20, x20, x21
  409e8c:	mov	w22, w0
  409e90:	stp	x23, x24, [sp, #48]
  409e94:	mov	x23, x1
  409e98:	mov	x24, x2
  409e9c:	bl	4022c0 <memcpy@plt-0x40>
  409ea0:	cmp	xzr, x20, asr #3
  409ea4:	b.eq	409ed0 <ferror@plt+0x7520>  // b.none
  409ea8:	asr	x20, x20, #3
  409eac:	mov	x19, #0x0                   	// #0
  409eb0:	ldr	x3, [x21, x19, lsl #3]
  409eb4:	mov	x2, x24
  409eb8:	add	x19, x19, #0x1
  409ebc:	mov	x1, x23
  409ec0:	mov	w0, w22
  409ec4:	blr	x3
  409ec8:	cmp	x20, x19
  409ecc:	b.ne	409eb0 <ferror@plt+0x7500>  // b.any
  409ed0:	ldp	x19, x20, [sp, #16]
  409ed4:	ldp	x21, x22, [sp, #32]
  409ed8:	ldp	x23, x24, [sp, #48]
  409edc:	ldp	x29, x30, [sp], #64
  409ee0:	ret
  409ee4:	nop
  409ee8:	ret
  409eec:	nop
  409ef0:	adrp	x2, 41d000 <ferror@plt+0x1a650>
  409ef4:	mov	x1, #0x0                   	// #0
  409ef8:	ldr	x2, [x2, #872]
  409efc:	b	402450 <__cxa_atexit@plt>
  409f00:	mov	x2, x1
  409f04:	mov	w1, w0
  409f08:	mov	w0, #0x0                   	// #0
  409f0c:	b	402860 <__fxstat@plt>
  409f10:	mov	x4, x1
  409f14:	mov	x5, x2
  409f18:	mov	w1, w0
  409f1c:	mov	x2, x4
  409f20:	mov	w0, #0x0                   	// #0
  409f24:	mov	w4, w3
  409f28:	mov	x3, x5
  409f2c:	b	4029a0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000409f30 <.fini>:
  409f30:	stp	x29, x30, [sp, #-16]!
  409f34:	mov	x29, sp
  409f38:	ldp	x29, x30, [sp], #16
  409f3c:	ret
