$date
	Thu Dec 09 21:53:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module UartTop_tb $end
$var wire 8 ! DUT_out_word [7:0] $end
$var wire 1 " DUT_out_valid $end
$var wire 1 # DUT_out_signal $end
$var wire 1 $ DUT_out_BUSY $end
$var reg 8 % DUT_in_data [7:0] $end
$var reg 1 & DUT_in_signal $end
$var reg 1 ' DUT_in_valid $end
$var reg 1 ( clk $end
$scope module DUT $end
$var wire 1 ) Rx_busy $end
$var wire 1 ( clk $end
$var wire 8 * in_data [7:0] $end
$var wire 1 & in_signal $end
$var wire 1 ' in_valid $end
$var wire 1 $ out_BUSY $end
$var wire 8 + out_word [7:0] $end
$var wire 1 " out_valid $end
$var wire 1 # out_signal $end
$var wire 1 , TxComplete $end
$var reg 1 - r_BUSY $end
$var reg 8 . r_Tx_DataByte [7:0] $end
$scope module uartRx $end
$var wire 1 " Rx_done $end
$var wire 1 ) busy $end
$var wire 1 ( clk $end
$var wire 1 / data_IN_falEdge $end
$var wire 1 & in_data $end
$var wire 8 0 out_data [7:0] $end
$var reg 1 1 Rx_done_nTmp $end
$var reg 1 2 Rx_start $end
$var reg 8 3 UR_data [7:0] $end
$var reg 4 4 UR_dataCNT [3:0] $end
$var reg 2 5 URstate [1:0] $end
$var reg 1 6 baud_TICK $end
$var reg 14 7 baud_cnt [13:0] $end
$var reg 1 8 data_IN_nTmp $end
$var reg 1 9 r_busy $end
$upscope $end
$scope module uartTx $end
$var wire 1 ( clk $end
$var wire 8 : in_DataByte [7:0] $end
$var wire 1 $ in_Start $end
$var wire 1 # out_DataBit $end
$var wire 1 , out_fComplete $end
$var reg 8 ; Data [7:0] $end
$var reg 14 < baud_cnt [13:0] $end
$var reg 4 = r_data_cnt [3:0] $end
$var reg 1 > r_out_dataBit $end
$var reg 1 ? r_out_fComplete $end
$var reg 2 @ state [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 @
x?
x>
b0 =
b0 <
bx ;
bx :
x9
x8
b0 7
x6
b0 5
b0 4
b0 3
02
11
b0 0
x/
bx .
1-
x,
b0 +
bx *
z)
x(
x'
x&
bx %
1$
x#
1"
b0 !
$end
#5000000
