<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4789" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4789{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4789{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4789{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4789{left:77px;bottom:1068px;letter-spacing:0.11px;word-spacing:0.03px;}
#t5_4789{left:163px;bottom:1068px;letter-spacing:0.12px;}
#t6_4789{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t7_4789{left:102px;bottom:1028px;letter-spacing:-0.15px;}
#t8_4789{left:263px;bottom:1028px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t9_4789{left:462px;bottom:1045px;letter-spacing:-0.16px;}
#ta_4789{left:645px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tb_4789{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#tc_4789{left:144px;bottom:1004px;letter-spacing:-0.16px;}
#td_4789{left:87px;bottom:979px;letter-spacing:-0.17px;}
#te_4789{left:143px;bottom:979px;letter-spacing:-0.17px;}
#tf_4789{left:190px;bottom:979px;letter-spacing:-0.14px;}
#tg_4789{left:440px;bottom:979px;letter-spacing:-0.13px;}
#th_4789{left:533px;bottom:979px;letter-spacing:-0.11px;}
#ti_4789{left:533px;bottom:958px;letter-spacing:-0.11px;}
#tj_4789{left:533px;bottom:941px;letter-spacing:-0.12px;}
#tk_4789{left:533px;bottom:924px;letter-spacing:-0.12px;}
#tl_4789{left:533px;bottom:903px;letter-spacing:-0.11px;word-spacing:0.1px;}
#tm_4789{left:190px;bottom:878px;letter-spacing:-0.1px;}
#tn_4789{left:533px;bottom:878px;letter-spacing:-0.12px;}
#to_4789{left:533px;bottom:857px;letter-spacing:-0.11px;}
#tp_4789{left:533px;bottom:840px;letter-spacing:-0.11px;}
#tq_4789{left:533px;bottom:823px;letter-spacing:-0.11px;}
#tr_4789{left:533px;bottom:807px;letter-spacing:-0.1px;word-spacing:0.01px;}
#ts_4789{left:533px;bottom:785px;letter-spacing:-0.11px;}
#tt_4789{left:533px;bottom:768px;letter-spacing:-0.12px;}
#tu_4789{left:533px;bottom:747px;letter-spacing:-0.12px;}
#tv_4789{left:533px;bottom:726px;letter-spacing:-0.13px;}
#tw_4789{left:533px;bottom:704px;letter-spacing:-0.13px;}
#tx_4789{left:533px;bottom:683px;letter-spacing:-0.13px;}
#ty_4789{left:533px;bottom:661px;letter-spacing:-0.13px;}
#tz_4789{left:533px;bottom:640px;letter-spacing:-0.13px;}
#t10_4789{left:533px;bottom:619px;letter-spacing:-0.13px;}
#t11_4789{left:533px;bottom:597px;letter-spacing:-0.13px;}
#t12_4789{left:533px;bottom:576px;letter-spacing:-0.13px;}
#t13_4789{left:190px;bottom:551px;letter-spacing:-0.11px;}
#t14_4789{left:533px;bottom:551px;letter-spacing:-0.14px;}
#t15_4789{left:190px;bottom:527px;letter-spacing:-0.18px;}
#t16_4789{left:533px;bottom:527px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_4789{left:190px;bottom:503px;letter-spacing:-0.14px;}
#t18_4789{left:533px;bottom:503px;letter-spacing:-0.14px;}
#t19_4789{left:190px;bottom:478px;letter-spacing:-0.18px;}
#t1a_4789{left:533px;bottom:478px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_4789{left:190px;bottom:454px;letter-spacing:-0.14px;}
#t1c_4789{left:533px;bottom:454px;letter-spacing:-0.14px;}
#t1d_4789{left:190px;bottom:429px;letter-spacing:-0.19px;}
#t1e_4789{left:533px;bottom:429px;letter-spacing:-0.12px;}
#t1f_4789{left:190px;bottom:405px;letter-spacing:-0.19px;}
#t1g_4789{left:533px;bottom:405px;letter-spacing:-0.12px;}
#t1h_4789{left:190px;bottom:380px;letter-spacing:-0.21px;}
#t1i_4789{left:533px;bottom:380px;letter-spacing:-0.13px;}
#t1j_4789{left:190px;bottom:356px;letter-spacing:-0.21px;}
#t1k_4789{left:533px;bottom:356px;letter-spacing:-0.13px;}
#t1l_4789{left:190px;bottom:331px;letter-spacing:-0.21px;}
#t1m_4789{left:533px;bottom:331px;letter-spacing:-0.12px;}
#t1n_4789{left:190px;bottom:307px;letter-spacing:-0.21px;}
#t1o_4789{left:533px;bottom:307px;letter-spacing:-0.12px;}
#t1p_4789{left:190px;bottom:283px;letter-spacing:-0.14px;}
#t1q_4789{left:533px;bottom:283px;letter-spacing:-0.14px;}
#t1r_4789{left:82px;bottom:258px;letter-spacing:-0.15px;}
#t1s_4789{left:143px;bottom:258px;letter-spacing:-0.18px;}
#t1t_4789{left:190px;bottom:258px;letter-spacing:-0.14px;}
#t1u_4789{left:440px;bottom:258px;letter-spacing:-0.14px;}
#t1v_4789{left:533px;bottom:258px;letter-spacing:-0.12px;}
#t1w_4789{left:533px;bottom:237px;letter-spacing:-0.13px;}
#t1x_4789{left:533px;bottom:215px;letter-spacing:-0.13px;}
#t1y_4789{left:190px;bottom:191px;letter-spacing:-0.11px;}
#t1z_4789{left:440px;bottom:191px;letter-spacing:-0.14px;}
#t20_4789{left:533px;bottom:191px;letter-spacing:-0.12px;}
#t21_4789{left:533px;bottom:169px;letter-spacing:-0.11px;}
#t22_4789{left:190px;bottom:145px;letter-spacing:-0.13px;}
#t23_4789{left:440px;bottom:145px;letter-spacing:-0.14px;}
#t24_4789{left:533px;bottom:145px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_4789{left:533px;bottom:124px;letter-spacing:-0.11px;}

.s1_4789{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4789{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4789{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4789{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_4789{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4789" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4789Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4789" style="-webkit-user-select: none;"><object width="935" height="1210" data="4789/4789.svg" type="image/svg+xml" id="pdf4789" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4789" class="t s1_4789">Vol. 4 </span><span id="t2_4789" class="t s1_4789">2-267 </span>
<span id="t3_4789" class="t s2_4789">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4789" class="t s3_4789">Table 2-35. </span><span id="t5_4789" class="t s3_4789">Additional MSRs Supported by Intel® Core™ M Processors and 5th Generation Intel® Core™ Processors </span>
<span id="t6_4789" class="t s4_4789">Register </span>
<span id="t7_4789" class="t s4_4789">Address </span><span id="t8_4789" class="t s4_4789">Register Name </span>
<span id="t9_4789" class="t s4_4789">Scope </span>
<span id="ta_4789" class="t s4_4789">Bit Description </span>
<span id="tb_4789" class="t s4_4789">Hex </span><span id="tc_4789" class="t s4_4789">Dec </span>
<span id="td_4789" class="t s5_4789">E2H </span><span id="te_4789" class="t s5_4789">226 </span><span id="tf_4789" class="t s5_4789">MSR_PKG_CST_CONFIG_CONTROL </span><span id="tg_4789" class="t s5_4789">Core </span><span id="th_4789" class="t s5_4789">C-State Configuration Control (R/W) </span>
<span id="ti_4789" class="t s5_4789">Note: C-state values are processor specific C-state </span>
<span id="tj_4789" class="t s5_4789">code names, unrelated to MWAIT extension C-state </span>
<span id="tk_4789" class="t s5_4789">parameters or ACPI C-states. </span>
<span id="tl_4789" class="t s5_4789">See http://biosbits.org. </span>
<span id="tm_4789" class="t s5_4789">3:0 </span><span id="tn_4789" class="t s5_4789">Package C-State Limit (R/W) </span>
<span id="to_4789" class="t s5_4789">Specifies the lowest processor-specific C-state code </span>
<span id="tp_4789" class="t s5_4789">name (consuming the least power) for the package. </span>
<span id="tq_4789" class="t s5_4789">The default is set as factory-configured package C- </span>
<span id="tr_4789" class="t s5_4789">state limit. </span>
<span id="ts_4789" class="t s5_4789">The following C-state code name encodings are </span>
<span id="tt_4789" class="t s5_4789">supported: </span>
<span id="tu_4789" class="t s5_4789">0000b: C0/C1 (no package C-state support) </span>
<span id="tv_4789" class="t s5_4789">0001b: C2 </span>
<span id="tw_4789" class="t s5_4789">0010b: C3 </span>
<span id="tx_4789" class="t s5_4789">0011b: C6 </span>
<span id="ty_4789" class="t s5_4789">0100b: C7 </span>
<span id="tz_4789" class="t s5_4789">0101b: C7s </span>
<span id="t10_4789" class="t s5_4789">0110b: C8 </span>
<span id="t11_4789" class="t s5_4789">0111b: C9 </span>
<span id="t12_4789" class="t s5_4789">1000b: C10 </span>
<span id="t13_4789" class="t s5_4789">9:4 </span><span id="t14_4789" class="t s5_4789">Reserved </span>
<span id="t15_4789" class="t s5_4789">10 </span><span id="t16_4789" class="t s5_4789">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t17_4789" class="t s5_4789">14:11 </span><span id="t18_4789" class="t s5_4789">Reserved </span>
<span id="t19_4789" class="t s5_4789">15 </span><span id="t1a_4789" class="t s5_4789">CFG Lock (R/WO) </span>
<span id="t1b_4789" class="t s5_4789">24:16 </span><span id="t1c_4789" class="t s5_4789">Reserved </span>
<span id="t1d_4789" class="t s5_4789">25 </span><span id="t1e_4789" class="t s5_4789">C3 State Auto Demotion Enable (R/W) </span>
<span id="t1f_4789" class="t s5_4789">26 </span><span id="t1g_4789" class="t s5_4789">C1 State Auto Demotion Enable (R/W) </span>
<span id="t1h_4789" class="t s5_4789">27 </span><span id="t1i_4789" class="t s5_4789">Enable C3 Undemotion (R/W) </span>
<span id="t1j_4789" class="t s5_4789">28 </span><span id="t1k_4789" class="t s5_4789">Enable C1 Undemotion (R/W) </span>
<span id="t1l_4789" class="t s5_4789">29 </span><span id="t1m_4789" class="t s5_4789">Enable Package C-State Auto-Demotion (R/W) </span>
<span id="t1n_4789" class="t s5_4789">30 </span><span id="t1o_4789" class="t s5_4789">Enable Package C-State Undemotion (R/W) </span>
<span id="t1p_4789" class="t s5_4789">63:31 </span><span id="t1q_4789" class="t s5_4789">Reserved </span>
<span id="t1r_4789" class="t s5_4789">1ADH </span><span id="t1s_4789" class="t s5_4789">429 </span><span id="t1t_4789" class="t s5_4789">MSR_TURBO_RATIO_LIMIT </span><span id="t1u_4789" class="t s5_4789">Package </span><span id="t1v_4789" class="t s5_4789">Maximum Ratio Limit of Turbo Mode </span>
<span id="t1w_4789" class="t s5_4789">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="t1x_4789" class="t s5_4789">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="t1y_4789" class="t s5_4789">7:0 </span><span id="t1z_4789" class="t s5_4789">Package </span><span id="t20_4789" class="t s5_4789">Maximum Ratio Limit for 1C </span>
<span id="t21_4789" class="t s5_4789">Maximum turbo ratio limit of 1 core active. </span>
<span id="t22_4789" class="t s5_4789">15:8 </span><span id="t23_4789" class="t s5_4789">Package </span><span id="t24_4789" class="t s5_4789">Maximum Ratio Limit for 2C </span>
<span id="t25_4789" class="t s5_4789">Maximum turbo ratio limit of 2 core active. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
