
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.3.1611 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[UNKWN_OPTVSIM] Unknown option passed
  Ignoring unknown option '-rdynamic' passed to 'vcs' and continuing 
  compilation.

Command: vcs +acc -lca +vpi -debug_access+all -rdynamic -LDFLAGS-wl,--rpth,/home/yy/EDA/disk2/verdi2016_06/share/PLI/VCS/LINUX \
-f 1.f -sverilog -l comp1.log -o simv
                         Chronologic VCS (TM)
            Version L-2016.06 -- Thu Sep 28 12:45:01 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DBG_FLAG_DEP] Debug Option is being Deprecated
  The '+acc' debug-related option is being deprecated and will no longer be 
  supported in a future release.
  Please recompile using the '-debug_access<+options>' switch and incremental 
  options as required.  Recommended options are '-debug_access' for 
  post-process debug, '-debug_access+classdbg' for testbench debug, and 
  '-debug_access+all' for all debug capabilities.  Refer the VCS user guide 
  for more granular options for debug control under the switch '-debug_access'
  and refer to '-debug_region' for region control.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file './Trac.sv'
Parsing design file './testCopyObject.sv'
Top Level Modules:
       test
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
3 unique modules to generate
3 modules and 0 UDP read. 
recompiling package std
recompiling package yy
recompiling module test
All of 3 modules done
make[1]: Entering directory `/home/yy/Desktop/My_prog/simple_customized_copyFunc_test/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -LDFLAGS-wl,--rpth,/home/yy/EDA/disk2/verdi2016_06/share/PLI/VCS/LINUX \
-rdynamic   amcQwB.o objs/amcQw_d.o   _4456_archive_1.so  SIM_l.o       rmapats_mop.o \
rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/yy/EDA/VCS2016/linux/lib/libzerosoft_rt_stubs.so \
/home/yy/EDA/VCS2016/linux/lib/libvirsim.so /home/yy/EDA/VCS2016/linux/lib/liberrorinf.so \
/home/yy/EDA/VCS2016/linux/lib/libsnpsmalloc.so    /home/yy/EDA/VCS2016/linux/lib/libvcsnew.so \
/home/yy/EDA/VCS2016/linux/lib/libsimprofile.so /home/yy/EDA/VCS2016/linux/lib/libuclinative.so \
-Wl,-whole-archive /home/yy/EDA/VCS2016/linux/lib/libvcsucli.so -Wl,-no-whole-archive \
_vcs_pli_stub_.o   /home/yy/EDA/VCS2016/linux/lib/vcs_save_restore_new.o /home/yy/EDA/disk2/verdi2016_06/share/PLI/VCS/LINUX/pli.a \
/home/yy/EDA/VCS2016/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/yy/Desktop/My_prog/simple_customized_copyFunc_test/csrc' \

CPU time: .365 seconds to compile + .412 seconds to elab + .365 seconds to link
