\hypertarget{struct_s_p_i___init_type_def}{}\section{S\+P\+I\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_p_i___init_type_def}\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}


S\+PI Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+spi.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_s_p_i___init_type_def_a12fb83160740b0cf952ff7fd011086a6}{S\+P\+I\+\_\+\+Direction}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_s_p_i___init_type_def_a9df59619a50a3ce9c3cf23e6e04fe9ec}{S\+P\+I\+\_\+\+Mode}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_s_p_i___init_type_def_a0e66cfa859e4ea82b4f6128548802a6d}{S\+P\+I\+\_\+\+Data\+Size}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_s_p_i___init_type_def_a88634bd8cb69b459fec84d421affa14d}{S\+P\+I\+\_\+\+C\+P\+OL}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_s_p_i___init_type_def_ae6552fad0ed194463d62e93e658c78e1}{S\+P\+I\+\_\+\+C\+P\+HA}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_s_p_i___init_type_def_a9234e09656fe5c6805ed18a25681e6cb}{S\+P\+I\+\_\+\+N\+SS}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_s_p_i___init_type_def_af3e17db1e786d36898d9d7389e5a41e0}{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_s_p_i___init_type_def_ae6237c6504f3876249b4ee06f51a9847}{S\+P\+I\+\_\+\+First\+Bit}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16} \hyperlink{struct_s_p_i___init_type_def_a0384b156f5b6aaf8a5ddd672df7de976}{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_s_p_i___init_type_def_a8cf0fefa76b9238a41997db14eac62a9}{S\+P\+I\+\_\+\+Direction}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_s_p_i___init_type_def_a578435d3b3a17baa5d5ff87447aa697f}{S\+P\+I\+\_\+\+Mode}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_s_p_i___init_type_def_a0e63950d46a6483f9b7048b8c97800b8}{S\+P\+I\+\_\+\+Data\+Size}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_s_p_i___init_type_def_a1fe46794d91fd950e06da06b0e488997}{S\+P\+I\+\_\+\+C\+P\+OL}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_s_p_i___init_type_def_acdaac9259c45f137e804f90122edb129}{S\+P\+I\+\_\+\+C\+P\+HA}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_s_p_i___init_type_def_a6c1ea4b5e3d147b74799efa42e3903c6}{S\+P\+I\+\_\+\+N\+SS}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_s_p_i___init_type_def_adfcf6178b6a117643111c13403f32e71}{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_s_p_i___init_type_def_ace7ca292c290953f8a6ae86f79949f5b}{S\+P\+I\+\_\+\+First\+Bit}
\item 
\hyperlink{_p_e___types_8h_a1f1825b69244eb3ad2c7165ddc99c956}{uint16\+\_\+t} \hyperlink{struct_s_p_i___init_type_def_aee6460416ade6c4016aac2bd64cae0eb}{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI Init structure definition. 

Definition at line 26 of file stm32f10x\+\_\+spi.\+h.



\subsection{Member Data Documentation}
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler@{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}}
\index{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler@{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}{SPI_BaudRatePrescaler}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}\hypertarget{struct_s_p_i___init_type_def_af3e17db1e786d36898d9d7389e5a41e0}{}\label{struct_s_p_i___init_type_def_af3e17db1e786d36898d9d7389e5a41e0}
Specifies the Baud Rate prescaler value which will be used to configure the transmit and receive S\+CK clock. This parameter can be a value of \hyperlink{group___s_p_i___baud_rate___prescaler}{S\+P\+I\+\_\+\+Baud\+Rate\+\_\+\+Prescaler}. \begin{DoxyNote}{Note}
The communication clock is derived from the master clock. The slave clock does not need to be set. 
\end{DoxyNote}


Definition at line 34 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler@{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}}
\index{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler@{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}{SPI_BaudRatePrescaler}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler}\hypertarget{struct_s_p_i___init_type_def_adfcf6178b6a117643111c13403f32e71}{}\label{struct_s_p_i___init_type_def_adfcf6178b6a117643111c13403f32e71}
Specifies the Baud Rate prescaler value which will be used to configure the transmit and receive S\+CK clock. This parameter can be a value of \hyperlink{group___s_p_i___baud_rate___prescaler}{S\+P\+I\+\_\+\+Baud\+Rate\+\_\+\+Prescaler}. \begin{DoxyNote}{Note}
The communication clock is derived from the master clock. The slave clock does not need to be set. 
\end{DoxyNote}


Definition at line 71 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+C\+P\+HA@{S\+P\+I\+\_\+\+C\+P\+HA}}
\index{S\+P\+I\+\_\+\+C\+P\+HA@{S\+P\+I\+\_\+\+C\+P\+HA}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+P\+HA}{SPI_CPHA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+C\+P\+HA}\hypertarget{struct_s_p_i___init_type_def_ae6552fad0ed194463d62e93e658c78e1}{}\label{struct_s_p_i___init_type_def_ae6552fad0ed194463d62e93e658c78e1}
Specifies the clock active edge for the bit capture. This parameter can be a value of \hyperlink{group___s_p_i___clock___phase}{S\+P\+I\+\_\+\+Clock\+\_\+\+Phase} 

Definition at line 32 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+C\+P\+HA@{S\+P\+I\+\_\+\+C\+P\+HA}}
\index{S\+P\+I\+\_\+\+C\+P\+HA@{S\+P\+I\+\_\+\+C\+P\+HA}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+P\+HA}{SPI_CPHA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+C\+P\+HA}\hypertarget{struct_s_p_i___init_type_def_acdaac9259c45f137e804f90122edb129}{}\label{struct_s_p_i___init_type_def_acdaac9259c45f137e804f90122edb129}
Specifies the clock active edge for the bit capture. This parameter can be a value of \hyperlink{group___s_p_i___clock___phase}{S\+P\+I\+\_\+\+Clock\+\_\+\+Phase} 

Definition at line 64 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+C\+P\+OL@{S\+P\+I\+\_\+\+C\+P\+OL}}
\index{S\+P\+I\+\_\+\+C\+P\+OL@{S\+P\+I\+\_\+\+C\+P\+OL}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+P\+OL}{SPI_CPOL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+C\+P\+OL}\hypertarget{struct_s_p_i___init_type_def_a88634bd8cb69b459fec84d421affa14d}{}\label{struct_s_p_i___init_type_def_a88634bd8cb69b459fec84d421affa14d}
Specifies the serial clock steady state. This parameter can be a value of \hyperlink{group___s_p_i___clock___polarity}{S\+P\+I\+\_\+\+Clock\+\_\+\+Polarity} 

Definition at line 31 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+C\+P\+OL@{S\+P\+I\+\_\+\+C\+P\+OL}}
\index{S\+P\+I\+\_\+\+C\+P\+OL@{S\+P\+I\+\_\+\+C\+P\+OL}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+P\+OL}{SPI_CPOL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+C\+P\+OL}\hypertarget{struct_s_p_i___init_type_def_a1fe46794d91fd950e06da06b0e488997}{}\label{struct_s_p_i___init_type_def_a1fe46794d91fd950e06da06b0e488997}
Specifies the serial clock steady state. This parameter can be a value of \hyperlink{group___s_p_i___clock___polarity}{S\+P\+I\+\_\+\+Clock\+\_\+\+Polarity} 

Definition at line 61 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+C\+R\+C\+Polynomial@{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}}
\index{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial@{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}{SPI_CRCPolynomial}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}\hypertarget{struct_s_p_i___init_type_def_a0384b156f5b6aaf8a5ddd672df7de976}{}\label{struct_s_p_i___init_type_def_a0384b156f5b6aaf8a5ddd672df7de976}
Specifies the polynomial used for the C\+RC calculation. 

Definition at line 36 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+C\+R\+C\+Polynomial@{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}}
\index{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial@{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}{SPI_CRCPolynomial}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+C\+R\+C\+Polynomial}\hypertarget{struct_s_p_i___init_type_def_aee6460416ade6c4016aac2bd64cae0eb}{}\label{struct_s_p_i___init_type_def_aee6460416ade6c4016aac2bd64cae0eb}
Specifies the polynomial used for the C\+RC calculation. 

Definition at line 80 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+Data\+Size@{S\+P\+I\+\_\+\+Data\+Size}}
\index{S\+P\+I\+\_\+\+Data\+Size@{S\+P\+I\+\_\+\+Data\+Size}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+Data\+Size}{SPI_DataSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+Data\+Size}\hypertarget{struct_s_p_i___init_type_def_a0e66cfa859e4ea82b4f6128548802a6d}{}\label{struct_s_p_i___init_type_def_a0e66cfa859e4ea82b4f6128548802a6d}
Specifies the S\+PI data size. This parameter can be a value of \hyperlink{group___s_p_i__data__size}{S\+P\+I\+\_\+data\+\_\+size} 

Definition at line 30 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+Data\+Size@{S\+P\+I\+\_\+\+Data\+Size}}
\index{S\+P\+I\+\_\+\+Data\+Size@{S\+P\+I\+\_\+\+Data\+Size}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+Data\+Size}{SPI_DataSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+Data\+Size}\hypertarget{struct_s_p_i___init_type_def_a0e63950d46a6483f9b7048b8c97800b8}{}\label{struct_s_p_i___init_type_def_a0e63950d46a6483f9b7048b8c97800b8}
Specifies the S\+PI data size. This parameter can be a value of \hyperlink{group___s_p_i__data__size}{S\+P\+I\+\_\+data\+\_\+size} 

Definition at line 58 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+Direction@{S\+P\+I\+\_\+\+Direction}}
\index{S\+P\+I\+\_\+\+Direction@{S\+P\+I\+\_\+\+Direction}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+Direction}{SPI_Direction}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+Direction}\hypertarget{struct_s_p_i___init_type_def_a12fb83160740b0cf952ff7fd011086a6}{}\label{struct_s_p_i___init_type_def_a12fb83160740b0cf952ff7fd011086a6}
Specifies the S\+PI unidirectional or bidirectional data mode. This parameter can be a value of \hyperlink{group___s_p_i__data__direction}{S\+P\+I\+\_\+data\+\_\+direction} 

Definition at line 28 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+Direction@{S\+P\+I\+\_\+\+Direction}}
\index{S\+P\+I\+\_\+\+Direction@{S\+P\+I\+\_\+\+Direction}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+Direction}{SPI_Direction}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+Direction}\hypertarget{struct_s_p_i___init_type_def_a8cf0fefa76b9238a41997db14eac62a9}{}\label{struct_s_p_i___init_type_def_a8cf0fefa76b9238a41997db14eac62a9}
Specifies the S\+PI unidirectional or bidirectional data mode. This parameter can be a value of \hyperlink{group___s_p_i__data__direction}{S\+P\+I\+\_\+data\+\_\+direction} 

Definition at line 52 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+First\+Bit@{S\+P\+I\+\_\+\+First\+Bit}}
\index{S\+P\+I\+\_\+\+First\+Bit@{S\+P\+I\+\_\+\+First\+Bit}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+First\+Bit}{SPI_FirstBit}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+First\+Bit}\hypertarget{struct_s_p_i___init_type_def_ae6237c6504f3876249b4ee06f51a9847}{}\label{struct_s_p_i___init_type_def_ae6237c6504f3876249b4ee06f51a9847}
Specifies whether data transfers start from M\+SB or L\+SB bit. This parameter can be a value of \hyperlink{group___s_p_i___m_s_b___l_s_b__transmission}{S\+P\+I\+\_\+\+M\+S\+B\+\_\+\+L\+S\+B\+\_\+transmission} 

Definition at line 35 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+First\+Bit@{S\+P\+I\+\_\+\+First\+Bit}}
\index{S\+P\+I\+\_\+\+First\+Bit@{S\+P\+I\+\_\+\+First\+Bit}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+First\+Bit}{SPI_FirstBit}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+First\+Bit}\hypertarget{struct_s_p_i___init_type_def_ace7ca292c290953f8a6ae86f79949f5b}{}\label{struct_s_p_i___init_type_def_ace7ca292c290953f8a6ae86f79949f5b}
Specifies whether data transfers start from M\+SB or L\+SB bit. This parameter can be a value of \hyperlink{group___s_p_i___m_s_b___l_s_b__transmission}{S\+P\+I\+\_\+\+M\+S\+B\+\_\+\+L\+S\+B\+\_\+transmission} 

Definition at line 77 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+Mode@{S\+P\+I\+\_\+\+Mode}}
\index{S\+P\+I\+\_\+\+Mode@{S\+P\+I\+\_\+\+Mode}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+Mode}{SPI_Mode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+Mode}\hypertarget{struct_s_p_i___init_type_def_a9df59619a50a3ce9c3cf23e6e04fe9ec}{}\label{struct_s_p_i___init_type_def_a9df59619a50a3ce9c3cf23e6e04fe9ec}
Specifies the S\+PI operating mode. This parameter can be a value of \hyperlink{group___s_p_i__mode}{S\+P\+I\+\_\+mode} 

Definition at line 29 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+Mode@{S\+P\+I\+\_\+\+Mode}}
\index{S\+P\+I\+\_\+\+Mode@{S\+P\+I\+\_\+\+Mode}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+Mode}{SPI_Mode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+Mode}\hypertarget{struct_s_p_i___init_type_def_a578435d3b3a17baa5d5ff87447aa697f}{}\label{struct_s_p_i___init_type_def_a578435d3b3a17baa5d5ff87447aa697f}
Specifies the S\+PI operating mode. This parameter can be a value of \hyperlink{group___s_p_i__mode}{S\+P\+I\+\_\+mode} 

Definition at line 55 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+N\+SS@{S\+P\+I\+\_\+\+N\+SS}}
\index{S\+P\+I\+\_\+\+N\+SS@{S\+P\+I\+\_\+\+N\+SS}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+N\+SS}{SPI_NSS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u16} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+N\+SS}\hypertarget{struct_s_p_i___init_type_def_a9234e09656fe5c6805ed18a25681e6cb}{}\label{struct_s_p_i___init_type_def_a9234e09656fe5c6805ed18a25681e6cb}
Specifies whether the N\+SS signal is managed by hardware (N\+SS pin) or by software using the S\+SI bit. This parameter can be a value of \hyperlink{group___s_p_i___slave___select__management}{S\+P\+I\+\_\+\+Slave\+\_\+\+Select\+\_\+management} 

Definition at line 33 of file stm32f10x\+\_\+spi.\+h.

\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!S\+P\+I\+\_\+\+N\+SS@{S\+P\+I\+\_\+\+N\+SS}}
\index{S\+P\+I\+\_\+\+N\+SS@{S\+P\+I\+\_\+\+N\+SS}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+N\+SS}{SPI_NSS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\+\_\+t} S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+S\+P\+I\+\_\+\+N\+SS}\hypertarget{struct_s_p_i___init_type_def_a6c1ea4b5e3d147b74799efa42e3903c6}{}\label{struct_s_p_i___init_type_def_a6c1ea4b5e3d147b74799efa42e3903c6}
Specifies whether the N\+SS signal is managed by hardware (N\+SS pin) or by software using the S\+SI bit. This parameter can be a value of \hyperlink{group___s_p_i___slave___select__management}{S\+P\+I\+\_\+\+Slave\+\_\+\+Select\+\_\+management} 

Definition at line 67 of file stm32f10x\+\_\+spi.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__spi_8h}{stm32f10x\+\_\+spi.\+h}\end{DoxyCompactItemize}
