// Seed: 3758574827
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output wand id_3,
    input wor id_4,
    input tri1 id_5,
    output logic id_6
);
  always @(posedge -1) id_6 <= #1 1;
endmodule
program module_0 #(
    parameter id_2 = 32'd78
) (
    input wor id_0,
    output tri1 id_1,
    input supply1 _id_2,
    input tri0 id_3,
    output logic id_4
);
  assign id_1 = id_3;
  wire id_6;
  always @(id_2 or 1 or posedge id_0) if (1'd0) id_4 <= 1;
  assign id_4 = id_0;
  wire module_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_6 = 0;
  wire id_7;
  ;
  wire [id_2 : 1] id_8;
endprogram
