
upload-test-program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08020000  08020000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b74  08020188  08020188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08021cfc  08021cfc  00011cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021d3c  08021d3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08021d3c  08021d3c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08021d3c  08021d3c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08021d3c  08021d3c  00011d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08021d40  08021d40  00011d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08021d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  2000000c  08021d50  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  08021d50  00020034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000044b8  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000dad  00000000  00000000  000244f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003e8  00000000  00000000  000252a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000360  00000000  00000000  00025690  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017f53  00000000  00000000  000259f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000041b2  00000000  00000000  0003d943  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008a8a0  00000000  00000000  00041af5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cc395  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000dd0  00000000  00000000  000cc410  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08020188 <__do_global_dtors_aux>:
 8020188:	b510      	push	{r4, lr}
 802018a:	4c05      	ldr	r4, [pc, #20]	; (80201a0 <__do_global_dtors_aux+0x18>)
 802018c:	7823      	ldrb	r3, [r4, #0]
 802018e:	b933      	cbnz	r3, 802019e <__do_global_dtors_aux+0x16>
 8020190:	4b04      	ldr	r3, [pc, #16]	; (80201a4 <__do_global_dtors_aux+0x1c>)
 8020192:	b113      	cbz	r3, 802019a <__do_global_dtors_aux+0x12>
 8020194:	4804      	ldr	r0, [pc, #16]	; (80201a8 <__do_global_dtors_aux+0x20>)
 8020196:	f3af 8000 	nop.w
 802019a:	2301      	movs	r3, #1
 802019c:	7023      	strb	r3, [r4, #0]
 802019e:	bd10      	pop	{r4, pc}
 80201a0:	2000000c 	.word	0x2000000c
 80201a4:	00000000 	.word	0x00000000
 80201a8:	08021ce4 	.word	0x08021ce4

080201ac <frame_dummy>:
 80201ac:	b508      	push	{r3, lr}
 80201ae:	4b03      	ldr	r3, [pc, #12]	; (80201bc <frame_dummy+0x10>)
 80201b0:	b11b      	cbz	r3, 80201ba <frame_dummy+0xe>
 80201b2:	4903      	ldr	r1, [pc, #12]	; (80201c0 <frame_dummy+0x14>)
 80201b4:	4803      	ldr	r0, [pc, #12]	; (80201c4 <frame_dummy+0x18>)
 80201b6:	f3af 8000 	nop.w
 80201ba:	bd08      	pop	{r3, pc}
 80201bc:	00000000 	.word	0x00000000
 80201c0:	20000010 	.word	0x20000010
 80201c4:	08021ce4 	.word	0x08021ce4

080201c8 <togglePins>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void togglePins(){
 80201c8:	b590      	push	{r4, r7, lr}
 80201ca:	b085      	sub	sp, #20
 80201cc:	af00      	add	r7, sp, #0
	static int start = 0;
	static int state = 0;
	uint16_t pins[] = {
 80201ce:	4b18      	ldr	r3, [pc, #96]	; (8020230 <togglePins+0x68>)
 80201d0:	463c      	mov	r4, r7
 80201d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80201d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			GPIO_PIN_13,
			GPIO_PIN_14,
			GPIO_PIN_15
	};

	HAL_GPIO_TogglePin(GPIOE, pins[(state + 1) % 8]);
 80201d8:	4b16      	ldr	r3, [pc, #88]	; (8020234 <togglePins+0x6c>)
 80201da:	681b      	ldr	r3, [r3, #0]
 80201dc:	3301      	adds	r3, #1
 80201de:	425a      	negs	r2, r3
 80201e0:	f003 0307 	and.w	r3, r3, #7
 80201e4:	f002 0207 	and.w	r2, r2, #7
 80201e8:	bf58      	it	pl
 80201ea:	4253      	negpl	r3, r2
 80201ec:	005b      	lsls	r3, r3, #1
 80201ee:	f107 0210 	add.w	r2, r7, #16
 80201f2:	4413      	add	r3, r2
 80201f4:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80201f8:	4619      	mov	r1, r3
 80201fa:	480f      	ldr	r0, [pc, #60]	; (8020238 <togglePins+0x70>)
 80201fc:	f000 fc3e 	bl	8020a7c <HAL_GPIO_TogglePin>
	state++;
 8020200:	4b0c      	ldr	r3, [pc, #48]	; (8020234 <togglePins+0x6c>)
 8020202:	681b      	ldr	r3, [r3, #0]
 8020204:	3301      	adds	r3, #1
 8020206:	4a0b      	ldr	r2, [pc, #44]	; (8020234 <togglePins+0x6c>)
 8020208:	6013      	str	r3, [r2, #0]
	state %= 8;
 802020a:	4b0a      	ldr	r3, [pc, #40]	; (8020234 <togglePins+0x6c>)
 802020c:	681b      	ldr	r3, [r3, #0]
 802020e:	425a      	negs	r2, r3
 8020210:	f003 0307 	and.w	r3, r3, #7
 8020214:	f002 0207 	and.w	r2, r2, #7
 8020218:	bf58      	it	pl
 802021a:	4253      	negpl	r3, r2
 802021c:	4a05      	ldr	r2, [pc, #20]	; (8020234 <togglePins+0x6c>)
 802021e:	6013      	str	r3, [r2, #0]
	start = 1;
 8020220:	4b06      	ldr	r3, [pc, #24]	; (802023c <togglePins+0x74>)
 8020222:	2201      	movs	r2, #1
 8020224:	601a      	str	r2, [r3, #0]
}
 8020226:	bf00      	nop
 8020228:	3714      	adds	r7, #20
 802022a:	46bd      	mov	sp, r7
 802022c:	bd90      	pop	{r4, r7, pc}
 802022e:	bf00      	nop
 8020230:	08021cfc 	.word	0x08021cfc
 8020234:	20000028 	.word	0x20000028
 8020238:	48001000 	.word	0x48001000
 802023c:	2000002c 	.word	0x2000002c

08020240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8020240:	b580      	push	{r7, lr}
 8020242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	SCB->VTOR = 0x08020000;
 8020244:	4b07      	ldr	r3, [pc, #28]	; (8020264 <main+0x24>)
 8020246:	4a08      	ldr	r2, [pc, #32]	; (8020268 <main+0x28>)
 8020248:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 802024a:	f000 f917 	bl	802047c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 802024e:	f000 f80d 	bl	802026c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8020252:	f000 f847 	bl	80202e4 <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  togglePins();
 8020256:	f7ff ffb7 	bl	80201c8 <togglePins>
	  HAL_Delay(1000);
 802025a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 802025e:	f000 f973 	bl	8020548 <HAL_Delay>
	  togglePins();
 8020262:	e7f8      	b.n	8020256 <main+0x16>
 8020264:	e000ed00 	.word	0xe000ed00
 8020268:	08020000 	.word	0x08020000

0802026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 802026c:	b580      	push	{r7, lr}
 802026e:	b090      	sub	sp, #64	; 0x40
 8020270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8020272:	f107 0318 	add.w	r3, r7, #24
 8020276:	2228      	movs	r2, #40	; 0x28
 8020278:	2100      	movs	r1, #0
 802027a:	4618      	mov	r0, r3
 802027c:	f001 fd2a 	bl	8021cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8020280:	1d3b      	adds	r3, r7, #4
 8020282:	2200      	movs	r2, #0
 8020284:	601a      	str	r2, [r3, #0]
 8020286:	605a      	str	r2, [r3, #4]
 8020288:	609a      	str	r2, [r3, #8]
 802028a:	60da      	str	r2, [r3, #12]
 802028c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 802028e:	2302      	movs	r3, #2
 8020290:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8020292:	2301      	movs	r3, #1
 8020294:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8020296:	2310      	movs	r3, #16
 8020298:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 802029a:	2300      	movs	r3, #0
 802029c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 802029e:	f107 0318 	add.w	r3, r7, #24
 80202a2:	4618      	mov	r0, r3
 80202a4:	f000 fc04 	bl	8020ab0 <HAL_RCC_OscConfig>
 80202a8:	4603      	mov	r3, r0
 80202aa:	2b00      	cmp	r3, #0
 80202ac:	d001      	beq.n	80202b2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80202ae:	f000 f84b 	bl	8020348 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80202b2:	230f      	movs	r3, #15
 80202b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80202b6:	2300      	movs	r3, #0
 80202b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80202ba:	2300      	movs	r3, #0
 80202bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80202be:	2300      	movs	r3, #0
 80202c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80202c2:	2300      	movs	r3, #0
 80202c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80202c6:	1d3b      	adds	r3, r7, #4
 80202c8:	2100      	movs	r1, #0
 80202ca:	4618      	mov	r0, r3
 80202cc:	f001 faf8 	bl	80218c0 <HAL_RCC_ClockConfig>
 80202d0:	4603      	mov	r3, r0
 80202d2:	2b00      	cmp	r3, #0
 80202d4:	d001      	beq.n	80202da <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80202d6:	f000 f837 	bl	8020348 <Error_Handler>
  }
}
 80202da:	bf00      	nop
 80202dc:	3740      	adds	r7, #64	; 0x40
 80202de:	46bd      	mov	sp, r7
 80202e0:	bd80      	pop	{r7, pc}
	...

080202e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80202e4:	b580      	push	{r7, lr}
 80202e6:	b086      	sub	sp, #24
 80202e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80202ea:	1d3b      	adds	r3, r7, #4
 80202ec:	2200      	movs	r2, #0
 80202ee:	601a      	str	r2, [r3, #0]
 80202f0:	605a      	str	r2, [r3, #4]
 80202f2:	609a      	str	r2, [r3, #8]
 80202f4:	60da      	str	r2, [r3, #12]
 80202f6:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80202f8:	4b11      	ldr	r3, [pc, #68]	; (8020340 <MX_GPIO_Init+0x5c>)
 80202fa:	695b      	ldr	r3, [r3, #20]
 80202fc:	4a10      	ldr	r2, [pc, #64]	; (8020340 <MX_GPIO_Init+0x5c>)
 80202fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8020302:	6153      	str	r3, [r2, #20]
 8020304:	4b0e      	ldr	r3, [pc, #56]	; (8020340 <MX_GPIO_Init+0x5c>)
 8020306:	695b      	ldr	r3, [r3, #20]
 8020308:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802030c:	603b      	str	r3, [r7, #0]
 802030e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8020310:	2200      	movs	r2, #0
 8020312:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8020316:	480b      	ldr	r0, [pc, #44]	; (8020344 <MX_GPIO_Init+0x60>)
 8020318:	f000 fb98 	bl	8020a4c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE8 PE9 PE10 PE11
                           PE12 PE13 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 802031c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8020320:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020322:	2301      	movs	r3, #1
 8020324:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020326:	2300      	movs	r3, #0
 8020328:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802032a:	2300      	movs	r3, #0
 802032c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802032e:	1d3b      	adds	r3, r7, #4
 8020330:	4619      	mov	r1, r3
 8020332:	4804      	ldr	r0, [pc, #16]	; (8020344 <MX_GPIO_Init+0x60>)
 8020334:	f000 fa10 	bl	8020758 <HAL_GPIO_Init>

}
 8020338:	bf00      	nop
 802033a:	3718      	adds	r7, #24
 802033c:	46bd      	mov	sp, r7
 802033e:	bd80      	pop	{r7, pc}
 8020340:	40021000 	.word	0x40021000
 8020344:	48001000 	.word	0x48001000

08020348 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8020348:	b480      	push	{r7}
 802034a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 802034c:	bf00      	nop
 802034e:	46bd      	mov	sp, r7
 8020350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020354:	4770      	bx	lr
	...

08020358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8020358:	b480      	push	{r7}
 802035a:	b083      	sub	sp, #12
 802035c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802035e:	4b0f      	ldr	r3, [pc, #60]	; (802039c <HAL_MspInit+0x44>)
 8020360:	699b      	ldr	r3, [r3, #24]
 8020362:	4a0e      	ldr	r2, [pc, #56]	; (802039c <HAL_MspInit+0x44>)
 8020364:	f043 0301 	orr.w	r3, r3, #1
 8020368:	6193      	str	r3, [r2, #24]
 802036a:	4b0c      	ldr	r3, [pc, #48]	; (802039c <HAL_MspInit+0x44>)
 802036c:	699b      	ldr	r3, [r3, #24]
 802036e:	f003 0301 	and.w	r3, r3, #1
 8020372:	607b      	str	r3, [r7, #4]
 8020374:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8020376:	4b09      	ldr	r3, [pc, #36]	; (802039c <HAL_MspInit+0x44>)
 8020378:	69db      	ldr	r3, [r3, #28]
 802037a:	4a08      	ldr	r2, [pc, #32]	; (802039c <HAL_MspInit+0x44>)
 802037c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8020380:	61d3      	str	r3, [r2, #28]
 8020382:	4b06      	ldr	r3, [pc, #24]	; (802039c <HAL_MspInit+0x44>)
 8020384:	69db      	ldr	r3, [r3, #28]
 8020386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802038a:	603b      	str	r3, [r7, #0]
 802038c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 802038e:	bf00      	nop
 8020390:	370c      	adds	r7, #12
 8020392:	46bd      	mov	sp, r7
 8020394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020398:	4770      	bx	lr
 802039a:	bf00      	nop
 802039c:	40021000 	.word	0x40021000

080203a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80203a0:	b480      	push	{r7}
 80203a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80203a4:	bf00      	nop
 80203a6:	46bd      	mov	sp, r7
 80203a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80203ac:	4770      	bx	lr

080203ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80203ae:	b480      	push	{r7}
 80203b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80203b2:	e7fe      	b.n	80203b2 <HardFault_Handler+0x4>

080203b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80203b4:	b480      	push	{r7}
 80203b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80203b8:	e7fe      	b.n	80203b8 <MemManage_Handler+0x4>

080203ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80203ba:	b480      	push	{r7}
 80203bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80203be:	e7fe      	b.n	80203be <BusFault_Handler+0x4>

080203c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80203c0:	b480      	push	{r7}
 80203c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80203c4:	e7fe      	b.n	80203c4 <UsageFault_Handler+0x4>

080203c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80203c6:	b480      	push	{r7}
 80203c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80203ca:	bf00      	nop
 80203cc:	46bd      	mov	sp, r7
 80203ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80203d2:	4770      	bx	lr

080203d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80203d4:	b480      	push	{r7}
 80203d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80203d8:	bf00      	nop
 80203da:	46bd      	mov	sp, r7
 80203dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80203e0:	4770      	bx	lr

080203e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80203e2:	b480      	push	{r7}
 80203e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80203e6:	bf00      	nop
 80203e8:	46bd      	mov	sp, r7
 80203ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80203ee:	4770      	bx	lr

080203f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80203f0:	b580      	push	{r7, lr}
 80203f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80203f4:	f000 f888 	bl	8020508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80203f8:	bf00      	nop
 80203fa:	bd80      	pop	{r7, pc}

080203fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80203fc:	b480      	push	{r7}
 80203fe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8020400:	4b08      	ldr	r3, [pc, #32]	; (8020424 <SystemInit+0x28>)
 8020402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8020406:	4a07      	ldr	r2, [pc, #28]	; (8020424 <SystemInit+0x28>)
 8020408:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 802040c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8020410:	4b04      	ldr	r3, [pc, #16]	; (8020424 <SystemInit+0x28>)
 8020412:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8020416:	609a      	str	r2, [r3, #8]
#endif
}
 8020418:	bf00      	nop
 802041a:	46bd      	mov	sp, r7
 802041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020420:	4770      	bx	lr
 8020422:	bf00      	nop
 8020424:	e000ed00 	.word	0xe000ed00

08020428 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8020428:	f8df d034 	ldr.w	sp, [pc, #52]	; 8020460 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 802042c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 802042e:	e003      	b.n	8020438 <LoopCopyDataInit>

08020430 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8020430:	4b0c      	ldr	r3, [pc, #48]	; (8020464 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8020432:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8020434:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8020436:	3104      	adds	r1, #4

08020438 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8020438:	480b      	ldr	r0, [pc, #44]	; (8020468 <LoopForever+0xa>)
	ldr	r3, =_edata
 802043a:	4b0c      	ldr	r3, [pc, #48]	; (802046c <LoopForever+0xe>)
	adds	r2, r0, r1
 802043c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 802043e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8020440:	d3f6      	bcc.n	8020430 <CopyDataInit>
	ldr	r2, =_sbss
 8020442:	4a0b      	ldr	r2, [pc, #44]	; (8020470 <LoopForever+0x12>)
	b	LoopFillZerobss
 8020444:	e002      	b.n	802044c <LoopFillZerobss>

08020446 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8020446:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8020448:	f842 3b04 	str.w	r3, [r2], #4

0802044c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 802044c:	4b09      	ldr	r3, [pc, #36]	; (8020474 <LoopForever+0x16>)
	cmp	r2, r3
 802044e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8020450:	d3f9      	bcc.n	8020446 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8020452:	f7ff ffd3 	bl	80203fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8020456:	f001 fc19 	bl	8021c8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 802045a:	f7ff fef1 	bl	8020240 <main>

0802045e <LoopForever>:

LoopForever:
    b LoopForever
 802045e:	e7fe      	b.n	802045e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8020460:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8020464:	08021d44 	.word	0x08021d44
	ldr	r0, =_sdata
 8020468:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 802046c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8020470:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8020474:	20000034 	.word	0x20000034

08020478 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8020478:	e7fe      	b.n	8020478 <ADC1_2_IRQHandler>
	...

0802047c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 802047c:	b580      	push	{r7, lr}
 802047e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8020480:	4b08      	ldr	r3, [pc, #32]	; (80204a4 <HAL_Init+0x28>)
 8020482:	681b      	ldr	r3, [r3, #0]
 8020484:	4a07      	ldr	r2, [pc, #28]	; (80204a4 <HAL_Init+0x28>)
 8020486:	f043 0310 	orr.w	r3, r3, #16
 802048a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802048c:	2003      	movs	r0, #3
 802048e:	f000 f92f 	bl	80206f0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8020492:	2000      	movs	r0, #0
 8020494:	f000 f808 	bl	80204a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8020498:	f7ff ff5e 	bl	8020358 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802049c:	2300      	movs	r3, #0
}
 802049e:	4618      	mov	r0, r3
 80204a0:	bd80      	pop	{r7, pc}
 80204a2:	bf00      	nop
 80204a4:	40022000 	.word	0x40022000

080204a8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80204a8:	b580      	push	{r7, lr}
 80204aa:	b082      	sub	sp, #8
 80204ac:	af00      	add	r7, sp, #0
 80204ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80204b0:	4b12      	ldr	r3, [pc, #72]	; (80204fc <HAL_InitTick+0x54>)
 80204b2:	681a      	ldr	r2, [r3, #0]
 80204b4:	4b12      	ldr	r3, [pc, #72]	; (8020500 <HAL_InitTick+0x58>)
 80204b6:	781b      	ldrb	r3, [r3, #0]
 80204b8:	4619      	mov	r1, r3
 80204ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80204be:	fbb3 f3f1 	udiv	r3, r3, r1
 80204c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80204c6:	4618      	mov	r0, r3
 80204c8:	f000 f939 	bl	802073e <HAL_SYSTICK_Config>
 80204cc:	4603      	mov	r3, r0
 80204ce:	2b00      	cmp	r3, #0
 80204d0:	d001      	beq.n	80204d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80204d2:	2301      	movs	r3, #1
 80204d4:	e00e      	b.n	80204f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80204d6:	687b      	ldr	r3, [r7, #4]
 80204d8:	2b0f      	cmp	r3, #15
 80204da:	d80a      	bhi.n	80204f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80204dc:	2200      	movs	r2, #0
 80204de:	6879      	ldr	r1, [r7, #4]
 80204e0:	f04f 30ff 	mov.w	r0, #4294967295
 80204e4:	f000 f90f 	bl	8020706 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80204e8:	4a06      	ldr	r2, [pc, #24]	; (8020504 <HAL_InitTick+0x5c>)
 80204ea:	687b      	ldr	r3, [r7, #4]
 80204ec:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80204ee:	2300      	movs	r3, #0
 80204f0:	e000      	b.n	80204f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80204f2:	2301      	movs	r3, #1
}
 80204f4:	4618      	mov	r0, r3
 80204f6:	3708      	adds	r7, #8
 80204f8:	46bd      	mov	sp, r7
 80204fa:	bd80      	pop	{r7, pc}
 80204fc:	20000000 	.word	0x20000000
 8020500:	20000008 	.word	0x20000008
 8020504:	20000004 	.word	0x20000004

08020508 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8020508:	b480      	push	{r7}
 802050a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 802050c:	4b06      	ldr	r3, [pc, #24]	; (8020528 <HAL_IncTick+0x20>)
 802050e:	781b      	ldrb	r3, [r3, #0]
 8020510:	461a      	mov	r2, r3
 8020512:	4b06      	ldr	r3, [pc, #24]	; (802052c <HAL_IncTick+0x24>)
 8020514:	681b      	ldr	r3, [r3, #0]
 8020516:	4413      	add	r3, r2
 8020518:	4a04      	ldr	r2, [pc, #16]	; (802052c <HAL_IncTick+0x24>)
 802051a:	6013      	str	r3, [r2, #0]
}
 802051c:	bf00      	nop
 802051e:	46bd      	mov	sp, r7
 8020520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020524:	4770      	bx	lr
 8020526:	bf00      	nop
 8020528:	20000008 	.word	0x20000008
 802052c:	20000030 	.word	0x20000030

08020530 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8020530:	b480      	push	{r7}
 8020532:	af00      	add	r7, sp, #0
  return uwTick;  
 8020534:	4b03      	ldr	r3, [pc, #12]	; (8020544 <HAL_GetTick+0x14>)
 8020536:	681b      	ldr	r3, [r3, #0]
}
 8020538:	4618      	mov	r0, r3
 802053a:	46bd      	mov	sp, r7
 802053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020540:	4770      	bx	lr
 8020542:	bf00      	nop
 8020544:	20000030 	.word	0x20000030

08020548 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8020548:	b580      	push	{r7, lr}
 802054a:	b084      	sub	sp, #16
 802054c:	af00      	add	r7, sp, #0
 802054e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8020550:	f7ff ffee 	bl	8020530 <HAL_GetTick>
 8020554:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8020556:	687b      	ldr	r3, [r7, #4]
 8020558:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802055a:	68fb      	ldr	r3, [r7, #12]
 802055c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020560:	d005      	beq.n	802056e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8020562:	4b09      	ldr	r3, [pc, #36]	; (8020588 <HAL_Delay+0x40>)
 8020564:	781b      	ldrb	r3, [r3, #0]
 8020566:	461a      	mov	r2, r3
 8020568:	68fb      	ldr	r3, [r7, #12]
 802056a:	4413      	add	r3, r2
 802056c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 802056e:	bf00      	nop
 8020570:	f7ff ffde 	bl	8020530 <HAL_GetTick>
 8020574:	4602      	mov	r2, r0
 8020576:	68bb      	ldr	r3, [r7, #8]
 8020578:	1ad3      	subs	r3, r2, r3
 802057a:	68fa      	ldr	r2, [r7, #12]
 802057c:	429a      	cmp	r2, r3
 802057e:	d8f7      	bhi.n	8020570 <HAL_Delay+0x28>
  {
  }
}
 8020580:	bf00      	nop
 8020582:	3710      	adds	r7, #16
 8020584:	46bd      	mov	sp, r7
 8020586:	bd80      	pop	{r7, pc}
 8020588:	20000008 	.word	0x20000008

0802058c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 802058c:	b480      	push	{r7}
 802058e:	b085      	sub	sp, #20
 8020590:	af00      	add	r7, sp, #0
 8020592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8020594:	687b      	ldr	r3, [r7, #4]
 8020596:	f003 0307 	and.w	r3, r3, #7
 802059a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802059c:	4b0c      	ldr	r3, [pc, #48]	; (80205d0 <__NVIC_SetPriorityGrouping+0x44>)
 802059e:	68db      	ldr	r3, [r3, #12]
 80205a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80205a2:	68ba      	ldr	r2, [r7, #8]
 80205a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80205a8:	4013      	ands	r3, r2
 80205aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80205ac:	68fb      	ldr	r3, [r7, #12]
 80205ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80205b0:	68bb      	ldr	r3, [r7, #8]
 80205b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80205b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80205b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80205bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80205be:	4a04      	ldr	r2, [pc, #16]	; (80205d0 <__NVIC_SetPriorityGrouping+0x44>)
 80205c0:	68bb      	ldr	r3, [r7, #8]
 80205c2:	60d3      	str	r3, [r2, #12]
}
 80205c4:	bf00      	nop
 80205c6:	3714      	adds	r7, #20
 80205c8:	46bd      	mov	sp, r7
 80205ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80205ce:	4770      	bx	lr
 80205d0:	e000ed00 	.word	0xe000ed00

080205d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80205d4:	b480      	push	{r7}
 80205d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80205d8:	4b04      	ldr	r3, [pc, #16]	; (80205ec <__NVIC_GetPriorityGrouping+0x18>)
 80205da:	68db      	ldr	r3, [r3, #12]
 80205dc:	0a1b      	lsrs	r3, r3, #8
 80205de:	f003 0307 	and.w	r3, r3, #7
}
 80205e2:	4618      	mov	r0, r3
 80205e4:	46bd      	mov	sp, r7
 80205e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80205ea:	4770      	bx	lr
 80205ec:	e000ed00 	.word	0xe000ed00

080205f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80205f0:	b480      	push	{r7}
 80205f2:	b083      	sub	sp, #12
 80205f4:	af00      	add	r7, sp, #0
 80205f6:	4603      	mov	r3, r0
 80205f8:	6039      	str	r1, [r7, #0]
 80205fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80205fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020600:	2b00      	cmp	r3, #0
 8020602:	db0a      	blt.n	802061a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8020604:	683b      	ldr	r3, [r7, #0]
 8020606:	b2da      	uxtb	r2, r3
 8020608:	490c      	ldr	r1, [pc, #48]	; (802063c <__NVIC_SetPriority+0x4c>)
 802060a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802060e:	0112      	lsls	r2, r2, #4
 8020610:	b2d2      	uxtb	r2, r2
 8020612:	440b      	add	r3, r1
 8020614:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8020618:	e00a      	b.n	8020630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802061a:	683b      	ldr	r3, [r7, #0]
 802061c:	b2da      	uxtb	r2, r3
 802061e:	4908      	ldr	r1, [pc, #32]	; (8020640 <__NVIC_SetPriority+0x50>)
 8020620:	79fb      	ldrb	r3, [r7, #7]
 8020622:	f003 030f 	and.w	r3, r3, #15
 8020626:	3b04      	subs	r3, #4
 8020628:	0112      	lsls	r2, r2, #4
 802062a:	b2d2      	uxtb	r2, r2
 802062c:	440b      	add	r3, r1
 802062e:	761a      	strb	r2, [r3, #24]
}
 8020630:	bf00      	nop
 8020632:	370c      	adds	r7, #12
 8020634:	46bd      	mov	sp, r7
 8020636:	f85d 7b04 	ldr.w	r7, [sp], #4
 802063a:	4770      	bx	lr
 802063c:	e000e100 	.word	0xe000e100
 8020640:	e000ed00 	.word	0xe000ed00

08020644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8020644:	b480      	push	{r7}
 8020646:	b089      	sub	sp, #36	; 0x24
 8020648:	af00      	add	r7, sp, #0
 802064a:	60f8      	str	r0, [r7, #12]
 802064c:	60b9      	str	r1, [r7, #8]
 802064e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8020650:	68fb      	ldr	r3, [r7, #12]
 8020652:	f003 0307 	and.w	r3, r3, #7
 8020656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8020658:	69fb      	ldr	r3, [r7, #28]
 802065a:	f1c3 0307 	rsb	r3, r3, #7
 802065e:	2b04      	cmp	r3, #4
 8020660:	bf28      	it	cs
 8020662:	2304      	movcs	r3, #4
 8020664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8020666:	69fb      	ldr	r3, [r7, #28]
 8020668:	3304      	adds	r3, #4
 802066a:	2b06      	cmp	r3, #6
 802066c:	d902      	bls.n	8020674 <NVIC_EncodePriority+0x30>
 802066e:	69fb      	ldr	r3, [r7, #28]
 8020670:	3b03      	subs	r3, #3
 8020672:	e000      	b.n	8020676 <NVIC_EncodePriority+0x32>
 8020674:	2300      	movs	r3, #0
 8020676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8020678:	f04f 32ff 	mov.w	r2, #4294967295
 802067c:	69bb      	ldr	r3, [r7, #24]
 802067e:	fa02 f303 	lsl.w	r3, r2, r3
 8020682:	43da      	mvns	r2, r3
 8020684:	68bb      	ldr	r3, [r7, #8]
 8020686:	401a      	ands	r2, r3
 8020688:	697b      	ldr	r3, [r7, #20]
 802068a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 802068c:	f04f 31ff 	mov.w	r1, #4294967295
 8020690:	697b      	ldr	r3, [r7, #20]
 8020692:	fa01 f303 	lsl.w	r3, r1, r3
 8020696:	43d9      	mvns	r1, r3
 8020698:	687b      	ldr	r3, [r7, #4]
 802069a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802069c:	4313      	orrs	r3, r2
         );
}
 802069e:	4618      	mov	r0, r3
 80206a0:	3724      	adds	r7, #36	; 0x24
 80206a2:	46bd      	mov	sp, r7
 80206a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80206a8:	4770      	bx	lr
	...

080206ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80206ac:	b580      	push	{r7, lr}
 80206ae:	b082      	sub	sp, #8
 80206b0:	af00      	add	r7, sp, #0
 80206b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80206b4:	687b      	ldr	r3, [r7, #4]
 80206b6:	3b01      	subs	r3, #1
 80206b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80206bc:	d301      	bcc.n	80206c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80206be:	2301      	movs	r3, #1
 80206c0:	e00f      	b.n	80206e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80206c2:	4a0a      	ldr	r2, [pc, #40]	; (80206ec <SysTick_Config+0x40>)
 80206c4:	687b      	ldr	r3, [r7, #4]
 80206c6:	3b01      	subs	r3, #1
 80206c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80206ca:	210f      	movs	r1, #15
 80206cc:	f04f 30ff 	mov.w	r0, #4294967295
 80206d0:	f7ff ff8e 	bl	80205f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80206d4:	4b05      	ldr	r3, [pc, #20]	; (80206ec <SysTick_Config+0x40>)
 80206d6:	2200      	movs	r2, #0
 80206d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80206da:	4b04      	ldr	r3, [pc, #16]	; (80206ec <SysTick_Config+0x40>)
 80206dc:	2207      	movs	r2, #7
 80206de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80206e0:	2300      	movs	r3, #0
}
 80206e2:	4618      	mov	r0, r3
 80206e4:	3708      	adds	r7, #8
 80206e6:	46bd      	mov	sp, r7
 80206e8:	bd80      	pop	{r7, pc}
 80206ea:	bf00      	nop
 80206ec:	e000e010 	.word	0xe000e010

080206f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80206f0:	b580      	push	{r7, lr}
 80206f2:	b082      	sub	sp, #8
 80206f4:	af00      	add	r7, sp, #0
 80206f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80206f8:	6878      	ldr	r0, [r7, #4]
 80206fa:	f7ff ff47 	bl	802058c <__NVIC_SetPriorityGrouping>
}
 80206fe:	bf00      	nop
 8020700:	3708      	adds	r7, #8
 8020702:	46bd      	mov	sp, r7
 8020704:	bd80      	pop	{r7, pc}

08020706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8020706:	b580      	push	{r7, lr}
 8020708:	b086      	sub	sp, #24
 802070a:	af00      	add	r7, sp, #0
 802070c:	4603      	mov	r3, r0
 802070e:	60b9      	str	r1, [r7, #8]
 8020710:	607a      	str	r2, [r7, #4]
 8020712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8020714:	2300      	movs	r3, #0
 8020716:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8020718:	f7ff ff5c 	bl	80205d4 <__NVIC_GetPriorityGrouping>
 802071c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 802071e:	687a      	ldr	r2, [r7, #4]
 8020720:	68b9      	ldr	r1, [r7, #8]
 8020722:	6978      	ldr	r0, [r7, #20]
 8020724:	f7ff ff8e 	bl	8020644 <NVIC_EncodePriority>
 8020728:	4602      	mov	r2, r0
 802072a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802072e:	4611      	mov	r1, r2
 8020730:	4618      	mov	r0, r3
 8020732:	f7ff ff5d 	bl	80205f0 <__NVIC_SetPriority>
}
 8020736:	bf00      	nop
 8020738:	3718      	adds	r7, #24
 802073a:	46bd      	mov	sp, r7
 802073c:	bd80      	pop	{r7, pc}

0802073e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 802073e:	b580      	push	{r7, lr}
 8020740:	b082      	sub	sp, #8
 8020742:	af00      	add	r7, sp, #0
 8020744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8020746:	6878      	ldr	r0, [r7, #4]
 8020748:	f7ff ffb0 	bl	80206ac <SysTick_Config>
 802074c:	4603      	mov	r3, r0
}
 802074e:	4618      	mov	r0, r3
 8020750:	3708      	adds	r7, #8
 8020752:	46bd      	mov	sp, r7
 8020754:	bd80      	pop	{r7, pc}
	...

08020758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8020758:	b480      	push	{r7}
 802075a:	b087      	sub	sp, #28
 802075c:	af00      	add	r7, sp, #0
 802075e:	6078      	str	r0, [r7, #4]
 8020760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8020762:	2300      	movs	r3, #0
 8020764:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8020766:	e154      	b.n	8020a12 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8020768:	683b      	ldr	r3, [r7, #0]
 802076a:	681a      	ldr	r2, [r3, #0]
 802076c:	2101      	movs	r1, #1
 802076e:	697b      	ldr	r3, [r7, #20]
 8020770:	fa01 f303 	lsl.w	r3, r1, r3
 8020774:	4013      	ands	r3, r2
 8020776:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8020778:	68fb      	ldr	r3, [r7, #12]
 802077a:	2b00      	cmp	r3, #0
 802077c:	f000 8146 	beq.w	8020a0c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8020780:	683b      	ldr	r3, [r7, #0]
 8020782:	685b      	ldr	r3, [r3, #4]
 8020784:	2b01      	cmp	r3, #1
 8020786:	d00b      	beq.n	80207a0 <HAL_GPIO_Init+0x48>
 8020788:	683b      	ldr	r3, [r7, #0]
 802078a:	685b      	ldr	r3, [r3, #4]
 802078c:	2b02      	cmp	r3, #2
 802078e:	d007      	beq.n	80207a0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8020790:	683b      	ldr	r3, [r7, #0]
 8020792:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8020794:	2b11      	cmp	r3, #17
 8020796:	d003      	beq.n	80207a0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8020798:	683b      	ldr	r3, [r7, #0]
 802079a:	685b      	ldr	r3, [r3, #4]
 802079c:	2b12      	cmp	r3, #18
 802079e:	d130      	bne.n	8020802 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80207a0:	687b      	ldr	r3, [r7, #4]
 80207a2:	689b      	ldr	r3, [r3, #8]
 80207a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80207a6:	697b      	ldr	r3, [r7, #20]
 80207a8:	005b      	lsls	r3, r3, #1
 80207aa:	2203      	movs	r2, #3
 80207ac:	fa02 f303 	lsl.w	r3, r2, r3
 80207b0:	43db      	mvns	r3, r3
 80207b2:	693a      	ldr	r2, [r7, #16]
 80207b4:	4013      	ands	r3, r2
 80207b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80207b8:	683b      	ldr	r3, [r7, #0]
 80207ba:	68da      	ldr	r2, [r3, #12]
 80207bc:	697b      	ldr	r3, [r7, #20]
 80207be:	005b      	lsls	r3, r3, #1
 80207c0:	fa02 f303 	lsl.w	r3, r2, r3
 80207c4:	693a      	ldr	r2, [r7, #16]
 80207c6:	4313      	orrs	r3, r2
 80207c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80207ca:	687b      	ldr	r3, [r7, #4]
 80207cc:	693a      	ldr	r2, [r7, #16]
 80207ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80207d0:	687b      	ldr	r3, [r7, #4]
 80207d2:	685b      	ldr	r3, [r3, #4]
 80207d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80207d6:	2201      	movs	r2, #1
 80207d8:	697b      	ldr	r3, [r7, #20]
 80207da:	fa02 f303 	lsl.w	r3, r2, r3
 80207de:	43db      	mvns	r3, r3
 80207e0:	693a      	ldr	r2, [r7, #16]
 80207e2:	4013      	ands	r3, r2
 80207e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80207e6:	683b      	ldr	r3, [r7, #0]
 80207e8:	685b      	ldr	r3, [r3, #4]
 80207ea:	091b      	lsrs	r3, r3, #4
 80207ec:	f003 0201 	and.w	r2, r3, #1
 80207f0:	697b      	ldr	r3, [r7, #20]
 80207f2:	fa02 f303 	lsl.w	r3, r2, r3
 80207f6:	693a      	ldr	r2, [r7, #16]
 80207f8:	4313      	orrs	r3, r2
 80207fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80207fc:	687b      	ldr	r3, [r7, #4]
 80207fe:	693a      	ldr	r2, [r7, #16]
 8020800:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8020802:	687b      	ldr	r3, [r7, #4]
 8020804:	68db      	ldr	r3, [r3, #12]
 8020806:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8020808:	697b      	ldr	r3, [r7, #20]
 802080a:	005b      	lsls	r3, r3, #1
 802080c:	2203      	movs	r2, #3
 802080e:	fa02 f303 	lsl.w	r3, r2, r3
 8020812:	43db      	mvns	r3, r3
 8020814:	693a      	ldr	r2, [r7, #16]
 8020816:	4013      	ands	r3, r2
 8020818:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 802081a:	683b      	ldr	r3, [r7, #0]
 802081c:	689a      	ldr	r2, [r3, #8]
 802081e:	697b      	ldr	r3, [r7, #20]
 8020820:	005b      	lsls	r3, r3, #1
 8020822:	fa02 f303 	lsl.w	r3, r2, r3
 8020826:	693a      	ldr	r2, [r7, #16]
 8020828:	4313      	orrs	r3, r2
 802082a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 802082c:	687b      	ldr	r3, [r7, #4]
 802082e:	693a      	ldr	r2, [r7, #16]
 8020830:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8020832:	683b      	ldr	r3, [r7, #0]
 8020834:	685b      	ldr	r3, [r3, #4]
 8020836:	2b02      	cmp	r3, #2
 8020838:	d003      	beq.n	8020842 <HAL_GPIO_Init+0xea>
 802083a:	683b      	ldr	r3, [r7, #0]
 802083c:	685b      	ldr	r3, [r3, #4]
 802083e:	2b12      	cmp	r3, #18
 8020840:	d123      	bne.n	802088a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8020842:	697b      	ldr	r3, [r7, #20]
 8020844:	08da      	lsrs	r2, r3, #3
 8020846:	687b      	ldr	r3, [r7, #4]
 8020848:	3208      	adds	r2, #8
 802084a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802084e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8020850:	697b      	ldr	r3, [r7, #20]
 8020852:	f003 0307 	and.w	r3, r3, #7
 8020856:	009b      	lsls	r3, r3, #2
 8020858:	220f      	movs	r2, #15
 802085a:	fa02 f303 	lsl.w	r3, r2, r3
 802085e:	43db      	mvns	r3, r3
 8020860:	693a      	ldr	r2, [r7, #16]
 8020862:	4013      	ands	r3, r2
 8020864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8020866:	683b      	ldr	r3, [r7, #0]
 8020868:	691a      	ldr	r2, [r3, #16]
 802086a:	697b      	ldr	r3, [r7, #20]
 802086c:	f003 0307 	and.w	r3, r3, #7
 8020870:	009b      	lsls	r3, r3, #2
 8020872:	fa02 f303 	lsl.w	r3, r2, r3
 8020876:	693a      	ldr	r2, [r7, #16]
 8020878:	4313      	orrs	r3, r2
 802087a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 802087c:	697b      	ldr	r3, [r7, #20]
 802087e:	08da      	lsrs	r2, r3, #3
 8020880:	687b      	ldr	r3, [r7, #4]
 8020882:	3208      	adds	r2, #8
 8020884:	6939      	ldr	r1, [r7, #16]
 8020886:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 802088a:	687b      	ldr	r3, [r7, #4]
 802088c:	681b      	ldr	r3, [r3, #0]
 802088e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8020890:	697b      	ldr	r3, [r7, #20]
 8020892:	005b      	lsls	r3, r3, #1
 8020894:	2203      	movs	r2, #3
 8020896:	fa02 f303 	lsl.w	r3, r2, r3
 802089a:	43db      	mvns	r3, r3
 802089c:	693a      	ldr	r2, [r7, #16]
 802089e:	4013      	ands	r3, r2
 80208a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80208a2:	683b      	ldr	r3, [r7, #0]
 80208a4:	685b      	ldr	r3, [r3, #4]
 80208a6:	f003 0203 	and.w	r2, r3, #3
 80208aa:	697b      	ldr	r3, [r7, #20]
 80208ac:	005b      	lsls	r3, r3, #1
 80208ae:	fa02 f303 	lsl.w	r3, r2, r3
 80208b2:	693a      	ldr	r2, [r7, #16]
 80208b4:	4313      	orrs	r3, r2
 80208b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80208b8:	687b      	ldr	r3, [r7, #4]
 80208ba:	693a      	ldr	r2, [r7, #16]
 80208bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80208be:	683b      	ldr	r3, [r7, #0]
 80208c0:	685b      	ldr	r3, [r3, #4]
 80208c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80208c6:	2b00      	cmp	r3, #0
 80208c8:	f000 80a0 	beq.w	8020a0c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80208cc:	4b58      	ldr	r3, [pc, #352]	; (8020a30 <HAL_GPIO_Init+0x2d8>)
 80208ce:	699b      	ldr	r3, [r3, #24]
 80208d0:	4a57      	ldr	r2, [pc, #348]	; (8020a30 <HAL_GPIO_Init+0x2d8>)
 80208d2:	f043 0301 	orr.w	r3, r3, #1
 80208d6:	6193      	str	r3, [r2, #24]
 80208d8:	4b55      	ldr	r3, [pc, #340]	; (8020a30 <HAL_GPIO_Init+0x2d8>)
 80208da:	699b      	ldr	r3, [r3, #24]
 80208dc:	f003 0301 	and.w	r3, r3, #1
 80208e0:	60bb      	str	r3, [r7, #8]
 80208e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80208e4:	4a53      	ldr	r2, [pc, #332]	; (8020a34 <HAL_GPIO_Init+0x2dc>)
 80208e6:	697b      	ldr	r3, [r7, #20]
 80208e8:	089b      	lsrs	r3, r3, #2
 80208ea:	3302      	adds	r3, #2
 80208ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80208f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80208f2:	697b      	ldr	r3, [r7, #20]
 80208f4:	f003 0303 	and.w	r3, r3, #3
 80208f8:	009b      	lsls	r3, r3, #2
 80208fa:	220f      	movs	r2, #15
 80208fc:	fa02 f303 	lsl.w	r3, r2, r3
 8020900:	43db      	mvns	r3, r3
 8020902:	693a      	ldr	r2, [r7, #16]
 8020904:	4013      	ands	r3, r2
 8020906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8020908:	687b      	ldr	r3, [r7, #4]
 802090a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 802090e:	d019      	beq.n	8020944 <HAL_GPIO_Init+0x1ec>
 8020910:	687b      	ldr	r3, [r7, #4]
 8020912:	4a49      	ldr	r2, [pc, #292]	; (8020a38 <HAL_GPIO_Init+0x2e0>)
 8020914:	4293      	cmp	r3, r2
 8020916:	d013      	beq.n	8020940 <HAL_GPIO_Init+0x1e8>
 8020918:	687b      	ldr	r3, [r7, #4]
 802091a:	4a48      	ldr	r2, [pc, #288]	; (8020a3c <HAL_GPIO_Init+0x2e4>)
 802091c:	4293      	cmp	r3, r2
 802091e:	d00d      	beq.n	802093c <HAL_GPIO_Init+0x1e4>
 8020920:	687b      	ldr	r3, [r7, #4]
 8020922:	4a47      	ldr	r2, [pc, #284]	; (8020a40 <HAL_GPIO_Init+0x2e8>)
 8020924:	4293      	cmp	r3, r2
 8020926:	d007      	beq.n	8020938 <HAL_GPIO_Init+0x1e0>
 8020928:	687b      	ldr	r3, [r7, #4]
 802092a:	4a46      	ldr	r2, [pc, #280]	; (8020a44 <HAL_GPIO_Init+0x2ec>)
 802092c:	4293      	cmp	r3, r2
 802092e:	d101      	bne.n	8020934 <HAL_GPIO_Init+0x1dc>
 8020930:	2304      	movs	r3, #4
 8020932:	e008      	b.n	8020946 <HAL_GPIO_Init+0x1ee>
 8020934:	2305      	movs	r3, #5
 8020936:	e006      	b.n	8020946 <HAL_GPIO_Init+0x1ee>
 8020938:	2303      	movs	r3, #3
 802093a:	e004      	b.n	8020946 <HAL_GPIO_Init+0x1ee>
 802093c:	2302      	movs	r3, #2
 802093e:	e002      	b.n	8020946 <HAL_GPIO_Init+0x1ee>
 8020940:	2301      	movs	r3, #1
 8020942:	e000      	b.n	8020946 <HAL_GPIO_Init+0x1ee>
 8020944:	2300      	movs	r3, #0
 8020946:	697a      	ldr	r2, [r7, #20]
 8020948:	f002 0203 	and.w	r2, r2, #3
 802094c:	0092      	lsls	r2, r2, #2
 802094e:	4093      	lsls	r3, r2
 8020950:	693a      	ldr	r2, [r7, #16]
 8020952:	4313      	orrs	r3, r2
 8020954:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8020956:	4937      	ldr	r1, [pc, #220]	; (8020a34 <HAL_GPIO_Init+0x2dc>)
 8020958:	697b      	ldr	r3, [r7, #20]
 802095a:	089b      	lsrs	r3, r3, #2
 802095c:	3302      	adds	r3, #2
 802095e:	693a      	ldr	r2, [r7, #16]
 8020960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8020964:	4b38      	ldr	r3, [pc, #224]	; (8020a48 <HAL_GPIO_Init+0x2f0>)
 8020966:	681b      	ldr	r3, [r3, #0]
 8020968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 802096a:	68fb      	ldr	r3, [r7, #12]
 802096c:	43db      	mvns	r3, r3
 802096e:	693a      	ldr	r2, [r7, #16]
 8020970:	4013      	ands	r3, r2
 8020972:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8020974:	683b      	ldr	r3, [r7, #0]
 8020976:	685b      	ldr	r3, [r3, #4]
 8020978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802097c:	2b00      	cmp	r3, #0
 802097e:	d003      	beq.n	8020988 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8020980:	693a      	ldr	r2, [r7, #16]
 8020982:	68fb      	ldr	r3, [r7, #12]
 8020984:	4313      	orrs	r3, r2
 8020986:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8020988:	4a2f      	ldr	r2, [pc, #188]	; (8020a48 <HAL_GPIO_Init+0x2f0>)
 802098a:	693b      	ldr	r3, [r7, #16]
 802098c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 802098e:	4b2e      	ldr	r3, [pc, #184]	; (8020a48 <HAL_GPIO_Init+0x2f0>)
 8020990:	685b      	ldr	r3, [r3, #4]
 8020992:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8020994:	68fb      	ldr	r3, [r7, #12]
 8020996:	43db      	mvns	r3, r3
 8020998:	693a      	ldr	r2, [r7, #16]
 802099a:	4013      	ands	r3, r2
 802099c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 802099e:	683b      	ldr	r3, [r7, #0]
 80209a0:	685b      	ldr	r3, [r3, #4]
 80209a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80209a6:	2b00      	cmp	r3, #0
 80209a8:	d003      	beq.n	80209b2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80209aa:	693a      	ldr	r2, [r7, #16]
 80209ac:	68fb      	ldr	r3, [r7, #12]
 80209ae:	4313      	orrs	r3, r2
 80209b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80209b2:	4a25      	ldr	r2, [pc, #148]	; (8020a48 <HAL_GPIO_Init+0x2f0>)
 80209b4:	693b      	ldr	r3, [r7, #16]
 80209b6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80209b8:	4b23      	ldr	r3, [pc, #140]	; (8020a48 <HAL_GPIO_Init+0x2f0>)
 80209ba:	689b      	ldr	r3, [r3, #8]
 80209bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80209be:	68fb      	ldr	r3, [r7, #12]
 80209c0:	43db      	mvns	r3, r3
 80209c2:	693a      	ldr	r2, [r7, #16]
 80209c4:	4013      	ands	r3, r2
 80209c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80209c8:	683b      	ldr	r3, [r7, #0]
 80209ca:	685b      	ldr	r3, [r3, #4]
 80209cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80209d0:	2b00      	cmp	r3, #0
 80209d2:	d003      	beq.n	80209dc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80209d4:	693a      	ldr	r2, [r7, #16]
 80209d6:	68fb      	ldr	r3, [r7, #12]
 80209d8:	4313      	orrs	r3, r2
 80209da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80209dc:	4a1a      	ldr	r2, [pc, #104]	; (8020a48 <HAL_GPIO_Init+0x2f0>)
 80209de:	693b      	ldr	r3, [r7, #16]
 80209e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80209e2:	4b19      	ldr	r3, [pc, #100]	; (8020a48 <HAL_GPIO_Init+0x2f0>)
 80209e4:	68db      	ldr	r3, [r3, #12]
 80209e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80209e8:	68fb      	ldr	r3, [r7, #12]
 80209ea:	43db      	mvns	r3, r3
 80209ec:	693a      	ldr	r2, [r7, #16]
 80209ee:	4013      	ands	r3, r2
 80209f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80209f2:	683b      	ldr	r3, [r7, #0]
 80209f4:	685b      	ldr	r3, [r3, #4]
 80209f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80209fa:	2b00      	cmp	r3, #0
 80209fc:	d003      	beq.n	8020a06 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80209fe:	693a      	ldr	r2, [r7, #16]
 8020a00:	68fb      	ldr	r3, [r7, #12]
 8020a02:	4313      	orrs	r3, r2
 8020a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8020a06:	4a10      	ldr	r2, [pc, #64]	; (8020a48 <HAL_GPIO_Init+0x2f0>)
 8020a08:	693b      	ldr	r3, [r7, #16]
 8020a0a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8020a0c:	697b      	ldr	r3, [r7, #20]
 8020a0e:	3301      	adds	r3, #1
 8020a10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8020a12:	683b      	ldr	r3, [r7, #0]
 8020a14:	681a      	ldr	r2, [r3, #0]
 8020a16:	697b      	ldr	r3, [r7, #20]
 8020a18:	fa22 f303 	lsr.w	r3, r2, r3
 8020a1c:	2b00      	cmp	r3, #0
 8020a1e:	f47f aea3 	bne.w	8020768 <HAL_GPIO_Init+0x10>
  }
}
 8020a22:	bf00      	nop
 8020a24:	371c      	adds	r7, #28
 8020a26:	46bd      	mov	sp, r7
 8020a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020a2c:	4770      	bx	lr
 8020a2e:	bf00      	nop
 8020a30:	40021000 	.word	0x40021000
 8020a34:	40010000 	.word	0x40010000
 8020a38:	48000400 	.word	0x48000400
 8020a3c:	48000800 	.word	0x48000800
 8020a40:	48000c00 	.word	0x48000c00
 8020a44:	48001000 	.word	0x48001000
 8020a48:	40010400 	.word	0x40010400

08020a4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8020a4c:	b480      	push	{r7}
 8020a4e:	b083      	sub	sp, #12
 8020a50:	af00      	add	r7, sp, #0
 8020a52:	6078      	str	r0, [r7, #4]
 8020a54:	460b      	mov	r3, r1
 8020a56:	807b      	strh	r3, [r7, #2]
 8020a58:	4613      	mov	r3, r2
 8020a5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8020a5c:	787b      	ldrb	r3, [r7, #1]
 8020a5e:	2b00      	cmp	r3, #0
 8020a60:	d003      	beq.n	8020a6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8020a62:	887a      	ldrh	r2, [r7, #2]
 8020a64:	687b      	ldr	r3, [r7, #4]
 8020a66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8020a68:	e002      	b.n	8020a70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8020a6a:	887a      	ldrh	r2, [r7, #2]
 8020a6c:	687b      	ldr	r3, [r7, #4]
 8020a6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8020a70:	bf00      	nop
 8020a72:	370c      	adds	r7, #12
 8020a74:	46bd      	mov	sp, r7
 8020a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020a7a:	4770      	bx	lr

08020a7c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8020a7c:	b480      	push	{r7}
 8020a7e:	b085      	sub	sp, #20
 8020a80:	af00      	add	r7, sp, #0
 8020a82:	6078      	str	r0, [r7, #4]
 8020a84:	460b      	mov	r3, r1
 8020a86:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8020a88:	687b      	ldr	r3, [r7, #4]
 8020a8a:	695b      	ldr	r3, [r3, #20]
 8020a8c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8020a8e:	887a      	ldrh	r2, [r7, #2]
 8020a90:	68fb      	ldr	r3, [r7, #12]
 8020a92:	4013      	ands	r3, r2
 8020a94:	041a      	lsls	r2, r3, #16
 8020a96:	68fb      	ldr	r3, [r7, #12]
 8020a98:	43d9      	mvns	r1, r3
 8020a9a:	887b      	ldrh	r3, [r7, #2]
 8020a9c:	400b      	ands	r3, r1
 8020a9e:	431a      	orrs	r2, r3
 8020aa0:	687b      	ldr	r3, [r7, #4]
 8020aa2:	619a      	str	r2, [r3, #24]
}
 8020aa4:	bf00      	nop
 8020aa6:	3714      	adds	r7, #20
 8020aa8:	46bd      	mov	sp, r7
 8020aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020aae:	4770      	bx	lr

08020ab0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8020ab0:	b580      	push	{r7, lr}
 8020ab2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8020ab6:	af00      	add	r7, sp, #0
 8020ab8:	1d3b      	adds	r3, r7, #4
 8020aba:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8020abc:	1d3b      	adds	r3, r7, #4
 8020abe:	681b      	ldr	r3, [r3, #0]
 8020ac0:	2b00      	cmp	r3, #0
 8020ac2:	d102      	bne.n	8020aca <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8020ac4:	2301      	movs	r3, #1
 8020ac6:	f000 bef4 	b.w	80218b2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8020aca:	1d3b      	adds	r3, r7, #4
 8020acc:	681b      	ldr	r3, [r3, #0]
 8020ace:	681b      	ldr	r3, [r3, #0]
 8020ad0:	f003 0301 	and.w	r3, r3, #1
 8020ad4:	2b00      	cmp	r3, #0
 8020ad6:	f000 816a 	beq.w	8020dae <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8020ada:	4bb3      	ldr	r3, [pc, #716]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020adc:	685b      	ldr	r3, [r3, #4]
 8020ade:	f003 030c 	and.w	r3, r3, #12
 8020ae2:	2b04      	cmp	r3, #4
 8020ae4:	d00c      	beq.n	8020b00 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8020ae6:	4bb0      	ldr	r3, [pc, #704]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020ae8:	685b      	ldr	r3, [r3, #4]
 8020aea:	f003 030c 	and.w	r3, r3, #12
 8020aee:	2b08      	cmp	r3, #8
 8020af0:	d159      	bne.n	8020ba6 <HAL_RCC_OscConfig+0xf6>
 8020af2:	4bad      	ldr	r3, [pc, #692]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020af4:	685b      	ldr	r3, [r3, #4]
 8020af6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8020afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8020afe:	d152      	bne.n	8020ba6 <HAL_RCC_OscConfig+0xf6>
 8020b00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8020b04:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020b08:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8020b0c:	fa93 f3a3 	rbit	r3, r3
 8020b10:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8020b14:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8020b18:	fab3 f383 	clz	r3, r3
 8020b1c:	b2db      	uxtb	r3, r3
 8020b1e:	095b      	lsrs	r3, r3, #5
 8020b20:	b2db      	uxtb	r3, r3
 8020b22:	f043 0301 	orr.w	r3, r3, #1
 8020b26:	b2db      	uxtb	r3, r3
 8020b28:	2b01      	cmp	r3, #1
 8020b2a:	d102      	bne.n	8020b32 <HAL_RCC_OscConfig+0x82>
 8020b2c:	4b9e      	ldr	r3, [pc, #632]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020b2e:	681b      	ldr	r3, [r3, #0]
 8020b30:	e015      	b.n	8020b5e <HAL_RCC_OscConfig+0xae>
 8020b32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8020b36:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020b3a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8020b3e:	fa93 f3a3 	rbit	r3, r3
 8020b42:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8020b46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8020b4a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8020b4e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8020b52:	fa93 f3a3 	rbit	r3, r3
 8020b56:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8020b5a:	4b93      	ldr	r3, [pc, #588]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020b5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8020b62:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8020b66:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8020b6a:	fa92 f2a2 	rbit	r2, r2
 8020b6e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8020b72:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8020b76:	fab2 f282 	clz	r2, r2
 8020b7a:	b2d2      	uxtb	r2, r2
 8020b7c:	f042 0220 	orr.w	r2, r2, #32
 8020b80:	b2d2      	uxtb	r2, r2
 8020b82:	f002 021f 	and.w	r2, r2, #31
 8020b86:	2101      	movs	r1, #1
 8020b88:	fa01 f202 	lsl.w	r2, r1, r2
 8020b8c:	4013      	ands	r3, r2
 8020b8e:	2b00      	cmp	r3, #0
 8020b90:	f000 810c 	beq.w	8020dac <HAL_RCC_OscConfig+0x2fc>
 8020b94:	1d3b      	adds	r3, r7, #4
 8020b96:	681b      	ldr	r3, [r3, #0]
 8020b98:	685b      	ldr	r3, [r3, #4]
 8020b9a:	2b00      	cmp	r3, #0
 8020b9c:	f040 8106 	bne.w	8020dac <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8020ba0:	2301      	movs	r3, #1
 8020ba2:	f000 be86 	b.w	80218b2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8020ba6:	1d3b      	adds	r3, r7, #4
 8020ba8:	681b      	ldr	r3, [r3, #0]
 8020baa:	685b      	ldr	r3, [r3, #4]
 8020bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8020bb0:	d106      	bne.n	8020bc0 <HAL_RCC_OscConfig+0x110>
 8020bb2:	4b7d      	ldr	r3, [pc, #500]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020bb4:	681b      	ldr	r3, [r3, #0]
 8020bb6:	4a7c      	ldr	r2, [pc, #496]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8020bbc:	6013      	str	r3, [r2, #0]
 8020bbe:	e030      	b.n	8020c22 <HAL_RCC_OscConfig+0x172>
 8020bc0:	1d3b      	adds	r3, r7, #4
 8020bc2:	681b      	ldr	r3, [r3, #0]
 8020bc4:	685b      	ldr	r3, [r3, #4]
 8020bc6:	2b00      	cmp	r3, #0
 8020bc8:	d10c      	bne.n	8020be4 <HAL_RCC_OscConfig+0x134>
 8020bca:	4b77      	ldr	r3, [pc, #476]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020bcc:	681b      	ldr	r3, [r3, #0]
 8020bce:	4a76      	ldr	r2, [pc, #472]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020bd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8020bd4:	6013      	str	r3, [r2, #0]
 8020bd6:	4b74      	ldr	r3, [pc, #464]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020bd8:	681b      	ldr	r3, [r3, #0]
 8020bda:	4a73      	ldr	r2, [pc, #460]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020bdc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8020be0:	6013      	str	r3, [r2, #0]
 8020be2:	e01e      	b.n	8020c22 <HAL_RCC_OscConfig+0x172>
 8020be4:	1d3b      	adds	r3, r7, #4
 8020be6:	681b      	ldr	r3, [r3, #0]
 8020be8:	685b      	ldr	r3, [r3, #4]
 8020bea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8020bee:	d10c      	bne.n	8020c0a <HAL_RCC_OscConfig+0x15a>
 8020bf0:	4b6d      	ldr	r3, [pc, #436]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020bf2:	681b      	ldr	r3, [r3, #0]
 8020bf4:	4a6c      	ldr	r2, [pc, #432]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020bf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8020bfa:	6013      	str	r3, [r2, #0]
 8020bfc:	4b6a      	ldr	r3, [pc, #424]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020bfe:	681b      	ldr	r3, [r3, #0]
 8020c00:	4a69      	ldr	r2, [pc, #420]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8020c06:	6013      	str	r3, [r2, #0]
 8020c08:	e00b      	b.n	8020c22 <HAL_RCC_OscConfig+0x172>
 8020c0a:	4b67      	ldr	r3, [pc, #412]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020c0c:	681b      	ldr	r3, [r3, #0]
 8020c0e:	4a66      	ldr	r2, [pc, #408]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020c10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8020c14:	6013      	str	r3, [r2, #0]
 8020c16:	4b64      	ldr	r3, [pc, #400]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020c18:	681b      	ldr	r3, [r3, #0]
 8020c1a:	4a63      	ldr	r2, [pc, #396]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020c1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8020c20:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8020c22:	4b61      	ldr	r3, [pc, #388]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8020c26:	f023 020f 	bic.w	r2, r3, #15
 8020c2a:	1d3b      	adds	r3, r7, #4
 8020c2c:	681b      	ldr	r3, [r3, #0]
 8020c2e:	689b      	ldr	r3, [r3, #8]
 8020c30:	495d      	ldr	r1, [pc, #372]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020c32:	4313      	orrs	r3, r2
 8020c34:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8020c36:	1d3b      	adds	r3, r7, #4
 8020c38:	681b      	ldr	r3, [r3, #0]
 8020c3a:	685b      	ldr	r3, [r3, #4]
 8020c3c:	2b00      	cmp	r3, #0
 8020c3e:	d059      	beq.n	8020cf4 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8020c40:	f7ff fc76 	bl	8020530 <HAL_GetTick>
 8020c44:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8020c48:	e00a      	b.n	8020c60 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8020c4a:	f7ff fc71 	bl	8020530 <HAL_GetTick>
 8020c4e:	4602      	mov	r2, r0
 8020c50:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020c54:	1ad3      	subs	r3, r2, r3
 8020c56:	2b64      	cmp	r3, #100	; 0x64
 8020c58:	d902      	bls.n	8020c60 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8020c5a:	2303      	movs	r3, #3
 8020c5c:	f000 be29 	b.w	80218b2 <HAL_RCC_OscConfig+0xe02>
 8020c60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8020c64:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020c68:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8020c6c:	fa93 f3a3 	rbit	r3, r3
 8020c70:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8020c74:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8020c78:	fab3 f383 	clz	r3, r3
 8020c7c:	b2db      	uxtb	r3, r3
 8020c7e:	095b      	lsrs	r3, r3, #5
 8020c80:	b2db      	uxtb	r3, r3
 8020c82:	f043 0301 	orr.w	r3, r3, #1
 8020c86:	b2db      	uxtb	r3, r3
 8020c88:	2b01      	cmp	r3, #1
 8020c8a:	d102      	bne.n	8020c92 <HAL_RCC_OscConfig+0x1e2>
 8020c8c:	4b46      	ldr	r3, [pc, #280]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020c8e:	681b      	ldr	r3, [r3, #0]
 8020c90:	e015      	b.n	8020cbe <HAL_RCC_OscConfig+0x20e>
 8020c92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8020c96:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020c9a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8020c9e:	fa93 f3a3 	rbit	r3, r3
 8020ca2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8020ca6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8020caa:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8020cae:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8020cb2:	fa93 f3a3 	rbit	r3, r3
 8020cb6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8020cba:	4b3b      	ldr	r3, [pc, #236]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020cbe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8020cc2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8020cc6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8020cca:	fa92 f2a2 	rbit	r2, r2
 8020cce:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8020cd2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8020cd6:	fab2 f282 	clz	r2, r2
 8020cda:	b2d2      	uxtb	r2, r2
 8020cdc:	f042 0220 	orr.w	r2, r2, #32
 8020ce0:	b2d2      	uxtb	r2, r2
 8020ce2:	f002 021f 	and.w	r2, r2, #31
 8020ce6:	2101      	movs	r1, #1
 8020ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8020cec:	4013      	ands	r3, r2
 8020cee:	2b00      	cmp	r3, #0
 8020cf0:	d0ab      	beq.n	8020c4a <HAL_RCC_OscConfig+0x19a>
 8020cf2:	e05c      	b.n	8020dae <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8020cf4:	f7ff fc1c 	bl	8020530 <HAL_GetTick>
 8020cf8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8020cfc:	e00a      	b.n	8020d14 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8020cfe:	f7ff fc17 	bl	8020530 <HAL_GetTick>
 8020d02:	4602      	mov	r2, r0
 8020d04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020d08:	1ad3      	subs	r3, r2, r3
 8020d0a:	2b64      	cmp	r3, #100	; 0x64
 8020d0c:	d902      	bls.n	8020d14 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8020d0e:	2303      	movs	r3, #3
 8020d10:	f000 bdcf 	b.w	80218b2 <HAL_RCC_OscConfig+0xe02>
 8020d14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8020d18:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020d1c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8020d20:	fa93 f3a3 	rbit	r3, r3
 8020d24:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8020d28:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8020d2c:	fab3 f383 	clz	r3, r3
 8020d30:	b2db      	uxtb	r3, r3
 8020d32:	095b      	lsrs	r3, r3, #5
 8020d34:	b2db      	uxtb	r3, r3
 8020d36:	f043 0301 	orr.w	r3, r3, #1
 8020d3a:	b2db      	uxtb	r3, r3
 8020d3c:	2b01      	cmp	r3, #1
 8020d3e:	d102      	bne.n	8020d46 <HAL_RCC_OscConfig+0x296>
 8020d40:	4b19      	ldr	r3, [pc, #100]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020d42:	681b      	ldr	r3, [r3, #0]
 8020d44:	e015      	b.n	8020d72 <HAL_RCC_OscConfig+0x2c2>
 8020d46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8020d4a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020d4e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8020d52:	fa93 f3a3 	rbit	r3, r3
 8020d56:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8020d5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8020d5e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8020d62:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8020d66:	fa93 f3a3 	rbit	r3, r3
 8020d6a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8020d6e:	4b0e      	ldr	r3, [pc, #56]	; (8020da8 <HAL_RCC_OscConfig+0x2f8>)
 8020d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020d72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8020d76:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8020d7a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8020d7e:	fa92 f2a2 	rbit	r2, r2
 8020d82:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8020d86:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8020d8a:	fab2 f282 	clz	r2, r2
 8020d8e:	b2d2      	uxtb	r2, r2
 8020d90:	f042 0220 	orr.w	r2, r2, #32
 8020d94:	b2d2      	uxtb	r2, r2
 8020d96:	f002 021f 	and.w	r2, r2, #31
 8020d9a:	2101      	movs	r1, #1
 8020d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8020da0:	4013      	ands	r3, r2
 8020da2:	2b00      	cmp	r3, #0
 8020da4:	d1ab      	bne.n	8020cfe <HAL_RCC_OscConfig+0x24e>
 8020da6:	e002      	b.n	8020dae <HAL_RCC_OscConfig+0x2fe>
 8020da8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8020dac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8020dae:	1d3b      	adds	r3, r7, #4
 8020db0:	681b      	ldr	r3, [r3, #0]
 8020db2:	681b      	ldr	r3, [r3, #0]
 8020db4:	f003 0302 	and.w	r3, r3, #2
 8020db8:	2b00      	cmp	r3, #0
 8020dba:	f000 816f 	beq.w	802109c <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8020dbe:	4bd0      	ldr	r3, [pc, #832]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020dc0:	685b      	ldr	r3, [r3, #4]
 8020dc2:	f003 030c 	and.w	r3, r3, #12
 8020dc6:	2b00      	cmp	r3, #0
 8020dc8:	d00b      	beq.n	8020de2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8020dca:	4bcd      	ldr	r3, [pc, #820]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020dcc:	685b      	ldr	r3, [r3, #4]
 8020dce:	f003 030c 	and.w	r3, r3, #12
 8020dd2:	2b08      	cmp	r3, #8
 8020dd4:	d16c      	bne.n	8020eb0 <HAL_RCC_OscConfig+0x400>
 8020dd6:	4bca      	ldr	r3, [pc, #808]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020dd8:	685b      	ldr	r3, [r3, #4]
 8020dda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8020dde:	2b00      	cmp	r3, #0
 8020de0:	d166      	bne.n	8020eb0 <HAL_RCC_OscConfig+0x400>
 8020de2:	2302      	movs	r3, #2
 8020de4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020de8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8020dec:	fa93 f3a3 	rbit	r3, r3
 8020df0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8020df4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8020df8:	fab3 f383 	clz	r3, r3
 8020dfc:	b2db      	uxtb	r3, r3
 8020dfe:	095b      	lsrs	r3, r3, #5
 8020e00:	b2db      	uxtb	r3, r3
 8020e02:	f043 0301 	orr.w	r3, r3, #1
 8020e06:	b2db      	uxtb	r3, r3
 8020e08:	2b01      	cmp	r3, #1
 8020e0a:	d102      	bne.n	8020e12 <HAL_RCC_OscConfig+0x362>
 8020e0c:	4bbc      	ldr	r3, [pc, #752]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020e0e:	681b      	ldr	r3, [r3, #0]
 8020e10:	e013      	b.n	8020e3a <HAL_RCC_OscConfig+0x38a>
 8020e12:	2302      	movs	r3, #2
 8020e14:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020e18:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8020e1c:	fa93 f3a3 	rbit	r3, r3
 8020e20:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8020e24:	2302      	movs	r3, #2
 8020e26:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8020e2a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8020e2e:	fa93 f3a3 	rbit	r3, r3
 8020e32:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8020e36:	4bb2      	ldr	r3, [pc, #712]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020e3a:	2202      	movs	r2, #2
 8020e3c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8020e40:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8020e44:	fa92 f2a2 	rbit	r2, r2
 8020e48:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8020e4c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8020e50:	fab2 f282 	clz	r2, r2
 8020e54:	b2d2      	uxtb	r2, r2
 8020e56:	f042 0220 	orr.w	r2, r2, #32
 8020e5a:	b2d2      	uxtb	r2, r2
 8020e5c:	f002 021f 	and.w	r2, r2, #31
 8020e60:	2101      	movs	r1, #1
 8020e62:	fa01 f202 	lsl.w	r2, r1, r2
 8020e66:	4013      	ands	r3, r2
 8020e68:	2b00      	cmp	r3, #0
 8020e6a:	d007      	beq.n	8020e7c <HAL_RCC_OscConfig+0x3cc>
 8020e6c:	1d3b      	adds	r3, r7, #4
 8020e6e:	681b      	ldr	r3, [r3, #0]
 8020e70:	691b      	ldr	r3, [r3, #16]
 8020e72:	2b01      	cmp	r3, #1
 8020e74:	d002      	beq.n	8020e7c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8020e76:	2301      	movs	r3, #1
 8020e78:	f000 bd1b 	b.w	80218b2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8020e7c:	4ba0      	ldr	r3, [pc, #640]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020e7e:	681b      	ldr	r3, [r3, #0]
 8020e80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8020e84:	1d3b      	adds	r3, r7, #4
 8020e86:	681b      	ldr	r3, [r3, #0]
 8020e88:	695b      	ldr	r3, [r3, #20]
 8020e8a:	21f8      	movs	r1, #248	; 0xf8
 8020e8c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020e90:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8020e94:	fa91 f1a1 	rbit	r1, r1
 8020e98:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8020e9c:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8020ea0:	fab1 f181 	clz	r1, r1
 8020ea4:	b2c9      	uxtb	r1, r1
 8020ea6:	408b      	lsls	r3, r1
 8020ea8:	4995      	ldr	r1, [pc, #596]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020eaa:	4313      	orrs	r3, r2
 8020eac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8020eae:	e0f5      	b.n	802109c <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8020eb0:	1d3b      	adds	r3, r7, #4
 8020eb2:	681b      	ldr	r3, [r3, #0]
 8020eb4:	691b      	ldr	r3, [r3, #16]
 8020eb6:	2b00      	cmp	r3, #0
 8020eb8:	f000 8085 	beq.w	8020fc6 <HAL_RCC_OscConfig+0x516>
 8020ebc:	2301      	movs	r3, #1
 8020ebe:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020ec2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8020ec6:	fa93 f3a3 	rbit	r3, r3
 8020eca:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8020ece:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8020ed2:	fab3 f383 	clz	r3, r3
 8020ed6:	b2db      	uxtb	r3, r3
 8020ed8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8020edc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8020ee0:	009b      	lsls	r3, r3, #2
 8020ee2:	461a      	mov	r2, r3
 8020ee4:	2301      	movs	r3, #1
 8020ee6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8020ee8:	f7ff fb22 	bl	8020530 <HAL_GetTick>
 8020eec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8020ef0:	e00a      	b.n	8020f08 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8020ef2:	f7ff fb1d 	bl	8020530 <HAL_GetTick>
 8020ef6:	4602      	mov	r2, r0
 8020ef8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8020efc:	1ad3      	subs	r3, r2, r3
 8020efe:	2b02      	cmp	r3, #2
 8020f00:	d902      	bls.n	8020f08 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8020f02:	2303      	movs	r3, #3
 8020f04:	f000 bcd5 	b.w	80218b2 <HAL_RCC_OscConfig+0xe02>
 8020f08:	2302      	movs	r3, #2
 8020f0a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020f0e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8020f12:	fa93 f3a3 	rbit	r3, r3
 8020f16:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8020f1a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8020f1e:	fab3 f383 	clz	r3, r3
 8020f22:	b2db      	uxtb	r3, r3
 8020f24:	095b      	lsrs	r3, r3, #5
 8020f26:	b2db      	uxtb	r3, r3
 8020f28:	f043 0301 	orr.w	r3, r3, #1
 8020f2c:	b2db      	uxtb	r3, r3
 8020f2e:	2b01      	cmp	r3, #1
 8020f30:	d102      	bne.n	8020f38 <HAL_RCC_OscConfig+0x488>
 8020f32:	4b73      	ldr	r3, [pc, #460]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020f34:	681b      	ldr	r3, [r3, #0]
 8020f36:	e013      	b.n	8020f60 <HAL_RCC_OscConfig+0x4b0>
 8020f38:	2302      	movs	r3, #2
 8020f3a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020f3e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8020f42:	fa93 f3a3 	rbit	r3, r3
 8020f46:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8020f4a:	2302      	movs	r3, #2
 8020f4c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8020f50:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8020f54:	fa93 f3a3 	rbit	r3, r3
 8020f58:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8020f5c:	4b68      	ldr	r3, [pc, #416]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020f60:	2202      	movs	r2, #2
 8020f62:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8020f66:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8020f6a:	fa92 f2a2 	rbit	r2, r2
 8020f6e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8020f72:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8020f76:	fab2 f282 	clz	r2, r2
 8020f7a:	b2d2      	uxtb	r2, r2
 8020f7c:	f042 0220 	orr.w	r2, r2, #32
 8020f80:	b2d2      	uxtb	r2, r2
 8020f82:	f002 021f 	and.w	r2, r2, #31
 8020f86:	2101      	movs	r1, #1
 8020f88:	fa01 f202 	lsl.w	r2, r1, r2
 8020f8c:	4013      	ands	r3, r2
 8020f8e:	2b00      	cmp	r3, #0
 8020f90:	d0af      	beq.n	8020ef2 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8020f92:	4b5b      	ldr	r3, [pc, #364]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020f94:	681b      	ldr	r3, [r3, #0]
 8020f96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8020f9a:	1d3b      	adds	r3, r7, #4
 8020f9c:	681b      	ldr	r3, [r3, #0]
 8020f9e:	695b      	ldr	r3, [r3, #20]
 8020fa0:	21f8      	movs	r1, #248	; 0xf8
 8020fa2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020fa6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8020faa:	fa91 f1a1 	rbit	r1, r1
 8020fae:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8020fb2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8020fb6:	fab1 f181 	clz	r1, r1
 8020fba:	b2c9      	uxtb	r1, r1
 8020fbc:	408b      	lsls	r3, r1
 8020fbe:	4950      	ldr	r1, [pc, #320]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8020fc0:	4313      	orrs	r3, r2
 8020fc2:	600b      	str	r3, [r1, #0]
 8020fc4:	e06a      	b.n	802109c <HAL_RCC_OscConfig+0x5ec>
 8020fc6:	2301      	movs	r3, #1
 8020fc8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8020fcc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8020fd0:	fa93 f3a3 	rbit	r3, r3
 8020fd4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8020fd8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8020fdc:	fab3 f383 	clz	r3, r3
 8020fe0:	b2db      	uxtb	r3, r3
 8020fe2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8020fe6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8020fea:	009b      	lsls	r3, r3, #2
 8020fec:	461a      	mov	r2, r3
 8020fee:	2300      	movs	r3, #0
 8020ff0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8020ff2:	f7ff fa9d 	bl	8020530 <HAL_GetTick>
 8020ff6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8020ffa:	e00a      	b.n	8021012 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8020ffc:	f7ff fa98 	bl	8020530 <HAL_GetTick>
 8021000:	4602      	mov	r2, r0
 8021002:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8021006:	1ad3      	subs	r3, r2, r3
 8021008:	2b02      	cmp	r3, #2
 802100a:	d902      	bls.n	8021012 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 802100c:	2303      	movs	r3, #3
 802100e:	f000 bc50 	b.w	80218b2 <HAL_RCC_OscConfig+0xe02>
 8021012:	2302      	movs	r3, #2
 8021014:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021018:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 802101c:	fa93 f3a3 	rbit	r3, r3
 8021020:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8021024:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8021028:	fab3 f383 	clz	r3, r3
 802102c:	b2db      	uxtb	r3, r3
 802102e:	095b      	lsrs	r3, r3, #5
 8021030:	b2db      	uxtb	r3, r3
 8021032:	f043 0301 	orr.w	r3, r3, #1
 8021036:	b2db      	uxtb	r3, r3
 8021038:	2b01      	cmp	r3, #1
 802103a:	d102      	bne.n	8021042 <HAL_RCC_OscConfig+0x592>
 802103c:	4b30      	ldr	r3, [pc, #192]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 802103e:	681b      	ldr	r3, [r3, #0]
 8021040:	e013      	b.n	802106a <HAL_RCC_OscConfig+0x5ba>
 8021042:	2302      	movs	r3, #2
 8021044:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021048:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 802104c:	fa93 f3a3 	rbit	r3, r3
 8021050:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8021054:	2302      	movs	r3, #2
 8021056:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 802105a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 802105e:	fa93 f3a3 	rbit	r3, r3
 8021062:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8021066:	4b26      	ldr	r3, [pc, #152]	; (8021100 <HAL_RCC_OscConfig+0x650>)
 8021068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802106a:	2202      	movs	r2, #2
 802106c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8021070:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8021074:	fa92 f2a2 	rbit	r2, r2
 8021078:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 802107c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8021080:	fab2 f282 	clz	r2, r2
 8021084:	b2d2      	uxtb	r2, r2
 8021086:	f042 0220 	orr.w	r2, r2, #32
 802108a:	b2d2      	uxtb	r2, r2
 802108c:	f002 021f 	and.w	r2, r2, #31
 8021090:	2101      	movs	r1, #1
 8021092:	fa01 f202 	lsl.w	r2, r1, r2
 8021096:	4013      	ands	r3, r2
 8021098:	2b00      	cmp	r3, #0
 802109a:	d1af      	bne.n	8020ffc <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 802109c:	1d3b      	adds	r3, r7, #4
 802109e:	681b      	ldr	r3, [r3, #0]
 80210a0:	681b      	ldr	r3, [r3, #0]
 80210a2:	f003 0308 	and.w	r3, r3, #8
 80210a6:	2b00      	cmp	r3, #0
 80210a8:	f000 80da 	beq.w	8021260 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80210ac:	1d3b      	adds	r3, r7, #4
 80210ae:	681b      	ldr	r3, [r3, #0]
 80210b0:	699b      	ldr	r3, [r3, #24]
 80210b2:	2b00      	cmp	r3, #0
 80210b4:	d069      	beq.n	802118a <HAL_RCC_OscConfig+0x6da>
 80210b6:	2301      	movs	r3, #1
 80210b8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80210bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80210c0:	fa93 f3a3 	rbit	r3, r3
 80210c4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80210c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80210cc:	fab3 f383 	clz	r3, r3
 80210d0:	b2db      	uxtb	r3, r3
 80210d2:	461a      	mov	r2, r3
 80210d4:	4b0b      	ldr	r3, [pc, #44]	; (8021104 <HAL_RCC_OscConfig+0x654>)
 80210d6:	4413      	add	r3, r2
 80210d8:	009b      	lsls	r3, r3, #2
 80210da:	461a      	mov	r2, r3
 80210dc:	2301      	movs	r3, #1
 80210de:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80210e0:	f7ff fa26 	bl	8020530 <HAL_GetTick>
 80210e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80210e8:	e00e      	b.n	8021108 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80210ea:	f7ff fa21 	bl	8020530 <HAL_GetTick>
 80210ee:	4602      	mov	r2, r0
 80210f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80210f4:	1ad3      	subs	r3, r2, r3
 80210f6:	2b02      	cmp	r3, #2
 80210f8:	d906      	bls.n	8021108 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80210fa:	2303      	movs	r3, #3
 80210fc:	e3d9      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
 80210fe:	bf00      	nop
 8021100:	40021000 	.word	0x40021000
 8021104:	10908120 	.word	0x10908120
 8021108:	2302      	movs	r3, #2
 802110a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802110e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8021112:	fa93 f3a3 	rbit	r3, r3
 8021116:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 802111a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 802111e:	2202      	movs	r2, #2
 8021120:	601a      	str	r2, [r3, #0]
 8021122:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8021126:	681b      	ldr	r3, [r3, #0]
 8021128:	fa93 f2a3 	rbit	r2, r3
 802112c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8021130:	601a      	str	r2, [r3, #0]
 8021132:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8021136:	2202      	movs	r2, #2
 8021138:	601a      	str	r2, [r3, #0]
 802113a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 802113e:	681b      	ldr	r3, [r3, #0]
 8021140:	fa93 f2a3 	rbit	r2, r3
 8021144:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8021148:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 802114a:	4ba5      	ldr	r3, [pc, #660]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 802114c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 802114e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8021152:	2102      	movs	r1, #2
 8021154:	6019      	str	r1, [r3, #0]
 8021156:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 802115a:	681b      	ldr	r3, [r3, #0]
 802115c:	fa93 f1a3 	rbit	r1, r3
 8021160:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8021164:	6019      	str	r1, [r3, #0]
  return result;
 8021166:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 802116a:	681b      	ldr	r3, [r3, #0]
 802116c:	fab3 f383 	clz	r3, r3
 8021170:	b2db      	uxtb	r3, r3
 8021172:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8021176:	b2db      	uxtb	r3, r3
 8021178:	f003 031f 	and.w	r3, r3, #31
 802117c:	2101      	movs	r1, #1
 802117e:	fa01 f303 	lsl.w	r3, r1, r3
 8021182:	4013      	ands	r3, r2
 8021184:	2b00      	cmp	r3, #0
 8021186:	d0b0      	beq.n	80210ea <HAL_RCC_OscConfig+0x63a>
 8021188:	e06a      	b.n	8021260 <HAL_RCC_OscConfig+0x7b0>
 802118a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 802118e:	2201      	movs	r2, #1
 8021190:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021192:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8021196:	681b      	ldr	r3, [r3, #0]
 8021198:	fa93 f2a3 	rbit	r2, r3
 802119c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80211a0:	601a      	str	r2, [r3, #0]
  return result;
 80211a2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80211a6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80211a8:	fab3 f383 	clz	r3, r3
 80211ac:	b2db      	uxtb	r3, r3
 80211ae:	461a      	mov	r2, r3
 80211b0:	4b8c      	ldr	r3, [pc, #560]	; (80213e4 <HAL_RCC_OscConfig+0x934>)
 80211b2:	4413      	add	r3, r2
 80211b4:	009b      	lsls	r3, r3, #2
 80211b6:	461a      	mov	r2, r3
 80211b8:	2300      	movs	r3, #0
 80211ba:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80211bc:	f7ff f9b8 	bl	8020530 <HAL_GetTick>
 80211c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80211c4:	e009      	b.n	80211da <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80211c6:	f7ff f9b3 	bl	8020530 <HAL_GetTick>
 80211ca:	4602      	mov	r2, r0
 80211cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80211d0:	1ad3      	subs	r3, r2, r3
 80211d2:	2b02      	cmp	r3, #2
 80211d4:	d901      	bls.n	80211da <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80211d6:	2303      	movs	r3, #3
 80211d8:	e36b      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
 80211da:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80211de:	2202      	movs	r2, #2
 80211e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80211e2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80211e6:	681b      	ldr	r3, [r3, #0]
 80211e8:	fa93 f2a3 	rbit	r2, r3
 80211ec:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80211f0:	601a      	str	r2, [r3, #0]
 80211f2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80211f6:	2202      	movs	r2, #2
 80211f8:	601a      	str	r2, [r3, #0]
 80211fa:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80211fe:	681b      	ldr	r3, [r3, #0]
 8021200:	fa93 f2a3 	rbit	r2, r3
 8021204:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8021208:	601a      	str	r2, [r3, #0]
 802120a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 802120e:	2202      	movs	r2, #2
 8021210:	601a      	str	r2, [r3, #0]
 8021212:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8021216:	681b      	ldr	r3, [r3, #0]
 8021218:	fa93 f2a3 	rbit	r2, r3
 802121c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8021220:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8021222:	4b6f      	ldr	r3, [pc, #444]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021224:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8021226:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 802122a:	2102      	movs	r1, #2
 802122c:	6019      	str	r1, [r3, #0]
 802122e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8021232:	681b      	ldr	r3, [r3, #0]
 8021234:	fa93 f1a3 	rbit	r1, r3
 8021238:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 802123c:	6019      	str	r1, [r3, #0]
  return result;
 802123e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8021242:	681b      	ldr	r3, [r3, #0]
 8021244:	fab3 f383 	clz	r3, r3
 8021248:	b2db      	uxtb	r3, r3
 802124a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 802124e:	b2db      	uxtb	r3, r3
 8021250:	f003 031f 	and.w	r3, r3, #31
 8021254:	2101      	movs	r1, #1
 8021256:	fa01 f303 	lsl.w	r3, r1, r3
 802125a:	4013      	ands	r3, r2
 802125c:	2b00      	cmp	r3, #0
 802125e:	d1b2      	bne.n	80211c6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8021260:	1d3b      	adds	r3, r7, #4
 8021262:	681b      	ldr	r3, [r3, #0]
 8021264:	681b      	ldr	r3, [r3, #0]
 8021266:	f003 0304 	and.w	r3, r3, #4
 802126a:	2b00      	cmp	r3, #0
 802126c:	f000 8158 	beq.w	8021520 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8021270:	2300      	movs	r3, #0
 8021272:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8021276:	4b5a      	ldr	r3, [pc, #360]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021278:	69db      	ldr	r3, [r3, #28]
 802127a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802127e:	2b00      	cmp	r3, #0
 8021280:	d112      	bne.n	80212a8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8021282:	4b57      	ldr	r3, [pc, #348]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021284:	69db      	ldr	r3, [r3, #28]
 8021286:	4a56      	ldr	r2, [pc, #344]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802128c:	61d3      	str	r3, [r2, #28]
 802128e:	4b54      	ldr	r3, [pc, #336]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021290:	69db      	ldr	r3, [r3, #28]
 8021292:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8021296:	f107 0308 	add.w	r3, r7, #8
 802129a:	601a      	str	r2, [r3, #0]
 802129c:	f107 0308 	add.w	r3, r7, #8
 80212a0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80212a2:	2301      	movs	r3, #1
 80212a4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80212a8:	4b4f      	ldr	r3, [pc, #316]	; (80213e8 <HAL_RCC_OscConfig+0x938>)
 80212aa:	681b      	ldr	r3, [r3, #0]
 80212ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80212b0:	2b00      	cmp	r3, #0
 80212b2:	d11a      	bne.n	80212ea <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80212b4:	4b4c      	ldr	r3, [pc, #304]	; (80213e8 <HAL_RCC_OscConfig+0x938>)
 80212b6:	681b      	ldr	r3, [r3, #0]
 80212b8:	4a4b      	ldr	r2, [pc, #300]	; (80213e8 <HAL_RCC_OscConfig+0x938>)
 80212ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80212be:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80212c0:	f7ff f936 	bl	8020530 <HAL_GetTick>
 80212c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80212c8:	e009      	b.n	80212de <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80212ca:	f7ff f931 	bl	8020530 <HAL_GetTick>
 80212ce:	4602      	mov	r2, r0
 80212d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80212d4:	1ad3      	subs	r3, r2, r3
 80212d6:	2b64      	cmp	r3, #100	; 0x64
 80212d8:	d901      	bls.n	80212de <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80212da:	2303      	movs	r3, #3
 80212dc:	e2e9      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80212de:	4b42      	ldr	r3, [pc, #264]	; (80213e8 <HAL_RCC_OscConfig+0x938>)
 80212e0:	681b      	ldr	r3, [r3, #0]
 80212e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80212e6:	2b00      	cmp	r3, #0
 80212e8:	d0ef      	beq.n	80212ca <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80212ea:	1d3b      	adds	r3, r7, #4
 80212ec:	681b      	ldr	r3, [r3, #0]
 80212ee:	68db      	ldr	r3, [r3, #12]
 80212f0:	2b01      	cmp	r3, #1
 80212f2:	d106      	bne.n	8021302 <HAL_RCC_OscConfig+0x852>
 80212f4:	4b3a      	ldr	r3, [pc, #232]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 80212f6:	6a1b      	ldr	r3, [r3, #32]
 80212f8:	4a39      	ldr	r2, [pc, #228]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 80212fa:	f043 0301 	orr.w	r3, r3, #1
 80212fe:	6213      	str	r3, [r2, #32]
 8021300:	e02f      	b.n	8021362 <HAL_RCC_OscConfig+0x8b2>
 8021302:	1d3b      	adds	r3, r7, #4
 8021304:	681b      	ldr	r3, [r3, #0]
 8021306:	68db      	ldr	r3, [r3, #12]
 8021308:	2b00      	cmp	r3, #0
 802130a:	d10c      	bne.n	8021326 <HAL_RCC_OscConfig+0x876>
 802130c:	4b34      	ldr	r3, [pc, #208]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 802130e:	6a1b      	ldr	r3, [r3, #32]
 8021310:	4a33      	ldr	r2, [pc, #204]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021312:	f023 0301 	bic.w	r3, r3, #1
 8021316:	6213      	str	r3, [r2, #32]
 8021318:	4b31      	ldr	r3, [pc, #196]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 802131a:	6a1b      	ldr	r3, [r3, #32]
 802131c:	4a30      	ldr	r2, [pc, #192]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 802131e:	f023 0304 	bic.w	r3, r3, #4
 8021322:	6213      	str	r3, [r2, #32]
 8021324:	e01d      	b.n	8021362 <HAL_RCC_OscConfig+0x8b2>
 8021326:	1d3b      	adds	r3, r7, #4
 8021328:	681b      	ldr	r3, [r3, #0]
 802132a:	68db      	ldr	r3, [r3, #12]
 802132c:	2b05      	cmp	r3, #5
 802132e:	d10c      	bne.n	802134a <HAL_RCC_OscConfig+0x89a>
 8021330:	4b2b      	ldr	r3, [pc, #172]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021332:	6a1b      	ldr	r3, [r3, #32]
 8021334:	4a2a      	ldr	r2, [pc, #168]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021336:	f043 0304 	orr.w	r3, r3, #4
 802133a:	6213      	str	r3, [r2, #32]
 802133c:	4b28      	ldr	r3, [pc, #160]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 802133e:	6a1b      	ldr	r3, [r3, #32]
 8021340:	4a27      	ldr	r2, [pc, #156]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021342:	f043 0301 	orr.w	r3, r3, #1
 8021346:	6213      	str	r3, [r2, #32]
 8021348:	e00b      	b.n	8021362 <HAL_RCC_OscConfig+0x8b2>
 802134a:	4b25      	ldr	r3, [pc, #148]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 802134c:	6a1b      	ldr	r3, [r3, #32]
 802134e:	4a24      	ldr	r2, [pc, #144]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021350:	f023 0301 	bic.w	r3, r3, #1
 8021354:	6213      	str	r3, [r2, #32]
 8021356:	4b22      	ldr	r3, [pc, #136]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 8021358:	6a1b      	ldr	r3, [r3, #32]
 802135a:	4a21      	ldr	r2, [pc, #132]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 802135c:	f023 0304 	bic.w	r3, r3, #4
 8021360:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8021362:	1d3b      	adds	r3, r7, #4
 8021364:	681b      	ldr	r3, [r3, #0]
 8021366:	68db      	ldr	r3, [r3, #12]
 8021368:	2b00      	cmp	r3, #0
 802136a:	d06b      	beq.n	8021444 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 802136c:	f7ff f8e0 	bl	8020530 <HAL_GetTick>
 8021370:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8021374:	e00b      	b.n	802138e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8021376:	f7ff f8db 	bl	8020530 <HAL_GetTick>
 802137a:	4602      	mov	r2, r0
 802137c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8021380:	1ad3      	subs	r3, r2, r3
 8021382:	f241 3288 	movw	r2, #5000	; 0x1388
 8021386:	4293      	cmp	r3, r2
 8021388:	d901      	bls.n	802138e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 802138a:	2303      	movs	r3, #3
 802138c:	e291      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
 802138e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8021392:	2202      	movs	r2, #2
 8021394:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021396:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 802139a:	681b      	ldr	r3, [r3, #0]
 802139c:	fa93 f2a3 	rbit	r2, r3
 80213a0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80213a4:	601a      	str	r2, [r3, #0]
 80213a6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80213aa:	2202      	movs	r2, #2
 80213ac:	601a      	str	r2, [r3, #0]
 80213ae:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80213b2:	681b      	ldr	r3, [r3, #0]
 80213b4:	fa93 f2a3 	rbit	r2, r3
 80213b8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80213bc:	601a      	str	r2, [r3, #0]
  return result;
 80213be:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80213c2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80213c4:	fab3 f383 	clz	r3, r3
 80213c8:	b2db      	uxtb	r3, r3
 80213ca:	095b      	lsrs	r3, r3, #5
 80213cc:	b2db      	uxtb	r3, r3
 80213ce:	f043 0302 	orr.w	r3, r3, #2
 80213d2:	b2db      	uxtb	r3, r3
 80213d4:	2b02      	cmp	r3, #2
 80213d6:	d109      	bne.n	80213ec <HAL_RCC_OscConfig+0x93c>
 80213d8:	4b01      	ldr	r3, [pc, #4]	; (80213e0 <HAL_RCC_OscConfig+0x930>)
 80213da:	6a1b      	ldr	r3, [r3, #32]
 80213dc:	e014      	b.n	8021408 <HAL_RCC_OscConfig+0x958>
 80213de:	bf00      	nop
 80213e0:	40021000 	.word	0x40021000
 80213e4:	10908120 	.word	0x10908120
 80213e8:	40007000 	.word	0x40007000
 80213ec:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80213f0:	2202      	movs	r2, #2
 80213f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80213f4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80213f8:	681b      	ldr	r3, [r3, #0]
 80213fa:	fa93 f2a3 	rbit	r2, r3
 80213fe:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8021402:	601a      	str	r2, [r3, #0]
 8021404:	4bbb      	ldr	r3, [pc, #748]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 8021406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021408:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 802140c:	2102      	movs	r1, #2
 802140e:	6011      	str	r1, [r2, #0]
 8021410:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8021414:	6812      	ldr	r2, [r2, #0]
 8021416:	fa92 f1a2 	rbit	r1, r2
 802141a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 802141e:	6011      	str	r1, [r2, #0]
  return result;
 8021420:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8021424:	6812      	ldr	r2, [r2, #0]
 8021426:	fab2 f282 	clz	r2, r2
 802142a:	b2d2      	uxtb	r2, r2
 802142c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8021430:	b2d2      	uxtb	r2, r2
 8021432:	f002 021f 	and.w	r2, r2, #31
 8021436:	2101      	movs	r1, #1
 8021438:	fa01 f202 	lsl.w	r2, r1, r2
 802143c:	4013      	ands	r3, r2
 802143e:	2b00      	cmp	r3, #0
 8021440:	d099      	beq.n	8021376 <HAL_RCC_OscConfig+0x8c6>
 8021442:	e063      	b.n	802150c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8021444:	f7ff f874 	bl	8020530 <HAL_GetTick>
 8021448:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 802144c:	e00b      	b.n	8021466 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 802144e:	f7ff f86f 	bl	8020530 <HAL_GetTick>
 8021452:	4602      	mov	r2, r0
 8021454:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8021458:	1ad3      	subs	r3, r2, r3
 802145a:	f241 3288 	movw	r2, #5000	; 0x1388
 802145e:	4293      	cmp	r3, r2
 8021460:	d901      	bls.n	8021466 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8021462:	2303      	movs	r3, #3
 8021464:	e225      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
 8021466:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 802146a:	2202      	movs	r2, #2
 802146c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802146e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8021472:	681b      	ldr	r3, [r3, #0]
 8021474:	fa93 f2a3 	rbit	r2, r3
 8021478:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 802147c:	601a      	str	r2, [r3, #0]
 802147e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8021482:	2202      	movs	r2, #2
 8021484:	601a      	str	r2, [r3, #0]
 8021486:	f107 0398 	add.w	r3, r7, #152	; 0x98
 802148a:	681b      	ldr	r3, [r3, #0]
 802148c:	fa93 f2a3 	rbit	r2, r3
 8021490:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8021494:	601a      	str	r2, [r3, #0]
  return result;
 8021496:	f107 0394 	add.w	r3, r7, #148	; 0x94
 802149a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 802149c:	fab3 f383 	clz	r3, r3
 80214a0:	b2db      	uxtb	r3, r3
 80214a2:	095b      	lsrs	r3, r3, #5
 80214a4:	b2db      	uxtb	r3, r3
 80214a6:	f043 0302 	orr.w	r3, r3, #2
 80214aa:	b2db      	uxtb	r3, r3
 80214ac:	2b02      	cmp	r3, #2
 80214ae:	d102      	bne.n	80214b6 <HAL_RCC_OscConfig+0xa06>
 80214b0:	4b90      	ldr	r3, [pc, #576]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 80214b2:	6a1b      	ldr	r3, [r3, #32]
 80214b4:	e00d      	b.n	80214d2 <HAL_RCC_OscConfig+0xa22>
 80214b6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80214ba:	2202      	movs	r2, #2
 80214bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80214be:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80214c2:	681b      	ldr	r3, [r3, #0]
 80214c4:	fa93 f2a3 	rbit	r2, r3
 80214c8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80214cc:	601a      	str	r2, [r3, #0]
 80214ce:	4b89      	ldr	r3, [pc, #548]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 80214d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80214d2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80214d6:	2102      	movs	r1, #2
 80214d8:	6011      	str	r1, [r2, #0]
 80214da:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80214de:	6812      	ldr	r2, [r2, #0]
 80214e0:	fa92 f1a2 	rbit	r1, r2
 80214e4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80214e8:	6011      	str	r1, [r2, #0]
  return result;
 80214ea:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80214ee:	6812      	ldr	r2, [r2, #0]
 80214f0:	fab2 f282 	clz	r2, r2
 80214f4:	b2d2      	uxtb	r2, r2
 80214f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80214fa:	b2d2      	uxtb	r2, r2
 80214fc:	f002 021f 	and.w	r2, r2, #31
 8021500:	2101      	movs	r1, #1
 8021502:	fa01 f202 	lsl.w	r2, r1, r2
 8021506:	4013      	ands	r3, r2
 8021508:	2b00      	cmp	r3, #0
 802150a:	d1a0      	bne.n	802144e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 802150c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8021510:	2b01      	cmp	r3, #1
 8021512:	d105      	bne.n	8021520 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8021514:	4b77      	ldr	r3, [pc, #476]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 8021516:	69db      	ldr	r3, [r3, #28]
 8021518:	4a76      	ldr	r2, [pc, #472]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 802151a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 802151e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8021520:	1d3b      	adds	r3, r7, #4
 8021522:	681b      	ldr	r3, [r3, #0]
 8021524:	69db      	ldr	r3, [r3, #28]
 8021526:	2b00      	cmp	r3, #0
 8021528:	f000 81c2 	beq.w	80218b0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 802152c:	4b71      	ldr	r3, [pc, #452]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 802152e:	685b      	ldr	r3, [r3, #4]
 8021530:	f003 030c 	and.w	r3, r3, #12
 8021534:	2b08      	cmp	r3, #8
 8021536:	f000 819c 	beq.w	8021872 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 802153a:	1d3b      	adds	r3, r7, #4
 802153c:	681b      	ldr	r3, [r3, #0]
 802153e:	69db      	ldr	r3, [r3, #28]
 8021540:	2b02      	cmp	r3, #2
 8021542:	f040 8114 	bne.w	802176e <HAL_RCC_OscConfig+0xcbe>
 8021546:	f107 0380 	add.w	r3, r7, #128	; 0x80
 802154a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 802154e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021550:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8021554:	681b      	ldr	r3, [r3, #0]
 8021556:	fa93 f2a3 	rbit	r2, r3
 802155a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 802155e:	601a      	str	r2, [r3, #0]
  return result;
 8021560:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8021564:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8021566:	fab3 f383 	clz	r3, r3
 802156a:	b2db      	uxtb	r3, r3
 802156c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8021570:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8021574:	009b      	lsls	r3, r3, #2
 8021576:	461a      	mov	r2, r3
 8021578:	2300      	movs	r3, #0
 802157a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802157c:	f7fe ffd8 	bl	8020530 <HAL_GetTick>
 8021580:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8021584:	e009      	b.n	802159a <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8021586:	f7fe ffd3 	bl	8020530 <HAL_GetTick>
 802158a:	4602      	mov	r2, r0
 802158c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8021590:	1ad3      	subs	r3, r2, r3
 8021592:	2b02      	cmp	r3, #2
 8021594:	d901      	bls.n	802159a <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8021596:	2303      	movs	r3, #3
 8021598:	e18b      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
 802159a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 802159e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80215a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80215a4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80215a8:	681b      	ldr	r3, [r3, #0]
 80215aa:	fa93 f2a3 	rbit	r2, r3
 80215ae:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80215b2:	601a      	str	r2, [r3, #0]
  return result;
 80215b4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80215b8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80215ba:	fab3 f383 	clz	r3, r3
 80215be:	b2db      	uxtb	r3, r3
 80215c0:	095b      	lsrs	r3, r3, #5
 80215c2:	b2db      	uxtb	r3, r3
 80215c4:	f043 0301 	orr.w	r3, r3, #1
 80215c8:	b2db      	uxtb	r3, r3
 80215ca:	2b01      	cmp	r3, #1
 80215cc:	d102      	bne.n	80215d4 <HAL_RCC_OscConfig+0xb24>
 80215ce:	4b49      	ldr	r3, [pc, #292]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 80215d0:	681b      	ldr	r3, [r3, #0]
 80215d2:	e01b      	b.n	802160c <HAL_RCC_OscConfig+0xb5c>
 80215d4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80215d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80215dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80215de:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80215e2:	681b      	ldr	r3, [r3, #0]
 80215e4:	fa93 f2a3 	rbit	r2, r3
 80215e8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80215ec:	601a      	str	r2, [r3, #0]
 80215ee:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80215f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80215f6:	601a      	str	r2, [r3, #0]
 80215f8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80215fc:	681b      	ldr	r3, [r3, #0]
 80215fe:	fa93 f2a3 	rbit	r2, r3
 8021602:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8021606:	601a      	str	r2, [r3, #0]
 8021608:	4b3a      	ldr	r3, [pc, #232]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 802160a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802160c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8021610:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8021614:	6011      	str	r1, [r2, #0]
 8021616:	f107 0260 	add.w	r2, r7, #96	; 0x60
 802161a:	6812      	ldr	r2, [r2, #0]
 802161c:	fa92 f1a2 	rbit	r1, r2
 8021620:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8021624:	6011      	str	r1, [r2, #0]
  return result;
 8021626:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 802162a:	6812      	ldr	r2, [r2, #0]
 802162c:	fab2 f282 	clz	r2, r2
 8021630:	b2d2      	uxtb	r2, r2
 8021632:	f042 0220 	orr.w	r2, r2, #32
 8021636:	b2d2      	uxtb	r2, r2
 8021638:	f002 021f 	and.w	r2, r2, #31
 802163c:	2101      	movs	r1, #1
 802163e:	fa01 f202 	lsl.w	r2, r1, r2
 8021642:	4013      	ands	r3, r2
 8021644:	2b00      	cmp	r3, #0
 8021646:	d19e      	bne.n	8021586 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8021648:	4b2a      	ldr	r3, [pc, #168]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 802164a:	685b      	ldr	r3, [r3, #4]
 802164c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8021650:	1d3b      	adds	r3, r7, #4
 8021652:	681b      	ldr	r3, [r3, #0]
 8021654:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8021656:	1d3b      	adds	r3, r7, #4
 8021658:	681b      	ldr	r3, [r3, #0]
 802165a:	6a1b      	ldr	r3, [r3, #32]
 802165c:	430b      	orrs	r3, r1
 802165e:	4925      	ldr	r1, [pc, #148]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 8021660:	4313      	orrs	r3, r2
 8021662:	604b      	str	r3, [r1, #4]
 8021664:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8021668:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 802166c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802166e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8021672:	681b      	ldr	r3, [r3, #0]
 8021674:	fa93 f2a3 	rbit	r2, r3
 8021678:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802167c:	601a      	str	r2, [r3, #0]
  return result;
 802167e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8021682:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8021684:	fab3 f383 	clz	r3, r3
 8021688:	b2db      	uxtb	r3, r3
 802168a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 802168e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8021692:	009b      	lsls	r3, r3, #2
 8021694:	461a      	mov	r2, r3
 8021696:	2301      	movs	r3, #1
 8021698:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802169a:	f7fe ff49 	bl	8020530 <HAL_GetTick>
 802169e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80216a2:	e009      	b.n	80216b8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80216a4:	f7fe ff44 	bl	8020530 <HAL_GetTick>
 80216a8:	4602      	mov	r2, r0
 80216aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80216ae:	1ad3      	subs	r3, r2, r3
 80216b0:	2b02      	cmp	r3, #2
 80216b2:	d901      	bls.n	80216b8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80216b4:	2303      	movs	r3, #3
 80216b6:	e0fc      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
 80216b8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80216bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80216c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80216c2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80216c6:	681b      	ldr	r3, [r3, #0]
 80216c8:	fa93 f2a3 	rbit	r2, r3
 80216cc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80216d0:	601a      	str	r2, [r3, #0]
  return result;
 80216d2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80216d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80216d8:	fab3 f383 	clz	r3, r3
 80216dc:	b2db      	uxtb	r3, r3
 80216de:	095b      	lsrs	r3, r3, #5
 80216e0:	b2db      	uxtb	r3, r3
 80216e2:	f043 0301 	orr.w	r3, r3, #1
 80216e6:	b2db      	uxtb	r3, r3
 80216e8:	2b01      	cmp	r3, #1
 80216ea:	d105      	bne.n	80216f8 <HAL_RCC_OscConfig+0xc48>
 80216ec:	4b01      	ldr	r3, [pc, #4]	; (80216f4 <HAL_RCC_OscConfig+0xc44>)
 80216ee:	681b      	ldr	r3, [r3, #0]
 80216f0:	e01e      	b.n	8021730 <HAL_RCC_OscConfig+0xc80>
 80216f2:	bf00      	nop
 80216f4:	40021000 	.word	0x40021000
 80216f8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80216fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8021700:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021702:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8021706:	681b      	ldr	r3, [r3, #0]
 8021708:	fa93 f2a3 	rbit	r2, r3
 802170c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8021710:	601a      	str	r2, [r3, #0]
 8021712:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8021716:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 802171a:	601a      	str	r2, [r3, #0]
 802171c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8021720:	681b      	ldr	r3, [r3, #0]
 8021722:	fa93 f2a3 	rbit	r2, r3
 8021726:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 802172a:	601a      	str	r2, [r3, #0]
 802172c:	4b63      	ldr	r3, [pc, #396]	; (80218bc <HAL_RCC_OscConfig+0xe0c>)
 802172e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021730:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8021734:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8021738:	6011      	str	r1, [r2, #0]
 802173a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 802173e:	6812      	ldr	r2, [r2, #0]
 8021740:	fa92 f1a2 	rbit	r1, r2
 8021744:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8021748:	6011      	str	r1, [r2, #0]
  return result;
 802174a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 802174e:	6812      	ldr	r2, [r2, #0]
 8021750:	fab2 f282 	clz	r2, r2
 8021754:	b2d2      	uxtb	r2, r2
 8021756:	f042 0220 	orr.w	r2, r2, #32
 802175a:	b2d2      	uxtb	r2, r2
 802175c:	f002 021f 	and.w	r2, r2, #31
 8021760:	2101      	movs	r1, #1
 8021762:	fa01 f202 	lsl.w	r2, r1, r2
 8021766:	4013      	ands	r3, r2
 8021768:	2b00      	cmp	r3, #0
 802176a:	d09b      	beq.n	80216a4 <HAL_RCC_OscConfig+0xbf4>
 802176c:	e0a0      	b.n	80218b0 <HAL_RCC_OscConfig+0xe00>
 802176e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8021772:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8021776:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021778:	f107 0330 	add.w	r3, r7, #48	; 0x30
 802177c:	681b      	ldr	r3, [r3, #0]
 802177e:	fa93 f2a3 	rbit	r2, r3
 8021782:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8021786:	601a      	str	r2, [r3, #0]
  return result;
 8021788:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 802178c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 802178e:	fab3 f383 	clz	r3, r3
 8021792:	b2db      	uxtb	r3, r3
 8021794:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8021798:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 802179c:	009b      	lsls	r3, r3, #2
 802179e:	461a      	mov	r2, r3
 80217a0:	2300      	movs	r3, #0
 80217a2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80217a4:	f7fe fec4 	bl	8020530 <HAL_GetTick>
 80217a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80217ac:	e009      	b.n	80217c2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80217ae:	f7fe febf 	bl	8020530 <HAL_GetTick>
 80217b2:	4602      	mov	r2, r0
 80217b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80217b8:	1ad3      	subs	r3, r2, r3
 80217ba:	2b02      	cmp	r3, #2
 80217bc:	d901      	bls.n	80217c2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80217be:	2303      	movs	r3, #3
 80217c0:	e077      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
 80217c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80217c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80217ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80217cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80217d0:	681b      	ldr	r3, [r3, #0]
 80217d2:	fa93 f2a3 	rbit	r2, r3
 80217d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80217da:	601a      	str	r2, [r3, #0]
  return result;
 80217dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80217e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80217e2:	fab3 f383 	clz	r3, r3
 80217e6:	b2db      	uxtb	r3, r3
 80217e8:	095b      	lsrs	r3, r3, #5
 80217ea:	b2db      	uxtb	r3, r3
 80217ec:	f043 0301 	orr.w	r3, r3, #1
 80217f0:	b2db      	uxtb	r3, r3
 80217f2:	2b01      	cmp	r3, #1
 80217f4:	d102      	bne.n	80217fc <HAL_RCC_OscConfig+0xd4c>
 80217f6:	4b31      	ldr	r3, [pc, #196]	; (80218bc <HAL_RCC_OscConfig+0xe0c>)
 80217f8:	681b      	ldr	r3, [r3, #0]
 80217fa:	e01b      	b.n	8021834 <HAL_RCC_OscConfig+0xd84>
 80217fc:	f107 0320 	add.w	r3, r7, #32
 8021800:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8021804:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021806:	f107 0320 	add.w	r3, r7, #32
 802180a:	681b      	ldr	r3, [r3, #0]
 802180c:	fa93 f2a3 	rbit	r2, r3
 8021810:	f107 031c 	add.w	r3, r7, #28
 8021814:	601a      	str	r2, [r3, #0]
 8021816:	f107 0318 	add.w	r3, r7, #24
 802181a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 802181e:	601a      	str	r2, [r3, #0]
 8021820:	f107 0318 	add.w	r3, r7, #24
 8021824:	681b      	ldr	r3, [r3, #0]
 8021826:	fa93 f2a3 	rbit	r2, r3
 802182a:	f107 0314 	add.w	r3, r7, #20
 802182e:	601a      	str	r2, [r3, #0]
 8021830:	4b22      	ldr	r3, [pc, #136]	; (80218bc <HAL_RCC_OscConfig+0xe0c>)
 8021832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021834:	f107 0210 	add.w	r2, r7, #16
 8021838:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 802183c:	6011      	str	r1, [r2, #0]
 802183e:	f107 0210 	add.w	r2, r7, #16
 8021842:	6812      	ldr	r2, [r2, #0]
 8021844:	fa92 f1a2 	rbit	r1, r2
 8021848:	f107 020c 	add.w	r2, r7, #12
 802184c:	6011      	str	r1, [r2, #0]
  return result;
 802184e:	f107 020c 	add.w	r2, r7, #12
 8021852:	6812      	ldr	r2, [r2, #0]
 8021854:	fab2 f282 	clz	r2, r2
 8021858:	b2d2      	uxtb	r2, r2
 802185a:	f042 0220 	orr.w	r2, r2, #32
 802185e:	b2d2      	uxtb	r2, r2
 8021860:	f002 021f 	and.w	r2, r2, #31
 8021864:	2101      	movs	r1, #1
 8021866:	fa01 f202 	lsl.w	r2, r1, r2
 802186a:	4013      	ands	r3, r2
 802186c:	2b00      	cmp	r3, #0
 802186e:	d19e      	bne.n	80217ae <HAL_RCC_OscConfig+0xcfe>
 8021870:	e01e      	b.n	80218b0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8021872:	1d3b      	adds	r3, r7, #4
 8021874:	681b      	ldr	r3, [r3, #0]
 8021876:	69db      	ldr	r3, [r3, #28]
 8021878:	2b01      	cmp	r3, #1
 802187a:	d101      	bne.n	8021880 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 802187c:	2301      	movs	r3, #1
 802187e:	e018      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8021880:	4b0e      	ldr	r3, [pc, #56]	; (80218bc <HAL_RCC_OscConfig+0xe0c>)
 8021882:	685b      	ldr	r3, [r3, #4]
 8021884:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8021888:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 802188c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8021890:	1d3b      	adds	r3, r7, #4
 8021892:	681b      	ldr	r3, [r3, #0]
 8021894:	6a1b      	ldr	r3, [r3, #32]
 8021896:	429a      	cmp	r2, r3
 8021898:	d108      	bne.n	80218ac <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 802189a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 802189e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80218a2:	1d3b      	adds	r3, r7, #4
 80218a4:	681b      	ldr	r3, [r3, #0]
 80218a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80218a8:	429a      	cmp	r2, r3
 80218aa:	d001      	beq.n	80218b0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80218ac:	2301      	movs	r3, #1
 80218ae:	e000      	b.n	80218b2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80218b0:	2300      	movs	r3, #0
}
 80218b2:	4618      	mov	r0, r3
 80218b4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80218b8:	46bd      	mov	sp, r7
 80218ba:	bd80      	pop	{r7, pc}
 80218bc:	40021000 	.word	0x40021000

080218c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80218c0:	b580      	push	{r7, lr}
 80218c2:	b09e      	sub	sp, #120	; 0x78
 80218c4:	af00      	add	r7, sp, #0
 80218c6:	6078      	str	r0, [r7, #4]
 80218c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80218ca:	2300      	movs	r3, #0
 80218cc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80218ce:	687b      	ldr	r3, [r7, #4]
 80218d0:	2b00      	cmp	r3, #0
 80218d2:	d101      	bne.n	80218d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80218d4:	2301      	movs	r3, #1
 80218d6:	e162      	b.n	8021b9e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80218d8:	4b90      	ldr	r3, [pc, #576]	; (8021b1c <HAL_RCC_ClockConfig+0x25c>)
 80218da:	681b      	ldr	r3, [r3, #0]
 80218dc:	f003 0307 	and.w	r3, r3, #7
 80218e0:	683a      	ldr	r2, [r7, #0]
 80218e2:	429a      	cmp	r2, r3
 80218e4:	d910      	bls.n	8021908 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80218e6:	4b8d      	ldr	r3, [pc, #564]	; (8021b1c <HAL_RCC_ClockConfig+0x25c>)
 80218e8:	681b      	ldr	r3, [r3, #0]
 80218ea:	f023 0207 	bic.w	r2, r3, #7
 80218ee:	498b      	ldr	r1, [pc, #556]	; (8021b1c <HAL_RCC_ClockConfig+0x25c>)
 80218f0:	683b      	ldr	r3, [r7, #0]
 80218f2:	4313      	orrs	r3, r2
 80218f4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80218f6:	4b89      	ldr	r3, [pc, #548]	; (8021b1c <HAL_RCC_ClockConfig+0x25c>)
 80218f8:	681b      	ldr	r3, [r3, #0]
 80218fa:	f003 0307 	and.w	r3, r3, #7
 80218fe:	683a      	ldr	r2, [r7, #0]
 8021900:	429a      	cmp	r2, r3
 8021902:	d001      	beq.n	8021908 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8021904:	2301      	movs	r3, #1
 8021906:	e14a      	b.n	8021b9e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8021908:	687b      	ldr	r3, [r7, #4]
 802190a:	681b      	ldr	r3, [r3, #0]
 802190c:	f003 0302 	and.w	r3, r3, #2
 8021910:	2b00      	cmp	r3, #0
 8021912:	d008      	beq.n	8021926 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8021914:	4b82      	ldr	r3, [pc, #520]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021916:	685b      	ldr	r3, [r3, #4]
 8021918:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 802191c:	687b      	ldr	r3, [r7, #4]
 802191e:	689b      	ldr	r3, [r3, #8]
 8021920:	497f      	ldr	r1, [pc, #508]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021922:	4313      	orrs	r3, r2
 8021924:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8021926:	687b      	ldr	r3, [r7, #4]
 8021928:	681b      	ldr	r3, [r3, #0]
 802192a:	f003 0301 	and.w	r3, r3, #1
 802192e:	2b00      	cmp	r3, #0
 8021930:	f000 80dc 	beq.w	8021aec <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8021934:	687b      	ldr	r3, [r7, #4]
 8021936:	685b      	ldr	r3, [r3, #4]
 8021938:	2b01      	cmp	r3, #1
 802193a:	d13c      	bne.n	80219b6 <HAL_RCC_ClockConfig+0xf6>
 802193c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8021940:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021942:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021944:	fa93 f3a3 	rbit	r3, r3
 8021948:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 802194a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802194c:	fab3 f383 	clz	r3, r3
 8021950:	b2db      	uxtb	r3, r3
 8021952:	095b      	lsrs	r3, r3, #5
 8021954:	b2db      	uxtb	r3, r3
 8021956:	f043 0301 	orr.w	r3, r3, #1
 802195a:	b2db      	uxtb	r3, r3
 802195c:	2b01      	cmp	r3, #1
 802195e:	d102      	bne.n	8021966 <HAL_RCC_ClockConfig+0xa6>
 8021960:	4b6f      	ldr	r3, [pc, #444]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021962:	681b      	ldr	r3, [r3, #0]
 8021964:	e00f      	b.n	8021986 <HAL_RCC_ClockConfig+0xc6>
 8021966:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 802196a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802196c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802196e:	fa93 f3a3 	rbit	r3, r3
 8021972:	667b      	str	r3, [r7, #100]	; 0x64
 8021974:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8021978:	663b      	str	r3, [r7, #96]	; 0x60
 802197a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 802197c:	fa93 f3a3 	rbit	r3, r3
 8021980:	65fb      	str	r3, [r7, #92]	; 0x5c
 8021982:	4b67      	ldr	r3, [pc, #412]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021986:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802198a:	65ba      	str	r2, [r7, #88]	; 0x58
 802198c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802198e:	fa92 f2a2 	rbit	r2, r2
 8021992:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8021994:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8021996:	fab2 f282 	clz	r2, r2
 802199a:	b2d2      	uxtb	r2, r2
 802199c:	f042 0220 	orr.w	r2, r2, #32
 80219a0:	b2d2      	uxtb	r2, r2
 80219a2:	f002 021f 	and.w	r2, r2, #31
 80219a6:	2101      	movs	r1, #1
 80219a8:	fa01 f202 	lsl.w	r2, r1, r2
 80219ac:	4013      	ands	r3, r2
 80219ae:	2b00      	cmp	r3, #0
 80219b0:	d17b      	bne.n	8021aaa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80219b2:	2301      	movs	r3, #1
 80219b4:	e0f3      	b.n	8021b9e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80219b6:	687b      	ldr	r3, [r7, #4]
 80219b8:	685b      	ldr	r3, [r3, #4]
 80219ba:	2b02      	cmp	r3, #2
 80219bc:	d13c      	bne.n	8021a38 <HAL_RCC_ClockConfig+0x178>
 80219be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80219c2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80219c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80219c6:	fa93 f3a3 	rbit	r3, r3
 80219ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80219cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80219ce:	fab3 f383 	clz	r3, r3
 80219d2:	b2db      	uxtb	r3, r3
 80219d4:	095b      	lsrs	r3, r3, #5
 80219d6:	b2db      	uxtb	r3, r3
 80219d8:	f043 0301 	orr.w	r3, r3, #1
 80219dc:	b2db      	uxtb	r3, r3
 80219de:	2b01      	cmp	r3, #1
 80219e0:	d102      	bne.n	80219e8 <HAL_RCC_ClockConfig+0x128>
 80219e2:	4b4f      	ldr	r3, [pc, #316]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 80219e4:	681b      	ldr	r3, [r3, #0]
 80219e6:	e00f      	b.n	8021a08 <HAL_RCC_ClockConfig+0x148>
 80219e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80219ec:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80219ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80219f0:	fa93 f3a3 	rbit	r3, r3
 80219f4:	647b      	str	r3, [r7, #68]	; 0x44
 80219f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80219fa:	643b      	str	r3, [r7, #64]	; 0x40
 80219fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80219fe:	fa93 f3a3 	rbit	r3, r3
 8021a02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8021a04:	4b46      	ldr	r3, [pc, #280]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021a08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8021a0c:	63ba      	str	r2, [r7, #56]	; 0x38
 8021a0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8021a10:	fa92 f2a2 	rbit	r2, r2
 8021a14:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8021a16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8021a18:	fab2 f282 	clz	r2, r2
 8021a1c:	b2d2      	uxtb	r2, r2
 8021a1e:	f042 0220 	orr.w	r2, r2, #32
 8021a22:	b2d2      	uxtb	r2, r2
 8021a24:	f002 021f 	and.w	r2, r2, #31
 8021a28:	2101      	movs	r1, #1
 8021a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8021a2e:	4013      	ands	r3, r2
 8021a30:	2b00      	cmp	r3, #0
 8021a32:	d13a      	bne.n	8021aaa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8021a34:	2301      	movs	r3, #1
 8021a36:	e0b2      	b.n	8021b9e <HAL_RCC_ClockConfig+0x2de>
 8021a38:	2302      	movs	r3, #2
 8021a3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021a3e:	fa93 f3a3 	rbit	r3, r3
 8021a42:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8021a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8021a46:	fab3 f383 	clz	r3, r3
 8021a4a:	b2db      	uxtb	r3, r3
 8021a4c:	095b      	lsrs	r3, r3, #5
 8021a4e:	b2db      	uxtb	r3, r3
 8021a50:	f043 0301 	orr.w	r3, r3, #1
 8021a54:	b2db      	uxtb	r3, r3
 8021a56:	2b01      	cmp	r3, #1
 8021a58:	d102      	bne.n	8021a60 <HAL_RCC_ClockConfig+0x1a0>
 8021a5a:	4b31      	ldr	r3, [pc, #196]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021a5c:	681b      	ldr	r3, [r3, #0]
 8021a5e:	e00d      	b.n	8021a7c <HAL_RCC_ClockConfig+0x1bc>
 8021a60:	2302      	movs	r3, #2
 8021a62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021a66:	fa93 f3a3 	rbit	r3, r3
 8021a6a:	627b      	str	r3, [r7, #36]	; 0x24
 8021a6c:	2302      	movs	r3, #2
 8021a6e:	623b      	str	r3, [r7, #32]
 8021a70:	6a3b      	ldr	r3, [r7, #32]
 8021a72:	fa93 f3a3 	rbit	r3, r3
 8021a76:	61fb      	str	r3, [r7, #28]
 8021a78:	4b29      	ldr	r3, [pc, #164]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021a7c:	2202      	movs	r2, #2
 8021a7e:	61ba      	str	r2, [r7, #24]
 8021a80:	69ba      	ldr	r2, [r7, #24]
 8021a82:	fa92 f2a2 	rbit	r2, r2
 8021a86:	617a      	str	r2, [r7, #20]
  return result;
 8021a88:	697a      	ldr	r2, [r7, #20]
 8021a8a:	fab2 f282 	clz	r2, r2
 8021a8e:	b2d2      	uxtb	r2, r2
 8021a90:	f042 0220 	orr.w	r2, r2, #32
 8021a94:	b2d2      	uxtb	r2, r2
 8021a96:	f002 021f 	and.w	r2, r2, #31
 8021a9a:	2101      	movs	r1, #1
 8021a9c:	fa01 f202 	lsl.w	r2, r1, r2
 8021aa0:	4013      	ands	r3, r2
 8021aa2:	2b00      	cmp	r3, #0
 8021aa4:	d101      	bne.n	8021aaa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8021aa6:	2301      	movs	r3, #1
 8021aa8:	e079      	b.n	8021b9e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8021aaa:	4b1d      	ldr	r3, [pc, #116]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021aac:	685b      	ldr	r3, [r3, #4]
 8021aae:	f023 0203 	bic.w	r2, r3, #3
 8021ab2:	687b      	ldr	r3, [r7, #4]
 8021ab4:	685b      	ldr	r3, [r3, #4]
 8021ab6:	491a      	ldr	r1, [pc, #104]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021ab8:	4313      	orrs	r3, r2
 8021aba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8021abc:	f7fe fd38 	bl	8020530 <HAL_GetTick>
 8021ac0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8021ac2:	e00a      	b.n	8021ada <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8021ac4:	f7fe fd34 	bl	8020530 <HAL_GetTick>
 8021ac8:	4602      	mov	r2, r0
 8021aca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8021acc:	1ad3      	subs	r3, r2, r3
 8021ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8021ad2:	4293      	cmp	r3, r2
 8021ad4:	d901      	bls.n	8021ada <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8021ad6:	2303      	movs	r3, #3
 8021ad8:	e061      	b.n	8021b9e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8021ada:	4b11      	ldr	r3, [pc, #68]	; (8021b20 <HAL_RCC_ClockConfig+0x260>)
 8021adc:	685b      	ldr	r3, [r3, #4]
 8021ade:	f003 020c 	and.w	r2, r3, #12
 8021ae2:	687b      	ldr	r3, [r7, #4]
 8021ae4:	685b      	ldr	r3, [r3, #4]
 8021ae6:	009b      	lsls	r3, r3, #2
 8021ae8:	429a      	cmp	r2, r3
 8021aea:	d1eb      	bne.n	8021ac4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8021aec:	4b0b      	ldr	r3, [pc, #44]	; (8021b1c <HAL_RCC_ClockConfig+0x25c>)
 8021aee:	681b      	ldr	r3, [r3, #0]
 8021af0:	f003 0307 	and.w	r3, r3, #7
 8021af4:	683a      	ldr	r2, [r7, #0]
 8021af6:	429a      	cmp	r2, r3
 8021af8:	d214      	bcs.n	8021b24 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8021afa:	4b08      	ldr	r3, [pc, #32]	; (8021b1c <HAL_RCC_ClockConfig+0x25c>)
 8021afc:	681b      	ldr	r3, [r3, #0]
 8021afe:	f023 0207 	bic.w	r2, r3, #7
 8021b02:	4906      	ldr	r1, [pc, #24]	; (8021b1c <HAL_RCC_ClockConfig+0x25c>)
 8021b04:	683b      	ldr	r3, [r7, #0]
 8021b06:	4313      	orrs	r3, r2
 8021b08:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8021b0a:	4b04      	ldr	r3, [pc, #16]	; (8021b1c <HAL_RCC_ClockConfig+0x25c>)
 8021b0c:	681b      	ldr	r3, [r3, #0]
 8021b0e:	f003 0307 	and.w	r3, r3, #7
 8021b12:	683a      	ldr	r2, [r7, #0]
 8021b14:	429a      	cmp	r2, r3
 8021b16:	d005      	beq.n	8021b24 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8021b18:	2301      	movs	r3, #1
 8021b1a:	e040      	b.n	8021b9e <HAL_RCC_ClockConfig+0x2de>
 8021b1c:	40022000 	.word	0x40022000
 8021b20:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8021b24:	687b      	ldr	r3, [r7, #4]
 8021b26:	681b      	ldr	r3, [r3, #0]
 8021b28:	f003 0304 	and.w	r3, r3, #4
 8021b2c:	2b00      	cmp	r3, #0
 8021b2e:	d008      	beq.n	8021b42 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8021b30:	4b1d      	ldr	r3, [pc, #116]	; (8021ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8021b32:	685b      	ldr	r3, [r3, #4]
 8021b34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8021b38:	687b      	ldr	r3, [r7, #4]
 8021b3a:	68db      	ldr	r3, [r3, #12]
 8021b3c:	491a      	ldr	r1, [pc, #104]	; (8021ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8021b3e:	4313      	orrs	r3, r2
 8021b40:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8021b42:	687b      	ldr	r3, [r7, #4]
 8021b44:	681b      	ldr	r3, [r3, #0]
 8021b46:	f003 0308 	and.w	r3, r3, #8
 8021b4a:	2b00      	cmp	r3, #0
 8021b4c:	d009      	beq.n	8021b62 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8021b4e:	4b16      	ldr	r3, [pc, #88]	; (8021ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8021b50:	685b      	ldr	r3, [r3, #4]
 8021b52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8021b56:	687b      	ldr	r3, [r7, #4]
 8021b58:	691b      	ldr	r3, [r3, #16]
 8021b5a:	00db      	lsls	r3, r3, #3
 8021b5c:	4912      	ldr	r1, [pc, #72]	; (8021ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8021b5e:	4313      	orrs	r3, r2
 8021b60:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8021b62:	f000 f829 	bl	8021bb8 <HAL_RCC_GetSysClockFreq>
 8021b66:	4601      	mov	r1, r0
 8021b68:	4b0f      	ldr	r3, [pc, #60]	; (8021ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8021b6a:	685b      	ldr	r3, [r3, #4]
 8021b6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8021b70:	22f0      	movs	r2, #240	; 0xf0
 8021b72:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021b74:	693a      	ldr	r2, [r7, #16]
 8021b76:	fa92 f2a2 	rbit	r2, r2
 8021b7a:	60fa      	str	r2, [r7, #12]
  return result;
 8021b7c:	68fa      	ldr	r2, [r7, #12]
 8021b7e:	fab2 f282 	clz	r2, r2
 8021b82:	b2d2      	uxtb	r2, r2
 8021b84:	40d3      	lsrs	r3, r2
 8021b86:	4a09      	ldr	r2, [pc, #36]	; (8021bac <HAL_RCC_ClockConfig+0x2ec>)
 8021b88:	5cd3      	ldrb	r3, [r2, r3]
 8021b8a:	fa21 f303 	lsr.w	r3, r1, r3
 8021b8e:	4a08      	ldr	r2, [pc, #32]	; (8021bb0 <HAL_RCC_ClockConfig+0x2f0>)
 8021b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8021b92:	4b08      	ldr	r3, [pc, #32]	; (8021bb4 <HAL_RCC_ClockConfig+0x2f4>)
 8021b94:	681b      	ldr	r3, [r3, #0]
 8021b96:	4618      	mov	r0, r3
 8021b98:	f7fe fc86 	bl	80204a8 <HAL_InitTick>
  
  return HAL_OK;
 8021b9c:	2300      	movs	r3, #0
}
 8021b9e:	4618      	mov	r0, r3
 8021ba0:	3778      	adds	r7, #120	; 0x78
 8021ba2:	46bd      	mov	sp, r7
 8021ba4:	bd80      	pop	{r7, pc}
 8021ba6:	bf00      	nop
 8021ba8:	40021000 	.word	0x40021000
 8021bac:	08021d0c 	.word	0x08021d0c
 8021bb0:	20000000 	.word	0x20000000
 8021bb4:	20000004 	.word	0x20000004

08021bb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8021bb8:	b480      	push	{r7}
 8021bba:	b08b      	sub	sp, #44	; 0x2c
 8021bbc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8021bbe:	2300      	movs	r3, #0
 8021bc0:	61fb      	str	r3, [r7, #28]
 8021bc2:	2300      	movs	r3, #0
 8021bc4:	61bb      	str	r3, [r7, #24]
 8021bc6:	2300      	movs	r3, #0
 8021bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8021bca:	2300      	movs	r3, #0
 8021bcc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8021bce:	2300      	movs	r3, #0
 8021bd0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8021bd2:	4b29      	ldr	r3, [pc, #164]	; (8021c78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8021bd4:	685b      	ldr	r3, [r3, #4]
 8021bd6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8021bd8:	69fb      	ldr	r3, [r7, #28]
 8021bda:	f003 030c 	and.w	r3, r3, #12
 8021bde:	2b04      	cmp	r3, #4
 8021be0:	d002      	beq.n	8021be8 <HAL_RCC_GetSysClockFreq+0x30>
 8021be2:	2b08      	cmp	r3, #8
 8021be4:	d003      	beq.n	8021bee <HAL_RCC_GetSysClockFreq+0x36>
 8021be6:	e03c      	b.n	8021c62 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8021be8:	4b24      	ldr	r3, [pc, #144]	; (8021c7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8021bea:	623b      	str	r3, [r7, #32]
      break;
 8021bec:	e03c      	b.n	8021c68 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8021bee:	69fb      	ldr	r3, [r7, #28]
 8021bf0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8021bf4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8021bf8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021bfa:	68ba      	ldr	r2, [r7, #8]
 8021bfc:	fa92 f2a2 	rbit	r2, r2
 8021c00:	607a      	str	r2, [r7, #4]
  return result;
 8021c02:	687a      	ldr	r2, [r7, #4]
 8021c04:	fab2 f282 	clz	r2, r2
 8021c08:	b2d2      	uxtb	r2, r2
 8021c0a:	40d3      	lsrs	r3, r2
 8021c0c:	4a1c      	ldr	r2, [pc, #112]	; (8021c80 <HAL_RCC_GetSysClockFreq+0xc8>)
 8021c0e:	5cd3      	ldrb	r3, [r2, r3]
 8021c10:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8021c12:	4b19      	ldr	r3, [pc, #100]	; (8021c78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8021c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8021c16:	f003 030f 	and.w	r3, r3, #15
 8021c1a:	220f      	movs	r2, #15
 8021c1c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8021c1e:	693a      	ldr	r2, [r7, #16]
 8021c20:	fa92 f2a2 	rbit	r2, r2
 8021c24:	60fa      	str	r2, [r7, #12]
  return result;
 8021c26:	68fa      	ldr	r2, [r7, #12]
 8021c28:	fab2 f282 	clz	r2, r2
 8021c2c:	b2d2      	uxtb	r2, r2
 8021c2e:	40d3      	lsrs	r3, r2
 8021c30:	4a14      	ldr	r2, [pc, #80]	; (8021c84 <HAL_RCC_GetSysClockFreq+0xcc>)
 8021c32:	5cd3      	ldrb	r3, [r2, r3]
 8021c34:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8021c36:	69fb      	ldr	r3, [r7, #28]
 8021c38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8021c3c:	2b00      	cmp	r3, #0
 8021c3e:	d008      	beq.n	8021c52 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8021c40:	4a0e      	ldr	r2, [pc, #56]	; (8021c7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8021c42:	69bb      	ldr	r3, [r7, #24]
 8021c44:	fbb2 f2f3 	udiv	r2, r2, r3
 8021c48:	697b      	ldr	r3, [r7, #20]
 8021c4a:	fb02 f303 	mul.w	r3, r2, r3
 8021c4e:	627b      	str	r3, [r7, #36]	; 0x24
 8021c50:	e004      	b.n	8021c5c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8021c52:	697b      	ldr	r3, [r7, #20]
 8021c54:	4a0c      	ldr	r2, [pc, #48]	; (8021c88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8021c56:	fb02 f303 	mul.w	r3, r2, r3
 8021c5a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8021c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021c5e:	623b      	str	r3, [r7, #32]
      break;
 8021c60:	e002      	b.n	8021c68 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8021c62:	4b06      	ldr	r3, [pc, #24]	; (8021c7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8021c64:	623b      	str	r3, [r7, #32]
      break;
 8021c66:	bf00      	nop
    }
  }
  return sysclockfreq;
 8021c68:	6a3b      	ldr	r3, [r7, #32]
}
 8021c6a:	4618      	mov	r0, r3
 8021c6c:	372c      	adds	r7, #44	; 0x2c
 8021c6e:	46bd      	mov	sp, r7
 8021c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c74:	4770      	bx	lr
 8021c76:	bf00      	nop
 8021c78:	40021000 	.word	0x40021000
 8021c7c:	007a1200 	.word	0x007a1200
 8021c80:	08021d1c 	.word	0x08021d1c
 8021c84:	08021d2c 	.word	0x08021d2c
 8021c88:	003d0900 	.word	0x003d0900

08021c8c <__libc_init_array>:
 8021c8c:	b570      	push	{r4, r5, r6, lr}
 8021c8e:	4e0d      	ldr	r6, [pc, #52]	; (8021cc4 <__libc_init_array+0x38>)
 8021c90:	4c0d      	ldr	r4, [pc, #52]	; (8021cc8 <__libc_init_array+0x3c>)
 8021c92:	1ba4      	subs	r4, r4, r6
 8021c94:	10a4      	asrs	r4, r4, #2
 8021c96:	2500      	movs	r5, #0
 8021c98:	42a5      	cmp	r5, r4
 8021c9a:	d109      	bne.n	8021cb0 <__libc_init_array+0x24>
 8021c9c:	4e0b      	ldr	r6, [pc, #44]	; (8021ccc <__libc_init_array+0x40>)
 8021c9e:	4c0c      	ldr	r4, [pc, #48]	; (8021cd0 <__libc_init_array+0x44>)
 8021ca0:	f000 f820 	bl	8021ce4 <_init>
 8021ca4:	1ba4      	subs	r4, r4, r6
 8021ca6:	10a4      	asrs	r4, r4, #2
 8021ca8:	2500      	movs	r5, #0
 8021caa:	42a5      	cmp	r5, r4
 8021cac:	d105      	bne.n	8021cba <__libc_init_array+0x2e>
 8021cae:	bd70      	pop	{r4, r5, r6, pc}
 8021cb0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8021cb4:	4798      	blx	r3
 8021cb6:	3501      	adds	r5, #1
 8021cb8:	e7ee      	b.n	8021c98 <__libc_init_array+0xc>
 8021cba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8021cbe:	4798      	blx	r3
 8021cc0:	3501      	adds	r5, #1
 8021cc2:	e7f2      	b.n	8021caa <__libc_init_array+0x1e>
 8021cc4:	08021d3c 	.word	0x08021d3c
 8021cc8:	08021d3c 	.word	0x08021d3c
 8021ccc:	08021d3c 	.word	0x08021d3c
 8021cd0:	08021d40 	.word	0x08021d40

08021cd4 <memset>:
 8021cd4:	4402      	add	r2, r0
 8021cd6:	4603      	mov	r3, r0
 8021cd8:	4293      	cmp	r3, r2
 8021cda:	d100      	bne.n	8021cde <memset+0xa>
 8021cdc:	4770      	bx	lr
 8021cde:	f803 1b01 	strb.w	r1, [r3], #1
 8021ce2:	e7f9      	b.n	8021cd8 <memset+0x4>

08021ce4 <_init>:
 8021ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021ce6:	bf00      	nop
 8021ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021cea:	bc08      	pop	{r3}
 8021cec:	469e      	mov	lr, r3
 8021cee:	4770      	bx	lr

08021cf0 <_fini>:
 8021cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021cf2:	bf00      	nop
 8021cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8021cf6:	bc08      	pop	{r3}
 8021cf8:	469e      	mov	lr, r3
 8021cfa:	4770      	bx	lr
