ls
# Ej1.txt
# README.md
# rtl
# sim
# transcript
cd sim
do runsim_arq.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# ** Warning: ../rtl/processorRV.vhd(480): (vcom-1400) Synthesis Warning: Signal "enable_MEM_WB" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(481): (vcom-1400) Synthesis Warning: Signal "dataIn_Mem" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(482): (vcom-1400) Synthesis Warning: Signal "Alu_Res_MEM" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(483): (vcom-1400) Synthesis Warning: Signal "Ctrl_ResSrc_MEM" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(484): (vcom-1400) Synthesis Warning: Signal "Ctrl_RegWrite_MEM" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(485): (vcom-1400) Synthesis Warning: Signal "RD_MEM" is read in the process but is not in the sensitivity list.
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:24 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 21:37:24 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=150 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 21:37:24 on Nov 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)
# Loading work.reg_bank(rtl)
# Loading work.control_unit(rtl)
# Loading ieee.numeric_std(body)
# Loading work.imm_gen(rtl)
# Loading work.alu_control(rtl)
# Loading work.alu_rv(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)
# Loading work.memory_data(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ps  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ps  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ps  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 135 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 205 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 305 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 325 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 1555 ns  Iteration: 1  Instance: /processorrv_tb
ls
# datos.txt
# instrucciones.txt
# memory_data.vhd
# memory_instr.vhd
# processorR5_tb.vhd
# programa_test.asm
# riscv_fibonacci.asm
# riscv_pruBasico.asm
# runsim_arq.do
# transcript
# vsim.wlf
# wave_arq.do
# work
do runsim_arq.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# ** Warning: ../rtl/processorRV.vhd(480): (vcom-1400) Synthesis Warning: Signal "enable_MEM_WB" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(481): (vcom-1400) Synthesis Warning: Signal "dataIn_Mem" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(482): (vcom-1400) Synthesis Warning: Signal "Alu_Res_MEM" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(483): (vcom-1400) Synthesis Warning: Signal "Ctrl_ResSrc_MEM" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(484): (vcom-1400) Synthesis Warning: Signal "Ctrl_RegWrite_MEM" is read in the process but is not in the sensitivity list.
# ** Warning: ../rtl/processorRV.vhd(485): (vcom-1400) Synthesis Warning: Signal "RD_MEM" is read in the process but is not in the sensitivity list.
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:31 on Nov 03,2023
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:39:31 on Nov 03,2023, Elapsed time: 0:02:07
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=150 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 21:39:31 on Nov 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)
# Loading work.reg_bank(rtl)
# Loading work.control_unit(rtl)
# Loading ieee.numeric_std(body)
# Loading work.imm_gen(rtl)
# Loading work.alu_control(rtl)
# Loading work.alu_rv(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)
# Loading work.memory_data(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ps  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ps  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ps  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 195 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 1555 ns  Iteration: 1  Instance: /processorrv_tb
# End time: 21:41:11 on Nov 03,2023, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
