<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3559" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3559{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3559{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3559{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_3559{left:70px;bottom:807px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t5_3559{left:70px;bottom:790px;letter-spacing:-0.16px;word-spacing:-1.24px;}
#t6_3559{left:70px;bottom:773px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t7_3559{left:70px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3559{left:70px;bottom:733px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t9_3559{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_3559{left:70px;bottom:700px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_3559{left:70px;bottom:641px;letter-spacing:0.13px;}
#tc_3559{left:152px;bottom:641px;letter-spacing:0.16px;word-spacing:0.01px;}
#td_3559{left:355px;bottom:641px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_3559{left:152px;bottom:620px;letter-spacing:0.15px;}
#tf_3559{left:70px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_3559{left:70px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_3559{left:734px;bottom:580px;}
#ti_3559{left:738px;bottom:580px;letter-spacing:-0.34px;word-spacing:-0.23px;}
#tj_3559{left:70px;bottom:564px;letter-spacing:-0.18px;}
#tk_3559{left:133px;bottom:564px;}
#tl_3559{left:137px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3559{left:70px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_3559{left:70px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_3559{left:70px;bottom:498px;}
#tp_3559{left:96px;bottom:501px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#tq_3559{left:261px;bottom:501px;}
#tr_3559{left:265px;bottom:501px;letter-spacing:-0.26px;word-spacing:-1.19px;}
#ts_3559{left:422px;bottom:501px;}
#tt_3559{left:426px;bottom:501px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tu_3559{left:96px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3559{left:70px;bottom:458px;}
#tw_3559{left:96px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tx_3559{left:70px;bottom:438px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#ty_3559{left:70px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#tz_3559{left:70px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_3559{left:70px;bottom:388px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#t11_3559{left:70px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3559{left:70px;bottom:354px;letter-spacing:-0.27px;}
#t13_3559{left:70px;bottom:286px;letter-spacing:0.16px;}
#t14_3559{left:151px;bottom:286px;letter-spacing:0.21px;}
#t15_3559{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3559{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_3559{left:70px;bottom:229px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_3559{left:70px;bottom:212px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t19_3559{left:70px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_3559{left:70px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_3559{left:70px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1c_3559{left:70px;bottom:139px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1d_3559{left:76px;bottom:1043px;letter-spacing:-0.15px;}
#t1e_3559{left:76px;bottom:1027px;letter-spacing:-0.15px;}
#t1f_3559{left:253px;bottom:1043px;letter-spacing:-0.15px;}
#t1g_3559{left:253px;bottom:1027px;letter-spacing:-0.15px;}
#t1h_3559{left:349px;bottom:1043px;letter-spacing:-0.11px;}
#t1i_3559{left:76px;bottom:1004px;letter-spacing:-0.15px;}
#t1j_3559{left:253px;bottom:1004px;letter-spacing:-0.16px;}
#t1k_3559{left:349px;bottom:1004px;letter-spacing:-0.11px;}
#t1l_3559{left:76px;bottom:981px;letter-spacing:-0.15px;}
#t1m_3559{left:253px;bottom:981px;letter-spacing:-0.16px;}
#t1n_3559{left:349px;bottom:981px;letter-spacing:-0.11px;}
#t1o_3559{left:76px;bottom:958px;letter-spacing:-0.14px;}
#t1p_3559{left:254px;bottom:958px;letter-spacing:-0.16px;}
#t1q_3559{left:350px;bottom:958px;letter-spacing:-0.11px;}
#t1r_3559{left:76px;bottom:935px;letter-spacing:-0.14px;}
#t1s_3559{left:254px;bottom:935px;letter-spacing:-0.16px;}
#t1t_3559{left:350px;bottom:935px;letter-spacing:-0.11px;}
#t1u_3559{left:76px;bottom:912px;letter-spacing:-0.14px;}
#t1v_3559{left:254px;bottom:912px;letter-spacing:-0.16px;}
#t1w_3559{left:350px;bottom:912px;letter-spacing:-0.11px;}
#t1x_3559{left:76px;bottom:889px;letter-spacing:-0.14px;}
#t1y_3559{left:254px;bottom:889px;letter-spacing:-0.16px;}
#t1z_3559{left:350px;bottom:889px;letter-spacing:-0.11px;}
#t20_3559{left:76px;bottom:866px;letter-spacing:-0.14px;}
#t21_3559{left:254px;bottom:866px;letter-spacing:-0.16px;}
#t22_3559{left:350px;bottom:866px;letter-spacing:-0.11px;}
#t23_3559{left:76px;bottom:843px;letter-spacing:-0.14px;}
#t24_3559{left:254px;bottom:843px;letter-spacing:-0.16px;}
#t25_3559{left:350px;bottom:843px;letter-spacing:-0.11px;}
#t26_3559{left:80px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t27_3559{left:166px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t28_3559{left:76px;bottom:1066px;letter-spacing:-0.17px;}
#t29_3559{left:253px;bottom:1066px;letter-spacing:-0.13px;}
#t2a_3559{left:349px;bottom:1066px;letter-spacing:-0.12px;}

.s1_3559{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3559{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3559{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3559{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3559{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_3559{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3559{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3559{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3559{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3559{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3559" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3559Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3559" style="-webkit-user-select: none;"><object width="935" height="1210" data="3559/3559.svg" type="image/svg+xml" id="pdf3559" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3559" class="t s1_3559">Vol. 3B </span><span id="t2_3559" class="t s1_3559">16-13 </span>
<span id="t3_3559" class="t s2_3559">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3559" class="t s3_3559">When a machine-check error is detected on a Pentium 4 or Intel Xeon processor, the processor saves the state of </span>
<span id="t5_3559" class="t s3_3559">the general-purpose registers, the R/EFLAGS register, and the R/EIP in these extended machine-check state MSRs. </span>
<span id="t6_3559" class="t s3_3559">This information can be used by a debugger to analyze the error. </span>
<span id="t7_3559" class="t s3_3559">These registers are read/write to zero registers. This means software can read them; but if software writes to </span>
<span id="t8_3559" class="t s3_3559">them, only all zeros is allowed. If software attempts to write a non-zero value into one of these registers, a general- </span>
<span id="t9_3559" class="t s3_3559">protection (#GP) exception is generated. These registers are cleared on a hardware reset (power-up or RESET), </span>
<span id="ta_3559" class="t s3_3559">but maintain their contents following a soft reset (INIT reset). </span>
<span id="tb_3559" class="t s4_3559">16.3.3 </span><span id="tc_3559" class="t s4_3559">Mapping of the Pentium </span><span id="td_3559" class="t s4_3559">Processor Machine-Check Errors to the Machine-Check </span>
<span id="te_3559" class="t s4_3559">Architecture </span>
<span id="tf_3559" class="t s3_3559">The Pentium processor reports machine-check errors using two registers: P5_MC_TYPE and P5_MC_ADDR. The </span>
<span id="tg_3559" class="t s3_3559">Pentium 4, Intel Xeon, Intel Atom, and P6 family processors map these registers to the IA32_MC</span><span id="th_3559" class="t s5_3559">i</span><span id="ti_3559" class="t s3_3559">_STATUS and </span>
<span id="tj_3559" class="t s3_3559">IA32_MC</span><span id="tk_3559" class="t s5_3559">i</span><span id="tl_3559" class="t s3_3559">_ADDR in the error-reporting register bank. This bank reports on the same type of external bus errors </span>
<span id="tm_3559" class="t s3_3559">reported in P5_MC_TYPE and P5_MC_ADDR. </span>
<span id="tn_3559" class="t s3_3559">The information in these registers can then be accessed in two ways: </span>
<span id="to_3559" class="t s6_3559">• </span><span id="tp_3559" class="t s3_3559">By reading the IA32_MC</span><span id="tq_3559" class="t s5_3559">i</span><span id="tr_3559" class="t s3_3559">_STATUS and IA32_MC</span><span id="ts_3559" class="t s5_3559">i</span><span id="tt_3559" class="t s3_3559">_ADDR registers as part of a general machine-check exception </span>
<span id="tu_3559" class="t s3_3559">handler written for Pentium 4, Intel Atom and P6 family processors. </span>
<span id="tv_3559" class="t s6_3559">• </span><span id="tw_3559" class="t s3_3559">By reading the P5_MC_TYPE and P5_MC_ADDR registers using the RDMSR instruction. </span>
<span id="tx_3559" class="t s3_3559">The second capability permits a machine-check exception handler written to run on a Pentium processor to be run </span>
<span id="ty_3559" class="t s3_3559">on a Pentium 4, Intel Xeon, Intel Atom, or P6 family processor. There is a limitation in that information returned by </span>
<span id="tz_3559" class="t s3_3559">the Pentium 4, Intel Xeon, Intel Atom, and P6 family processors is encoded differently than information returned </span>
<span id="t10_3559" class="t s3_3559">by the Pentium processor. To run a Pentium processor machine-check exception handler on a Pentium 4, Intel </span>
<span id="t11_3559" class="t s3_3559">Xeon, Intel Atom, or P6 family processor; the handler must be written to interpret P5_MC_TYPE encodings </span>
<span id="t12_3559" class="t s3_3559">correctly. </span>
<span id="t13_3559" class="t s7_3559">16.4 </span><span id="t14_3559" class="t s7_3559">ENHANCED CACHE ERROR REPORTING </span>
<span id="t15_3559" class="t s3_3559">Starting with Intel Core Duo processors, cache error reporting was enhanced. In earlier Intel processors, cache </span>
<span id="t16_3559" class="t s3_3559">status was based on the number of correction events that occurred in a cache. In the new paradigm, called </span>
<span id="t17_3559" class="t s3_3559">“threshold-based error status”, cache status is based on the number of lines (ECC blocks) in a cache that incur </span>
<span id="t18_3559" class="t s3_3559">repeated corrections. The threshold is chosen by Intel, based on various factors. If a processor supports threshold- </span>
<span id="t19_3559" class="t s3_3559">based error status, it sets IA32_MCG_CAP[11] (MCG_TES_P) to 1; if not, to 0. </span>
<span id="t1a_3559" class="t s3_3559">A processor that supports enhanced cache error reporting contains hardware that tracks the operating status of </span>
<span id="t1b_3559" class="t s3_3559">certain caches and provides an indicator of their “health”. The hardware reports a “green” status when the number </span>
<span id="t1c_3559" class="t s3_3559">of lines that incur repeated corrections is at or below a pre-defined threshold, and a “yellow” status when the </span>
<span id="t1d_3559" class="t s8_3559">IA32_MCG_ </span>
<span id="t1e_3559" class="t s8_3559">RSERVED[1:5] </span>
<span id="t1f_3559" class="t s8_3559">18BH- </span>
<span id="t1g_3559" class="t s8_3559">18FH </span>
<span id="t1h_3559" class="t s8_3559">These registers, if present, are reserved. </span>
<span id="t1i_3559" class="t s8_3559">IA32_MCG_R8 </span><span id="t1j_3559" class="t s8_3559">190H </span><span id="t1k_3559" class="t s8_3559">Contains state of the R8 register at the time of the machine-check error. </span>
<span id="t1l_3559" class="t s8_3559">IA32_MCG_R9 </span><span id="t1m_3559" class="t s8_3559">191H </span><span id="t1n_3559" class="t s8_3559">Contains state of the R9 register at the time of the machine-check error. </span>
<span id="t1o_3559" class="t s8_3559">IA32_MCG_R10 </span><span id="t1p_3559" class="t s8_3559">192H </span><span id="t1q_3559" class="t s8_3559">Contains state of the R10 register at the time of the machine-check error. </span>
<span id="t1r_3559" class="t s8_3559">IA32_MCG_R11 </span><span id="t1s_3559" class="t s8_3559">193H </span><span id="t1t_3559" class="t s8_3559">Contains state of the R11 register at the time of the machine-check error. </span>
<span id="t1u_3559" class="t s8_3559">IA32_MCG_R12 </span><span id="t1v_3559" class="t s8_3559">194H </span><span id="t1w_3559" class="t s8_3559">Contains state of the R12 register at the time of the machine-check error. </span>
<span id="t1x_3559" class="t s8_3559">IA32_MCG_R13 </span><span id="t1y_3559" class="t s8_3559">195H </span><span id="t1z_3559" class="t s8_3559">Contains state of the R13 register at the time of the machine-check error. </span>
<span id="t20_3559" class="t s8_3559">IA32_MCG_R14 </span><span id="t21_3559" class="t s8_3559">196H </span><span id="t22_3559" class="t s8_3559">Contains state of the R14 register at the time of the machine-check error. </span>
<span id="t23_3559" class="t s8_3559">IA32_MCG_R15 </span><span id="t24_3559" class="t s8_3559">197H </span><span id="t25_3559" class="t s8_3559">Contains state of the R15 register at the time of the machine-check error. </span>
<span id="t26_3559" class="t s9_3559">Table 16-6. </span><span id="t27_3559" class="t s9_3559">Extended Machine Check State MSRs In Processors With Support for Intel® 64 Architecture (Contd.) </span>
<span id="t28_3559" class="t sa_3559">MSR </span><span id="t29_3559" class="t sa_3559">Address </span><span id="t2a_3559" class="t sa_3559">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
