{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672028481140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672028481142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 13:21:20 2022 " "Processing started: Mon Dec 26 13:21:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672028481142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672028481142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_7seg_clock2 -c top_7seg_clock2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_7seg_clock2 -c top_7seg_clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672028481142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672028483747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_7seg_clock2.v 12 12 " "Found 12 design units, including 12 entities, in source file top_7seg_clock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_7seg_clock2 " "Found entity 1: top_7seg_clock2" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "2 middle_7seg_clock " "Found entity 2: middle_7seg_clock" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller " "Found entity 3: controller" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "4 btn_debouncer " "Found entity 4: btn_debouncer" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "5 oneHz_generator " "Found entity 5: oneHz_generator" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "6 seconds " "Found entity 6: seconds" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "7 minutes " "Found entity 7: minutes" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "8 hours " "Found entity 8: hours" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_bin_clock " "Found entity 9: top_bin_clock" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "10 bin2bcd1 " "Found entity 10: bin2bcd1" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "11 bin2bcd2 " "Found entity 11: bin2bcd2" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""} { "Info" "ISGN_ENTITY_NAME" "12 seg7_control " "Found entity 12: seg7_control" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672028483871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100MHZ top_7seg_clock2.v(16) " "Verilog HDL Implicit Net warning at top_7seg_clock2.v(16): created implicit net for \"clk_100MHZ\"" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672028483873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_7seg_clock2 " "Elaborating entity \"top_7seg_clock2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672028484064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctr " "Elaborating entity \"controller\" for hierarchy \"controller:ctr\"" {  } { { "top_7seg_clock2.v" "ctr" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "middle_7seg_clock middle_7seg_clock:middle " "Elaborating entity \"middle_7seg_clock\" for hierarchy \"middle_7seg_clock:middle\"" {  } { { "top_7seg_clock2.v" "middle" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_bin_clock middle_7seg_clock:middle\|top_bin_clock:bin " "Elaborating entity \"top_bin_clock\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\"" {  } { { "top_7seg_clock2.v" "bin" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debouncer middle_7seg_clock:middle\|top_bin_clock:bin\|btn_debouncer:bL " "Elaborating entity \"btn_debouncer\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|btn_debouncer:bL\"" {  } { { "top_7seg_clock2.v" "bL" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHz_generator middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno " "Elaborating entity \"oneHz_generator\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\"" {  } { { "top_7seg_clock2.v" "uno" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 top_7seg_clock2.v(104) " "Verilog HDL assignment warning at top_7seg_clock2.v(104): truncated value with size 32 to match size of target (26)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484122 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seconds middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec " "Elaborating entity \"seconds\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\"" {  } { { "top_7seg_clock2.v" "sec" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_7seg_clock2.v(123) " "Verilog HDL assignment warning at top_7seg_clock2.v(123): truncated value with size 32 to match size of target (6)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484133 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_7seg_clock2.v(126) " "Verilog HDL assignment warning at top_7seg_clock2.v(126): truncated value with size 32 to match size of target (1)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484133 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minutes middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min " "Elaborating entity \"minutes\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\"" {  } { { "top_7seg_clock2.v" "min" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_7seg_clock2.v(143) " "Verilog HDL assignment warning at top_7seg_clock2.v(143): truncated value with size 32 to match size of target (6)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484140 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|minutes:min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_7seg_clock2.v(146) " "Verilog HDL assignment warning at top_7seg_clock2.v(146): truncated value with size 32 to match size of target (1)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484142 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|minutes:min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hours middle_7seg_clock:middle\|top_bin_clock:bin\|hours:hr " "Elaborating entity \"hours\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|hours:hr\"" {  } { { "top_7seg_clock2.v" "hr" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_7seg_clock2.v(161) " "Verilog HDL assignment warning at top_7seg_clock2.v(161): truncated value with size 32 to match size of target (6)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484151 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|hours:hr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd2 middle_7seg_clock:middle\|bin2bcd2:hrs " "Elaborating entity \"bin2bcd2\" for hierarchy \"middle_7seg_clock:middle\|bin2bcd2:hrs\"" {  } { { "top_7seg_clock2.v" "hrs" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 top_7seg_clock2.v(239) " "Verilog HDL assignment warning at top_7seg_clock2.v(239): truncated value with size 6 to match size of target (4)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484160 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd2:hrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_7seg_clock2.v(240) " "Verilog HDL assignment warning at top_7seg_clock2.v(240): truncated value with size 32 to match size of target (4)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484160 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd2:hrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_7seg_clock2.v(241) " "Verilog HDL assignment warning at top_7seg_clock2.v(241): truncated value with size 32 to match size of target (4)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484160 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd2:hrs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd1 middle_7seg_clock:middle\|bin2bcd1:mins " "Elaborating entity \"bin2bcd1\" for hierarchy \"middle_7seg_clock:middle\|bin2bcd1:mins\"" {  } { { "top_7seg_clock2.v" "mins" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top_7seg_clock2.v(227) " "Verilog HDL assignment warning at top_7seg_clock2.v(227): truncated value with size 32 to match size of target (3)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484263 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd1:mins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_7seg_clock2.v(228) " "Verilog HDL assignment warning at top_7seg_clock2.v(228): truncated value with size 32 to match size of target (4)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672028484263 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd1:mins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_control seg7_control:seg7 " "Elaborating entity \"seg7_control\" for hierarchy \"seg7_control:seg7\"" {  } { { "top_7seg_clock2.v" "seg7" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484270 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd1:secs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd1:secs\|Mod0\"" {  } { { "top_7seg_clock2.v" "Mod0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672028484764 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd1:secs\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd1:secs\|Div0\"" {  } { { "top_7seg_clock2.v" "Div0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672028484764 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd1:mins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd1:mins\|Mod0\"" {  } { { "top_7seg_clock2.v" "Mod0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672028484764 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd1:mins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd1:mins\|Div0\"" {  } { { "top_7seg_clock2.v" "Div0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672028484764 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd2:hrs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd2:hrs\|Mod0\"" {  } { { "top_7seg_clock2.v" "Mod0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672028484764 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1672028484764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Mod0\"" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672028484970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Mod0 " "Instantiated megafunction \"middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028484970 ""}  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672028484970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028485087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672028485087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028485123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672028485123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028485157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672028485157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028485302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672028485302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028485455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672028485455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Div0\"" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672028485511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Div0 " "Instantiated megafunction \"middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028485511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028485511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028485511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672028485511 ""}  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672028485511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672028485600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672028485600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[40\] GND " "Pin \"seg\[40\]\" is stuck at GND" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672028486012 "|top_7seg_clock2|seg[40]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1672028486012 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1672028486142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1672028486359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672028486856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672028486856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672028487109 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672028487109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "301 " "Implemented 301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672028487109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672028487109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672028487139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 13:21:27 2022 " "Processing ended: Mon Dec 26 13:21:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672028487139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672028487139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672028487139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672028487139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672028489206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672028489208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 13:21:28 2022 " "Processing started: Mon Dec 26 13:21:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672028489208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672028489208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_7seg_clock2 -c top_7seg_clock2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_7seg_clock2 -c top_7seg_clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672028489208 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672028491422 ""}
{ "Info" "0" "" "Project  = top_7seg_clock2" {  } {  } 0 0 "Project  = top_7seg_clock2" 0 0 "Fitter" 0 0 1672028491422 ""}
{ "Info" "0" "" "Revision = top_7seg_clock2" {  } {  } 0 0 "Revision = top_7seg_clock2" 0 0 "Fitter" 0 0 1672028491422 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1672028491621 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_7seg_clock2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top_7seg_clock2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672028491631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672028491687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672028491687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672028491688 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672028492178 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672028492211 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672028492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672028492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672028492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672028492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672028492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672028492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672028492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672028492992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672028492992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1672028492992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 855 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672028492995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672028492995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672028492995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672028492995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 863 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672028492995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1672028492995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672028492998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_7seg_clock2.sdc " "Synopsys Design Constraints File file not found: 'top_7seg_clock2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672028495288 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672028495288 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1672028495297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672028495297 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1672028495301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_100MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_100MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672028495322 ""}  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 847 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672028495322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|Equal0  " "Automatically promoted node middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672028495322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[5\] " "Destination node middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[5\]" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672028495322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[4\] " "Destination node middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[4\]" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672028495322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[3\] " "Destination node middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[3\]" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672028495322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[2\] " "Destination node middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[2\]" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672028495322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[1\] " "Destination node middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[1\]" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672028495322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " "Destination node middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 142 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672028495322 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672028495322 ""}  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 146 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672028495322 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672028495880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672028495881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672028495881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672028495882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672028495883 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672028495884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672028495884 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672028495884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672028495897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1672028495897 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672028495897 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672028495940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672028503053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672028503457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672028503473 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672028505895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672028505896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672028506429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X92_Y0 X103_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11" {  } { { "loc" "" { Generic "D:/dlgkd/verilog/top_7seg_clock2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11"} 92 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1672028509600 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672028509600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672028511689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1672028511690 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672028511690 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1672028511729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672028511801 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672028512316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672028512377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672028512760 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672028513283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dlgkd/verilog/top_7seg_clock2/output_files/top_7seg_clock2.fit.smsg " "Generated suppressed messages file D:/dlgkd/verilog/top_7seg_clock2/output_files/top_7seg_clock2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672028514733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672028515224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 13:21:55 2022 " "Processing ended: Mon Dec 26 13:21:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672028515224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672028515224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672028515224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672028515224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672028516568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672028516568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 13:21:56 2022 " "Processing started: Mon Dec 26 13:21:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672028516568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672028516568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_7seg_clock2 -c top_7seg_clock2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_7seg_clock2 -c top_7seg_clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672028516568 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1672028520676 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1672028520785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672028522440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 13:22:02 2022 " "Processing ended: Mon Dec 26 13:22:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672028522440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672028522440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672028522440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672028522440 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672028523060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672028524493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672028524494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 13:22:03 2022 " "Processing started: Mon Dec 26 13:22:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672028524494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672028524494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_7seg_clock2 -c top_7seg_clock2 " "Command: quartus_sta top_7seg_clock2 -c top_7seg_clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672028524494 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1672028524737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672028524977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1672028524978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1672028525045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1672028525045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_7seg_clock2.sdc " "Synopsys Design Constraints File file not found: 'top_7seg_clock2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1672028525406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1672028525406 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " "create_clock -period 1.000 -name middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525410 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_100MHz clk_100MHz " "create_clock -period 1.000 -name clk_100MHz clk_100MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525410 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " "create_clock -period 1.000 -name middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525410 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " "create_clock -period 1.000 -name middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525410 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525410 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1672028525876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525876 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1672028525876 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1672028525900 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672028525953 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672028525953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.151 " "Worst-case setup slack is -3.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.151       -54.974 clk_100MHz  " "   -3.151       -54.974 clk_100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938       -10.693 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -1.938       -10.693 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800       -10.048 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -1.800       -10.048 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.366        -5.494 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "   -1.366        -5.494 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028525957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.872 " "Worst-case hold slack is -0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872        -4.447 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -0.872        -4.447 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297        -0.694 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -0.297        -0.694 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062        -0.062 clk_100MHz  " "   -0.062        -0.062 clk_100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "    0.660         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028525963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.795 " "Worst-case recovery slack is -2.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795       -15.830 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -2.795       -15.830 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.367       -13.514 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -2.367       -13.514 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "    0.516         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028525967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.203 " "Worst-case removal slack is -0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203        -1.218 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "   -0.203        -1.218 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.608         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "    2.608         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.064         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "    3.064         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028525972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -51.830 clk_100MHz  " "   -3.000       -51.830 clk_100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028525976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028525976 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1672028526222 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1672028526275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1672028526905 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526959 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672028526973 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672028526973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.850 " "Worst-case setup slack is -2.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850       -46.535 clk_100MHz  " "   -2.850       -46.535 clk_100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742        -9.461 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -1.742        -9.461 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.546        -8.624 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -1.546        -8.624 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123        -4.326 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "   -1.123        -4.326 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028526981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.842 " "Worst-case hold slack is -0.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842        -4.144 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -0.842        -4.144 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291        -0.746 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -0.291        -0.746 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005         0.000 clk_100MHz  " "    0.005         0.000 clk_100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "    0.605         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028526996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028526996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.420 " "Worst-case recovery slack is -2.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.420       -13.588 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -2.420       -13.588 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072       -11.796 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -2.072       -11.796 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "    0.550         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028527004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.154 " "Worst-case removal slack is -0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154        -0.924 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "   -0.154        -0.924 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.400         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "    2.400         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "    2.750         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028527009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -51.830 clk_100MHz  " "   -3.000       -51.830 clk_100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -1.285        -7.710 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028527016 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1672028527226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1672028527419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1672028527419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.071 " "Worst-case setup slack is -1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071       -12.672 clk_100MHz  " "   -1.071       -12.672 clk_100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361        -1.768 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -0.361        -1.768 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325        -1.529 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -0.325        -1.529 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138        -0.269 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "   -0.138        -0.269 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028527426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.413 " "Worst-case hold slack is -0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413        -2.306 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -0.413        -2.306 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205        -0.205 clk_100MHz  " "   -0.205        -0.205 clk_100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144        -0.318 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -0.144        -0.318 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "    0.301         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028527435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.081 " "Worst-case recovery slack is -1.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.081        -6.098 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -1.081        -6.098 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002        -5.688 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -1.002        -5.688 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "    0.451         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028527444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.151 " "Worst-case removal slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "    0.151         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.610         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "    1.610         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.649         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "    1.649         0.000 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028527451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -43.344 clk_100MHz  " "   -3.000       -43.344 clk_100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\]  " "   -1.000        -6.000 middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\|min_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg  " "   -1.000        -6.000 middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\|clk_out_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\]  " "   -1.000        -6.000 middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\|sec_ctr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1672028527460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1672028527460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1672028528170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1672028528170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672028528330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 13:22:08 2022 " "Processing ended: Mon Dec 26 13:22:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672028528330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672028528330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672028528330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672028528330 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672028529118 ""}
