timestamp 1677862335
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_8026114_PG0_0_0_1677862246 INV_8026114_PG0_0_0_1677862246_0 1 0 0 0 1 0
use STAGE2_INV_31651850_PG0_0_0_1677862247 STAGE2_INV_31651850_PG0_0_0_1677862247_0 -1 0 3612 0 1 0
node "Y" 0 0 602 1428 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_316_1475#" 1 -76.6613 316 1475 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8288 520 382080 5096 0 0 0 0 0 0
node "VN" 5 1463.26 570 1232 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8400 412 43960 2018 611840 8608 741040 7696 0 0 0 0
node "m1_946_1400#" 3 279.178 946 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39088 1620 11872 648 0 0 0 0 0 0 0 0
node "VP" 17 3281.34 484 1736 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30016 1408 318696 12054 576000 7520 472000 4472 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_946_1400#" "VN" 42.6683
cap "m2_316_1475#" "VN" 2424.57
cap "VP" "m1_946_1400#" 49.5857
cap "VP" "m2_316_1475#" 479.67
cap "m2_316_1475#" "m1_946_1400#" 162.499
cap "VP" "VN" 1746.72
cap "VP" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 356.867
cap "VP" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" 1.31851
cap "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" "VN" -50.5363
cap "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" "Y" 43.2385
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "VN" 1.98092
cap "VP" "VN" 597.035
cap "VP" "Y" 87.396
cap "VN" "Y" 25.171
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 1.43645
cap "VN" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 17.4038
cap "VP" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" 85.5357
cap "Y" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" -7.45519
cap "VP" "VN" 923.92
cap "Y" "VN" -57.8227
cap "VN" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" 43.1041
cap "VP" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 17.2367
cap "Y" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 33.2355
cap "Y" "VP" 410.455
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_914_1400#" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" 0.0351257
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "VP" 251.365
cap "VN" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" -20.8889
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_2032_560#" "VP" 22.0791
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_2032_560#" "VN" -7.11945
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_914_1400#" "VP" 70.7748
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_914_1400#" "VN" -13.8818
cap "VN" "VP" 940.691
cap "VN" "Y" 93.5379
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "VP" 7.32925
cap "VP" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 244.763
cap "Y" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" 2.4739
cap "Y" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 260.977
cap "Y" "VP" 476.704
cap "VN" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" 2.69342
cap "VN" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 138.043
cap "VN" "VP" 569.189
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 436.448
cap "VP" "Y" 351.705
cap "VN" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" 275.801
cap "VN" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 162.878
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "VP" 308.913
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "Y" 245.024
cap "VP" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" 191.358
cap "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" "Y" 130.153
cap "VN" "VP" 552.32
cap "VN" "Y" 240.723
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_2032_560#" "VN" 0.0397312
cap "VN" "VP" 525.173
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_2032_560#" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_914_1400#" 0.00657232
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_914_1400#" "VP" 223.242
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "VN" 102.263
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_914_1400#" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" 36.3585
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_2032_560#" "VP" 0.338044
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_230_483#" "VP" 101.897
cap "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_914_1400#" "VN" 249.775
merge "STAGE2_INV_31651850_PG0_0_0_1677862247_0/VSUBS" "INV_8026114_PG0_0_0_1677862246_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INV_8026114_PG0_0_0_1677862246_0/VSUBS" "VSUBS"
merge "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_2032_560#" "INV_8026114_PG0_0_0_1677862246_0/NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_230_483#" -1499.57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1904 -180 -3584 -240 0 0 0 0 0 0 0 0
merge "INV_8026114_PG0_0_0_1677862246_0/NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_230_483#" "m1_946_1400#"
merge "m1_946_1400#" "Y"
merge "STAGE2_INV_31651850_PG0_0_0_1677862247_0/m1_914_1400#" "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" -974.654 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8288 -520 0 0 0 0 0 0 0 0
merge "INV_8026114_PG0_0_0_1677862246_0/m1_312_560#" "m2_316_1475#"
merge "STAGE2_INV_31651850_PG0_0_0_1677862247_0/PMOS_S_62253992_X5_Y1_1677862246_1677862247_0/w_0_0#" "INV_8026114_PG0_0_0_1677862246_0/PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/w_0_0#" -4305.69 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 0 0 0 0 0 0
merge "INV_8026114_PG0_0_0_1677862246_0/PMOS_S_62253992_X5_Y1_1677862246_1677862246_0/w_0_0#" "VP"
merge "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_0/a_147_483#" "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_147_483#" -1906.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11872 -760 0 0 0 0 0 0 0 0
merge "STAGE2_INV_31651850_PG0_0_0_1677862247_0/NMOS_S_4459928_X5_Y1_1677862245_1677862247_1/a_147_483#" "INV_8026114_PG0_0_0_1677862246_0/NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_147_483#"
merge "INV_8026114_PG0_0_0_1677862246_0/NMOS_S_4459928_X5_Y1_1677862245_1677862246_0/a_147_483#" "VN"
