INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/jicunqi/jicunqi.srcs/sources_1/new/jicu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jicu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/jicunqi/jicunqi.srcs/sim_1/new/jicunfz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jicunfz
