$date
	Tue Oct  1 09:41:11 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ALU_tb $end
$var wire 1 ! zero $end
$var wire 32 " result [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 32 $ B [31:0] $end
$var reg 4 % Opin [3:0] $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module dut $end
$var wire 32 ( A [31:0] $end
$var wire 32 ) B [31:0] $end
$var wire 4 * Opin [3:0] $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var reg 4 + Opcode [3:0] $end
$var reg 32 , result [31:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
b0 *
b101110 )
b11011 (
x'
0&
b0 %
b101110 $
b11011 #
bx "
x!
$end
#500000000
b0 "
b0 ,
b0 +
0!
1&
#1000000000
0&
#1500000000
b1001001 "
b1001001 ,
1!
1&
#2000000000
0&
b101 %
b101 *
#2500000000
b101 +
0!
1&
#3000000000
0&
#3500000000
b0 "
b0 ,
1&
#4000000000
0&
b111 %
b111 *
#4500000000
b111 +
1!
1&
#5000000000
0&
#5500000000
1&
#6000000000
0&
b1010 %
b1010 *
#6500000000
b1010 +
1&
#7000000000
0&
#7500000000
b11111111111111111111111111101101 "
b11111111111111111111111111101101 ,
1&
#8000000000
0&
#8500000000
0!
1&
#9000000000
0&
#9500000000
1&
#10000000000
0&
#10500000000
1&
#11000000000
0&
#11500000000
1&
#12000000000
0&
