<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>division_p.un12_sel</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk_0_c loads=5 clock_loads=4
   Signal=division_p.un22_sel loads=6 clock_loads=4</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk_0_c loads=5 clock_loads=4
   Signal=division_p.un22_sel loads=6 clock_loads=4</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:59:9:59:15|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>59</Navigation>
            <Navigation>9</Navigation>
            <Navigation>59</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:66:30:66:34|Referenced variable disp4 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>66</Navigation>
            <Navigation>30</Navigation>
            <Navigation>66</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Referenced variable disp4 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:65:30:65:34|Referenced variable disp3 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>65</Navigation>
            <Navigation>30</Navigation>
            <Navigation>65</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Referenced variable disp3 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:64:30:64:34|Referenced variable disp2 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>64</Navigation>
            <Navigation>30</Navigation>
            <Navigation>64</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Referenced variable disp2 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:63:30:63:34|Referenced variable disp1 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>63</Navigation>
            <Navigation>30</Navigation>
            <Navigation>63</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Referenced variable disp1 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:80:12:80:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>80</Navigation>
            <Navigation>12</Navigation>
            <Navigation>80</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:84:14:84:21|Referenced variable cociente is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>84</Navigation>
            <Navigation>14</Navigation>
            <Navigation>84</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Referenced variable cociente is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:89:13:89:13|Referenced variable a is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>89</Navigation>
            <Navigation>13</Navigation>
            <Navigation>89</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Referenced variable a is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:96:14:96:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>96</Navigation>
            <Navigation>14</Navigation>
            <Navigation>96</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:103:20:103:28|Referenced variable sum_resta is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>103</Navigation>
            <Navigation>20</Navigation>
            <Navigation>103</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Referenced variable sum_resta is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:22:25:22:29|Signal disp4 is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>25</Navigation>
            <Navigation>22</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Signal disp4 is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL252 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:22:25:22:29|Bit 0 of signal disp4 is floating -- simulation mismatch possible.</Dynamic>
            <Navigation>CL252</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>25</Navigation>
            <Navigation>22</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Bit 0 of signal disp4 is floating -- simulation mismatch possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL252 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:22:25:22:29|Bit 1 of signal disp4 is floating -- simulation mismatch possible.</Dynamic>
            <Navigation>CL252</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>25</Navigation>
            <Navigation>22</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Bit 1 of signal disp4 is floating -- simulation mismatch possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL252 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:22:25:22:29|Bit 2 of signal disp4 is floating -- simulation mismatch possible.</Dynamic>
            <Navigation>CL252</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>25</Navigation>
            <Navigation>22</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Bit 2 of signal disp4 is floating -- simulation mismatch possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL252 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:22:25:22:29|Bit 3 of signal disp4 is floating -- simulation mismatch possible.</Dynamic>
            <Navigation>CL252</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>25</Navigation>
            <Navigation>22</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Bit 3 of signal disp4 is floating -- simulation mismatch possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL252 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:22:25:22:29|Bit 4 of signal disp4 is floating -- simulation mismatch possible.</Dynamic>
            <Navigation>CL252</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>25</Navigation>
            <Navigation>22</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Bit 4 of signal disp4 is floating -- simulation mismatch possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL252 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:22:25:22:29|Bit 5 of signal disp4 is floating -- simulation mismatch possible.</Dynamic>
            <Navigation>CL252</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>25</Navigation>
            <Navigation>22</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Bit 5 of signal disp4 is floating -- simulation mismatch possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL252 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:22:25:22:29|Bit 6 of signal disp4 is floating -- simulation mismatch possible.</Dynamic>
            <Navigation>CL252</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>25</Navigation>
            <Navigation>22</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Bit 6 of signal disp4 is floating -- simulation mismatch possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:23:41:23:50|Pruning unused register clk_low_3. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>23</Navigation>
            <Navigation>41</Navigation>
            <Navigation>23</Navigation>
            <Navigation>50</Navigation>
            <Navigation>Pruning unused register clk_low_3. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:82:2:82:3|Latch generated from process for signal cociente(7 downto 0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>82</Navigation>
            <Navigation>2</Navigation>
            <Navigation>82</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Latch generated from process for signal cociente(7 downto 0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:18:47:18:56|Latch generated from process for signal residuo(7 downto 0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>18</Navigation>
            <Navigation>47</Navigation>
            <Navigation>18</Navigation>
            <Navigation>56</Navigation>
            <Navigation>Latch generated from process for signal residuo(7 downto 0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd&quot;:18:47:18:56|Latch generated from process for signal division(7 downto 0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd</Navigation>
            <Navigation>18</Navigation>
            <Navigation>47</Navigation>
            <Navigation>18</Navigation>
            <Navigation>56</Navigation>
            <Navigation>Latch generated from process for signal division(7 downto 0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd&quot;:18:47:18:56|Found signal identified as System clock which controls 33 sequential elements including division[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd</Navigation>
            <Navigation>18</Navigation>
            <Navigation>47</Navigation>
            <Navigation>18</Navigation>
            <Navigation>56</Navigation>
            <Navigation>Found signal identified as System clock which controls 33 sequential elements including division[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd&quot;:48:2:48:3|Found inferred clock ALU|clk_0_inferred_clock which controls 8 sequential elements including m[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd</Navigation>
            <Navigation>48</Navigation>
            <Navigation>2</Navigation>
            <Navigation>48</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock ALU|clk_0_inferred_clock which controls 8 sequential elements including m[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock ALU|clk_0_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:clk_0&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock ALU|clk_0_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:clk_0&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>