$date
	Sat Jan 26 08:04:22 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_timer $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ start $end
$var reg 4 % value [3:0] $end
$scope module timer1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ start $end
$var wire 4 & value [3:0] $end
$var reg 4 ' counter [3:0] $end
$var reg 1 ! out $end
$var reg 1 ( start_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
bx '
b0 &
b0 %
0$
0#
0"
x!
$end
#1000
b101 %
b101 &
1"
#2000
0"
#3000
1(
b0 '
1"
1$
#4000
0"
#5000
1"
#6000
0"
#7000
1"
#8000
0"
#9000
1"
#10000
0"
#11000
1"
#12000
0"
#13000
1"
#14000
0"
#15000
1"
#16000
0"
#17000
1"
#18000
0"
#19000
1"
#20000
0"
#21000
1"
#22000
0"
#23000
1"
#24000
0"
#25000
1"
#26000
0"
#27000
1"
#28000
0"
#29000
1"
#30000
0"
#31000
1"
#32000
0"
#33000
1"
#34000
0"
#35000
1"
#36000
0"
#37000
1"
#38000
0"
#39000
1"
#40000
0"
#41000
1"
#42000
0"
#43000
1"
#44000
0"
#45000
1"
#46000
0"
#47000
1"
#48000
0"
#49000
1"
#50000
0"
#51000
1"
#52000
0"
#53000
1"
