D:\GitHub\VHDL\xilinx\lab4\FSM_A.ngc 1512123659
OK
