#**********************************************************************************************************
# CRT Configuration
#**********************************************************************************************************

# ACPU PLL Setting 
#----------------------------------------------------------------------------------------------------------
w 0x98000110,0x00000005		# OEB=1, RSTB=0, POW=1
w 0x98000110,0x00000007		# OEB=1, RSTB=1, POW=1
w 0x980005c0,0x0000000c		# turn off OC_EN_ACPU
w 0x980005c4,0x00012ded		# 550MHz(Default)
w 0x980005c0,0x0000000d		# turn on OC_EN_ACPU

# DDSA PLL Setting 
#----------------------------------------------------------------------------------------------------------
w 0x98000128,0x00000005		# OEB=1, RSTB=0, POW=1
w 0x98000128,0x00000007		# OEB=1, RSTB=1, POW=1
w 0x98000560,0x0000000c		# turn off OC_EN_DDSA
w 0x98000564,0x00006800		# 432MHz(Default)
w 0x98000560,0x0000000d		# turn on OC_EN_DDSA

# PSAUD1A/PSAUD2A PLL Setting 
#----------------------------------------------------------------------------------------------------------
w 0x98000134,0x0000000f		# release RSTB
w 0x98000130,0x000006bd		# 49.152MHz(Default) & enable PS_EN

# PLL Output Enable Setting 
#----------------------------------------------------------------------------------------------------------
n 200000
w 0x98000110,0x00000003		# enable ACPU PLL OEB
w 0x98000128,0x00000003		# enable DDSA PLL OEB
w 0x98000134,0x00000005		# enable PSAUD1A/PSAUD2A PLL OEB

# Reset & Clock Enable Setting 
#----------------------------------------------------------------------------------------------------------
w 0x98000050,0x0c000f03		# CLOCK_ENABLE1
w 0x98000054,0x003003ff		# CLOCK_ENABLE2
w 0x98000058,0x0000038c		# CLOCK_ENABLE3
#w 0x9800005c,0x00000080		# CLOCK_ENABLE4
w 0x98000060,0x00000001		# GROUP_CK_EN
w 0x98000000,0x03cc0003		# SOFT_RESET1
w 0x98000004,0x00000330		# SOFT_RESET2
w 0x98000008,0xc03000f3		# SOFT_RESET3
w 0x98000014,0x0003000c		# SOFT_RESET6_SECURE
m 0x9800708c,0xfffffeff,0x00000100		# ISO CLOCK_ENABLE
m 0x98007088,0xffffe67f,0x00001980		# ISO SOFT_RESET

# AO Output Enable
#----------------------------------------------------------------------------------------------------------
w 0x98000008 0x000c0000		# release AIO reset
w 0x98006518,0x00000055		# enable AO output

#**********************************************************************************************************
# SCPU Wrapper Configuration 
#**********************************************************************************************************
w 0x9801d100,0x105f3e11		# diable scpuw write path to DMC path by setting bit 22
w 0x9801d004,0xb0101400		# enable DMC express lane
w 0x9801a020,0x00000000		# sync operation


#**********************************************************************************************************
# SB2 Configuration 
#**********************************************************************************************************
w 0x9801a808,0x00000013		# NOR flash access


#**********************************************************************************************************
# DC_SYS Configuration 
#**********************************************************************************************************
w 0x98008004,0x03420f23
w 0x98008020,0x3a1f7b30
w 0x98008740,0x00000d88
w 0x9801b0e4,0x380f241c


#**********************************************************************************************************
# DPI_CRT Configuration
#**********************************************************************************************************

# PLL Initial Value Setting
#----------------------------------------------------------------------------------------------------------
w 0x9800e008,0xb0a80000		# dpi_ldo_pow & free run clock to MC
w 0x9800e08c,0x00000009		# pll_ldo_rst_n
w 0x9800e00c,0x7400000f
w 0x9800e018,0x04d07677

# DCC Setting
#----------------------------------------------------------------------------------------------------------
w 0x9800e030,0x97052833 #dcc_div=7, reset
w 0x9800e034,0x17052833
w 0x9800e038,0x17052833
w 0x9800e03c,0x17052833
w 0x9800e040,0x17052833
w 0x9800e044,0x17052833
w 0x9800e048,0x17052833
w 0x9800e04c,0x17052833
w 0x9800e050,0x17052833
w 0x9800e054,0x17052833
w 0x9800e058,0x17052833
w 0x9800e0a4,0x97052833
w 0x9800e0a8,0x97052833

# PLL PI Setting
#----------------------------------------------------------------------------------------------------------
w 0x9800e010,0x0000001e		# ck0/cmd/dqs0/dqs1 PI sel
w 0x9800e014,0x00020000		# dqs2/dqs3/dq0/intck PI sel
w 0x9800e098,0x00020202		# dq1/dq2/dq3/cs0 PI sel
w 0x9800e0a0,0x00001e00		# cs1/ck1/--/-- PI sel
w 0x9800e080,0x34343434		# dqs/dq tx fifo
w 0x9800e084,0x21000022		# cmd tx fifo
w 0x9800e088,0x11112222		# slice rx fifo
w 0x9800e094,0x00000000		# cmd tx fifo
w 0x9800e05c,0x27000000		# DRAM & HW slice map

# SSC NFCODE Fetch
#----------------------------------------------------------------------------------------------------------
w 0x9800e060,0x00000000
w 0x9800e07c,0x00000000
w 0x9800e000,0x00000243		# pin mux for LPDDR4
w 0x9800e09c,0x09093fff		# dpi_ck*_dly
w 0x9800e08c,0x0000000b		# pll_ssc_dig_rst_n = 1
w 0x9800e08c,0x00000003		# ptr_rst_n = 0
w 0x9800e08c,0x00000007		# rst_n = 1
w 0x9800e08c,0x0000000f		# ptr_rst_n = 1
w 0x9800e024,0x00000000		# dpi_f_code
w 0x9800e028,0x04003838		# dpi_n_code
w 0x9800e028,0x00003838		# dpi_n_code & oc_en toggle
w 0x9800e01c,0x00000008		# dpi_ssc_flag_init = 1

# Clock Turn-on Setting
#----------------------------------------------------------------------------------------------------------
w 0x9800e004,0x32223fff		# DPI internal clock/alpha eye clk gating enable
w 0x9800e008,0xb0a89001		# oesync
w 0x9800e008,0xb0af9001		# PLLDDR OE
w 0x9800e008,0x90af9001		# dpi_reg_crt_pwroff_dis = 0
w 0x9800e008,0x80af9001		# dpi_reg_pwroff_fsm_dis = 0
w 0x9800e114,0x3c603f3f		# PAD OE
w 0x9800e118,0x003c0007		# PAD OE EX for LPDDR4


#**********************************************************************************************************
# DPI_DLL Configuration
#**********************************************************************************************************
w 0x9800e16c,0x04000000		# dqs/dq_dcc reset
w 0x9800f018,0x000000ff		# tm_odt_en
w 0x9800f01c,0x000000ff
w 0x9800f318,0x000000ff
w 0x9800f31c,0x000000ff
w 0x9800f008,0x03000008		# dqs/dq force(DQS ODT always turn on,+DQ is 0x03c00008)
w 0x9800f00c,0x03000008		# tm_odt_en_odd/sel/dly
w 0x9800f308,0x03000008
w 0x9800f30c,0x03000008
w 0x9800e174,0x00000c07		# delta/rd_dly follow dq0, tm_rd_fifo
w 0x9800e17c,0x11117777		# cal_shift_ctrl
w 0x9800e1f8,0x380a0030		# for A01: CMD iRT
w 0x9800f2f8,0x0000000f		# dqs_en
w 0x9800f2fc,0x0000000f
w 0x9800f5f8,0x0000000f
w 0x9800f5fc,0x0000000f
w 0x9800f0d8,0x00000000		# dq_ie_frc_en
w 0x9800f0dc,0x00000000
w 0x9800f3d8,0x00000000
w 0x9800f3dc,0x00000000
w 0x9800f020,0x0a0a0a09		# dqs_in[0] delay chain
w 0x9800f320,0x0a0a0a09		# for A1: sfift right 2
w 0x9800f038,0x0a0a0a09
w 0x9800f338,0x0a0a0a09
w 0x9800f120,0x11111111		# delta width for bit[0]
w 0x9800f420,0x11111111
w 0x9800f128,0x11111111
w 0x9800f428,0x11111111
w 0x9800e208,0x902ea006
w 0x9800e20c,0x0000000c
w 0x9800e208,0x902ea004


#**********************************************************************************************************
# ZQ Calibration
#**********************************************************************************************************
w 0x98007f08,0x00000005		# turn on DDR IO pad

w 0x9800e194,0x00181818		# odt_ttcp_set_7_pre = 0
w 0x9800e19c,0x00181818
w 0x9800e388,0x00181818
w 0x9800e398,0x00181818
w 0x9800e37c,0x20003f00		#cmd group select
w 0x9800e380,0x003c0000

w 0x9800e000,0x00000243		# zq_ddr3_mode = 0 (DDR4)

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (R480/DQ)
w 0x9800e130,0x04028c19
w 0x9800e134,0x46804680		# zq_vref_range_ini = 0 zq_vref_s_ini = 40
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e130,0x04038c19		# rzq_cal_en = 1
p 0x9800e22c,0x00000400,0x00000400		# wait rzq_done = 1
w 0x9800e22c,0x00000001
w 0x9800e130,0x04028c19		# rzq_cal_en = 0

w 0x9800e1f4,0xd0014082		# za_cal_sel = 1 (R480/CMD)
w 0x9800e130,0x04028c19
w 0x9800e134,0x46804680		# zq_vref_range_ini = 0 zq_vref_s_ini = 40
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e130,0x04038c19		# rzq_cal_en = 1
p 0x9800e22c,0x00000400,0x00000400		# wait rzq_done = 1
w 0x9800e22c,0x00000001
w 0x9800e130,0x04028c19		# rzq_cal_en = 0

w 0x9800e000,0x80000243		# zq_ddr3_mode = 1 (DDR3)

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0x0c028c19		# dzq_auto_up = 1 dzq_up_sel = 0(set0)(set0/a)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00180024		# ODT60/OCD40
w 0x9800e130,0x0d028c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x0c028c19		# zctrl_start = 0

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0x3c028c19		# dzq_auto_up = 1 dzq_up_sel = 0(set3)(set3/a)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00130024		# ODT75/OCD40
w 0x9800e130,0x3d028c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x3c028c19		# zctrl_start = 0

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0x4c028c19		# dzq_auto_up = 1 dzq_up_sel = 0(set4)(set4/a)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00050024		# ODT288/OCD40
w 0x9800e130,0x4d028c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x4c028c19		# zctrl_start = 0

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0x5c028c19		# dzq_auto_up = 1 dzq_up_sel = 0(set5)(set5/a)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00140024		# ODT72/OCD40
w 0x9800e130,0x5d028c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x5c028c19		# zctrl_start = 0

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0x5c028c19		# dzq_auto_up = 1 dzq_up_sel = 0(set6)(set6/a)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00030024		# ODT480/OCD40
w 0x9800e130,0x5d028c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x5c028c19		# zctrl_start = 0

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0x8c020c19		# dzq_auto_up = 1 dzq_up_sel = 0(set8)(set0/b)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00180024		# ODT60/OCD40
w 0x9800e130,0x8d020c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x8c020c19		# zctrl_start = 0

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0xbc020c19		# dzq_auto_up = 1 dzq_up_sel = 0(set11)(set3/b)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00130024		# ODT75/OCD40
w 0x9800e130,0xbd020c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0xbc020c19		# zctrl_start = 0

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0xcc020c19		# dzq_auto_up = 1 dzq_up_sel = 0(set12)(set4/b)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00050024		# ODT288/OCD40
w 0x9800e130,0xcd020c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0xcc020c19		# zctrl_start = 0

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0xdc020c19		# dzq_auto_up = 1 dzq_up_sel = 0(set13)(set5/b)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00140024		# ODT72/OCD40
w 0x9800e130,0xdd020c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0xdc020c19		# zctrl_start = 0

w 0x9800e1f4,0xc0014082		# za_cal_sel = 0 (ZQ/DQ)
w 0x9800e130,0xec020c19		# dzq_auto_up = 1 dzq_up_sel = 0(set14)(set6/b)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 17
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00030024		# ODT480/OCD40
w 0x9800e130,0xed020c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0xec020c19		# zctrl_start = 0

w 0x9800e000,0x40000243		# zq_cmd_ddr3_mode = 1 (DDR3)

w 0x9800e1f4,0xd0014082		# za_cal_sel = 1 (ZQ/CMD)
w 0x9800e130,0x1c028c19		# dzq_auto_up = 1 dzq_up_sel = 1(set1)(set1/a)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 22
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00180024		# ODT60/OCD40
w 0x9800e130,0x1d028c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x1c028c19		# zctrl_start = 0

w 0x9800e1f4,0xd0014082		# za_cal_sel = 1 (ZQ/CMD)
w 0x9800e130,0x2c028c19		# dzq_auto_up = 1 dzq_up_sel = 1(set2)(set2/a)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 22
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x0018002a		# ODT60/OCD34
w 0x9800e130,0x2d028c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x2c028c19		# zctrl_start = 0

w 0x9800e1f4,0xd0014082		# za_cal_sel = 1 (ZQ/CMD)
w 0x9800e130,0x9c020c19		# dzq_auto_up = 1 dzq_up_sel = 1(set9)(set1/b)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 22
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x00180024		# ODT60/OCD40
w 0x9800e130,0x9d020c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x9c020c19		# zctrl_start = 0

w 0x9800e1f4,0xd0014082		# za_cal_sel = 1 (ZQ/CMD)
w 0x9800e130,0xac020c19		# dzq_auto_up = 1 dzq_up_sel = 1(set10)(set2/b)
w 0x9800e134,0x45604510		# zq_vref_range_ini = 0 zq_vref_s_ini = 22
w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004
w 0x9800e138,0x0018002a		# ODT60/OCD34
w 0x9800e130,0xad020c19		# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0xac020c19		# zctrl_start = 0

w 0x9800e200,0x55000038		# s0/s1/s2/s3 Vref_range
w 0x9800e1fc,0x3f0f3f0f
w 0x9800e370,0x3f0f3f0f

w 0x9800e208,0x902ea006
w 0x9800e20c,0x0000000c
w 0x9800e208,0x902ea004

w 0x9800e1d4,0x08087f7f		# DQ[3:0] ODT
w 0x9800e1d8,0x08080808		# DQ[3:0] OCD
w 0x9800e1dc,0x08087f7f		# DQS+[3:0] ODT
w 0x9800e1e0,0x3b3b4c4c		# DQS-[3:0] ODT
w 0x9800e1e4,0x08080808		# DQS[3:0] OCD
w 0x9800e1e8,0x08080808		# DQS[3:0] OCD
w 0x9800e1ec,0x11991199		# CS OCD
w 0x9800e1f0,0xa2a2a2a2		# CK OCD
w 0x9800e1c0,0x99991111		# CKE OCD
w 0x9800e3c4,0x11111111		# CA OCD
w 0x9800e3c8,0x11111111		# CA OCD
w 0x9800e3cc,0x99999999		# CA OCD
w 0x9800e3d0,0x99999999		# CA OCD
w 0x9800e3dc,0x11111111		# ODT/RST OCD
w 0x9800e3e4,0x11119911		# ODT OCD


#**********************************************************************************************************
# Emphasis Mode Control
#**********************************************************************************************************
# 0
w 0x9800f148,0x00001010
w 0x9800f148,0x00001030
w 0x9800f148,0x00001050
w 0x9800f148,0x00001070
w 0x9800f148,0x00001090
w 0x9800f148,0x000010b0
w 0x9800f148,0x000010d0
w 0x9800f148,0x000010f0
w 0x9800f148,0x00001110
w 0x9800f148,0x00001130
w 0x9800f148,0x00001150
w 0x9800f148,0x00001170
w 0x9800f148,0x00001171
w 0x9800f148,0x00004001
# 1
w 0x9800f14c,0x00001010
w 0x9800f14c,0x00001030
w 0x9800f14c,0x00001050
w 0x9800f14c,0x00001070
w 0x9800f14c,0x00001090
w 0x9800f14c,0x000010b0
w 0x9800f14c,0x000010d0
w 0x9800f14c,0x000010f0
w 0x9800f14c,0x00001110
w 0x9800f14c,0x00001130
w 0x9800f14c,0x00001150
w 0x9800f14c,0x00001170
w 0x9800f14c,0x00001171
w 0x9800f14c,0x00004001
# 2
w 0x9800f448,0x00001010
w 0x9800f448,0x00001030
w 0x9800f448,0x00001050
w 0x9800f448,0x00001070
w 0x9800f448,0x00001090
w 0x9800f448,0x000010b0
w 0x9800f448,0x000010d0
w 0x9800f448,0x000010f0
w 0x9800f448,0x00001110
w 0x9800f448,0x00001130
w 0x9800f448,0x00001150
w 0x9800f448,0x00001170
w 0x9800f448,0x00001171
w 0x9800f448,0x00004001
# 3
w 0x9800f44c,0x00001010
w 0x9800f44c,0x00001030
w 0x9800f44c,0x00001050
w 0x9800f44c,0x00001070
w 0x9800f44c,0x00001090
w 0x9800f44c,0x000010b0
w 0x9800f44c,0x000010d0
w 0x9800f44c,0x000010f0
w 0x9800f44c,0x00001110
w 0x9800f44c,0x00001130
w 0x9800f44c,0x00001150
w 0x9800f44c,0x00001170
w 0x9800f44c,0x00001171
w 0x9800f44c,0x00004001

w 0x9800e208,0x902ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x902ea004


#**********************************************************************************************************
# Disable Alpha Eye/MPC/DPI Register Interface
#**********************************************************************************************************
w 0x9800e36c,0xff0010a0		# Vref_L for LPDDR4 & disable alpha eye
w 0x9800f060,0xff00ff00		# DQ PAD O2 power down
w 0x9800f360,0xff00ff00		# DQ PAD O2 power down
w 0x9800e364,0x00000000		# disable delta delay
w 0x9800e368,0x00000000		# disable Vref update
w 0x9800e31c,0x00000000
w 0x9800e060,0x00000007		# Disable regif & MPC module


#**********************************************************************************************************
# DPI Active Clock Gating
#**********************************************************************************************************
w 0x9800e090,0x00000660		# rw block disable


#**********************************************************************************************************
# RXI310 Configuration
#**********************************************************************************************************
w 0x9800e80c,0x00000700
w 0x9800ea24,0x000000a3
w 0x9800ea40,0x01080202		# write buffer timeout = 512 cycles
w 0x9800ea44,0x18181802		# write buffer threshold = 24 entries
w 0x9800e804,0x0083022c		# DDR4 DQ32
w 0x9800e808,0x00d05018		# dynamic CKE
w 0x9800e810,0x010b40e0		# DRR: ZQCL_INV/REF_NUM/tREF/tRFC
w 0x9800e814,0x0090de2f		# TPR0: tZQCS/TXP_EN/tCKE/tRTP/tWR/tRAS/tRP
w 0x9800e818,0x00313f38		# TPR1: tFAW/tRTW/tWTR/tCCD/tRCD/tRC/tRRD
w 0x9800e81c,0x13f16cc1		# TPR2: tMRD
w 0x9800e820,0x0000230f		# TPR3: tRRD_S/tWTR_S/tCCD_S
w 0x9800e82c,0xa0000005
w 0x9800e830,0x0cf10207		# MR_INFO: tDQSCK_MAX/ADD_LAT/RD_LAT/WR_LAT
w 0x9800e838,0x00000054		# MR1
w 0x9800e83c,0x0000002d		# MR2
w 0x9800e840,0x000000f1		# MR3
w 0x9800e844,0x00000003		# MR4
w 0x9800e850,0x00000044		# MR11
w 0x9800e854,0x0000004d		# MR12
w 0x9800e85c,0x0000004d		# MR14
w 0x9800e8fc,0x000c0000		# for A01: enable A01 eco options
w 0x9800eb00,0x00000000
w 0x9800eb04,0x77800808		# for A01: bypass chop unit = 8
w 0x9800eb00,0x00000001		# Index: WR
w 0x9800eb04,0x00000008		# WR  chop unit = 8, default weight
w 0x9800eb00,0x00000004		# Index: RD0
w 0x9800eb04,0x00000008		# RD0 chop unit = 8, default weight
w 0x9800eb00,0x00000007		# Index: RD1
w 0x9800eb04,0x00000008		# RD1 chop unit = 8, default weight
w 0x9800eb00,0x0000000a		# Index: RD2
w 0x9800eb04,0x30000408		# RD2 chop unit = 8, default weight
w 0x9800eb00,0x00000010		# Index: RD3
w 0x9800eb04,0x00000008		# RD3 chop unit = 8, default weight
w 0x9800eb00,0x00000030		# enable user priority via front-end
w 0x9800eb04,0x0e013014		# [18:17] = 2'b00; default using in-order first policy
w 0x9800eb00,0x00000033
w 0x9800eb04,0x20320031		# Enable SCPU/GPU stream scheduling
w 0x9800eb00,0x00000034
w 0x9800eb04,0x205f0158		# Modify read allocation ratio
w 0x9800e800,0x00000100
w 0x9800e800,0x00000001
p 0x9800e800,0x00000001,0x00000001

w 0x9800f80c,0x00000700
w 0x9800fa24,0x000000a3
w 0x9800fa40,0x01080202		# write buffer timeout = 512 cycles
w 0x9800fa44,0x18181802		# write buffer threshold = 24 entries
w 0x9800f804,0x0083022c		# DDR4 DQ32
w 0x9800f808,0x00d05018		# dynamic CKE
w 0x9800f810,0x010b40e0		# DRR: ZQCL_INV/REF_NUM/tREF/tRFC
w 0x9800f814,0x0090de2f		# TPR0: tZQCS/TXP_EN/tCKE/tRTP/tWR/tRAS/tRP
w 0x9800f818,0x00313f38		# TPR1: tFAW/tRTW/tWTR/tCCD/tRCD/tRC/tRRD
w 0x9800f81c,0x13f16cc1		# TPR2: tMRD
w 0x9800f820,0x0000230f		# TPR3: tRRD_S/tWTR_S/tCCD_S
w 0x9800f82c,0xa0000005
w 0x9800f830,0x0cf10207		# MR_INFO: tDQSCK_MAX/ADD_LAT/RD_LAT/WR_LAT
w 0x9800f838,0x00000054		# MR1
w 0x9800f83c,0x0000002d		# MR2
w 0x9800f840,0x000000f1		# MR3
w 0x9800f844,0x00000003		# MR4
w 0x9800f850,0x00000044		# MR11
w 0x9800f854,0x0000004d		# MR12
w 0x9800f85c,0x0000004d		# MR14
w 0x9800f8fc,0x000c0000		# for A01: enable A01 eco options
w 0x9800fb00,0x00000000
w 0x9800fb04,0x77800808		# for A01: bypass chop unit = 8
w 0x9800fb00,0x00000001		# Index: WR
w 0x9800fb04,0x00000008		# WR  chop unit = 8, default weight
w 0x9800fb00,0x00000004		# Index: RD0
w 0x9800fb04,0x00000008		# RD0 chop unit = 8, default weight
w 0x9800fb00,0x00000007		# Index: RD1
w 0x9800fb04,0x00000008		# RD1 chop unit = 8, default weight
w 0x9800fb00,0x0000000a		# Index: RD2
w 0x9800fb04,0x30000408		# RD2 chop unit = 8, default weight
w 0x9800fb00,0x00000010		# Index: RD3
w 0x9800fb04,0x00000008		# RD3 chop unit = 8, default weight
w 0x9800fb00,0x00000030		# enable user priority via front-end
w 0x9800fb04,0x0e013014		# [18:17] = 2'b00; default using in-order first policy
w 0x9800fb00,0x00000033
w 0x9800fb04,0x20320031		# Enable SCPU/GPU stream scheduling
w 0x9800fb00,0x00000034
w 0x9800fb04,0x205f0158		# Modify read allocation ratio
w 0x9800f800,0x00000100
w 0x9800f800,0x00000001
p 0x9800f800,0x00000001,0x00000001

w 0x9800e80c,0x00000600
w 0x9800f80c,0x00000600

w 0x9800ef18,0x000001cc


#**********************************************************************************************************
# Turn on eJTAG Loc1
#**********************************************************************************************************
w 0x9804e048,0x00400900
m 0x9804f004,0x00000007,0x249adb68


#**********************************************************************************************************
# Turn on ACPU Clock
#**********************************************************************************************************
w 0xfffffff0,0x00000000
w 0x9801a360,0x0000acd1
w 0xfffffff4,0x00000000
