Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/xlinix/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ebb7f0e66a9e40c7ac643fdc1ad86573 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Simple_Test_VGA_behav xil_defaultlib.tb_Simple_Test_VGA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl_640x480 [vga_ctrl_640x480_default]
Compiling architecture behavioral of entity xil_defaultlib.draw [draw_default]
Compiling architecture behavioral of entity xil_defaultlib.Simple_Test_VGA [simple_test_vga_default]
Compiling architecture tb of entity xil_defaultlib.tb_simple_test_vga
Built simulation snapshot tb_Simple_Test_VGA_behav
