

================================================================
== Vivado HLS Report for 'addRoundKey4'
================================================================
* Date:           Tue Jan 14 16:43:26 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    112|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    425|
|Register         |        -|      -|     128|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     128|    537|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_346_p2                   |    xor   |      0|  0|   8|           8|           8|
    |grp_fu_353_p2                   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_28_fu_360_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_29_fu_366_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_30_fu_372_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_31_fu_378_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_32_fu_384_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_33_fu_390_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_34_fu_396_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_35_fu_402_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_36_fu_408_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_37_fu_414_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_38_fu_420_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_39_fu_426_p2  |    xor   |      0|  0|   8|           8|           8|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 112|         112|         112|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  85|         17|    1|         17|
    |roundKey_data_V_address0  |  44|          9|    4|         36|
    |roundKey_data_V_address1  |  44|          9|    4|         36|
    |state_data_V_address0     |  85|         17|    4|         68|
    |state_data_V_address1     |  85|         17|    4|         68|
    |state_data_V_d0           |  41|          8|    8|         64|
    |state_data_V_d1           |  41|          8|    8|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 425|         85|   33|        353|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  16|   0|   16|          0|
    |reg_338                       |   8|   0|    8|          0|
    |reg_342                       |   8|   0|    8|          0|
    |state_data_V_load_47_reg_462  |   8|   0|    8|          0|
    |state_data_V_load_48_reg_467  |   8|   0|    8|          0|
    |state_data_V_load_49_reg_482  |   8|   0|    8|          0|
    |state_data_V_load_50_reg_487  |   8|   0|    8|          0|
    |state_data_V_load_51_reg_502  |   8|   0|    8|          0|
    |state_data_V_load_52_reg_507  |   8|   0|    8|          0|
    |state_data_V_load_53_reg_522  |   8|   0|    8|          0|
    |state_data_V_load_54_reg_527  |   8|   0|    8|          0|
    |state_data_V_load_55_reg_542  |   8|   0|    8|          0|
    |state_data_V_load_56_reg_547  |   8|   0|    8|          0|
    |state_data_V_load_57_reg_572  |   8|   0|    8|          0|
    |state_data_V_load_58_reg_577  |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 128|   0|  128|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |   addRoundKey4  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   addRoundKey4  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   addRoundKey4  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   addRoundKey4  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   addRoundKey4  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   addRoundKey4  | return value |
|state_data_V_address0     | out |    4|  ap_memory |   state_data_V  |     array    |
|state_data_V_ce0          | out |    1|  ap_memory |   state_data_V  |     array    |
|state_data_V_we0          | out |    1|  ap_memory |   state_data_V  |     array    |
|state_data_V_d0           | out |    8|  ap_memory |   state_data_V  |     array    |
|state_data_V_q0           |  in |    8|  ap_memory |   state_data_V  |     array    |
|state_data_V_address1     | out |    4|  ap_memory |   state_data_V  |     array    |
|state_data_V_ce1          | out |    1|  ap_memory |   state_data_V  |     array    |
|state_data_V_we1          | out |    1|  ap_memory |   state_data_V  |     array    |
|state_data_V_d1           | out |    8|  ap_memory |   state_data_V  |     array    |
|state_data_V_q1           |  in |    8|  ap_memory |   state_data_V  |     array    |
|roundKey_data_V_address0  | out |    4|  ap_memory | roundKey_data_V |     array    |
|roundKey_data_V_ce0       | out |    1|  ap_memory | roundKey_data_V |     array    |
|roundKey_data_V_q0        |  in |    8|  ap_memory | roundKey_data_V |     array    |
|roundKey_data_V_address1  | out |    4|  ap_memory | roundKey_data_V |     array    |
|roundKey_data_V_ce1       | out |    1|  ap_memory | roundKey_data_V |     array    |
|roundKey_data_V_q1        |  in |    8|  ap_memory | roundKey_data_V |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

