--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf lab3_constraints.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_50 = PERIOD TIMEGRP "clk_50" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8427 paths analyzed, 285 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.659ns.
--------------------------------------------------------------------------------

Paths for end point SEG7DRVR/PULSE1KHZGEN/cntrSig_15 (SLICE_X51Y86.CIN), 254 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG7DRVR/PULSE1KHZGEN/cntrSig_3 (FF)
  Destination:          SEG7DRVR/PULSE1KHZGEN/cntrSig_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.659ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SEG7DRVR/PULSE1KHZGEN/cntrSig_3 to SEG7DRVR/PULSE1KHZGEN/cntrSig_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.YQ      Tcko                  0.587   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_3
    SLICE_X50Y80.F2      net (fanout=2)        0.493   SEG7DRVR/PULSE1KHZGEN/cntrSig<3>
    SLICE_X50Y80.X       Tilo                  0.759   SEG7DRVR/pulse50
                                                       SEG7DRVR/pulse50
    SLICE_X50Y85.F2      net (fanout=2)        0.815   SEG7DRVR/pulse50
    SLICE_X50Y85.X       Tilo                  0.759   SEG7DRVR/pulse
                                                       SEG7DRVR/pulse64
    SLICE_X51Y79.F2      net (fanout=23)       1.374   SEG7DRVR/pulse
    SLICE_X51Y79.COUT    Topcyf                1.162   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_lut<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<13>
    SLICE_X51Y86.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<13>
    SLICE_X51Y86.CLK     Tcinck                1.002   SEG7DRVR/PULSE1KHZGEN/cntrSig<14>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<14>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_xor<15>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_15
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (4.977ns logic, 2.682ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG7DRVR/PULSE1KHZGEN/cntrSig_1 (FF)
  Destination:          SEG7DRVR/PULSE1KHZGEN/cntrSig_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SEG7DRVR/PULSE1KHZGEN/cntrSig_1 to SEG7DRVR/PULSE1KHZGEN/cntrSig_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.YQ      Tcko                  0.587   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_1
    SLICE_X50Y80.F1      net (fanout=2)        0.483   SEG7DRVR/PULSE1KHZGEN/cntrSig<1>
    SLICE_X50Y80.X       Tilo                  0.759   SEG7DRVR/pulse50
                                                       SEG7DRVR/pulse50
    SLICE_X50Y85.F2      net (fanout=2)        0.815   SEG7DRVR/pulse50
    SLICE_X50Y85.X       Tilo                  0.759   SEG7DRVR/pulse
                                                       SEG7DRVR/pulse64
    SLICE_X51Y79.F2      net (fanout=23)       1.374   SEG7DRVR/pulse
    SLICE_X51Y79.COUT    Topcyf                1.162   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_lut<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<13>
    SLICE_X51Y86.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<13>
    SLICE_X51Y86.CLK     Tcinck                1.002   SEG7DRVR/PULSE1KHZGEN/cntrSig<14>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<14>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_xor<15>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_15
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (4.977ns logic, 2.672ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG7DRVR/PULSE1KHZGEN/cntrSig_2 (FF)
  Destination:          SEG7DRVR/PULSE1KHZGEN/cntrSig_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SEG7DRVR/PULSE1KHZGEN/cntrSig_2 to SEG7DRVR/PULSE1KHZGEN/cntrSig_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.XQ      Tcko                  0.591   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_2
    SLICE_X50Y80.F4      net (fanout=2)        0.430   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
    SLICE_X50Y80.X       Tilo                  0.759   SEG7DRVR/pulse50
                                                       SEG7DRVR/pulse50
    SLICE_X50Y85.F2      net (fanout=2)        0.815   SEG7DRVR/pulse50
    SLICE_X50Y85.X       Tilo                  0.759   SEG7DRVR/pulse
                                                       SEG7DRVR/pulse64
    SLICE_X51Y79.F2      net (fanout=23)       1.374   SEG7DRVR/pulse
    SLICE_X51Y79.COUT    Topcyf                1.162   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_lut<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<13>
    SLICE_X51Y86.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<13>
    SLICE_X51Y86.CLK     Tcinck                1.002   SEG7DRVR/PULSE1KHZGEN/cntrSig<14>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<14>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_xor<15>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_15
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (4.981ns logic, 2.619ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point SEG7DRVR/PULSE1KHZGEN/cntrSig_13 (SLICE_X51Y85.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG7DRVR/PULSE1KHZGEN/cntrSig_3 (FF)
  Destination:          SEG7DRVR/PULSE1KHZGEN/cntrSig_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.541ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SEG7DRVR/PULSE1KHZGEN/cntrSig_3 to SEG7DRVR/PULSE1KHZGEN/cntrSig_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.YQ      Tcko                  0.587   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_3
    SLICE_X50Y80.F2      net (fanout=2)        0.493   SEG7DRVR/PULSE1KHZGEN/cntrSig<3>
    SLICE_X50Y80.X       Tilo                  0.759   SEG7DRVR/pulse50
                                                       SEG7DRVR/pulse50
    SLICE_X50Y85.F2      net (fanout=2)        0.815   SEG7DRVR/pulse50
    SLICE_X50Y85.X       Tilo                  0.759   SEG7DRVR/pulse
                                                       SEG7DRVR/pulse64
    SLICE_X51Y79.F2      net (fanout=23)       1.374   SEG7DRVR/pulse
    SLICE_X51Y79.COUT    Topcyf                1.162   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_lut<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.CLK     Tcinck                1.002   SEG7DRVR/PULSE1KHZGEN/cntrSig<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_xor<13>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_13
    -------------------------------------------------  ---------------------------
    Total                                      7.541ns (4.859ns logic, 2.682ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG7DRVR/PULSE1KHZGEN/cntrSig_1 (FF)
  Destination:          SEG7DRVR/PULSE1KHZGEN/cntrSig_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.531ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SEG7DRVR/PULSE1KHZGEN/cntrSig_1 to SEG7DRVR/PULSE1KHZGEN/cntrSig_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.YQ      Tcko                  0.587   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_1
    SLICE_X50Y80.F1      net (fanout=2)        0.483   SEG7DRVR/PULSE1KHZGEN/cntrSig<1>
    SLICE_X50Y80.X       Tilo                  0.759   SEG7DRVR/pulse50
                                                       SEG7DRVR/pulse50
    SLICE_X50Y85.F2      net (fanout=2)        0.815   SEG7DRVR/pulse50
    SLICE_X50Y85.X       Tilo                  0.759   SEG7DRVR/pulse
                                                       SEG7DRVR/pulse64
    SLICE_X51Y79.F2      net (fanout=23)       1.374   SEG7DRVR/pulse
    SLICE_X51Y79.COUT    Topcyf                1.162   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_lut<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.CLK     Tcinck                1.002   SEG7DRVR/PULSE1KHZGEN/cntrSig<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_xor<13>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_13
    -------------------------------------------------  ---------------------------
    Total                                      7.531ns (4.859ns logic, 2.672ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG7DRVR/PULSE1KHZGEN/cntrSig_2 (FF)
  Destination:          SEG7DRVR/PULSE1KHZGEN/cntrSig_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SEG7DRVR/PULSE1KHZGEN/cntrSig_2 to SEG7DRVR/PULSE1KHZGEN/cntrSig_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.XQ      Tcko                  0.591   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_2
    SLICE_X50Y80.F4      net (fanout=2)        0.430   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
    SLICE_X50Y80.X       Tilo                  0.759   SEG7DRVR/pulse50
                                                       SEG7DRVR/pulse50
    SLICE_X50Y85.F2      net (fanout=2)        0.815   SEG7DRVR/pulse50
    SLICE_X50Y85.X       Tilo                  0.759   SEG7DRVR/pulse
                                                       SEG7DRVR/pulse64
    SLICE_X51Y79.F2      net (fanout=23)       1.374   SEG7DRVR/pulse
    SLICE_X51Y79.COUT    Topcyf                1.162   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_lut<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<11>
    SLICE_X51Y85.CLK     Tcinck                1.002   SEG7DRVR/PULSE1KHZGEN/cntrSig<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<12>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_xor<13>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_13
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (4.863ns logic, 2.619ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Paths for end point SEG7DRVR/PULSE1KHZGEN/cntrSig_11 (SLICE_X51Y84.CIN), 186 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG7DRVR/PULSE1KHZGEN/cntrSig_3 (FF)
  Destination:          SEG7DRVR/PULSE1KHZGEN/cntrSig_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.423ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SEG7DRVR/PULSE1KHZGEN/cntrSig_3 to SEG7DRVR/PULSE1KHZGEN/cntrSig_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.YQ      Tcko                  0.587   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_3
    SLICE_X50Y80.F2      net (fanout=2)        0.493   SEG7DRVR/PULSE1KHZGEN/cntrSig<3>
    SLICE_X50Y80.X       Tilo                  0.759   SEG7DRVR/pulse50
                                                       SEG7DRVR/pulse50
    SLICE_X50Y85.F2      net (fanout=2)        0.815   SEG7DRVR/pulse50
    SLICE_X50Y85.X       Tilo                  0.759   SEG7DRVR/pulse
                                                       SEG7DRVR/pulse64
    SLICE_X51Y79.F2      net (fanout=23)       1.374   SEG7DRVR/pulse
    SLICE_X51Y79.COUT    Topcyf                1.162   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_lut<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CLK     Tcinck                1.002   SEG7DRVR/PULSE1KHZGEN/cntrSig<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_xor<11>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_11
    -------------------------------------------------  ---------------------------
    Total                                      7.423ns (4.741ns logic, 2.682ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG7DRVR/PULSE1KHZGEN/cntrSig_1 (FF)
  Destination:          SEG7DRVR/PULSE1KHZGEN/cntrSig_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.413ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SEG7DRVR/PULSE1KHZGEN/cntrSig_1 to SEG7DRVR/PULSE1KHZGEN/cntrSig_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.YQ      Tcko                  0.587   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_1
    SLICE_X50Y80.F1      net (fanout=2)        0.483   SEG7DRVR/PULSE1KHZGEN/cntrSig<1>
    SLICE_X50Y80.X       Tilo                  0.759   SEG7DRVR/pulse50
                                                       SEG7DRVR/pulse50
    SLICE_X50Y85.F2      net (fanout=2)        0.815   SEG7DRVR/pulse50
    SLICE_X50Y85.X       Tilo                  0.759   SEG7DRVR/pulse
                                                       SEG7DRVR/pulse64
    SLICE_X51Y79.F2      net (fanout=23)       1.374   SEG7DRVR/pulse
    SLICE_X51Y79.COUT    Topcyf                1.162   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_lut<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CLK     Tcinck                1.002   SEG7DRVR/PULSE1KHZGEN/cntrSig<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_xor<11>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_11
    -------------------------------------------------  ---------------------------
    Total                                      7.413ns (4.741ns logic, 2.672ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG7DRVR/PULSE1KHZGEN/cntrSig_2 (FF)
  Destination:          SEG7DRVR/PULSE1KHZGEN/cntrSig_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: SEG7DRVR/PULSE1KHZGEN/cntrSig_2 to SEG7DRVR/PULSE1KHZGEN/cntrSig_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.XQ      Tcko                  0.591   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_2
    SLICE_X50Y80.F4      net (fanout=2)        0.430   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
    SLICE_X50Y80.X       Tilo                  0.759   SEG7DRVR/pulse50
                                                       SEG7DRVR/pulse50
    SLICE_X50Y85.F2      net (fanout=2)        0.815   SEG7DRVR/pulse50
    SLICE_X50Y85.X       Tilo                  0.759   SEG7DRVR/pulse
                                                       SEG7DRVR/pulse64
    SLICE_X51Y79.F2      net (fanout=23)       1.374   SEG7DRVR/pulse
    SLICE_X51Y79.COUT    Topcyf                1.162   SEG7DRVR/PULSE1KHZGEN/cntrSig<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_lut<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<0>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<2>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<4>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<6>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<7>
    SLICE_X51Y83.COUT    Tbyp                  0.118   SEG7DRVR/PULSE1KHZGEN/cntrSig<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<8>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CIN     net (fanout=1)        0.000   SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<9>
    SLICE_X51Y84.CLK     Tcinck                1.002   SEG7DRVR/PULSE1KHZGEN/cntrSig<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_cy<10>
                                                       SEG7DRVR/PULSE1KHZGEN/Mcount_cntrSig_xor<11>
                                                       SEG7DRVR/PULSE1KHZGEN/cntrSig_11
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (4.745ns logic, 2.619ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_50 = PERIOD TIMEGRP "clk_50" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAROUTS/data3_3 (SLICE_X65Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAROUTS/data2_3 (FF)
  Destination:          CHAROUTS/data3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 20.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CHAROUTS/data2_3 to CHAROUTS/data3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y65.XQ      Tcko                  0.474   CHAROUTS/data2<3>
                                                       CHAROUTS/data2_3
    SLICE_X65Y65.BX      net (fanout=2)        0.417   CHAROUTS/data2<3>
    SLICE_X65Y65.CLK     Tckdi       (-Th)    -0.093   CHAROUTS/data3<3>
                                                       CHAROUTS/data3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.567ns logic, 0.417ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point CHAROUTS/data1_3 (SLICE_X64Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAROUTS/data0_3 (FF)
  Destination:          CHAROUTS/data1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.054 - 0.057)
  Source Clock:         clk_50_BUFGP rising at 20.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CHAROUTS/data0_3 to CHAROUTS/data1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.XQ      Tcko                  0.473   CHAROUTS/data0<3>
                                                       CHAROUTS/data0_3
    SLICE_X64Y63.BX      net (fanout=2)        0.419   CHAROUTS/data0<3>
    SLICE_X64Y63.CLK     Tckdi       (-Th)    -0.134   CHAROUTS/data1<3>
                                                       CHAROUTS/data1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.607ns logic, 0.419ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point CHAROUTS/data1_2 (SLICE_X64Y63.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAROUTS/data0_2 (FF)
  Destination:          CHAROUTS/data1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.052ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.054 - 0.057)
  Source Clock:         clk_50_BUFGP rising at 20.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CHAROUTS/data0_2 to CHAROUTS/data1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.YQ      Tcko                  0.470   CHAROUTS/data0<3>
                                                       CHAROUTS/data0_2
    SLICE_X64Y63.BY      net (fanout=2)        0.430   CHAROUTS/data0<2>
    SLICE_X64Y63.CLK     Tckdi       (-Th)    -0.152   CHAROUTS/data1<3>
                                                       CHAROUTS/data1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.622ns logic, 0.430ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_50 = PERIOD TIMEGRP "clk_50" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: PULSE1HZGEN/cntrSig<0>/SR
  Logical resource: PULSE1HZGEN/cntrSig_0/SR
  Location pin: SLICE_X55Y79.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: PULSE1HZGEN/cntrSig<0>/SR
  Logical resource: PULSE1HZGEN/cntrSig_0/SR
  Location pin: SLICE_X55Y79.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: PULSE1HZGEN/cntrSig<0>/SR
  Logical resource: PULSE1HZGEN/cntrSig_1/SR
  Location pin: SLICE_X55Y79.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.659|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8427 paths, 0 nets, and 306 connections

Design statistics:
   Minimum period:   7.659ns{1}   (Maximum frequency: 130.565MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 11 20:26:55 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



