{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:31:52 2008 " "Info: Processing started: Tue Nov 11 11:31:52 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "9 " "Warning: Found combinational loop of 9 nodes" { { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux9~328 " "Warning: Node \"drawBackground:draw_background\|Mux9~328\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux9~331 " "Warning: Node \"drawBackground:draw_background\|Mux9~331\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux10~98 " "Warning: Node \"drawBackground:draw_background\|Mux10~98\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 232 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux1~422 " "Warning: Node \"drawBackground:draw_background\|Mux1~422\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux1~423 " "Warning: Node \"drawBackground:draw_background\|Mux1~423\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux1~425 " "Warning: Node \"drawBackground:draw_background\|Mux1~425\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "main_D.PAINT_BACKGROUND~59 " "Warning: Node \"main_D.PAINT_BACKGROUND~59\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux2~51 " "Warning: Node \"drawBackground:draw_background\|Mux2~51\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux0~263 " "Warning: Node \"drawBackground:draw_background\|Mux0~263\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 232 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\] memory vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11~porta_address_reg11 33.482 ns " "Info: Slack time is 33.482 ns for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\]\" and destination memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11~porta_address_reg11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "153.42 MHz 6.518 ns " "Info: Fmax is 153.42 MHz (period= 6.518 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.775 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.775 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.642 ns " "Info: + Latch edge is 37.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.060 ns + Largest " "Info: + Largest clock skew is 0.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.704 ns + Shortest memory " "Info: + Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination memory is 2.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.661 ns) 2.704 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11~porta_address_reg11 3 MEM M4K_X26_Y29 1 " "Info: 3: + IC(0.952 ns) + CELL(0.661 ns) = 2.704 ns; Loc. = M4K_X26_Y29; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 438 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.45 % ) " "Info: Total cell delay = 0.661 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.043 ns ( 75.55 % ) " "Info: Total interconnect delay = 2.043 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } { 0.000ns 1.091ns 0.952ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.644 ns - Longest register " "Info: - Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.644 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\] 3 REG LCFF_X20_Y24_N13 8 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X20_Y24_N13; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[4] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.31 % ) " "Info: Total cell delay = 0.537 ns ( 20.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 79.69 % ) " "Info: Total interconnect delay = 2.107 ns ( 79.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[4] } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } { 0.000ns 1.091ns 0.952ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[4] } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 438 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } { 0.000ns 1.091ns 0.952ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[4] } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.293 ns - Longest register memory " "Info: - Longest register to memory delay is 6.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\] 1 REG LCFF_X20_Y24_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y24_N13; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|yCounter[4] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.393 ns) 0.930 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~97 2 COMB LCCOMB_X19_Y24_N6 2 " "Info: 2: + IC(0.537 ns) + CELL(0.393 ns) = 0.930 ns; Loc. = LCCOMB_X19_Y24_N6; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~97'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[4] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.001 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~99 3 COMB LCCOMB_X19_Y24_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.001 ns; Loc. = LCCOMB_X19_Y24_N8; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~99'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.072 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~101 4 COMB LCCOMB_X19_Y24_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.072 ns; Loc. = LCCOMB_X19_Y24_N10; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~101'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.143 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~103 5 COMB LCCOMB_X19_Y24_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.143 ns; Loc. = LCCOMB_X19_Y24_N12; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~103'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.302 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~105 6 COMB LCCOMB_X19_Y24_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.302 ns; Loc. = LCCOMB_X19_Y24_N14; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~105'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.712 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~106 7 COMB LCCOMB_X19_Y24_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 1.712 ns; Loc. = LCCOMB_X19_Y24_N16; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~106'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.414 ns) 2.570 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~64 8 COMB LCCOMB_X18_Y24_N24 2 " "Info: 8: + IC(0.444 ns) + CELL(0.414 ns) = 2.570 ns; Loc. = LCCOMB_X18_Y24_N24; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~64'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.641 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[13\]~66 9 COMB LCCOMB_X18_Y24_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.641 ns; Loc. = LCCOMB_X18_Y24_N26; Fanout = 1; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[13\]~66'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.051 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[14\]~67 10 COMB LCCOMB_X18_Y24_N28 6 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.051 ns; Loc. = LCCOMB_X18_Y24_N28; Fanout = 6; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[14\]~67'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.371 ns) 3.725 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode_a\|w_anode262w\[2\]~48 11 COMB LCCOMB_X18_Y24_N2 36 " "Info: 11: + IC(0.303 ns) + CELL(0.371 ns) = 3.725 ns; Loc. = LCCOMB_X18_Y24_N2; Fanout = 36; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode_a\|w_anode262w\[2\]~48'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~48 } "NODE_NAME" } } { "db/decode_6oa.tdf" "" { Text "W:/quartus/project/main_state_machine/db/decode_6oa.tdf" 35 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.632 ns) 6.293 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11~porta_address_reg11 12 MEM M4K_X26_Y29 1 " "Info: 12: + IC(1.936 ns) + CELL(0.632 ns) = 6.293 ns; Loc. = M4K_X26_Y29; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~48 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 438 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns ( 48.83 % ) " "Info: Total cell delay = 3.073 ns ( 48.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.220 ns ( 51.17 % ) " "Info: Total interconnect delay = 3.220 ns ( 51.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[4] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~48 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[4] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~48 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } { 0.000ns 0.537ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.444ns 0.000ns 0.000ns 0.303ns 1.936ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.410ns 0.371ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } { 0.000ns 1.091ns 0.952ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[4] } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[4] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~48 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[4] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~48 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11~porta_address_reg11 } { 0.000ns 0.537ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.444ns 0.000ns 0.000ns 0.303ns 1.936ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.410ns 0.371ns 0.632ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated\|safe_q\[0\] memory vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a4~portb_we_reg 7.988 ns " "Info: Slack time is 7.988 ns for clock \"CLOCK_50\" between source register \"drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated\|safe_q\[0\]\" and destination memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a4~portb_we_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "83.25 MHz 12.012 ns " "Info: Fmax is 83.25 MHz (period= 12.012 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.768 ns + Largest register memory " "Info: + Largest register to memory requirement is 19.768 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.053 ns + Largest " "Info: + Largest clock skew is 0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.748 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 287 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 287; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.689 ns) 2.748 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a4~portb_we_reg 3 MEM M4K_X13_Y28 0 " "Info: 3: + IC(0.942 ns) + CELL(0.689 ns) = 2.748 ns; Loc. = M4K_X13_Y28; Fanout = 0; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a4~portb_we_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 200 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 61.43 % ) " "Info: Total cell delay = 1.688 ns ( 61.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.060 ns ( 38.57 % ) " "Info: Total interconnect delay = 1.060 ns ( 38.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } { 0.000ns 0.000ns 0.118ns 0.942ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.695 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 287 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 287; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated\|safe_q\[0\] 3 REG LCFF_X27_Y20_N25 22 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X27_Y20_N25; Fanout = 22; REG Node = 'drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLOCK_50~clkctrl drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_2oi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_2oi.tdf" 57 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } { 0.000ns 0.000ns 0.118ns 0.942ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_2oi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_2oi.tdf" 57 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 200 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } { 0.000ns 0.000ns 0.118ns 0.942ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.780 ns - Longest register memory " "Info: - Longest register to memory delay is 11.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated\|safe_q\[0\] 1 REG LCFF_X27_Y20_N25 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y20_N25; Fanout = 22; REG Node = 'drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_2oi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_2oi.tdf" 57 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.393 ns) 1.206 ns drawBackground:draw_background\|Mux9~329 2 COMB LCCOMB_X27_Y23_N26 3 " "Info: 2: + IC(0.813 ns) + CELL(0.393 ns) = 1.206 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 3; COMB Node = 'drawBackground:draw_background\|Mux9~329'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux9~329 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.606 ns drawBackground:draw_background\|Mux9~330 3 COMB LCCOMB_X27_Y23_N30 10 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.606 ns; Loc. = LCCOMB_X27_Y23_N30; Fanout = 10; COMB Node = 'drawBackground:draw_background\|Mux9~330'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { drawBackground:draw_background|Mux9~329 drawBackground:draw_background|Mux9~330 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.134 ns) 7.740 ns drawBackground:draw_background\|Mux9~328 4 COMB LOOP LCCOMB_X27_Y23_N20 3 " "Info: 4: + IC(0.000 ns) + CELL(6.134 ns) = 7.740 ns; Loc. = LCCOMB_X27_Y23_N20; Fanout = 3; COMB LOOP Node = 'drawBackground:draw_background\|Mux9~328'" { { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux9~328 LCCOMB_X27_Y23_N20 " "Info: Loc. = LCCOMB_X27_Y23_N20; Node \"drawBackground:draw_background\|Mux9~328\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux9~328 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux9~331 LCCOMB_X27_Y23_N4 " "Info: Loc. = LCCOMB_X27_Y23_N4; Node \"drawBackground:draw_background\|Mux9~331\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux9~331 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux0~263 LCCOMB_X28_Y19_N14 " "Info: Loc. = LCCOMB_X28_Y19_N14; Node \"drawBackground:draw_background\|Mux0~263\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~263 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux10~98 LCCOMB_X27_Y23_N8 " "Info: Loc. = LCCOMB_X27_Y23_N8; Node \"drawBackground:draw_background\|Mux10~98\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux10~98 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~422 LCCOMB_X28_Y19_N18 " "Info: Loc. = LCCOMB_X28_Y19_N18; Node \"drawBackground:draw_background\|Mux1~422\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~422 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "main_D.PAINT_BACKGROUND~59 LCCOMB_X28_Y19_N30 " "Info: Loc. = LCCOMB_X28_Y19_N30; Node \"main_D.PAINT_BACKGROUND~59\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.PAINT_BACKGROUND~59 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux2~51 LCCOMB_X27_Y19_N6 " "Info: Loc. = LCCOMB_X27_Y19_N6; Node \"drawBackground:draw_background\|Mux2~51\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~425 LCCOMB_X27_Y19_N30 " "Info: Loc. = LCCOMB_X27_Y19_N30; Node \"drawBackground:draw_background\|Mux1~425\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~425 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~423 LCCOMB_X28_Y19_N22 " "Info: Loc. = LCCOMB_X28_Y19_N22; Node \"drawBackground:draw_background\|Mux1~423\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~423 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux9~328 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux9~331 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~263 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux10~98 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 232 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~422 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.PAINT_BACKGROUND~59 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~51 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~425 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~423 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { drawBackground:draw_background|Mux9~330 drawBackground:draw_background|Mux9~328 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.150 ns) 8.339 ns vga_adapter:VGA\|writeEn~34 5 COMB LCCOMB_X27_Y23_N14 5 " "Info: 5: + IC(0.449 ns) + CELL(0.150 ns) = 8.339 ns; Loc. = LCCOMB_X27_Y23_N14; Fanout = 5; COMB Node = 'vga_adapter:VGA\|writeEn~34'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { drawBackground:draw_background|Mux9~328 vga_adapter:VGA|writeEn~34 } "NODE_NAME" } } { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_adapter.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.275 ns) 9.362 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode4\|w_anode252w\[3\] 6 COMB LCCOMB_X27_Y23_N0 3 " "Info: 6: + IC(0.748 ns) + CELL(0.275 ns) = 9.362 ns; Loc. = LCCOMB_X27_Y23_N0; Fanout = 3; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode4\|w_anode252w\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { vga_adapter:VGA|writeEn~34 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode4|w_anode252w[3] } "NODE_NAME" } } { "db/decode_6oa.tdf" "" { Text "W:/quartus/project/main_state_machine/db/decode_6oa.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.106 ns) + CELL(0.312 ns) 11.780 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a4~portb_we_reg 7 MEM M4K_X13_Y28 0 " "Info: 7: + IC(2.106 ns) + CELL(0.312 ns) = 11.780 ns; Loc. = M4K_X13_Y28; Fanout = 0; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a4~portb_we_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode4|w_anode252w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 200 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.414 ns ( 62.94 % ) " "Info: Total cell delay = 7.414 ns ( 62.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.366 ns ( 37.06 % ) " "Info: Total interconnect delay = 4.366 ns ( 37.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.780 ns" { drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux9~329 drawBackground:draw_background|Mux9~330 drawBackground:draw_background|Mux9~328 vga_adapter:VGA|writeEn~34 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode4|w_anode252w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.780 ns" { drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux9~329 drawBackground:draw_background|Mux9~330 drawBackground:draw_background|Mux9~328 vga_adapter:VGA|writeEn~34 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode4|w_anode252w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } { 0.000ns 0.813ns 0.250ns 0.000ns 0.449ns 0.748ns 2.106ns } { 0.000ns 0.393ns 0.150ns 6.134ns 0.150ns 0.275ns 0.312ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } { 0.000ns 0.000ns 0.118ns 0.942ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.780 ns" { drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux9~329 drawBackground:draw_background|Mux9~330 drawBackground:draw_background|Mux9~328 vga_adapter:VGA|writeEn~34 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode4|w_anode252w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.780 ns" { drawBackground:draw_background|counter3b:draw_counterx|lpm_counter:lpm_counter_component|cntr_2oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux9~329 drawBackground:draw_background|Mux9~330 drawBackground:draw_background|Mux9~328 vga_adapter:VGA|writeEn~34 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode4|w_anode252w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a4~portb_we_reg } { 0.000ns 0.813ns 0.250ns 0.000ns 0.449ns 0.748ns 2.106ns } { 0.000ns 0.393ns 0.150ns 6.134ns 0.150ns 0.275ns 0.312ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\] register vga_adapter:VGA\|vga_controller:controller\|VGA_HS1 683 ps " "Info: Minimum slack time is 683 ps for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\]\" and destination register \"vga_adapter:VGA\|vga_controller:controller\|VGA_HS1\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.699 ns + Shortest register register " "Info: + Shortest register to register delay is 0.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\] 1 REG LCFF_X21_Y24_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y24_N17; Fanout = 7; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|xCounter[7] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.271 ns) 0.615 ns vga_adapter:VGA\|vga_controller:controller\|VGA_HS1~225 2 COMB LCCOMB_X21_Y24_N0 1 " "Info: 2: + IC(0.344 ns) + CELL(0.271 ns) = 0.615 ns; Loc. = LCCOMB_X21_Y24_N0; Fanout = 1; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|VGA_HS1~225'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[7] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.699 ns vga_adapter:VGA\|vga_controller:controller\|VGA_HS1 3 REG LCFF_X21_Y24_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.699 ns; Loc. = LCFF_X21_Y24_N1; Fanout = 1; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|VGA_HS1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 50.79 % ) " "Info: Total cell delay = 0.355 ns ( 50.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.344 ns ( 49.21 % ) " "Info: Total interconnect delay = 0.344 ns ( 49.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[7] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.699 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[7] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 0.344ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.646 ns + Longest register " "Info: + Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.646 ns vga_adapter:VGA\|vga_controller:controller\|VGA_HS1 3 REG LCFF_X21_Y24_N1 1 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X21_Y24_N1; Fanout = 1; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|VGA_HS1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.109 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.109 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.646 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.646 ns vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\] 3 REG LCFF_X21_Y24_N17 7 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X21_Y24_N17; Fanout = 7; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[7] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.109 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.109 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[7] } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[7] } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[7] } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[7] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.699 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[7] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 0.344ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[7] } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register main_Q.DOSTUFF register main_Q.DOSTUFF 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"main_Q.DOSTUFF\" and destination register \"main_Q.DOSTUFF\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main_Q.DOSTUFF 1 REG LCFF_X28_Y19_N31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 8; REG Node = 'main_Q.DOSTUFF'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_Q.DOSTUFF } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns main_D.PAINT_BACKGROUND~59 2 COMB LOOP LCCOMB_X28_Y19_N30 3 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y19_N30; Fanout = 3; COMB LOOP Node = 'main_D.PAINT_BACKGROUND~59'" { { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux9~328 LCCOMB_X27_Y23_N20 " "Info: Loc. = LCCOMB_X27_Y23_N20; Node \"drawBackground:draw_background\|Mux9~328\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux9~328 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux9~331 LCCOMB_X27_Y23_N4 " "Info: Loc. = LCCOMB_X27_Y23_N4; Node \"drawBackground:draw_background\|Mux9~331\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux9~331 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux0~263 LCCOMB_X28_Y19_N14 " "Info: Loc. = LCCOMB_X28_Y19_N14; Node \"drawBackground:draw_background\|Mux0~263\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~263 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux10~98 LCCOMB_X27_Y23_N8 " "Info: Loc. = LCCOMB_X27_Y23_N8; Node \"drawBackground:draw_background\|Mux10~98\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux10~98 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~422 LCCOMB_X28_Y19_N18 " "Info: Loc. = LCCOMB_X28_Y19_N18; Node \"drawBackground:draw_background\|Mux1~422\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~422 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "main_D.PAINT_BACKGROUND~59 LCCOMB_X28_Y19_N30 " "Info: Loc. = LCCOMB_X28_Y19_N30; Node \"main_D.PAINT_BACKGROUND~59\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.PAINT_BACKGROUND~59 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux2~51 LCCOMB_X27_Y19_N6 " "Info: Loc. = LCCOMB_X27_Y19_N6; Node \"drawBackground:draw_background\|Mux2~51\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~425 LCCOMB_X27_Y19_N30 " "Info: Loc. = LCCOMB_X27_Y19_N30; Node \"drawBackground:draw_background\|Mux1~425\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~425 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~423 LCCOMB_X28_Y19_N22 " "Info: Loc. = LCCOMB_X28_Y19_N22; Node \"drawBackground:draw_background\|Mux1~423\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~423 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux9~328 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux9~331 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~263 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux10~98 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 232 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~422 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.PAINT_BACKGROUND~59 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~51 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~425 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~423 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~59 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns main_Q.DOSTUFF 3 REG LCFF_X28_Y19_N31 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 8; REG Node = 'main_Q.DOSTUFF'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { main_D.PAINT_BACKGROUND~59 main_Q.DOSTUFF } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~59 main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~59 main_Q.DOSTUFF } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.697 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 287 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 287; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns main_Q.DOSTUFF 3 REG LCFF_X28_Y19_N31 8 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 8; REG Node = 'main_Q.DOSTUFF'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 287 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 287; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns main_Q.DOSTUFF 3 REG LCFF_X28_Y19_N31 8 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 8; REG Node = 'main_Q.DOSTUFF'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~59 main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~59 main_Q.DOSTUFF } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_B\[4\] vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a3 8.821 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_B\[4\]\" through memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a3\" is 8.821 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.667 ns + Longest memory " "Info: + Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source memory is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.635 ns) 2.667 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a3 3 MEM M4K_X13_Y26 1 " "Info: 3: + IC(0.941 ns) + CELL(0.635 ns) = 2.667 ns; Loc. = M4K_X13_Y26; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 166 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.81 % ) " "Info: Total cell delay = 0.635 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.032 ns ( 76.19 % ) " "Info: Total interconnect delay = 2.032 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 } { 0.000ns 1.091ns 0.941ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 166 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.303 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a3 1 MEM M4K_X13_Y26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X13_Y26; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 166 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.436 ns) 2.013 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|w_mux_outputs345w\[0\]~39 2 COMB LCCOMB_X21_Y28_N24 1 " "Info: 2: + IC(1.489 ns) + CELL(0.436 ns) = 2.013 ns; Loc. = LCCOMB_X21_Y28_N24; Fanout = 1; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|w_mux_outputs345w\[0\]~39'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/quartus/project/main_state_machine/db/mux_hib.tdf" 50 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.420 ns) 3.080 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|w_mux_outputs345w\[0\]~40 3 COMB LCCOMB_X21_Y28_N12 1 " "Info: 3: + IC(0.647 ns) + CELL(0.420 ns) = 3.080 ns; Loc. = LCCOMB_X21_Y28_N12; Fanout = 1; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|w_mux_outputs345w\[0\]~40'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/quartus/project/main_state_machine/db/mux_hib.tdf" 50 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 3.782 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|muxlut_result0w~78 4 COMB LCCOMB_X21_Y28_N22 10 " "Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 3.782 ns; Loc. = LCCOMB_X21_Y28_N22; Fanout = 10; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|muxlut_result0w~78'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result0w~78 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/quartus/project/main_state_machine/db/mux_hib.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(2.828 ns) 8.303 ns VGA_B\[4\] 5 PIN PIN_J10 0 " "Info: 5: + IC(1.693 ns) + CELL(2.828 ns) = 8.303 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'VGA_B\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result0w~78 VGA_B[4] } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.210 ns ( 50.70 % ) " "Info: Total cell delay = 4.210 ns ( 50.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.093 ns ( 49.30 % ) " "Info: Total interconnect delay = 4.093 ns ( 49.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.303 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result0w~78 VGA_B[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.303 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result0w~78 VGA_B[4] } { 0.000ns 1.489ns 0.647ns 0.264ns 1.693ns } { 0.088ns 0.436ns 0.420ns 0.438ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 } { 0.000ns 1.091ns 0.941ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.303 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result0w~78 VGA_B[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.303 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a3 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~39 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result0w~78 VGA_B[4] } { 0.000ns 1.489ns 0.647ns 0.264ns 1.693ns } { 0.088ns 0.436ns 0.420ns 0.438ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 11:32:00 2008 " "Info: Processing ended: Tue Nov 11 11:32:00 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
