$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module strategy_pattern_testbench $end
  $scope module unnamedblk1 $end
   $var wire 1 # match $end
   $scope module unnamedblk2 $end
    $var wire 32 $ i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module unnamedblk3 $end
   $var wire 1 % match $end
   $scope module unnamedblk4 $end
    $var wire 32 & i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module unnamedblk5 $end
   $var wire 1 ' match $end
   $scope module unnamedblk6 $end
    $var wire 32 ( i [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000000000000000000000000000000 $
0%
b00000000000000000000000000000000 &
0'
b00000000000000000000000000000000 (
#1
1#
b00000000000000000000000000001000 $
1%
b00000000000000000000000000001000 &
1'
b00000000000000000000000000000101 (
