// Seed: 2054824092
module module_0 (
    input wor id_0,
    input wand id_1,
    output supply0 id_2,
    input supply1 id_3#(
        .id_14(-1),
        .id_15(1)
    ),
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8
    , id_16 = 1,
    input wor id_9,
    input uwire id_10,
    input wand id_11,
    input tri id_12
);
  logic id_17 = -1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd39
) (
    output tri0 id_0[id_6 : -1],
    input wor id_1,
    output wand id_2,
    output wand id_3,
    inout uwire id_4,
    input uwire id_5,
    output wire _id_6,
    input tri id_7,
    output supply0 id_8,
    input wire id_9,
    input tri id_10,
    output tri id_11
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_0,
      id_9,
      id_7,
      id_11,
      id_10,
      id_8,
      id_10,
      id_10,
      id_10,
      id_9,
      id_5
  );
  assign id_3 = id_10;
endmodule
