0.7
2020.2
Oct 13 2023
20:21:30
/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sim_1/new/tb_main.v,1713360785,vhdl,,,,cfg_tb_top;tb_top,,,,,,,,
/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/7seg-decoder.vhd,1710950805,vhdl,,,,bin2seg,,,,,,,,
/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/clock.vhd,1710349819,vhdl,,,,clock_enable,,,,,,,,
/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd,1712763542,vhdl,,,,counter,,,,,,,,
/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd,1713360600,vhdl,,,,top,,,,,,,,
/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd,1712762938,vhdl,,,,stepper,,,,,,,,
/home/vega/projects/vutbr/lab2/lab_2/lab_2.srcs/sim_1/new/tb_main.v,1707929653,vhdl,,,,cfg_tb_compare_2bit;tb_compare_2bit,,,,,,,,
/home/vega/projects/vutbr/lab2/lab_2/lab_2.srcs/sources_1/new/main.vhd,1707929826,vhdl,,,,compare_2bit,,,,,,,,
/home/vega/projects/vutbr/lab3/lab_3/lab_3.srcs/sources_1/new/main.vhd,1708527452,vhdl,,,,p_7seg_decoder,,,,,,,,
