// Seed: 2406048962
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    output tri0 id_2,
    output tri  id_3
);
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    output uwire id_4,
    output supply1 id_5,
    output wor id_6,
    output logic id_7,
    input tri0 id_8,
    output wire id_9,
    input logic id_10,
    output wor id_11,
    output wire id_12,
    output tri1 id_13,
    input supply0 id_14,
    input wand id_15
);
  always @(posedge 1) begin
    id_7 <= id_10;
    wait (1);
  end
  nand (id_5, id_10, id_1, id_8, id_15, id_14);
  module_0(
      id_6, id_14, id_2, id_5
  );
endmodule
