<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (c) 2019 Microchip Technology Inc.
 SPDX-License-Identifier: Apache-2.0
 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at
 http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->

<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="0.6" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
<file timestamp="2021-04-13T11:18:10Z" />
<variants>
   <variant package="UQFN64" pinout="UQFN64" speedmax="25000000" tempmax="125" tempmin="-40" vccmax="3.6" vccmin="2" />
   <variant package="TQFP64" pinout="TQFP64" speedmax="25000000" tempmax="125" tempmin="-40" vccmax="3.6" vccmin="2" />
</variants>
<pinouts />
<devices>
   <device architecture="MIPS" family="PIC32MM1387" name="PIC32MM0064GPM064" series="PIC32MM">
      <address-spaces>
         <address-space endianness="little" id="base" name="base" size="0x100000000" start="0">
            <memory-segment exec="" name="emulation" rw="" size="0x100000" start="0xff300000" type="" />
            <memory-segment exec="" name="devid" rw="" size="0x4" start="0xbf803660" type="" />
            <memory-segment exec="" name="code" rw="" size="0x10000" start="0x1d000000" type="" />
            <memory-segment exec="" name="bootconfig" rw="" size="0x1700" start="0x1fc00000" type="" />
            <memory-segment exec="" name="altconfig" rw="" size="0x28" start="0x1fc01740" type="" />
            <memory-segment exec="" name="kseg0_data_mem" rw="" size="0x4000" start="0x0" type="" />
            <memory-segment exec="" name="periph0" rw="" size="0x8000" start="0x1f800000" type="" />
            <memory-segment exec="" name="periph1" rw="" size="0x8000" start="0x1f808000" type="" />
            <memory-segment exec="" name="UDIDx" rw="" size="0x14" start="0x1FC41840" type="" />
         </address-space>
         <address-space endianness="" id="config" name="config" size="0x28" start="0x1fc017c0" />
      </address-spaces>
      <property-groups>
         <property-group name="SIGNATURES">
            <property name="JTAGID" value="" />
            <property name="CHIPID_CIDR" value="" />
            <property name="CHIPID_EXID" value="" />
         </property-group>
      </property-groups>
      <parameters>
         <param caption="Number of interrupt priority levels" name="__INT_PRIO_LEVELS" value="7" />
         <param caption="Number of interrupt subpriority levels" name="__INT_SUBPRIO_LEVELS" value="4" />
         <param caption="Number of interrupt shadow register sets" name="__INT_NUM_SHADOW_SETS" value="1" />
         <param caption="System Clock Default Frequency" name="__SYS_DEF_FREQ" value="24000000" />
         <param caption="Peripheral Bus Default Clock Frequency" name="__PB_DEF_FREQ" value="24000000" />
         <param caption="Reference Clock 1 Default Clock Frequency" name="__REFCLK1_DEF_FREQ" value="24000000" />
         <param caption="Primary Oscillator Input Default Frequency" name="__POSC_DEF_FREQ" value="8000000" />
         <param caption="Secondary Oscillator Input Default Frequency" name="__SOSC_DEF_FREQ" value="32768" />
         <param caption="Peripheral Bus Default Divider Value" name="__PB_DEF_DIV" value="1" />
         <param caption="Number of DMA Channels" name="__NUM_DMA_CHANNELS" value="4" />
         <param caption="Number of Comparator Channels" name="__NUM_CMP_CHANNELS" value="3" />
         <param caption="DAC resolution in bits" name="__DAC_RESOLUTION" value="5" />
         <param caption="Number of ADC Pins" name="__NUM_ADC_PINS" value="20" />
      </parameters>
      <peripherals>
         <module id="02805" name="ADC" version="">
            <instance name="ADC">
               <register-group address-space="periph0" name="ADC" name-in-module="ADC" offset="0x1f802100" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01512" name="CCP" version="">
            <instance name="CCP1">
               <register-group address-space="periph0" name="CCP" name-in-module="CCP" offset="0x1f800100" />
               <parameters>
                  <param name="MCCP_PRESENT" value="1" caption="Extended PWM features" />
               </parameters>
            </instance>
            <instance name="CCP2">
               <parameters>
                  <param name="MCCP_PRESENT" value="1" caption="Extended PWM features" />
               </parameters>
            </instance>
            <instance name="CCP3">
               <parameters>
                  <param name="MCCP_PRESENT" value="1" caption="Extended PWM features" />
               </parameters>
            </instance>
            <instance name="CCP4">
               <parameters>
                  <param name="MCCP_PRESENT" value="0" caption="Extended PWM features" />
               </parameters>
            </instance>
            <instance name="CCP5">
               <parameters>
                  <param name="MCCP_PRESENT" value="0" caption="Extended PWM features" />
               </parameters>
            </instance>
            <instance name="CCP6">
               <parameters>
                  <param name="MCCP_PRESENT" value="0" caption="Extended PWM features" />
               </parameters>
            </instance>
            <instance name="CCP7">
               <parameters>
                  <param name="MCCP_PRESENT" value="0" caption="Extended PWM features" />
               </parameters>
            </instance>
            <instance name="CCP8">
               <parameters>
                  <param name="MCCP_PRESENT" value="0" caption="Extended PWM features" />
               </parameters>
            </instance>
            <instance name="CCP9">
               <parameters>
                  <param name="MCCP_PRESENT" value="0" caption="Extended PWM features" />
               </parameters>
            </instance>
         </module>
         <module id="01445" name="CDAC" version="">
            <instance name="CDAC1">
               <register-group address-space="periph0" name="CDAC" name-in-module="CDAC" offset="0x1f802380" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02922" name="CFG" version="">
            <instance name="CFG">
               <register-group address-space="periph0" name="CFG" name-in-module="CFG" offset="0x1f802910" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01577" name="CLC" version="">
            <instance name="CLC1">
               <register-group address-space="periph0" name="CLC" name-in-module="CLC" offset="0x1f802480" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="CLC2">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="CLC3">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="CLC4">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01427" name="CMP" version="">
            <instance name="CMP">
               <register-group address-space="periph0" name="CMP" name-in-module="CMP" offset="0x1f802300" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="00000" name="CORE" version="">
            <instance name="CORE">
               <register-group address-space="" name="CORE" name-in-module="CORE" offset="0x0" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02823" name="CRU" version="">
            <instance name="CRU">
               <register-group address-space="periph0" name="CRU" name-in-module="CRU" offset="0x1f802680" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="00735" name="DMAC" version="">
            <instance name="DMAC">
               <register-group address-space="periph1" name="DMAC" name-in-module="DMAC" offset="0x1f808900" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02922" name="FUSECONFIG" version="">
            <instance name="FUSECONFIG">
               <register-group address-space="config" name="FUSECONFIG" name-in-module="FUSECONFIG" offset="0x1fc017c0" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02922" name="GPIO" version="">
            <instance name="GPIO">
               <register-group address-space="periph0" name="GPIO" name-in-module="GPIO" offset="0x1f802910" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02511" name="HLVD" version="">
            <instance name="HLVD">
               <register-group address-space="periph0" name="HLVD" name-in-module="HLVD" offset="0x1f802920" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01441" name="I2C" version="">
            <instance name="I2C1">
               <register-group address-space="periph0" name="I2C" name-in-module="I2C" offset="0x1f801500" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="I2C2">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="I2C3">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02922" name="INT" version="">
            <instance name="INT">
               <register-group address-space="periph0" name="INT" name-in-module="INT" offset="0x1f802910" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02695" name="NVM" version="">
            <instance name="NVM">
               <register-group address-space="periph0" name="NVM" name-in-module="NVM" offset="0x1f802930" />
               <parameters>
                  <param name="PAGE_SIZE" value="2048" />
                  <param name="ROW_SIZE" value="256" />
               </parameters>
            </instance>
         </module>
         <module id="02823" name="RCON" version="">
            <instance name="RCON">
               <register-group address-space="periph0" name="RCON" name-in-module="RCON" offset="0x1f802680" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02050" name="RTCC" version="">
            <instance name="RTCC">
               <register-group address-space="periph0" name="RTCC" name-in-module="RTCC" offset="0x1f800000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01329" name="SPI" version="">
            <instance name="SPI1">
               <register-group address-space="periph1" name="SPI" name-in-module="SPI" offset="0x1f808100" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="SPI2">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="SPI3">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02141" name="TMR1" version="">
            <instance name="TMR1">
               <register-group address-space="periph1" name="TMR1" name-in-module="TMR1" offset="0x1f808000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="00745" name="TMR" version="">
            <instance name="TMR2">
               <register-group address-space="periph1" name="TMR" name-in-module="TMR" offset="0x1f808040" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="TMR3">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02478" name="UART" version="">
            <instance name="UART1">
               <register-group address-space="periph0" name="UART" name-in-module="UART" offset="0x1f801800" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="UART2">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="UART3">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02610" name="UDID" version="">
            <instance name="UDID">
               <register-group address-space="UDIDx" name="UDID" name-in-module="UDID" offset="0x1fc41840" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02813" name="USB" version="">
            <instance name="USB">
               <register-group address-space="periph1" name="USB" name-in-module="USB" offset="0x1f808440" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02674" name="WDT" version="">
            <instance name="WDT">
               <register-group address-space="periph0" name="WDT" name-in-module="WDT" offset="0x1f803990" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
      </peripherals>
      <interrupts>
         <interrupt caption="Core Timer" index="0" name="CORE_TIMER" />
         <interrupt caption="Core Software 0" index="1" name="CORE_SOFTWARE_0" />
         <interrupt caption="Core Software 1" index="2" name="CORE_SOFTWARE_1" />
         <interrupt caption="External 0" index="3" name="EXTERNAL_0" />
         <interrupt caption="External 1" index="4" name="EXTERNAL_1" />
         <interrupt caption="External 2" index="5" name="EXTERNAL_2" />
         <interrupt caption="External 3" index="6" name="EXTERNAL_3" />
         <interrupt caption="External 4" index="7" name="EXTERNAL_4" />
         <interrupt caption="PORT A Change Notification" index="8" name="CHANGE_NOTICE_A" />
         <interrupt caption="PORT B Change Notification" index="9" name="CHANGE_NOTICE_B" />
         <interrupt caption="PORT C Change Notification" index="10" name="CHANGE_NOTICE_C" />
         <interrupt caption="PORT D Change Notification" index="11" name="CHANGE_NOTICE_D" />
         <interrupt caption="Timer 1" index="17" name="TIMER_1" />
         <interrupt caption="Timer 2" index="18" name="TIMER_2" />
         <interrupt caption="Timer 3" index="19" name="TIMER_3" />
         <interrupt caption="Comparator 1" index="23" name="COMPARATOR_1" />
         <interrupt caption="Comparator 2" index="24" name="COMPARATOR_2" />
         <interrupt caption="Comparator 3" index="25" name="COMPARATOR_3" />
         <interrupt caption="USB" index="29" name="USB" />
         <interrupt caption="Real Time Clock Alarm" index="32" name="RTCC" />
         <interrupt caption="ADC Conversion Done" index="33" name="ADC" />
         <interrupt caption="HLVD" index="36" name="HLVD" />
         <interrupt caption="Logic Cell 1" index="37" name="CLC1" />
         <interrupt caption="Logic Cell 2" index="38" name="CLC2" />
         <interrupt caption="Logic Cell 3" index="39" name="CLC3" />
         <interrupt caption="Logic Cell 4" index="40" name="CLC4" />
         <interrupt caption="SPI 1 Error" index="41" name="SPI1_ERR" />
         <interrupt caption="SPI 1 Transmission" index="42" name="SPI1_TX" />
         <interrupt caption="SPI 1 Reception" index="43" name="SPI1_RX" />
         <interrupt caption="SPI 2 Error" index="44" name="SPI2_ERR" />
         <interrupt caption="SPI 2 Transmission" index="45" name="SPI2_TX" />
         <interrupt caption="SPI 2 Reception" index="46" name="SPI2_RX" />
         <interrupt caption="SPI 3 Error" index="47" name="SPI3_ERR" />
         <interrupt caption="SPI 3 Transmission" index="48" name="SPI3_TX" />
         <interrupt caption="SPI 3 Reception" index="49" name="SPI3_RX" />
         <interrupt caption="UART 1 Reception" index="53" name="UART1_RX" />
         <interrupt caption="UART 1 Transmission" index="54" name="UART1_TX" />
         <interrupt caption="UART 1 Error" index="55" name="UART1_ERR" />
         <interrupt caption="UART 2 Reception" index="56" name="UART2_RX" />
         <interrupt caption="UART 2 Transmission" index="57" name="UART2_TX" />
         <interrupt caption="UART 2 Error" index="58" name="UART2_ERR" />
         <interrupt caption="UART 3 Reception" index="59" name="UART3_RX" />
         <interrupt caption="UART 3 Transmission" index="60" name="UART3_TX" />
         <interrupt caption="UART 3 Error" index="61" name="UART3_ERR" />
         <interrupt caption="I2C 1 Slave" index="65" name="I2C1_SLAVE" />
         <interrupt caption="I2C 1 Master" index="66" name="I2C1_MASTER" />
         <interrupt caption="I2C 1 Bus Collision" index="67" name="I2C1_BUS" />
         <interrupt caption="I2C 2 Slave" index="68" name="I2C2_SLAVE" />
         <interrupt caption="I2C 2 Master" index="69" name="I2C2_MASTER" />
         <interrupt caption="I2C 2 Bus Collision" index="70" name="I2C2_BUS" />
         <interrupt caption="I2C 3 Slave" index="71" name="I2C3_SLAVE" />
         <interrupt caption="I2C 3 Master" index="72" name="I2C3_MASTER" />
         <interrupt caption="I2C 3 Bus Collision" index="73" name="I2C3_BUS" />
         <interrupt caption="CCP 1 Input Capture or Output Compare" index="74" name="CCP1" />
         <interrupt caption="CCP 1 Timer" index="75" name="CCT1" />
         <interrupt caption="CCP 2 Input Capture or Output Compare" index="76" name="CCP2" />
         <interrupt caption="CCP 2 Timer" index="77" name="CCT2" />
         <interrupt caption="CCP 3 Input Capture or Output Compare" index="78" name="CCP3" />
         <interrupt caption="CCP 3 Timer" index="79" name="CCT3" />
         <interrupt caption="CCP 4 Input Capture or Output Compare" index="80" name="CCP4" />
         <interrupt caption="CCP 4 Timer" index="81" name="CCT4" />
         <interrupt caption="CCP 5 Input Capture or Output Compare" index="82" name="CCP5" />
         <interrupt caption="CCP 5 Timer" index="83" name="CCT5" />
         <interrupt caption="CCP 6 Input Capture or Output Compare" index="84" name="CCP6" />
         <interrupt caption="CCP 6 Timer" index="85" name="CCT6" />
         <interrupt caption="CCP 7 Input Capture or Output Compare" index="86" name="CCP7" />
         <interrupt caption="CCP 7 Timer" index="87" name="CCT7" />
         <interrupt caption="CCP 8 Input Capture or Output Compare" index="88" name="CCP8" />
         <interrupt caption="CCP 8 Timer" index="89" name="CCT8" />
         <interrupt caption="CCP 9 Input Capture or Output Compare" index="90" name="CCP9" />
         <interrupt caption="CCP 9 Timer" index="91" name="CCT9" />
         <interrupt caption="FRC Tune" index="92" name="FRC_TUNE" />
         <interrupt caption="NVM Program or Erase Complete" index="94" name="NVM" />
         <interrupt caption="Core Performance Counter" index="95" name="PERFORMANCE_COUNTER" />
         <interrupt caption="ECC Single Bit error" index="97" name="ECCSB_ERR" />
         <interrupt caption="DMA channel 0" index="98" name="DMA0" />
         <interrupt caption="DMA channel 1" index="99" name="DMA1" />
         <interrupt caption="DMA channel 2" index="100" name="DMA2" />
         <interrupt caption="DMA channel 3" index="101" name="DMA3" />
      </interrupts>
      <interfaces>
         <interface name="JTAG" type="samjtag" />
         <interface name="SWD" type="swd" />
      </interfaces>
   </device>
</devices>
<modules>
   <module caption="" id="02805" name="ADC" version="">
      <register-group name="ADC">
         <register caption="" name="ADC1BUF0" offset="0x0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF0" />
         </register>
         <register caption="" name="ADC1BUF1" offset="0x10" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF1" />
         </register>
         <register caption="" name="ADC1BUF2" offset="0x20" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF2" />
         </register>
         <register caption="" name="ADC1BUF3" offset="0x30" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF3" />
         </register>
         <register caption="" name="ADC1BUF4" offset="0x40" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF4" />
         </register>
         <register caption="" name="ADC1BUF5" offset="0x50" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF5" />
         </register>
         <register caption="" name="ADC1BUF6" offset="0x60" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF6" />
         </register>
         <register caption="" name="ADC1BUF7" offset="0x70" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF7" />
         </register>
         <register caption="" name="ADC1BUF8" offset="0x80" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF8" />
         </register>
         <register caption="" name="ADC1BUF9" offset="0x90" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF9" />
         </register>
         <register caption="" name="ADC1BUF10" offset="0xa0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF10" />
         </register>
         <register caption="" name="ADC1BUF11" offset="0xb0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF11" />
         </register>
         <register caption="" name="ADC1BUF12" offset="0xc0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF12" />
         </register>
         <register caption="" name="ADC1BUF13" offset="0xd0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF13" />
         </register>
         <register caption="" name="ADC1BUF14" offset="0xe0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF14" />
         </register>
         <register caption="" name="ADC1BUF15" offset="0xf0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF15" />
         </register>
         <register caption="" name="ADC1BUF16" offset="0x100" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF16" />
         </register>
         <register caption="" name="ADC1BUF17" offset="0x110" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF17" />
         </register>
         <register caption="" name="ADC1BUF18" offset="0x120" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF18" />
         </register>
         <register caption="" name="ADC1BUF19" offset="0x130" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF19" />
         </register>
         <register caption="" name="ADC1BUF20" offset="0x140" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF20" />
         </register>
         <register caption="" name="ADC1BUF21" offset="0x150" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="ADC1BUF21" />
         </register>
         <register caption="ADC Control Register 1" name="AD1CON1" initval="0x0" offset="0x160" rw="RW" size="4">
            <bitfield caption="Analog-to-Digital Conversion Status bit" mask="0x00000001" name="DONE" values="AD1CON1__DONE" />
            <bitfield caption="ADC Sample Enable bit" mask="0x00000002" name="SAMP" values="AD1CON1__SAMP" />
            <bitfield caption="ADC Sample Auto-Start bit" mask="0x00000004" name="ASAM" values="AD1CON1__ASAM" />
            <bitfield caption="ADC Operation Mode" mask="0x00000008" name="MODE12" values="AD1CON1__MODE12" />
            <bitfield caption="Conversion Trigger Source Select bits" mask="0x000000F0" name="SSRC" values="AD1CON1__SSRC" />
            <bitfield caption="Data Output Format bits" mask="0x00000700" name="FORM" values="AD1CON1__FORM" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="AD1CON1__SIDL" />
            <bitfield caption="ADC Operating Mode bit" mask="0x00008000" name="ON" values="AD1CON1__ON" />
         </register>
         <register caption="" name="AD1CON2" initval="0x0" offset="0x170" rw="RW" size="4">
            <bitfield caption="ADC Result Buffer Mode Select bit" mask="0x00000002" name="BUFM" values="AD1CON2__BUFM" />
            <bitfield caption="Sample/Convert Sequences Per Interrupt Selection bits" mask="0x0000007C" name="SMPI" values="AD1CON2__SMPI" />
            <bitfield caption="Buffer Fill Status bit" mask="0x00000080" name="BUFS" values="AD1CON2__BUFS" />
            <bitfield caption="Input Scan Select bit" mask="0x00000400" name="CSCNA" values="AD1CON2__CSCNA" />
            <bitfield caption="" mask="0x00000800" name="BUFREGEN" />
            <bitfield caption="Input Offset Calibration Mode Select bit" mask="0x00001000" name="OFFCAL" values="AD1CON2__OFFCAL" />
            <bitfield caption="Voltage Reference Configuration bits" mask="0x0000E000" name="VCFG" values="AD1CON2__VCFG" />
         </register>
         <register caption="" name="AD1CON3" offset="0x180" rw="RW" size="4">
            <bitfield caption="ADC Conversion Clock Select bits" mask="0x000000FF" name="ADCS" values="AD1CON3__ADCS" />
            <bitfield caption="Auto-Sample Time bits" mask="0x00001F00" name="SAMC" values="AD1CON3__SAMC" />
            <bitfield caption="Extended Sampling Time bit" mask="0x00004000" name="EXTSAM" values="AD1CON3__EXTSAM" />
            <bitfield caption="ADC Conversion Clock Source bit" mask="0x00008000" name="ADRC" values="AD1CON3__ADRC" />
         </register>
         <register caption="" name="AD1CHS" offset="0x190" rw="RW" size="4">
            <bitfield caption="Positive Input Select bits" mask="0x0000001F" name="CH0SA" values="AD1CHS__CH0SA" />
            <bitfield caption="Negative Input Select bit" mask="0x000000E0" name="CH0NA" values="AD1CHS__CH0NA" />
         </register>
         <register caption="" name="AD1CSS" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="AN0 Pin Scan Selection bits" mask="0x00000001" name="CSS0" values="AD1CSS__CSS0" />
            <bitfield caption="AN1 Pin Scan Selection bits" mask="0x00000002" name="CSS1" values="AD1CSS__CSS1" />
            <bitfield caption="AN2 Pin Scan Selection bits" mask="0x00000004" name="CSS2" values="AD1CSS__CSS2" />
            <bitfield caption="AN3 Pin Scan Selection bits" mask="0x00000008" name="CSS3" values="AD1CSS__CSS3" />
            <bitfield caption="AN4 Pin Scan Selection bits" mask="0x00000010" name="CSS4" values="AD1CSS__CSS4" />
            <bitfield caption="AN5 Pin Scan Selection bits" mask="0x00000020" name="CSS5" values="AD1CSS__CSS5" />
            <bitfield caption="AN6 Pin Scan Selection bits" mask="0x00000040" name="CSS6" values="AD1CSS__CSS6" />
            <bitfield caption="AN7 Pin Scan Selection bits" mask="0x00000080" name="CSS7" values="AD1CSS__CSS7" />
            <bitfield caption="AN8 Pin Scan Selection bits" mask="0x00000100" name="CSS8" values="AD1CSS__CSS8" />
            <bitfield caption="AN9 Pin Scan Selection bits" mask="0x00000200" name="CSS9" values="AD1CSS__CSS9" />
            <bitfield caption="AN10 Pin Scan Selection bits" mask="0x00000400" name="CSS10" values="AD1CSS__CSS10" />
            <bitfield caption="AN11 Pin Scan Selection bits" mask="0x00000800" name="CSS11" values="AD1CSS__CSS11" />
            <bitfield caption="AN12 Pin Scan Selection bits" mask="0x00001000" name="CSS12" values="AD1CSS__CSS12" />
            <bitfield caption="AN13 Pin Scan Selection bits" mask="0x00002000" name="CSS13" values="AD1CSS__CSS13" />
            <bitfield caption="AN14 Pin Scan Selection bits" mask="0x00004000" name="CSS14" values="AD1CSS__CSS14" />
            <bitfield caption="AN15 Pin Scan Selection bits" mask="0x00008000" name="CSS15" values="AD1CSS__CSS15" />
            <bitfield caption="AN16 Pin Scan Selection bits" mask="0x00010000" name="CSS16" values="AD1CSS__CSS16" />
            <bitfield caption="AN17 Pin Scan Selection bits" mask="0x00020000" name="CSS17" values="AD1CSS__CSS17" />
            <bitfield caption="AN18 Pin Scan Selection bits" mask="0x00040000" name="CSS18" values="AD1CSS__CSS18" />
            <bitfield caption="AN19 Pin Scan Selection bits" mask="0x00080000" name="CSS19" values="AD1CSS__CSS19" />
            <bitfield caption="VDDCORE Scan Selection bits" mask="0x08000000" name="CSS27" values="AD1CSS__CSS27" />
            <bitfield caption="VBG Scan Selection bits" mask="0x10000000" name="CSS28" values="AD1CSS__CSS28" />
            <bitfield caption="AVSS Scan Selection bits" mask="0x20000000" name="CSS29" values="AD1CSS__CSS29" />
            <bitfield caption="AVDD Scan Selection bits" mask="0x40000000" name="CSS30" values="AD1CSS__CSS30" />
         </register>
         <register caption="" name="AD1CON5" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="Compare mode bits" mask="0x00000003" name="CM" values="AD1CON5__CM" />
            <bitfield caption="" mask="0x0000000C" name="WM" />
            <bitfield caption="" mask="0x00000300" name="ASINT" />
            <bitfield caption="" mask="0x00001000" name="BGREQ" />
            <bitfield caption="" mask="0x00004000" name="LPEN" />
            <bitfield caption="" mask="0x00008000" name="ASEN" />
         </register>
         <register caption="" name="AD1CHIT" offset="0x1d0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CHH0" />
            <bitfield caption="" mask="0x00000002" name="CHH1" />
            <bitfield caption="" mask="0x00000004" name="CHH2" />
            <bitfield caption="" mask="0x00000008" name="CHH3" />
            <bitfield caption="" mask="0x00000010" name="CHH4" />
            <bitfield caption="" mask="0x00000020" name="CHH5" />
            <bitfield caption="" mask="0x00000040" name="CHH6" />
            <bitfield caption="" mask="0x00000080" name="CHH7" />
            <bitfield caption="" mask="0x00000100" name="CHH8" />
            <bitfield caption="" mask="0x00000200" name="CHH9" />
            <bitfield caption="" mask="0x00000400" name="CHH10" />
            <bitfield caption="" mask="0x00000800" name="CHH11" />
            <bitfield caption="" mask="0x00001000" name="CHH12" />
            <bitfield caption="" mask="0x00002000" name="CHH13" />
            <bitfield caption="" mask="0x00004000" name="CHH14" />
            <bitfield caption="" mask="0x00008000" name="CHH15" />
            <bitfield caption="" mask="0x00010000" name="CHH16" />
            <bitfield caption="" mask="0x00020000" name="CHH17" />
            <bitfield caption="" mask="0x00040000" name="CHH18" />
            <bitfield caption="" mask="0x00080000" name="CHH19" />
         </register>
      </register-group>
      <value-group caption="Analog-to-Digital Conversion Status bit" name="AD1CON1__DONE">
         <value caption="Analog-to-digital conversion is done" name="" value="0x1" />
         <value caption="Analog-to-digital conversion is not done or has not started" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Sample Enable bit" name="AD1CON1__SAMP">
         <value caption="The ADC sample and hold amplifier is sampling" name="" value="0x1" />
         <value caption="The ADC sample/hold amplifier is holding" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Sample Auto-Start bit" name="AD1CON1__ASAM">
         <value caption="Sampling begins immediately after last conversion completes; SAMP bit is automatically set." name="" value="0x1" />
         <value caption="Sampling begins when SAMP bit is set" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Operation Mode" name="AD1CON1__MODE12">
         <value caption="12-bit ADC operation" name="" value="0x1" />
         <value caption="10-bit ADC operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Trigger Source Select bits" name="AD1CON1__SSRC">
         <value caption="CLC2 module event ends sampling and starts conversion" name="" value="0xf" />
         <value caption="CLC1 module event ends sampling and starts conversion" name="" value="0xe" />
         <value caption="SCCP6 module event ends sampling and starts conversion" name="" value="0xd" />
         <value caption="SCCP5 module event ends sampling and starts conversion" name="" value="0xc" />
         <value caption="SCCP4 module event ends sampling and starts conversion" name="" value="0xb" />
         <value caption="MCCP3 module event ends sampling and starts conversion" name="" value="0xa" />
         <value caption="MCCP2 module event ends sampling and starts conversion" name="" value="0x9" />
         <value caption="MCCP1 module event ends sampling and starts conversion" name="" value="0x8" />
         <value caption="Internal counter ends sampling and starts conversion (auto convert)" name="" value="0x7" />
         <value caption="Timer1 period match ends sampling and starts conversion (can trigger during Sleep mode)" name="" value="0x6" />
         <value caption="Timer1 period match ends sampling and starts conversion (will not trigger during Sleep mode)" name="" value="0x5" />
         <value caption="Timer 3 period match ends sampling and starts conversion" name="" value="0x2" />
         <value caption="Active transition on INT0 pin ends sampling and starts conversion" name="" value="0x1" />
         <value caption="Clearing SAMP bit ends sampling and starts conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Output Format bits" name="AD1CON1__FORM">
         <value caption="Signed Fractional 16-bit" name="" value="0x3" />
         <value caption="Fractional 16-bit" name="" value="0x2" />
         <value caption="Signed Integer 16-bit" name="" value="0x1" />
         <value caption="Integer 16-bit" name="" value="0x0" />
         <value caption="Signed Fractional 32-bit" name="" value="0x7" />
         <value caption="Fractional 32-bit" name="" value="0x6" />
         <value caption="Signed Integer 32-bit" name="" value="0x5" />
         <value caption="Integer 32-bit" name="" value="0x4" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="AD1CON1__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Operating Mode bit" name="AD1CON1__ON">
         <value caption="ADC module is operating" name="" value="0x1" />
         <value caption="ADC module is not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Result Buffer Mode Select bit" name="AD1CON2__BUFM">
         <value caption="Buffer configured as two 11-word buffers ADC1BUF10-ADC1BUF0 / ADC1BUF21-ADCBUF11" name="" value="0x1" />
         <value caption="Buffer configured as one 22-word buffer ADC1BUF21-ADC1BUF0" name="" value="0x0" />
      </value-group>
      <value-group caption="Sample/Convert Sequences Per Interrupt Selection bits" name="AD1CON2__SMPI">
         <value caption="Interrupts at the completion of conversion for each 16th sample/convert sequence" name="" value="0xf" />
         <value caption="Interrupts at the completion of conversion for each 15th sample/convert sequence" name="" value="0xe" />
         <value caption="Interrupts at the completion of conversion for each 14th sample/convert sequence" name="" value="0xd" />
         <value caption="Interrupts at the completion of conversion for each 13th sample/convert sequence" name="" value="0xc" />
         <value caption="Interrupts at the completion of conversion for each 12th sample/convert sequence" name="" value="0xb" />
         <value caption="Interrupts at the completion of conversion for each 11th sample/convert sequence" name="" value="0xa" />
         <value caption="Interrupts at the completion of conversion for each 10th sample/convert sequence" name="" value="0x9" />
         <value caption="Interrupts at the completion of conversion for each 9th sample/convert sequence" name="" value="0x8" />
         <value caption="Interrupts at the completion of conversion for each 8th sample/convert sequence" name="" value="0x7" />
         <value caption="Interrupts at the completion of conversion for each 7th sample/convert sequence" name="" value="0x6" />
         <value caption="Interrupts at the completion of conversion for each 6th sample/convert sequence" name="" value="0x5" />
         <value caption="Interrupts at the completion of conversion for each 5th sample/convert sequence" name="" value="0x4" />
         <value caption="Interrupts at the completion of conversion for each 4th sample/convert sequence" name="" value="0x3" />
         <value caption="Interrupts at the completion of conversion for each 3rd sample/convert sequence" name="" value="0x2" />
         <value caption="Interrupts at the completion of conversion for each 2nd sample/convert sequence" name="" value="0x1" />
         <value caption="Interrupts at the completion of conversion for each sample/convert sequence" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Fill Status bit" name="AD1CON2__BUFS">
         <value caption="ADC is currently filling buffer 11-21; user should access data in 0-10" name="" value="0x1" />
         <value caption="ADC is currently filling buffer 0-10; user should access data in 11-21" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Scan Select bit" name="AD1CON2__CSCNA">
         <value caption="Scan inputs" name="" value="0x1" />
         <value caption="Do not scan inputs" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Offset Calibration Mode Select bit" name="AD1CON2__OFFCAL">
         <value caption="Enable Offset Calibration mode; Positive and negative inputs of the sample and hold amplifier are connected to negative reference" name="" value="0x1" />
         <value caption="Disable Offset Calibration mode; The inputs to the sample and hold amplifier are controlled by AD1CHS or AD1CSS" name="" value="0x0" />
      </value-group>
      <value-group caption="Voltage Reference Configuration bits" name="AD1CON2__VCFG">
         <value caption="VREFH is AVDD and VREFL is AVSS" name="" value="0x0" />
         <value caption="VREFH is External VREF + pin and VREFL is AVSS" name="" value="0x2" />
         <value caption="VREFH is AVDD and VREFL is External VREF- pin" name="" value="0x1" />
         <value caption="VREFH is External VREF+ pin and VREFL is External VREF- pin" name="" value="0x3" />
      </value-group>
      <value-group caption="ADC Conversion Clock Select bits" name="AD1CON3__ADCS">
         <value caption="510*TPB" name="" value="0xff" />
         <value caption="508*TPB" name="" value="0xfe" />
         <value caption="506*TPB" name="" value="0xfd" />
         <value caption="504*TPB" name="" value="0xfc" />
         <value caption="502*TPB" name="" value="0xfb" />
         <value caption="500*TPB" name="" value="0xfa" />
         <value caption="498*TPB" name="" value="0xf9" />
         <value caption="496*TPB" name="" value="0xf8" />
         <value caption="494*TPB" name="" value="0xf7" />
         <value caption="492*TPB" name="" value="0xf6" />
         <value caption="490*TPB" name="" value="0xf5" />
         <value caption="488*TPB" name="" value="0xf4" />
         <value caption="486*TPB" name="" value="0xf3" />
         <value caption="484*TPB" name="" value="0xf2" />
         <value caption="482*TPB" name="" value="0xf1" />
         <value caption="480*TPB" name="" value="0xf0" />
         <value caption="478*TPB" name="" value="0xef" />
         <value caption="476*TPB" name="" value="0xee" />
         <value caption="474*TPB" name="" value="0xed" />
         <value caption="472*TPB" name="" value="0xec" />
         <value caption="470*TPB" name="" value="0xeb" />
         <value caption="468*TPB" name="" value="0xea" />
         <value caption="466*TPB" name="" value="0xe9" />
         <value caption="464*TPB" name="" value="0xe8" />
         <value caption="462*TPB" name="" value="0xe7" />
         <value caption="460*TPB" name="" value="0xe6" />
         <value caption="458*TPB" name="" value="0xe5" />
         <value caption="456*TPB" name="" value="0xe4" />
         <value caption="454*TPB" name="" value="0xe3" />
         <value caption="452*TPB" name="" value="0xe2" />
         <value caption="450*TPB" name="" value="0xe1" />
         <value caption="448*TPB" name="" value="0xe0" />
         <value caption="446*TPB" name="" value="0xdf" />
         <value caption="444*TPB" name="" value="0xde" />
         <value caption="442*TPB" name="" value="0xdd" />
         <value caption="440*TPB" name="" value="0xdc" />
         <value caption="438*TPB" name="" value="0xdb" />
         <value caption="436*TPB" name="" value="0xda" />
         <value caption="434*TPB" name="" value="0xd9" />
         <value caption="432*TPB" name="" value="0xd8" />
         <value caption="430*TPB" name="" value="0xd7" />
         <value caption="428*TPB" name="" value="0xd6" />
         <value caption="426*TPB" name="" value="0xd5" />
         <value caption="424*TPB" name="" value="0xd4" />
         <value caption="422*TPB" name="" value="0xd3" />
         <value caption="420*TPB" name="" value="0xd2" />
         <value caption="418*TPB" name="" value="0xd1" />
         <value caption="416*TPB" name="" value="0xd0" />
         <value caption="414*TPB" name="" value="0xcf" />
         <value caption="412*TPB" name="" value="0xce" />
         <value caption="410*TPB" name="" value="0xcd" />
         <value caption="408*TPB" name="" value="0xcc" />
         <value caption="406*TPB" name="" value="0xcb" />
         <value caption="404*TPB" name="" value="0xca" />
         <value caption="402*TPB" name="" value="0xc9" />
         <value caption="400*TPB" name="" value="0xc8" />
         <value caption="398*TPB" name="" value="0xc7" />
         <value caption="396*TPB" name="" value="0xc6" />
         <value caption="394*TPB" name="" value="0xc5" />
         <value caption="392*TPB" name="" value="0xc4" />
         <value caption="390*TPB" name="" value="0xc3" />
         <value caption="388*TPB" name="" value="0xc2" />
         <value caption="386*TPB" name="" value="0xc1" />
         <value caption="384*TPB" name="" value="0xc0" />
         <value caption="382*TPB" name="" value="0xbf" />
         <value caption="380*TPB" name="" value="0xbe" />
         <value caption="378*TPB" name="" value="0xbd" />
         <value caption="376*TPB" name="" value="0xbc" />
         <value caption="374*TPB" name="" value="0xbb" />
         <value caption="372*TPB" name="" value="0xba" />
         <value caption="370*TPB" name="" value="0xb9" />
         <value caption="368*TPB" name="" value="0xb8" />
         <value caption="366*TPB" name="" value="0xb7" />
         <value caption="364*TPB" name="" value="0xb6" />
         <value caption="362*TPB" name="" value="0xb5" />
         <value caption="360*TPB" name="" value="0xb4" />
         <value caption="358*TPB" name="" value="0xb3" />
         <value caption="356*TPB" name="" value="0xb2" />
         <value caption="354*TPB" name="" value="0xb1" />
         <value caption="352*TPB" name="" value="0xb0" />
         <value caption="350*TPB" name="" value="0xaf" />
         <value caption="348*TPB" name="" value="0xae" />
         <value caption="346*TPB" name="" value="0xad" />
         <value caption="344*TPB" name="" value="0xac" />
         <value caption="342*TPB" name="" value="0xab" />
         <value caption="340*TPB" name="" value="0xaa" />
         <value caption="338*TPB" name="" value="0xa9" />
         <value caption="336*TPB" name="" value="0xa8" />
         <value caption="334*TPB" name="" value="0xa7" />
         <value caption="332*TPB" name="" value="0xa6" />
         <value caption="330*TPB" name="" value="0xa5" />
         <value caption="328*TPB" name="" value="0xa4" />
         <value caption="326*TPB" name="" value="0xa3" />
         <value caption="324*TPB" name="" value="0xa2" />
         <value caption="322*TPB" name="" value="0xa1" />
         <value caption="320*TPB" name="" value="0xa0" />
         <value caption="318*TPB" name="" value="0x9f" />
         <value caption="316*TPB" name="" value="0x9e" />
         <value caption="314*TPB" name="" value="0x9d" />
         <value caption="312*TPB" name="" value="0x9c" />
         <value caption="310*TPB" name="" value="0x9b" />
         <value caption="308*TPB" name="" value="0x9a" />
         <value caption="306*TPB" name="" value="0x99" />
         <value caption="304*TPB" name="" value="0x98" />
         <value caption="302*TPB" name="" value="0x97" />
         <value caption="300*TPB" name="" value="0x96" />
         <value caption="298*TPB" name="" value="0x95" />
         <value caption="296*TPB" name="" value="0x94" />
         <value caption="294*TPB" name="" value="0x93" />
         <value caption="292*TPB" name="" value="0x92" />
         <value caption="290*TPB" name="" value="0x91" />
         <value caption="288*TPB" name="" value="0x90" />
         <value caption="286*TPB" name="" value="0x8f" />
         <value caption="284*TPB" name="" value="0x8e" />
         <value caption="282*TPB" name="" value="0x8d" />
         <value caption="280*TPB" name="" value="0x8c" />
         <value caption="278*TPB" name="" value="0x8b" />
         <value caption="276*TPB" name="" value="0x8a" />
         <value caption="274*TPB" name="" value="0x89" />
         <value caption="272*TPB" name="" value="0x88" />
         <value caption="270*TPB" name="" value="0x87" />
         <value caption="268*TPB" name="" value="0x86" />
         <value caption="266*TPB" name="" value="0x85" />
         <value caption="264*TPB" name="" value="0x84" />
         <value caption="262*TPB" name="" value="0x83" />
         <value caption="260*TPB" name="" value="0x82" />
         <value caption="258*TPB" name="" value="0x81" />
         <value caption="256*TPB" name="" value="0x80" />
         <value caption="254*TPB" name="" value="0x7f" />
         <value caption="252*TPB" name="" value="0x7e" />
         <value caption="250*TPB" name="" value="0x7d" />
         <value caption="248*TPB" name="" value="0x7c" />
         <value caption="246*TPB" name="" value="0x7b" />
         <value caption="244*TPB" name="" value="0x7a" />
         <value caption="242*TPB" name="" value="0x79" />
         <value caption="240*TPB" name="" value="0x78" />
         <value caption="238*TPB" name="" value="0x77" />
         <value caption="236*TPB" name="" value="0x76" />
         <value caption="234*TPB" name="" value="0x75" />
         <value caption="232*TPB" name="" value="0x74" />
         <value caption="230*TPB" name="" value="0x73" />
         <value caption="228*TPB" name="" value="0x72" />
         <value caption="226*TPB" name="" value="0x71" />
         <value caption="224*TPB" name="" value="0x70" />
         <value caption="222*TPB" name="" value="0x6f" />
         <value caption="220*TPB" name="" value="0x6e" />
         <value caption="218*TPB" name="" value="0x6d" />
         <value caption="216*TPB" name="" value="0x6c" />
         <value caption="214*TPB" name="" value="0x6b" />
         <value caption="212*TPB" name="" value="0x6a" />
         <value caption="210*TPB" name="" value="0x69" />
         <value caption="208*TPB" name="" value="0x68" />
         <value caption="206*TPB" name="" value="0x67" />
         <value caption="204*TPB" name="" value="0x66" />
         <value caption="202*TPB" name="" value="0x65" />
         <value caption="200*TPB" name="" value="0x64" />
         <value caption="198*TPB" name="" value="0x63" />
         <value caption="196*TPB" name="" value="0x62" />
         <value caption="194*TPB" name="" value="0x61" />
         <value caption="192*TPB" name="" value="0x60" />
         <value caption="190*TPB" name="" value="0x5f" />
         <value caption="188*TPB" name="" value="0x5e" />
         <value caption="186*TPB" name="" value="0x5d" />
         <value caption="184*TPB" name="" value="0x5c" />
         <value caption="182*TPB" name="" value="0x5b" />
         <value caption="180*TPB" name="" value="0x5a" />
         <value caption="178*TPB" name="" value="0x59" />
         <value caption="176*TPB" name="" value="0x58" />
         <value caption="174*TPB" name="" value="0x57" />
         <value caption="172*TPB" name="" value="0x56" />
         <value caption="170*TPB" name="" value="0x55" />
         <value caption="168*TPB" name="" value="0x54" />
         <value caption="166*TPB" name="" value="0x53" />
         <value caption="164*TPB" name="" value="0x52" />
         <value caption="162*TPB" name="" value="0x51" />
         <value caption="160*TPB" name="" value="0x50" />
         <value caption="158*TPB" name="" value="0x4f" />
         <value caption="156*TPB" name="" value="0x4e" />
         <value caption="154*TPB" name="" value="0x4d" />
         <value caption="152*TPB" name="" value="0x4c" />
         <value caption="150*TPB" name="" value="0x4b" />
         <value caption="148*TPB" name="" value="0x4a" />
         <value caption="146*TPB" name="" value="0x49" />
         <value caption="144*TPB" name="" value="0x48" />
         <value caption="142*TPB" name="" value="0x47" />
         <value caption="140*TPB" name="" value="0x46" />
         <value caption="138*TPB" name="" value="0x45" />
         <value caption="136*TPB" name="" value="0x44" />
         <value caption="134*TPB" name="" value="0x43" />
         <value caption="132*TPB" name="" value="0x42" />
         <value caption="130*TPB" name="" value="0x41" />
         <value caption="128*TPB" name="" value="0x40" />
         <value caption="126*TPB" name="" value="0x3f" />
         <value caption="124*TPB" name="" value="0x3e" />
         <value caption="122*TPB" name="" value="0x3d" />
         <value caption="120*TPB" name="" value="0x3c" />
         <value caption="118*TPB" name="" value="0x3b" />
         <value caption="116*TPB" name="" value="0x3a" />
         <value caption="114*TPB" name="" value="0x39" />
         <value caption="112*TPB" name="" value="0x38" />
         <value caption="110*TPB" name="" value="0x37" />
         <value caption="108*TPB" name="" value="0x36" />
         <value caption="106*TPB" name="" value="0x35" />
         <value caption="104*TPB" name="" value="0x34" />
         <value caption="102*TPB" name="" value="0x33" />
         <value caption="100*TPB" name="" value="0x32" />
         <value caption="98*TPB" name="" value="0x31" />
         <value caption="96*TPB" name="" value="0x30" />
         <value caption="94*TPB" name="" value="0x2f" />
         <value caption="92*TPB" name="" value="0x2e" />
         <value caption="90*TPB" name="" value="0x2d" />
         <value caption="88*TPB" name="" value="0x2c" />
         <value caption="86*TPB" name="" value="0x2b" />
         <value caption="84*TPB" name="" value="0x2a" />
         <value caption="82*TPB" name="" value="0x29" />
         <value caption="80*TPB" name="" value="0x28" />
         <value caption="78*TPB" name="" value="0x27" />
         <value caption="76*TPB" name="" value="0x26" />
         <value caption="74*TPB" name="" value="0x25" />
         <value caption="72*TPB" name="" value="0x24" />
         <value caption="70*TPB" name="" value="0x23" />
         <value caption="68*TPB" name="" value="0x22" />
         <value caption="66*TPB" name="" value="0x21" />
         <value caption="64*TPB" name="" value="0x20" />
         <value caption="62*TPB" name="" value="0x1f" />
         <value caption="60*TPB" name="" value="0x1e" />
         <value caption="58*TPB" name="" value="0x1d" />
         <value caption="56*TPB" name="" value="0x1c" />
         <value caption="54*TPB" name="" value="0x1b" />
         <value caption="52*TPB" name="" value="0x1a" />
         <value caption="50*TPB" name="" value="0x19" />
         <value caption="48*TPB" name="" value="0x18" />
         <value caption="46*TPB" name="" value="0x17" />
         <value caption="44*TPB" name="" value="0x16" />
         <value caption="42*TPB" name="" value="0x15" />
         <value caption="40*TPB" name="" value="0x14" />
         <value caption="38*TPB" name="" value="0x13" />
         <value caption="36*TPB" name="" value="0x12" />
         <value caption="34*TPB" name="" value="0x11" />
         <value caption="32*TPB" name="" value="0x10" />
         <value caption="30*TPB" name="" value="0xf" />
         <value caption="28*TPB" name="" value="0xe" />
         <value caption="26*TPB" name="" value="0xd" />
         <value caption="24*TPB" name="" value="0xc" />
         <value caption="22*TPB" name="" value="0xb" />
         <value caption="20*TPB" name="" value="0xa" />
         <value caption="18*TPB" name="" value="0x9" />
         <value caption="16*TPB" name="" value="0x8" />
         <value caption="14*TPB" name="" value="0x7" />
         <value caption="12*TPB" name="" value="0x6" />
         <value caption="10*TPB" name="" value="0x5" />
         <value caption="8*TPB" name="" value="0x4" />
         <value caption="6*TPB" name="" value="0x3" />
         <value caption="4*TPB" name="" value="0x2" />
         <value caption="2*TPB" name="" value="0x1" />
         <value caption="1*TPB" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto-Sample Time bits" name="AD1CON3__SAMC">
         <value caption="31 TAD" name="" value="0x1f" />
         <value caption="30 TAD" name="" value="0x1e" />
         <value caption="29 TAD" name="" value="0x1d" />
         <value caption="28 TAD" name="" value="0x1c" />
         <value caption="27 TAD" name="" value="0x1b" />
         <value caption="26 TAD" name="" value="0x1a" />
         <value caption="25 TAD" name="" value="0x19" />
         <value caption="24 TAD" name="" value="0x18" />
         <value caption="23 TAD" name="" value="0x17" />
         <value caption="22 TAD" name="" value="0x16" />
         <value caption="21 TAD" name="" value="0x15" />
         <value caption="20 TAD" name="" value="0x14" />
         <value caption="19 TAD" name="" value="0x13" />
         <value caption="18 TAD" name="" value="0x12" />
         <value caption="17 TAD" name="" value="0x11" />
         <value caption="16 TAD" name="" value="0x10" />
         <value caption="15 TAD" name="" value="0xf" />
         <value caption="14 TAD" name="" value="0xe" />
         <value caption="13 TAD" name="" value="0xd" />
         <value caption="12 TAD" name="" value="0xc" />
         <value caption="11 TAD" name="" value="0xb" />
         <value caption="10 TAD" name="" value="0xa" />
         <value caption="9 TAD" name="" value="0x9" />
         <value caption="8 TAD" name="" value="0x8" />
         <value caption="7 TAD" name="" value="0x7" />
         <value caption="6 TAD" name="" value="0x6" />
         <value caption="5 TAD" name="" value="0x5" />
         <value caption="4 TAD" name="" value="0x4" />
         <value caption="3 TAD" name="" value="0x3" />
         <value caption="2 TAD" name="" value="0x2" />
         <value caption="1 TAD" name="" value="0x1" />
      </value-group>
      <value-group caption="Extended Sampling Time bit" name="AD1CON3__EXTSAM">
         <value caption="ADC is still sampling after SAMP bit = 0" name="" value="0x1" />
         <value caption="ADC stops sampling when SAMP bit = 0" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Conversion Clock Source bit" name="AD1CON3__ADRC">
         <value caption="Clock derived from FRC" name="" value="0x1" />
         <value caption="Clock derived from Peripheral Bus Clock (PBCLK)" name="" value="0x0" />
      </value-group>
      <value-group caption="Positive Input Select bits" name="AD1CHS__CH0SA">
         <value caption="Positive input is AVDD" name="AVDD" value="0x1e" />
         <value caption="Positive input is AVSS" name="AVSS" value="0x1d" />
         <value caption="Positive input is Band Gape Reference (VBG)" name="VBG" value="0x1c" />
         <value caption="Positive input is VDD Core" name="VDDCORE" value="0x1b" />
         <value caption="Positive input is AN19" name="AN19" value="0x13" />
         <value caption="Positive input is AN18" name="AN18" value="0x12" />
         <value caption="Positive input is AN17" name="AN17" value="0x11" />
         <value caption="Positive input is AN16" name="AN16" value="0x10" />
         <value caption="Positive input is AN15" name="AN15" value="0xf" />
         <value caption="Positive input is AN14" name="AN14" value="0xe" />
         <value caption="Positive input is AN13" name="AN13" value="0xd" />
         <value caption="Positive input is AN12" name="AN12" value="0xc" />
         <value caption="Positive input is AN11" name="AN11" value="0xb" />
         <value caption="Positive input is AN10" name="AN10" value="0xa" />
         <value caption="Positive input is AN9" name="AN9" value="0x9" />
         <value caption="Positive input is AN8" name="AN8" value="0x8" />
         <value caption="Positive input is AN7" name="AN7" value="0x7" />
         <value caption="Positive input is AN6" name="AN6" value="0x6" />
         <value caption="Positive input is AN5" name="AN5" value="0x5" />
         <value caption="Positive input is AN4" name="AN4" value="0x4" />
         <value caption="Positive input is AN3" name="AN3" value="0x3" />
         <value caption="Positive input is AN2" name="AN2" value="0x2" />
         <value caption="Positive input is AN1" name="AN1" value="0x1" />
         <value caption="Positive input is AN0" name="AN0" value="0x0" />
      </value-group>
      <value-group caption="Negative Input Select bit" name="AD1CHS__CH0NA">
         <value caption="Negative input is AVSS" name="AVSS" value="0x0" />
      </value-group>
      <value-group caption="AN0 Pin Scan Selection bits" name="AD1CSS__CSS0">
         <value caption="Select AN0 for input scan; CSS0 = AN0" name="" value="0x1" />
         <value caption="Skip AN0 for input scan; CSS0 = AN0" name="" value="0x0" />
      </value-group>
      <value-group caption="AN1 Pin Scan Selection bits" name="AD1CSS__CSS1">
         <value caption="Select AN1 for input scan; CSS1 = AN1" name="" value="0x1" />
         <value caption="Skip AN1 for input scan; CSS1 = AN1" name="" value="0x0" />
      </value-group>
      <value-group caption="AN2 Pin Scan Selection bits" name="AD1CSS__CSS2">
         <value caption="Select AN2 for input scan; CSS2 = AN2" name="" value="0x1" />
         <value caption="Skip AN2 for input scan; CSS2 = AN2" name="" value="0x0" />
      </value-group>
      <value-group caption="AN3 Pin Scan Selection bits" name="AD1CSS__CSS3">
         <value caption="Select AN3 for input scan; CSS3 = AN3" name="" value="0x1" />
         <value caption="Skip AN3 for input scan; CSS3 = AN3" name="" value="0x0" />
      </value-group>
      <value-group caption="AN4 Pin Scan Selection bits" name="AD1CSS__CSS4">
         <value caption="Select AN4 for input scan; CSS4 = AN4" name="" value="0x1" />
         <value caption="Skip AN4 for input scan; CSS4 = AN4" name="" value="0x0" />
      </value-group>
      <value-group caption="AN5 Pin Scan Selection bits" name="AD1CSS__CSS5">
         <value caption="Select AN5 for input scan; CSS5 = AN5" name="" value="0x1" />
         <value caption="Skip AN5 for input scan; CSS5 = AN5" name="" value="0x0" />
      </value-group>
      <value-group caption="AN6 Pin Scan Selection bits" name="AD1CSS__CSS6">
         <value caption="Select AN6 for input scan; CSS6 = AN6" name="" value="0x1" />
         <value caption="Skip AN6 for input scan; CSS6 = AN6" name="" value="0x0" />
      </value-group>
      <value-group caption="AN7 Pin Scan Selection bits" name="AD1CSS__CSS7">
         <value caption="Select AN7 for input scan; CSS7 = AN7" name="" value="0x1" />
         <value caption="Skip AN7 for input scan; CSS7 = AN7" name="" value="0x0" />
      </value-group>
      <value-group caption="AN8 Pin Scan Selection bits" name="AD1CSS__CSS8">
         <value caption="Select AN8 for input scan; CSS8 = AN8" name="" value="0x1" />
         <value caption="Skip AN8 for input scan; CSS8 = AN8" name="" value="0x0" />
      </value-group>
      <value-group caption="AN9 Pin Scan Selection bits" name="AD1CSS__CSS9">
         <value caption="Select AN9 for input scan; CSS9 = AN9" name="" value="0x1" />
         <value caption="Skip AN9 for input scan; CSS9 = AN9" name="" value="0x0" />
      </value-group>
      <value-group caption="AN10 Pin Scan Selection bits" name="AD1CSS__CSS10">
         <value caption="Select AN10 for input scan; CSS10 = AN10" name="" value="0x1" />
         <value caption="Skip AN10 for input scan; CSS10 = AN10" name="" value="0x0" />
      </value-group>
      <value-group caption="AN11 Pin Scan Selection bits" name="AD1CSS__CSS11">
         <value caption="Select AN11 for input scan; CSS11 = AN11" name="" value="0x1" />
         <value caption="Skip AN11 for input scan; CSS11 = AN11" name="" value="0x0" />
      </value-group>
      <value-group caption="AN12 Pin Scan Selection bits" name="AD1CSS__CSS12">
         <value caption="Select AN12 for input scan; CSS12 = AN12" name="" value="0x1" />
         <value caption="Skip AN12 for input scan; CSS12 = AN12" name="" value="0x0" />
      </value-group>
      <value-group caption="AN13 Pin Scan Selection bits" name="AD1CSS__CSS13">
         <value caption="Select AN13 for input scan; CSS13 = AN13" name="" value="0x1" />
         <value caption="Skip AN13 for input scan; CSS13 = AN13" name="" value="0x0" />
      </value-group>
      <value-group caption="AN14 Pin Scan Selection bits" name="AD1CSS__CSS14">
         <value caption="Select AN14 for input scan; CSS14 = AN14" name="" value="0x1" />
         <value caption="Skip AN14 for input scan; CSS14 = AN14" name="" value="0x0" />
      </value-group>
      <value-group caption="AN15 Pin Scan Selection bits" name="AD1CSS__CSS15">
         <value caption="Select AN15 for input scan; CSS15 = AN15" name="" value="0x1" />
         <value caption="Skip AN15 for input scan; CSS15 = AN15" name="" value="0x0" />
      </value-group>
      <value-group caption="AN16 Pin Scan Selection bits" name="AD1CSS__CSS16">
         <value caption="Select AN16 for input scan; CSS16 = AN16" name="" value="0x1" />
         <value caption="Skip AN16 for input scan; CSS16 = AN16" name="" value="0x0" />
      </value-group>
      <value-group caption="AN17 Pin Scan Selection bits" name="AD1CSS__CSS17">
         <value caption="Select AN17 for input scan; CSS17 = AN17" name="" value="0x1" />
         <value caption="Skip AN17 for input scan; CSS17 = AN17" name="" value="0x0" />
      </value-group>
      <value-group caption="AN18 Pin Scan Selection bits" name="AD1CSS__CSS18">
         <value caption="Select AN18 for input scan; CSS18 = AN18" name="" value="0x1" />
         <value caption="Skip AN18 for input scan; CSS18 = AN18" name="" value="0x0" />
      </value-group>
      <value-group caption="AN19 Pin Scan Selection bits" name="AD1CSS__CSS19">
         <value caption="Select AN19 for input scan; CSS19 = AN19" name="" value="0x1" />
         <value caption="Skip AN19 for input scan; CSS19 = AN19" name="" value="0x0" />
      </value-group>
      <value-group caption="VDDCORE Scan Selection bits" name="AD1CSS__CSS27">
         <value caption="Select VDDCORE for input scan; CSS27 = VDDCORE" name="" value="0x1" />
         <value caption="Skip VDDCORE for input scan; CSS27 = VDDCORE" name="" value="0x0" />
      </value-group>
      <value-group caption="VBG Scan Selection bits" name="AD1CSS__CSS28">
         <value caption="Select VBG for input scan; CSS28 = VBG" name="" value="0x1" />
         <value caption="Skip VBG for input scan; CSS28 = VBG" name="" value="0x0" />
      </value-group>
      <value-group caption="AVSS Scan Selection bits" name="AD1CSS__CSS29">
         <value caption="Select AVSS for input scan; CSS29 = AVSS" name="" value="0x1" />
         <value caption="Skip AVSS for input scan; CSS29 = AVSS" name="" value="0x0" />
      </value-group>
      <value-group caption="AVDD Scan Selection bits" name="AD1CSS__CSS30">
         <value caption="Select AVDD for input scan; CSS30 = AVDD" name="" value="0x1" />
         <value caption="Skip AVDD for input scan; CSS30 = AVDD" name="" value="0x0" />
      </value-group>
      <value-group caption="Compare mode bits" name="AD1CON5__CM">
         <value caption="Outside Window mode" name="" value="0x3" />
         <value caption="Inside Window mode" name="" value="0x2" />
         <value caption="Greater Than mode" name="" value="0x1" />
         <value caption="Less Than mode" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01512" name="CCP" version="">
      <register-group name="CCP">
         <register caption="" name="CCP1CON1" offset="0x0" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="MOD" />
            <bitfield caption="" mask="0x00000010" name="CCSEL" />
            <bitfield caption="" mask="0x00000020" name="T32" />
            <bitfield caption="" mask="0x000000C0" name="TMRPS" values="CCP1CON1__TMRPS"/>
            <bitfield caption="" mask="0x00000700" name="CLKSEL" values="CCP1CON1__CLKSEL"/>
            <bitfield caption="" mask="0x00000800" name="TMRSYNC" />
            <bitfield caption="" mask="0x00001000" name="CCPSLP" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
            <bitfield caption="" mask="0x001F0000" name="SYNC" values="CCP1CON1__SYNC"/>
            <bitfield caption="" mask="0x00200000" name="ALTSYNC" />
            <bitfield caption="" mask="0x00400000" name="ONESHOT" />
            <bitfield caption="" mask="0x00800000" name="TRIGEN" />
            <bitfield caption="" mask="0x0F000000" name="OPS" values="CCP1CON1__OPS"/>
            <bitfield caption="" mask="0x40000000" name="RTRGEN" />
            <bitfield caption="" mask="0x80000000" name="OPSSRC" />
         </register>
         <register caption="" name="CCP2CON1" offset="0x100" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="MOD" />
            <bitfield caption="" mask="0x00000010" name="CCSEL" />
            <bitfield caption="" mask="0x00000020" name="T32" />
            <bitfield caption="" mask="0x000000C0" name="TMRPS" values="CCP2CON1__TMRPS" />
            <bitfield caption="" mask="0x00000700" name="CLKSEL" values="CCP2CON1__CLKSEL" />
            <bitfield caption="" mask="0x00000800" name="TMRSYNC" />
            <bitfield caption="" mask="0x00001000" name="CCPSLP" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
            <bitfield caption="" mask="0x001F0000" name="SYNC" values="CCP2CON1__SYNC" />
            <bitfield caption="" mask="0x00200000" name="ALTSYNC" />
            <bitfield caption="" mask="0x00400000" name="ONESHOT" />
            <bitfield caption="" mask="0x00800000" name="TRIGEN" />
            <bitfield caption="" mask="0x0F000000" name="OPS" values="CCP2CON1__OPS" />
            <bitfield caption="" mask="0x40000000" name="RTRGEN" />
            <bitfield caption="" mask="0x80000000" name="OPSSRC" />
         </register>
         <register caption="" name="CCP3CON1" offset="0x200" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="MOD" />
            <bitfield caption="" mask="0x00000010" name="CCSEL" />
            <bitfield caption="" mask="0x00000020" name="T32" />
            <bitfield caption="" mask="0x000000C0" name="TMRPS" values="CCP3CON1__TMRPS" />
            <bitfield caption="" mask="0x00000700" name="CLKSEL" values="CCP3CON1__CLKSEL" />
            <bitfield caption="" mask="0x00000800" name="TMRSYNC" />
            <bitfield caption="" mask="0x00001000" name="CCPSLP" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
            <bitfield caption="" mask="0x001F0000" name="SYNC" values="CCP3CON1__SYNC" />
            <bitfield caption="" mask="0x00200000" name="ALTSYNC" />
            <bitfield caption="" mask="0x00400000" name="ONESHOT" />
            <bitfield caption="" mask="0x00800000" name="TRIGEN" />
            <bitfield caption="" mask="0x0F000000" name="OPS" values="CCP3CON1__OPS" />
            <bitfield caption="" mask="0x40000000" name="RTRGEN" />
            <bitfield caption="" mask="0x80000000" name="OPSSRC" />
         </register>
         <register caption="" name="CCP4CON1" offset="0x300" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="MOD" />
            <bitfield caption="" mask="0x00000010" name="CCSEL" />
            <bitfield caption="" mask="0x00000020" name="T32" />
            <bitfield caption="" mask="0x000000C0" name="TMRPS" values="CCP4CON1__TMRPS" />
            <bitfield caption="" mask="0x00000700" name="CLKSEL" values="CCP4CON1__CLKSEL" />
            <bitfield caption="" mask="0x00000800" name="TMRSYNC" />
            <bitfield caption="" mask="0x00001000" name="CCPSLP" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
            <bitfield caption="" mask="0x001F0000" name="SYNC" values="CCP4CON1__SYNC" />
            <bitfield caption="" mask="0x00200000" name="ALTSYNC" />
            <bitfield caption="" mask="0x00400000" name="ONESHOT" />
            <bitfield caption="" mask="0x00800000" name="TRIGEN" />
            <bitfield caption="" mask="0x0F000000" name="OPS" values="CCP4CON1__OPS" />
            <bitfield caption="" mask="0x40000000" name="RTRGEN" />
            <bitfield caption="" mask="0x80000000" name="OPSSRC" />
         </register>
         <register caption="" name="CCP5CON1" offset="0x400" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="MOD" />
            <bitfield caption="" mask="0x00000010" name="CCSEL" />
            <bitfield caption="" mask="0x00000020" name="T32" />
            <bitfield caption="" mask="0x000000C0" name="TMRPS" values="CCP5CON1__TMRPS" />
            <bitfield caption="" mask="0x00000700" name="CLKSEL" values="CCP5CON1__CLKSEL" />
            <bitfield caption="" mask="0x00000800" name="TMRSYNC" />
            <bitfield caption="" mask="0x00001000" name="CCPSLP" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
            <bitfield caption="" mask="0x001F0000" name="SYNC" values="CCP5CON1__SYNC" />
            <bitfield caption="" mask="0x00200000" name="ALTSYNC" />
            <bitfield caption="" mask="0x00400000" name="ONESHOT" />
            <bitfield caption="" mask="0x00800000" name="TRIGEN" />
            <bitfield caption="" mask="0x0F000000" name="OPS" values="CCP5CON1__OPS" />
            <bitfield caption="" mask="0x40000000" name="RTRGEN" />
            <bitfield caption="" mask="0x80000000" name="OPSSRC" />
         </register>
         <register caption="" name="CCP6CON1" offset="0x500" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="MOD" />
            <bitfield caption="" mask="0x00000010" name="CCSEL" />
            <bitfield caption="" mask="0x00000020" name="T32" />
            <bitfield caption="" mask="0x000000C0" name="TMRPS" values="CCP6CON1__TMRPS" />
            <bitfield caption="" mask="0x00000700" name="CLKSEL" values="CCP6CON1__CLKSEL" />
            <bitfield caption="" mask="0x00000800" name="TMRSYNC" />
            <bitfield caption="" mask="0x00001000" name="CCPSLP" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
            <bitfield caption="" mask="0x001F0000" name="SYNC" values="CCP6CON1__SYNC" />
            <bitfield caption="" mask="0x00200000" name="ALTSYNC" />
            <bitfield caption="" mask="0x00400000" name="ONESHOT" />
            <bitfield caption="" mask="0x00800000" name="TRIGEN" />
            <bitfield caption="" mask="0x0F000000" name="OPS" values="CCP6CON1__OPS" />
            <bitfield caption="" mask="0x40000000" name="RTRGEN" />
            <bitfield caption="" mask="0x80000000" name="OPSSRC" />
         </register>
         <register caption="" name="CCP7CON1" offset="0x600" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="MOD" />
            <bitfield caption="" mask="0x00000010" name="CCSEL" />
            <bitfield caption="" mask="0x00000020" name="T32" />
            <bitfield caption="" mask="0x000000C0" name="TMRPS" values="CCP7CON1__TMRPS" />
            <bitfield caption="" mask="0x00000700" name="CLKSEL" values="CCP7CON1__CLKSEL" />
            <bitfield caption="" mask="0x00000800" name="TMRSYNC" />
            <bitfield caption="" mask="0x00001000" name="CCPSLP" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
            <bitfield caption="" mask="0x001F0000" name="SYNC" values="CCP7CON1__SYNC" />
            <bitfield caption="" mask="0x00200000" name="ALTSYNC" />
            <bitfield caption="" mask="0x00400000" name="ONESHOT" />
            <bitfield caption="" mask="0x00800000" name="TRIGEN" />
            <bitfield caption="" mask="0x0F000000" name="OPS" values="CCP7CON1__OPS" />
            <bitfield caption="" mask="0x40000000" name="RTRGEN" />
            <bitfield caption="" mask="0x80000000" name="OPSSRC" />
         </register>
         <register caption="" name="CCP8CON1" offset="0x700" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="MOD" />
            <bitfield caption="" mask="0x00000010" name="CCSEL" />
            <bitfield caption="" mask="0x00000020" name="T32" />
            <bitfield caption="" mask="0x000000C0" name="TMRPS" values="CCP8CON1__TMRPS" />
            <bitfield caption="" mask="0x00000700" name="CLKSEL" values="CCP8CON1__CLKSEL" />
            <bitfield caption="" mask="0x00000800" name="TMRSYNC" />
            <bitfield caption="" mask="0x00001000" name="CCPSLP" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
            <bitfield caption="" mask="0x001F0000" name="SYNC" values="CCP8CON1__SYNC" />
            <bitfield caption="" mask="0x00200000" name="ALTSYNC" />
            <bitfield caption="" mask="0x00400000" name="ONESHOT" />
            <bitfield caption="" mask="0x00800000" name="TRIGEN" />
            <bitfield caption="" mask="0x0F000000" name="OPS" values="CCP8CON1__OPS" />
            <bitfield caption="" mask="0x40000000" name="RTRGEN" />
            <bitfield caption="" mask="0x80000000" name="OPSSRC" />
         </register>
         <register caption="" name="CCP9CON1" offset="0x800" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="MOD" />
            <bitfield caption="" mask="0x00000010" name="CCSEL" />
            <bitfield caption="" mask="0x00000020" name="T32" />
            <bitfield caption="" mask="0x000000C0" name="TMRPS" values="CCP9CON1__TMRPS" />
            <bitfield caption="" mask="0x00000700" name="CLKSEL" values="CCP9CON1__CLKSEL" />
            <bitfield caption="" mask="0x00000800" name="TMRSYNC" />
            <bitfield caption="" mask="0x00001000" name="CCPSLP" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
            <bitfield caption="" mask="0x001F0000" name="SYNC" values="CCP9CON1__SYNC" />
            <bitfield caption="" mask="0x00200000" name="ALTSYNC" />
            <bitfield caption="" mask="0x00400000" name="ONESHOT" />
            <bitfield caption="" mask="0x00800000" name="TRIGEN" />
            <bitfield caption="" mask="0x0F000000" name="OPS" values="CCP9CON1__OPS" />
            <bitfield caption="" mask="0x40000000" name="RTRGEN" />
            <bitfield caption="" mask="0x80000000" name="OPSSRC" />
         </register>
         <register caption="" name="CCP1CON2" offset="0x10" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="ASDG" values="CCP1CON2__ASDG"/>
            <bitfield caption="" mask="0x00001000" name="SSDG" />
            <bitfield caption="" mask="0x00004000" name="ASDGM" values="CCP1CON2__ASDGM"/>
            <bitfield caption="" mask="0x00008000" name="PWMRSEN" vaues="CCP1CON2__PWMRSEN"/>
            <bitfield caption="" mask="0x00070000" name="ICS" values="CCP1CON2__ICS"/>
            <bitfield caption="" mask="0x00180000" name="AUXOUT" />
            <bitfield caption="" mask="0x00C00000" name="ICGSM" />
            <bitfield caption="" mask="0x01000000" name="OCAEN" />
            <bitfield caption="" mask="0x02000000" name="OCBEN" />
            <bitfield caption="" mask="0x04000000" name="OCCEN" />
            <bitfield caption="" mask="0x08000000" name="OCDEN" />
            <bitfield caption="" mask="0x10000000" name="OCEEN" />
            <bitfield caption="" mask="0x20000000" name="OCFEN" />
            <bitfield caption="" mask="0x80000000" name="OENSYNC" values="CCP1CON2__OENSYNC"/>
         </register>
         <register caption="" name="CCP2CON2" offset="0x110" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="ASDG" values="CCP2CON2__ASDG"/>
            <bitfield caption="" mask="0x00001000" name="SSDG" />
            <bitfield caption="" mask="0x00004000" name="ASDGM" values="CCP2CON2__ASDGM"/>
            <bitfield caption="" mask="0x00008000" name="PWMRSEN" vaues="CCP2CON2__PWMRSEN"/>
            <bitfield caption="" mask="0x00070000" name="ICS" values="CCP2CON2__ICS"/>
            <bitfield caption="" mask="0x00180000" name="AUXOUT" />
            <bitfield caption="" mask="0x00C00000" name="ICGSM" />
            <bitfield caption="" mask="0x01000000" name="OCAEN" />
            <bitfield caption="" mask="0x02000000" name="OCBEN" />
            <bitfield caption="" mask="0x04000000" name="OCCEN" />
            <bitfield caption="" mask="0x08000000" name="OCDEN" />
            <bitfield caption="" mask="0x10000000" name="OCEEN" />
            <bitfield caption="" mask="0x20000000" name="OCFEN" />
            <bitfield caption="" mask="0x80000000" name="OENSYNC" values="CCP2CON2__OENSYNC"/>
         </register>
         <register caption="" name="CCP3CON2" offset="0x210" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="ASDG" values="CCP3CON2__ASDG"/>
            <bitfield caption="" mask="0x00001000" name="SSDG" />
            <bitfield caption="" mask="0x00004000" name="ASDGM" values="CCP3CON2__ASDGM"/>
            <bitfield caption="" mask="0x00008000" name="PWMRSEN" vaues="CCP3CON2__PWMRSEN"/>
            <bitfield caption="" mask="0x00070000" name="ICS" values="CCP3CON2__ICS"/>
            <bitfield caption="" mask="0x00180000" name="AUXOUT" />
            <bitfield caption="" mask="0x00C00000" name="ICGSM" />
            <bitfield caption="" mask="0x01000000" name="OCAEN" />
            <bitfield caption="" mask="0x02000000" name="OCBEN" />
            <bitfield caption="" mask="0x04000000" name="OCCEN" />
            <bitfield caption="" mask="0x08000000" name="OCDEN" />
            <bitfield caption="" mask="0x10000000" name="OCEEN" />
            <bitfield caption="" mask="0x20000000" name="OCFEN" />
            <bitfield caption="" mask="0x80000000" name="OENSYNC" values="CCP3CON2__OENSYNC"/>
         </register>
         <register caption="" name="CCP4CON2" offset="0x310" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="ASDG" values="CCP4CON2__ASDG"/>
            <bitfield caption="" mask="0x00001000" name="SSDG" />
            <bitfield caption="" mask="0x00004000" name="ASDGM" values="CCP4CON2__ASDGM"/>
            <bitfield caption="" mask="0x00008000" name="PWMRSEN" vaues="CCP4CON2__PWMRSEN"/>
            <bitfield caption="" mask="0x00070000" name="ICS" values="CCP4CON2__ICS"/>
            <bitfield caption="" mask="0x00180000" name="AUXOUT" />
            <bitfield caption="" mask="0x00C00000" name="ICGSM" />
            <bitfield caption="" mask="0x01000000" name="OCAEN" />
            <bitfield caption="" mask="0x80000000" name="OENSYNC" values="CCP4CON2__OENSYNC"/>
         </register>
         <register caption="" name="CCP5CON2" offset="0x410" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="ASDG" values="CCP5CON2__ASDG"/>
            <bitfield caption="" mask="0x00001000" name="SSDG" />
            <bitfield caption="" mask="0x00004000" name="ASDGM" values="CCP5CON2__ASDGM"/>
            <bitfield caption="" mask="0x00008000" name="PWMRSEN" vaues="CCP5CON2__PWMRSEN"/>
            <bitfield caption="" mask="0x00070000" name="ICS" values="CCP5CON2__ICS"/>
            <bitfield caption="" mask="0x00180000" name="AUXOUT" />
            <bitfield caption="" mask="0x00C00000" name="ICGSM" />
            <bitfield caption="" mask="0x01000000" name="OCAEN" />
            <bitfield caption="" mask="0x80000000" name="OENSYNC" values="CCP5CON2__OENSYNC"/>
         </register>
         <register caption="" name="CCP6CON2" offset="0x510" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="ASDG" values="CCP6CON2__ASDG"/>
            <bitfield caption="" mask="0x00001000" name="SSDG" />
            <bitfield caption="" mask="0x00004000" name="ASDGM" values="CCP6CON2__ASDGM"/>
            <bitfield caption="" mask="0x00008000" name="PWMRSEN" vaues="CCP6CON2__PWMRSEN"/>
            <bitfield caption="" mask="0x00070000" name="ICS" values="CCP6CON2__ICS"/>
            <bitfield caption="" mask="0x00180000" name="AUXOUT" />
            <bitfield caption="" mask="0x00C00000" name="ICGSM" />
            <bitfield caption="" mask="0x01000000" name="OCAEN" />
            <bitfield caption="" mask="0x80000000" name="OENSYNC" values="CCP6CON2__OENSYNC"/>
         </register>
         <register caption="" name="CCP7CON2" offset="0x610" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="ASDG" values="CCP7CON2__ASDG"/>
            <bitfield caption="" mask="0x00001000" name="SSDG" />
            <bitfield caption="" mask="0x00004000" name="ASDGM" values="CCP7CON2__ASDGM"/>
            <bitfield caption="" mask="0x00008000" name="PWMRSEN" vaues="CCP7CON2__PWMRSEN"/>
            <bitfield caption="" mask="0x00070000" name="ICS" values="CCP7CON2__ICS"/>
            <bitfield caption="" mask="0x00180000" name="AUXOUT" />
            <bitfield caption="" mask="0x00C00000" name="ICGSM" />
            <bitfield caption="" mask="0x01000000" name="OCAEN" />
            <bitfield caption="" mask="0x80000000" name="OENSYNC" values="CCP7CON2__OENSYNC"/>
         </register>
         <register caption="" name="CCP8CON2" offset="0x710" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="ASDG" values="CCP8CON2__ASDG"/>
            <bitfield caption="" mask="0x00001000" name="SSDG" />
            <bitfield caption="" mask="0x00004000" name="ASDGM" values="CCP8CON2__ASDGM"/>
            <bitfield caption="" mask="0x00008000" name="PWMRSEN" vaues="CCP8CON2__PWMRSEN"/>
            <bitfield caption="" mask="0x00070000" name="ICS" values="CCP8CON2__ICS"/>
            <bitfield caption="" mask="0x00180000" name="AUXOUT" />
            <bitfield caption="" mask="0x00C00000" name="ICGSM" />
            <bitfield caption="" mask="0x01000000" name="OCAEN" />
            <bitfield caption="" mask="0x80000000" name="OENSYNC" values="CCP8CON2__OENSYNC"/>
         </register>
         <register caption="" name="CCP9CON2" offset="0x810" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="ASDG" values="CCP9CON2__ASDG"/>
            <bitfield caption="" mask="0x00001000" name="SSDG" />
            <bitfield caption="" mask="0x00004000" name="ASDGM" values="CCP9CON2__ASDGM"/>
            <bitfield caption="" mask="0x00008000" name="PWMRSEN" vaues="CCP9CON2__PWMRSEN"/>
            <bitfield caption="" mask="0x00070000" name="ICS" values="CCP9CON2__ICS"/>
            <bitfield caption="" mask="0x00180000" name="AUXOUT" />
            <bitfield caption="" mask="0x00C00000" name="ICGSM" />
            <bitfield caption="" mask="0x01000000" name="OCAEN" />
            <bitfield caption="" mask="0x80000000" name="OENSYNC" values="CCP9CON2__OENSYNC"/>
         </register>
         <register caption="" name="CCP1CON3" offset="0x20" rw="RW" size="4">
            <bitfield caption="" mask="0x0000003F" name="DT" />
            <bitfield caption="" mask="0x00030000" name="PSSBDF" />
            <bitfield caption="" mask="0x000C0000" name="PSSACE" values="CCP1CON3__PSSACE"/>
            <bitfield caption="" mask="0x00100000" name="POLBDF" />
            <bitfield caption="" mask="0x00200000" name="POLACE" values="CCP1CON3_POLACE"/>
            <bitfield caption="" mask="0x07000000" name="OUTM" />
            <bitfield caption="" mask="0x70000000" name="OSCNT" />
            <bitfield caption="" mask="0x80000000" name="OETRIG" />
         </register>
         <register caption="" name="CCP2CON3" offset="0x120" rw="RW" size="4">
            <bitfield caption="" mask="0x0000003F" name="DT" />
            <bitfield caption="" mask="0x00030000" name="PSSBDF" />
            <bitfield caption="" mask="0x000C0000" name="PSSACE" values="CCP2CON3__PSSACE"/>
            <bitfield caption="" mask="0x00100000" name="POLBDF" />
            <bitfield caption="" mask="0x00200000" name="POLACE" values="CCP2CON3_POLACE"/>
            <bitfield caption="" mask="0x07000000" name="OUTM" />
            <bitfield caption="" mask="0x70000000" name="OSCNT" />
            <bitfield caption="" mask="0x80000000" name="OETRIG" />
         </register>
         <register caption="" name="CCP3CON3" offset="0x220" rw="RW" size="4">
            <bitfield caption="" mask="0x0000003F" name="DT" />
            <bitfield caption="" mask="0x00030000" name="PSSBDF" />
            <bitfield caption="" mask="0x000C0000" name="PSSACE" values="CCP3CON3__PSSACE"/>
            <bitfield caption="" mask="0x00100000" name="POLBDF" />
            <bitfield caption="" mask="0x00200000" name="POLACE" values="CCP3CON3_POLACE"/>
            <bitfield caption="" mask="0x07000000" name="OUTM" />
            <bitfield caption="" mask="0x70000000" name="OSCNT" />
            <bitfield caption="" mask="0x80000000" name="OETRIG" />
         </register>
         <register caption="" name="CCP4CON3" offset="0x320" rw="RW" size="4">
            <bitfield caption="" mask="0x000C0000" name="PSSACE" values="CCP4CON3__PSSACE"/>
            <bitfield caption="" mask="0x00200000" name="POLACE" values="CCP4CON3_POLACE"/>
            <bitfield caption="" mask="0x70000000" name="OSCNT" />
            <bitfield caption="" mask="0x80000000" name="OETRIG" />
         </register>
         <register caption="" name="CCP5CON3" offset="0x420" rw="RW" size="4">
            <bitfield caption="" mask="0x000C0000" name="PSSACE" values="CCP5CON3__PSSACE"/>
            <bitfield caption="" mask="0x00200000" name="POLACE" values="CCP5CON3_POLACE"/>
            <bitfield caption="" mask="0x70000000" name="OSCNT" />
            <bitfield caption="" mask="0x80000000" name="OETRIG" />
         </register>
         <register caption="" name="CCP6CON3" offset="0x520" rw="RW" size="4">
            <bitfield caption="" mask="0x000C0000" name="PSSACE" values="CCP6CON3__PSSACE"/>
            <bitfield caption="" mask="0x00200000" name="POLACE" values="CCP6CON3_POLACE"/>
            <bitfield caption="" mask="0x70000000" name="OSCNT" />
            <bitfield caption="" mask="0x80000000" name="OETRIG" />
         </register>
         <register caption="" name="CCP7CON3" offset="0x620" rw="RW" size="4">
            <bitfield caption="" mask="0x000C0000" name="PSSACE" values="CCP7CON3__PSSACE"/>
            <bitfield caption="" mask="0x00200000" name="POLACE" values="CCP7CON3_POLACE"/>
            <bitfield caption="" mask="0x70000000" name="OSCNT" />
            <bitfield caption="" mask="0x80000000" name="OETRIG" />
         </register>
         <register caption="" name="CCP8CON3" offset="0x720" rw="RW" size="4">
            <bitfield caption="" mask="0x000C0000" name="PSSACE" values="CCP8CON3__PSSACE"/>
            <bitfield caption="" mask="0x00200000" name="POLACE" values="CCP8CON3_POLACE"/>
            <bitfield caption="" mask="0x70000000" name="OSCNT" />
            <bitfield caption="" mask="0x80000000" name="OETRIG" />
         </register>
         <register caption="" name="CCP9CON3" offset="0x820" rw="RW" size="4">
            <bitfield caption="" mask="0x000C0000" name="PSSACE" values="CCP9CON3__PSSACE"/>
            <bitfield caption="" mask="0x00200000" name="POLACE" values="CCP9CON3_POLACE"/>
            <bitfield caption="" mask="0x70000000" name="OSCNT" />
            <bitfield caption="" mask="0x80000000" name="OETRIG" />
         </register>
         <register caption="" name="CCP1STAT" offset="0x30" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ICBNE" />
            <bitfield caption="" mask="0x00000002" name="ICOV" />
            <bitfield caption="" mask="0x00000004" name="ICDIS" />
            <bitfield caption="" mask="0x00000008" name="SCEVT" />
            <bitfield caption="" mask="0x00000010" name="ASEVT" />
            <bitfield caption="" mask="0x00000020" name="TRCLR" />
            <bitfield caption="" mask="0x00000040" name="TRSET" />
            <bitfield caption="" mask="0x00000080" name="CCPTRIG" />
            <bitfield caption="" mask="0x00000400" name="ICGARM" />
            <bitfield caption="" mask="0x00010000" name="RAWIP" />
            <bitfield caption="" mask="0x00020000" name="RBWIP" />
            <bitfield caption="" mask="0x00040000" name="TMRLWIP" />
            <bitfield caption="" mask="0x00080000" name="TMRHWIP" />
            <bitfield caption="" mask="0x00100000" name="PRLWIP" />
         </register>
         <register caption="" name="CCP2STAT" offset="0x130" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ICBNE" />
            <bitfield caption="" mask="0x00000002" name="ICOV" />
            <bitfield caption="" mask="0x00000004" name="ICDIS" />
            <bitfield caption="" mask="0x00000008" name="SCEVT" />
            <bitfield caption="" mask="0x00000010" name="ASEVT" />
            <bitfield caption="" mask="0x00000020" name="TRCLR" />
            <bitfield caption="" mask="0x00000040" name="TRSET" />
            <bitfield caption="" mask="0x00000080" name="CCPTRIG" />
            <bitfield caption="" mask="0x00000400" name="ICGARM" />
            <bitfield caption="" mask="0x00010000" name="RAWIP" />
            <bitfield caption="" mask="0x00020000" name="RBWIP" />
            <bitfield caption="" mask="0x00040000" name="TMRLWIP" />
            <bitfield caption="" mask="0x00080000" name="TMRHWIP" />
            <bitfield caption="" mask="0x00100000" name="PRLWIP" />
         </register>
         <register caption="" name="CCP3STAT" offset="0x230" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ICBNE" />
            <bitfield caption="" mask="0x00000002" name="ICOV" />
            <bitfield caption="" mask="0x00000004" name="ICDIS" />
            <bitfield caption="" mask="0x00000008" name="SCEVT" />
            <bitfield caption="" mask="0x00000010" name="ASEVT" />
            <bitfield caption="" mask="0x00000020" name="TRCLR" />
            <bitfield caption="" mask="0x00000040" name="TRSET" />
            <bitfield caption="" mask="0x00000080" name="CCPTRIG" />
            <bitfield caption="" mask="0x00000400" name="ICGARM" />
            <bitfield caption="" mask="0x00010000" name="RAWIP" />
            <bitfield caption="" mask="0x00020000" name="RBWIP" />
            <bitfield caption="" mask="0x00040000" name="TMRLWIP" />
            <bitfield caption="" mask="0x00080000" name="TMRHWIP" />
            <bitfield caption="" mask="0x00100000" name="PRLWIP" />
         </register>
         <register caption="" name="CCP4STAT" offset="0x330" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ICBNE" />
            <bitfield caption="" mask="0x00000002" name="ICOV" />
            <bitfield caption="" mask="0x00000004" name="ICDIS" />
            <bitfield caption="" mask="0x00000008" name="SCEVT" />
            <bitfield caption="" mask="0x00000010" name="ASEVT" />
            <bitfield caption="" mask="0x00000020" name="TRCLR" />
            <bitfield caption="" mask="0x00000040" name="TRSET" />
            <bitfield caption="" mask="0x00000080" name="CCPTRIG" />
            <bitfield caption="" mask="0x00000400" name="ICGARM" />
            <bitfield caption="" mask="0x00010000" name="RAWIP" />
            <bitfield caption="" mask="0x00020000" name="RBWIP" />
            <bitfield caption="" mask="0x00040000" name="TMRLWIP" />
            <bitfield caption="" mask="0x00080000" name="TMRHWIP" />
            <bitfield caption="" mask="0x00100000" name="PRLWIP" />
         </register>
         <register caption="" name="CCP5STAT" offset="0x430" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ICBNE" />
            <bitfield caption="" mask="0x00000002" name="ICOV" />
            <bitfield caption="" mask="0x00000004" name="ICDIS" />
            <bitfield caption="" mask="0x00000008" name="SCEVT" />
            <bitfield caption="" mask="0x00000010" name="ASEVT" />
            <bitfield caption="" mask="0x00000020" name="TRCLR" />
            <bitfield caption="" mask="0x00000040" name="TRSET" />
            <bitfield caption="" mask="0x00000080" name="CCPTRIG" />
            <bitfield caption="" mask="0x00000400" name="ICGARM" />
            <bitfield caption="" mask="0x00010000" name="RAWIP" />
            <bitfield caption="" mask="0x00020000" name="RBWIP" />
            <bitfield caption="" mask="0x00040000" name="TMRLWIP" />
            <bitfield caption="" mask="0x00080000" name="TMRHWIP" />
            <bitfield caption="" mask="0x00100000" name="PRLWIP" />
         </register>
         <register caption="" name="CCP6STAT" offset="0x530" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ICBNE" />
            <bitfield caption="" mask="0x00000002" name="ICOV" />
            <bitfield caption="" mask="0x00000004" name="ICDIS" />
            <bitfield caption="" mask="0x00000008" name="SCEVT" />
            <bitfield caption="" mask="0x00000010" name="ASEVT" />
            <bitfield caption="" mask="0x00000020" name="TRCLR" />
            <bitfield caption="" mask="0x00000040" name="TRSET" />
            <bitfield caption="" mask="0x00000080" name="CCPTRIG" />
            <bitfield caption="" mask="0x00000400" name="ICGARM" />
            <bitfield caption="" mask="0x00010000" name="RAWIP" />
            <bitfield caption="" mask="0x00020000" name="RBWIP" />
            <bitfield caption="" mask="0x00040000" name="TMRLWIP" />
            <bitfield caption="" mask="0x00080000" name="TMRHWIP" />
            <bitfield caption="" mask="0x00100000" name="PRLWIP" />
         </register>
         <register caption="" name="CCP7STAT" offset="0x630" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ICBNE" />
            <bitfield caption="" mask="0x00000002" name="ICOV" />
            <bitfield caption="" mask="0x00000004" name="ICDIS" />
            <bitfield caption="" mask="0x00000008" name="SCEVT" />
            <bitfield caption="" mask="0x00000010" name="ASEVT" />
            <bitfield caption="" mask="0x00000020" name="TRCLR" />
            <bitfield caption="" mask="0x00000040" name="TRSET" />
            <bitfield caption="" mask="0x00000080" name="CCPTRIG" />
            <bitfield caption="" mask="0x00000400" name="ICGARM" />
            <bitfield caption="" mask="0x00010000" name="RAWIP" />
            <bitfield caption="" mask="0x00020000" name="RBWIP" />
            <bitfield caption="" mask="0x00040000" name="TMRLWIP" />
            <bitfield caption="" mask="0x00080000" name="TMRHWIP" />
            <bitfield caption="" mask="0x00100000" name="PRLWIP" />
         </register>
         <register caption="" name="CCP8STAT" offset="0x730" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ICBNE" />
            <bitfield caption="" mask="0x00000002" name="ICOV" />
            <bitfield caption="" mask="0x00000004" name="ICDIS" />
            <bitfield caption="" mask="0x00000008" name="SCEVT" />
            <bitfield caption="" mask="0x00000010" name="ASEVT" />
            <bitfield caption="" mask="0x00000020" name="TRCLR" />
            <bitfield caption="" mask="0x00000040" name="TRSET" />
            <bitfield caption="" mask="0x00000080" name="CCPTRIG" />
            <bitfield caption="" mask="0x00000400" name="ICGARM" />
            <bitfield caption="" mask="0x00010000" name="RAWIP" />
            <bitfield caption="" mask="0x00020000" name="RBWIP" />
            <bitfield caption="" mask="0x00040000" name="TMRLWIP" />
            <bitfield caption="" mask="0x00080000" name="TMRHWIP" />
            <bitfield caption="" mask="0x00100000" name="PRLWIP" />
         </register>
         <register caption="" name="CCP9STAT" offset="0x830" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ICBNE" />
            <bitfield caption="" mask="0x00000002" name="ICOV" />
            <bitfield caption="" mask="0x00000004" name="ICDIS" />
            <bitfield caption="" mask="0x00000008" name="SCEVT" />
            <bitfield caption="" mask="0x00000010" name="ASEVT" />
            <bitfield caption="" mask="0x00000020" name="TRCLR" />
            <bitfield caption="" mask="0x00000040" name="TRSET" />
            <bitfield caption="" mask="0x00000080" name="CCPTRIG" />
            <bitfield caption="" mask="0x00000400" name="ICGARM" />
            <bitfield caption="" mask="0x00010000" name="RAWIP" />
            <bitfield caption="" mask="0x00020000" name="RBWIP" />
            <bitfield caption="" mask="0x00040000" name="TMRLWIP" />
            <bitfield caption="" mask="0x00080000" name="TMRHWIP" />
            <bitfield caption="" mask="0x00100000" name="PRLWIP" />
         </register>
         <register caption="" name="CCP1TMR" offset="0x40" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="TMRL" />
            <bitfield caption="" mask="0xFFFF0000" name="TMRH" />
         </register>
         <register caption="" name="CCP2TMR" offset="0x140" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="TMRL" />
            <bitfield caption="" mask="0xFFFF0000" name="TMRH" />
         </register>
         <register caption="" name="CCP3TMR" offset="0x240" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="TMRL" />
            <bitfield caption="" mask="0xFFFF0000" name="TMRH" />
         </register>
         <register caption="" name="CCP4TMR" offset="0x340" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="TMRL" />
            <bitfield caption="" mask="0xFFFF0000" name="TMRH" />
         </register>
         <register caption="" name="CCP5TMR" offset="0x440" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="TMRL" />
            <bitfield caption="" mask="0xFFFF0000" name="TMRH" />
         </register>
         <register caption="" name="CCP6TMR" offset="0x540" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="TMRL" />
            <bitfield caption="" mask="0xFFFF0000" name="TMRH" />
         </register>
         <register caption="" name="CCP7TMR" offset="0x640" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="TMRL" />
            <bitfield caption="" mask="0xFFFF0000" name="TMRH" />
         </register>
         <register caption="" name="CCP8TMR" offset="0x740" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="TMRL" />
            <bitfield caption="" mask="0xFFFF0000" name="TMRH" />
         </register>
         <register caption="" name="CCP9TMR" offset="0x840" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="TMRL" />
            <bitfield caption="" mask="0xFFFF0000" name="TMRH" />
         </register>
         <register caption="" name="CCP1PR" offset="0x50" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="PRL" />
            <bitfield caption="" mask="0xFFFF0000" name="PRH" />
         </register>
         <register caption="" name="CCP2PR" offset="0x150" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="PRL" />
            <bitfield caption="" mask="0xFFFF0000" name="PRH" />
         </register>
         <register caption="" name="CCP3PR" offset="0x250" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="PRL" />
            <bitfield caption="" mask="0xFFFF0000" name="PRH" />
         </register>
         <register caption="" name="CCP4PR" offset="0x350" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="PRL" />
            <bitfield caption="" mask="0xFFFF0000" name="PRH" />
         </register>
         <register caption="" name="CCP5PR" offset="0x450" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="PRL" />
            <bitfield caption="" mask="0xFFFF0000" name="PRH" />
         </register>
         <register caption="" name="CCP6PR" offset="0x550" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="PRL" />
            <bitfield caption="" mask="0xFFFF0000" name="PRH" />
         </register>
         <register caption="" name="CCP7PR" offset="0x650" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="PRL" />
            <bitfield caption="" mask="0xFFFF0000" name="PRH" />
         </register>
         <register caption="" name="CCP8PR" offset="0x750" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="PRL" />
            <bitfield caption="" mask="0xFFFF0000" name="PRH" />
         </register>
         <register caption="" name="CCP9PR" offset="0x850" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="PRL" />
            <bitfield caption="" mask="0xFFFF0000" name="PRH" />
         </register>
         <register caption="" name="CCP1RA" offset="0x60" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPA" />
         </register>
         <register caption="" name="CCP2RA" offset="0x160" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPA" />
         </register>
         <register caption="" name="CCP3RA" offset="0x260" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPA" />
         </register>
         <register caption="" name="CCP4RA" offset="0x360" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPA" />
         </register>
         <register caption="" name="CCP5RA" offset="0x460" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPA" />
         </register>
         <register caption="" name="CCP6RA" offset="0x560" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPA" />
         </register>
         <register caption="" name="CCP7RA" offset="0x660" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPA" />
         </register>
         <register caption="" name="CCP8RA" offset="0x760" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPA" />
         </register>
         <register caption="" name="CCP9RA" offset="0x860" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPA" />
         </register>
         <register caption="" name="CCP1RB" offset="0x70" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPB" />
         </register>
         <register caption="" name="CCP2RB" offset="0x170" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPB" />
         </register>
         <register caption="" name="CCP3RB" offset="0x270" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPB" />
         </register>
         <register caption="" name="CCP4RB" offset="0x370" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPB" />
         </register>
         <register caption="" name="CCP5RB" offset="0x470" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPB" />
         </register>
         <register caption="" name="CCP6RB" offset="0x570" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPB" />
         </register>
         <register caption="" name="CCP7RB" offset="0x670" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPB" />
         </register>
         <register caption="" name="CCP8RB" offset="0x770" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPB" />
         </register>
         <register caption="" name="CCP9RB" offset="0x870" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="CMPB" />
         </register>
         <register caption="" name="CCP1BUF" offset="0x80" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="BUFL" />
            <bitfield caption="" mask="0xFFFF0000" name="BUFH" />
         </register>
         <register caption="" name="CCP2BUF" offset="0x180" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="BUFL" />
            <bitfield caption="" mask="0xFFFF0000" name="BUFH" />
         </register>
         <register caption="" name="CCP3BUF" offset="0x280" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="BUFL" />
            <bitfield caption="" mask="0xFFFF0000" name="BUFH" />
         </register>
         <register caption="" name="CCP4BUF" offset="0x380" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="BUFL" />
            <bitfield caption="" mask="0xFFFF0000" name="BUFH" />
         </register>
         <register caption="" name="CCP5BUF" offset="0x480" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="BUFL" />
            <bitfield caption="" mask="0xFFFF0000" name="BUFH" />
         </register>
         <register caption="" name="CCP6BUF" offset="0x580" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="BUFL" />
            <bitfield caption="" mask="0xFFFF0000" name="BUFH" />
         </register>
         <register caption="" name="CCP7BUF" offset="0x680" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="BUFL" />
            <bitfield caption="" mask="0xFFFF0000" name="BUFH" />
         </register>
         <register caption="" name="CCP8BUF" offset="0x780" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="BUFL" />
            <bitfield caption="" mask="0xFFFF0000" name="BUFH" />
         </register>
         <register caption="" name="CCP9BUF" offset="0x880" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="BUFL" />
            <bitfield caption="" mask="0xFFFF0000" name="BUFH" />
         </register>
      </register-group>
      <value-group caption="CCPx Time Base Clock Select" name="CCP1CON1__CLKSEL">
         <value caption="System Clock (Fsys)" name="" value="0x0" />
         <value caption="REFCLKO Output Clock" name="" value="0x1" />
         <value caption="Secondary Oscillator Clock (SOSC)" name="" value="0x2" />
         <value caption="CLC1 Output" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="TCKIB Pin (remappable)" name="" value="0x6" />
         <value caption="TCKIA Pin (remappable)" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Time Base Prescale Select" name="CCP1CON1__TMRPS">
         <value caption="1:1 prescale" name="" value="0x0" />
         <value caption="1:4 prescale" name="" value="0x1" />
         <value caption="1:16 prescale" name="" value="0x2" />
         <value caption="1:64 prescale" name="" value="0x3" />
      </value-group>
      <value-group caption="CCPx Synchronization Source Select" name="CCP1CON1__SYNC">
         <value caption="No external synchronization; timer rolls over at FFFFh or matches with the Timer Period register" name="" value="0x0" />
         <value caption="This MCCP/SCCP" name="" value="0x1" />
         <value caption="MCCP1" name="" value="0x2" />
         <value caption="MCCP2" name="" value="0x3" />
         <value caption="MCCP3" name="" value="0x4" />
         <value caption="INT0 pin" name="" value="0x9" />
         <value caption="INT1 pin" name="" value="0xA" />
         <value caption="INT2 pin" name="" value="0xB" />
         <value caption="INT3 pin" name="" value="0xC" />
         <value caption="INT4 pin" name="" value="0xD" />
         <value caption="SCCP8" name="" value="0xE" />
         <value caption="SCCP9" name="" value="0xF" />
         <value caption="CLC1" name="" value="0x10" />
         <value caption="CLC2" name="" value="0x11" />
         <value caption="CLC3" name="" value="0x12" />
         <value caption="CLC4" name="" value="0x13" />
         <value caption="Comparator 1" name="" value="0x18" />
         <value caption="Comparator 2" name="" value="0x19" />
         <value caption="Comparator 3" name="" value="0x1A" />
         <value caption="Start of ADC conversion" name="" value="0x1B" />
         <value caption="Off" name="" value="0x1F" />
      </value-group>
      <value-group caption="CCPx Interrupt Output Postscale Select" name="CCP1CON1__OPS">
         <value caption="Each time base period match or input capture event" name="" value="0x0" />
         <value caption="Every 2nd time base period match or 2nd input capture event" name="" value="0x1" />
         <value caption="Every 3rd time base period match or 3rd input capture event" name="" value="0x2" />
         <value caption="Every 4th time base period match or 4th input capture event" name="" value="0x3" />
         <value caption="Every 5th time base period match" name="" value="0x4" />
         <value caption="Every 6th time base period match" name="" value="0x5" />
         <value caption="Every 7th time base period match" name="" value="0x6" />
         <value caption="Every 8th time base period match" name="" value="0x7" />
         <value caption="Every 9th time base period match" name="" value="0x8" />
         <value caption="Every 10th time base period match" name="" value="0x9" />
         <value caption="Every 11th time base period match" name="" value="0xA" />
         <value caption="Every 12th time base period match" name="" value="0xB" />
         <value caption="Every 13th time base period match" name="" value="0xC" />
         <value caption="Every 14th time base period match" name="" value="0xD" />
         <value caption="Every 15th time base period match" name="" value="0xE" />
         <value caption="Every 16th time base period match" name="" value="0xF" />
      </value-group>
      <value-group caption="CCPx Auto shutdown/Gating Source Enable" name="CCP1CON2__ASDG">
         <value caption="Disabled" name="" value="0x0" />
         <value caption="Comparator 1" name="" value="0x1" />
         <value caption="Comparator 2" name="" value="0x2" />
         <value caption="Comparator 3" name="" value="0x4" />
         <value caption="SCCP5 output" name="" value="0x8" />
         <value caption="SCCP4 output" name="" value="0x10" />
         <value caption="CLC1 output" name="" value="0x20" />
         <value caption="OCFA pin (remappable)" name="" value="0x40" />
         <value caption="OCFB pin (remappable)" name="" value="0x80" />
      </value-group>
      <value-group caption="CCPx Auto shutdown / Gate Mode Enable" name="CCP1CON2__ASDGM">
         <value caption="Shutdown event occurs immediately" name="" value="0x0" />
         <value caption="Waits until the next time base reset or rollover" name="" value="0x1" />
      </value-group>
      <value-group caption="PWMx Restart Enable" name="CCP1CON2__PWMRSEN">
         <value caption="ASEVT must be cleared in software to resume PWM activity" name="" value="0x0" />
         <value caption="ASEVT bit clears automatically at the beginning of next PWM period, after shutdown input has ended" name="" value="0x1" />
      </value-group>
      <value-group caption="CCPx Output Enable Synchronization" name="CCP1CON2__OENSYNC">
         <value caption="Update by output enable bits occurs immediately" name="" value="0x0" />
         <value caption="Update by output enable bits occurs on the next Time Base Reset or Rollover" name="" value="0x1" />
      </value-group>
      <value-group caption="CCPx Input Capture Source Select" name="CCP1CON2__ICS">
         <value caption="ICM1 pin (remappable)" name="" value="0x0" />
         <value caption="Comparator 1 Output" name="" value="0x1" />
         <value caption="Comparator 2 Output" name="" value="0x2" />
         <value caption="Comparator 3 Output" name="" value="0x3" />
         <value caption="CLC1 Output" name="" value="0x4" />
         <value caption="CLC2 Output" name="" value="0x5" />
         <value caption="CLC3 Output" name="" value="0x6" />
         <value caption="CLC4 Output" name="" value="0x7" />
      </value-group>
      <value-group caption="PWMx Output Pins OCxA, OCxC, OCxE Shutdown State Conttrol" name="CCP1CON3__PSSACE">
         <value caption="Pins are in high impedance state" name="" value="0x0" />
         <value caption="Pins are driven inactive" name="" value="0x2" />
         <value caption="Pins are driven active" name="" value="0x3" />
      </value-group>
      <value-group caption="PWMx Output Pins OCxA, OCxC, OCxE Polarity Conttrol" name="CCP1CON3__POLACE">
         <value caption="Output pin polarity is active-high" name="" value="0x0" />
         <value caption="Output pin polarity is active-low" name="" value="0x1" />
      </value-group>
      <value-group caption="CCPx Time Base Clock Select" name="CCP2CON1__CLKSEL">
         <value caption="System Clock (Fsys)" name="" value="0x0" />
         <value caption="REFCLKO Output Clock" name="" value="0x1" />
         <value caption="Secondary Oscillator Clock (SOSC)" name="" value="0x2" />
         <value caption="CLC2 Output" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="TCKIB Pin (remappable)" name="" value="0x6" />
         <value caption="TCKIA Pin (remappable)" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Auto shutdown/Gating Source Enable" name="CCP2CON2__ASDG">
         <value caption="Disabled" name="" value="0x0" />
         <value caption="Comparator 1" name="" value="0x1" />
         <value caption="Comparator 2" name="" value="0x2" />
         <value caption="Comparator 3" name="" value="0x4" />
         <value caption="SCCP5 output" name="" value="0x8" />
         <value caption="SCCP4 output" name="" value="0x10" />
         <value caption="CLC2 output" name="" value="0x20" />
         <value caption="OCFA pin (remappable)" name="" value="0x40" />
         <value caption="OCFB pin (remappable)" name="" value="0x80" />
      </value-group>
      <value-group caption="CCPx Input Capture Source Select" name="CCP2CON2__ICS">
         <value caption="ICM2 pin (remappable)" name="" value="0x0" />
         <value caption="Comparator 1 Output" name="" value="0x1" />
         <value caption="Comparator 2 Output" name="" value="0x2" />
         <value caption="Comparator 3 Output" name="" value="0x3" />
         <value caption="CLC1 Output" name="" value="0x4" />
         <value caption="CLC2 Output" name="" value="0x5" />
         <value caption="CLC3 Output" name="" value="0x6" />
         <value caption="CLC4 Output" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Time Base Clock Select" name="CCP3CON1__CLKSEL">
         <value caption="System Clock (Fsys)" name="" value="0x0" />
         <value caption="REFCLKO Output Clock" name="" value="0x1" />
         <value caption="Secondary Oscillator Clock (SOSC)" name="" value="0x2" />
         <value caption="CLC3 Output" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="TCKIB Pin (remappable)" name="" value="0x6" />
         <value caption="TCKIA Pin (remappable)" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Auto shutdown/Gating Source Enable" name="CCP3CON2__ASDG">
         <value caption="Disabled" name="" value="0x0" />
         <value caption="Comparator 1" name="" value="0x1" />
         <value caption="Comparator 2" name="" value="0x2" />
         <value caption="Comparator 3" name="" value="0x4" />
         <value caption="SCCP5 output" name="" value="0x8" />
         <value caption="SCCP4 output" name="" value="0x10" />
         <value caption="CLC3 output" name="" value="0x20" />
         <value caption="OCFA pin (remappable)" name="" value="0x40" />
         <value caption="OCFB pin (remappable)" name="" value="0x80" />
      </value-group>
      <value-group caption="CCPx Input Capture Source Select" name="CCP3CON2__ICS">
         <value caption="ICM3 pin (remappable)" name="" value="0x0" />
         <value caption="Comparator 1 Output" name="" value="0x1" />
         <value caption="Comparator 2 Output" name="" value="0x2" />
         <value caption="Comparator 3 Output" name="" value="0x3" />
         <value caption="CLC1 Output" name="" value="0x4" />
         <value caption="CLC2 Output" name="" value="0x5" />
         <value caption="CLC3 Output" name="" value="0x6" />
         <value caption="CLC4 Output" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Time Base Clock Select" name="CCP4CON1__CLKSEL">
         <value caption="System Clock (Fsys)" name="" value="0x0" />
         <value caption="REFCLKO Output Clock" name="" value="0x1" />
         <value caption="Secondary Oscillator Clock (SOSC)" name="" value="0x2" />
         <value caption="CLC1 Output" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="TCKIB Pin (remappable)" name="" value="0x6" />
         <value caption="TCKIA Pin (remappable)" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Auto shutdown/Gating Source Enable" name="CCP4CON2__ASDG">
         <value caption="Disabled" name="" value="0x0" />
         <value caption="Comparator 1" name="" value="0x1" />
         <value caption="Comparator 2" name="" value="0x2" />
         <value caption="Comparator 3" name="" value="0x4" />
         <value caption="MCCP2 output" name="" value="0x8" />
         <value caption="MCCP1 output" name="" value="0x10" />
         <value caption="CLC1 output" name="" value="0x20" />
         <value caption="OCFA pin (remappable)" name="" value="0x40" />
         <value caption="OCFB pin (remappable)" name="" value="0x80" />
      </value-group>
      <value-group caption="CCPx Input Capture Source Select" name="CCP4CON2__ICS">
         <value caption="ICM4 pin (remappable)" name="" value="0x0" />
         <value caption="Comparator 1 Output" name="" value="0x1" />
         <value caption="Comparator 2 Output" name="" value="0x2" />
         <value caption="Comparator 3 Output" name="" value="0x3" />
         <value caption="CLC1 Output" name="" value="0x4" />
         <value caption="CLC2 Output" name="" value="0x5" />
         <value caption="CLC3 Output" name="" value="0x6" />
         <value caption="CLC4 Output" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Time Base Clock Select" name="CCP5CON1__CLKSEL">
         <value caption="System Clock (Fsys)" name="" value="0x0" />
         <value caption="REFCLKO Output Clock" name="" value="0x1" />
         <value caption="Secondary Oscillator Clock (SOSC)" name="" value="0x2" />
         <value caption="CLC2 Output" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="TCKIB Pin (remappable)" name="" value="0x6" />
         <value caption="TCKIA Pin (remappable)" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Auto shutdown/Gating Source Enable" name="CCP5CON2__ASDG">
         <value caption="Disabled" name="" value="0x0" />
         <value caption="Comparator 1" name="" value="0x1" />
         <value caption="Comparator 2" name="" value="0x2" />
         <value caption="Comparator 3" name="" value="0x4" />
         <value caption="MCCP2 output" name="" value="0x8" />
         <value caption="MCCP1 output" name="" value="0x10" />
         <value caption="CLC2 output" name="" value="0x20" />
         <value caption="OCFA pin (remappable)" name="" value="0x40" />
         <value caption="OCFB pin (remappable)" name="" value="0x80" />
      </value-group>
      <value-group caption="CCPx Input Capture Source Select" name="CCP5CON2__ICS">
         <value caption="ICM5 pin (remappable)" name="" value="0x0" />
         <value caption="Comparator 1 Output" name="" value="0x1" />
         <value caption="Comparator 2 Output" name="" value="0x2" />
         <value caption="Comparator 3 Output" name="" value="0x3" />
         <value caption="CLC1 Output" name="" value="0x4" />
         <value caption="CLC2 Output" name="" value="0x5" />
         <value caption="CLC3 Output" name="" value="0x6" />
         <value caption="CLC4 Output" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Time Base Clock Select" name="CCP6CON1__CLKSEL">
         <value caption="System Clock (Fsys)" name="" value="0x0" />
         <value caption="REFCLKO Output Clock" name="" value="0x1" />
         <value caption="Secondary Oscillator Clock (SOSC)" name="" value="0x2" />
         <value caption="CLC3 Output" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="TCKIB Pin (remappable)" name="" value="0x6" />
         <value caption="TCKIA Pin (remappable)" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Auto shutdown/Gating Source Enable" name="CCP6CON2__ASDG">
         <value caption="Disabled" name="" value="0x0" />
         <value caption="Comparator 1" name="" value="0x1" />
         <value caption="Comparator 2" name="" value="0x2" />
         <value caption="Comparator 3" name="" value="0x4" />
         <value caption="MCCP2 output" name="" value="0x8" />
         <value caption="MCCP1 output" name="" value="0x10" />
         <value caption="CLC3 output" name="" value="0x20" />
         <value caption="OCFA pin (remappable)" name="" value="0x40" />
         <value caption="OCFB pin (remappable)" name="" value="0x80" />
      </value-group>
      <value-group caption="CCPx Input Capture Source Select" name="CCP6CON2__ICS">
         <value caption="ICM6 pin (remappable)" name="" value="0x0" />
         <value caption="Comparator 1 Output" name="" value="0x1" />
         <value caption="Comparator 2 Output" name="" value="0x2" />
         <value caption="Comparator 3 Output" name="" value="0x3" />
         <value caption="CLC1 Output" name="" value="0x4" />
         <value caption="CLC2 Output" name="" value="0x5" />
         <value caption="CLC3 Output" name="" value="0x6" />
         <value caption="CLC4 Output" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Time Base Clock Select" name="CCP7CON1__CLKSEL">
         <value caption="System Clock (Fsys)" name="" value="0x0" />
         <value caption="REFCLKO Output Clock" name="" value="0x1" />
         <value caption="Secondary Oscillator Clock (SOSC)" name="" value="0x2" />
         <value caption="CLC4 Output" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="TCKIB Pin (remappable)" name="" value="0x6" />
         <value caption="TCKIA Pin (remappable)" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Auto shutdown/Gating Source Enable" name="CCP7CON2__ASDG">
         <value caption="Disabled" name="" value="0x0" />
         <value caption="Comparator 1" name="" value="0x1" />
         <value caption="Comparator 2" name="" value="0x2" />
         <value caption="Comparator 3" name="" value="0x4" />
         <value caption="MCCP2 output" name="" value="0x8" />
         <value caption="MCCP1 output" name="" value="0x10" />
         <value caption="CLC4 output" name="" value="0x20" />
         <value caption="OCFA pin (remappable)" name="" value="0x40" />
         <value caption="OCFB pin (remappable)" name="" value="0x80" />
      </value-group>
      <value-group caption="CCPx Input Capture Source Select" name="CCP7CON2__ICS">
         <value caption="ICM7 pin (remappable)" name="" value="0x0" />
         <value caption="Comparator 1 Output" name="" value="0x1" />
         <value caption="Comparator 2 Output" name="" value="0x2" />
         <value caption="Comparator 3 Output" name="" value="0x3" />
         <value caption="CLC1 Output" name="" value="0x4" />
         <value caption="CLC2 Output" name="" value="0x5" />
         <value caption="CLC3 Output" name="" value="0x6" />
         <value caption="CLC4 Output" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Time Base Clock Select" name="CCP8CON1__CLKSEL">
         <value caption="System Clock (Fsys)" name="" value="0x0" />
         <value caption="REFCLKO Output Clock" name="" value="0x1" />
         <value caption="Secondary Oscillator Clock (SOSC)" name="" value="0x2" />
         <value caption="CLC1 Output" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="TCKIB Pin (remappable)" name="" value="0x6" />
         <value caption="TCKIA Pin (remappable)" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Auto shutdown/Gating Source Enable" name="CCP8CON2__ASDG">
         <value caption="Disabled" name="" value="0x0" />
         <value caption="Comparator 1" name="" value="0x1" />
         <value caption="Comparator 2" name="" value="0x2" />
         <value caption="Comparator 3" name="" value="0x4" />
         <value caption="MCCP2 output" name="" value="0x8" />
         <value caption="MCCP1 output" name="" value="0x10" />
         <value caption="CLC1 output" name="" value="0x20" />
         <value caption="OCFA pin (remappable)" name="" value="0x40" />
         <value caption="OCFB pin (remappable)" name="" value="0x80" />
      </value-group>
      <value-group caption="CCPx Input Capture Source Select" name="CCP8CON2__ICS">
         <value caption="ICM8 pin (remappable)" name="" value="0x0" />
         <value caption="Comparator 1 Output" name="" value="0x1" />
         <value caption="Comparator 2 Output" name="" value="0x2" />
         <value caption="Comparator 3 Output" name="" value="0x3" />
         <value caption="CLC1 Output" name="" value="0x4" />
         <value caption="CLC2 Output" name="" value="0x5" />
         <value caption="CLC3 Output" name="" value="0x6" />
         <value caption="CLC4 Output" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Time Base Clock Select" name="CCP9CON1__CLKSEL">
         <value caption="System Clock (Fsys)" name="" value="0x0" />
         <value caption="REFCLKO Output Clock" name="" value="0x1" />
         <value caption="Secondary Oscillator Clock (SOSC)" name="" value="0x2" />
         <value caption="CLC1 Output" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x5" />
         <value caption="TCKIB Pin (remappable)" name="" value="0x6" />
         <value caption="TCKIA Pin (remappable)" name="" value="0x7" />
      </value-group>
      <value-group caption="CCPx Auto shutdown/Gating Source Enable" name="CCP9CON2__ASDG">
         <value caption="Disabled" name="" value="0x0" />
         <value caption="Comparator 1" name="" value="0x1" />
         <value caption="Comparator 2" name="" value="0x2" />
         <value caption="Comparator 3" name="" value="0x4" />
         <value caption="MCCP2 output" name="" value="0x8" />
         <value caption="MCCP1 output" name="" value="0x10" />
         <value caption="CLC2 output" name="" value="0x20" />
         <value caption="OCFA pin (remappable)" name="" value="0x40" />
         <value caption="OCFB pin (remappable)" name="" value="0x80" />
      </value-group>
      <value-group caption="CCPx Input Capture Source Select" name="CCP9CON2__ICS">
         <value caption="ICM9 pin (remappable)" name="" value="0x0" />
         <value caption="Comparator 1 Output" name="" value="0x1" />
         <value caption="Comparator 2 Output" name="" value="0x2" />
         <value caption="Comparator 3 Output" name="" value="0x3" />
         <value caption="CLC1 Output" name="" value="0x4" />
         <value caption="CLC2 Output" name="" value="0x5" />
         <value caption="CLC3 Output" name="" value="0x6" />
         <value caption="CLC4 Output" name="" value="0x7" />
      </value-group>
   </module>
   <module caption="" id="01445" name="CDAC" version="">
      <register-group name="CDAC">
         <register caption="CDAC Control Register" name="DAC1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Reference Source Select" mask="0x00000003" name="REFSEL" values="DAC1CON__REFSEL" />
            <bitfield caption="CDAC Output Enable" mask="0x00000100" name="DACOE" values="DAC1CON__DACOE" />
            <bitfield caption="CDAC Enable" mask="0x00008000" name="ON" values="DAC1CON__ON" />
            <bitfield caption="Data Input Register Bits for the CDAC" mask="0xFFFF0000" name="DACDAT" />
         </register>
      </register-group>
      <value-group caption="Reference Source Select" name="DAC1CON__REFSEL">
         <value caption="No reference is selected (output is AVSS)" name="" value="0x0" />
         <value caption="Reference voltage is the CVREF+ input pin voltage" name="" value="0x1" />
         <value caption="No reference is selected (output is AVSS)" name="" value="0x2" />
         <value caption="Reference voltage is AVDD" name="" value="0x3" />
      </value-group>
      <value-group caption="CDAC Output Enable" name="DAC1CON__DACOE">
         <value caption="Output is Disabled; drive to pin is floating" name="" value="0x0" />
         <value caption="Output is Enabled; CDAC voltage is connected to the pin." name="" value="0x1" />
      </value-group>
      <value-group caption="CDAC Enable" name="DAC1CON__ON">
         <value caption="The CDAC is Disabled" name="" value="0x0" />
         <value caption="The CDAC is Enabled" name="" value="0x1" />
      </value-group>
   </module>
   <module caption="" id="02922" name="CFG" version="">
      <register-group name="CFG">
         <register caption="" name="PMDCON" offset="0xca0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000800" name="PMDLOCK" />
         </register>
         <register caption="" name="PMD1" offset="0xcb0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ADCMD" />
            <bitfield caption="" mask="0x00001000" name="VREFMD" />
            <bitfield caption="" mask="0x00100000" name="HLVDMD" />
         </register>
         <register caption="" name="PMD2" offset="0xcc0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CMP1MD" />
            <bitfield caption="" mask="0x00000002" name="CMP2MD" />
            <bitfield caption="" mask="0x00000004" name="CMP3MD" />
            <bitfield caption="" mask="0x01000000" name="CLC1MD" />
            <bitfield caption="" mask="0x02000000" name="CLC2MD" />
            <bitfield caption="" mask="0x04000000" name="CLC3MD" />
            <bitfield caption="" mask="0x08000000" name="CLC4MD" />
         </register>
         <register caption="" name="PMD3" offset="0xcd0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000100" name="CCP1MD" />
            <bitfield caption="" mask="0x00000200" name="CCP2MD" />
            <bitfield caption="" mask="0x00000400" name="CCP3MD" />
            <bitfield caption="" mask="0x00000800" name="CCP4MD" />
            <bitfield caption="" mask="0x00001000" name="CC5MD" />
            <bitfield caption="" mask="0x00002000" name="CC6MD" />
            <bitfield caption="" mask="0x00004000" name="CC7MD" />
            <bitfield caption="" mask="0x00008000" name="CC8MD" />
            <bitfield caption="" mask="0x00010000" name="CC9MD" />
         </register>
         <register caption="" name="PMD4" offset="0xce0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="T1MD" />
            <bitfield caption="" mask="0x00000002" name="T2MD" />
            <bitfield caption="" mask="0x00000004" name="T3MD" />
         </register>
         <register caption="" name="PMD5" offset="0xcf0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="U1MD" />
            <bitfield caption="" mask="0x00000002" name="U2MD" />
            <bitfield caption="" mask="0x00000004" name="U3MD" />
            <bitfield caption="" mask="0x00000100" name="SPI1MD" />
            <bitfield caption="" mask="0x00000200" name="SPI2MD" />
            <bitfield caption="" mask="0x00000400" name="SPI3MD" />
            <bitfield caption="" mask="0x00010000" name="I2C1MD" />
            <bitfield caption="" mask="0x00020000" name="I2C2MD" />
            <bitfield caption="" mask="0x00040000" name="I2C3MD" />
            <bitfield caption="" mask="0x01000000" name="USBMD" />
         </register>
         <register caption="" name="PMD6" offset="0xd00" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="RTCCMD" />
            <bitfield caption="" mask="0x00000100" name="REFOMD" />
         </register>
         <register caption="" name="PMD7" offset="0xd10" rw="RW" size="4">
            <bitfield caption="" mask="0x00000010" name="DMAMD" />
         </register>
         <register caption="" name="CFGCON" offset="0xd30" rw="RW" size="4">
            <bitfield caption="TDO Enable for 2-Wire JTAG" mask="0x00000001" name="TDOEN" values="CFGCON__TDOEN" />
            <bitfield caption="" mask="0x00000002" name="FAEN" />
            <bitfield caption="JTAG Port Enable bit" mask="0x00000008" name="JTAGEN" values="CFGCON__JTAGEN" />
            <bitfield caption="" mask="0x00000100" name="RPFA" />
            <bitfield caption="" mask="0x00FF0000" name="EXECADDR" />
            <bitfield caption="" mask="0x03000000" name="BMXARB" />
            <bitfield caption="" mask="0x08000000" name="BMXERRDIS" />
         </register>
         <register caption="" name="DEVID" offset="0xd50" rw="R" size="4">
            <bitfield caption="" mask="0x00000FFF" name="MAINID" />
            <bitfield caption="" mask="0x0FFFF000" name="PN" />
            <bitfield caption="" mask="0xF0000000" name="VER" />
         </register>
         <register caption="" name="SYSKEY" offset="0xd60" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="SYSKEY" />
         </register>
         <register caption="" name="ANCFG" offset="0x0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000002" name="BGCMP" />
            <bitfield caption="" mask="0x00000004" name="BGADC" />
         </register>
      </register-group>
      <value-group caption="TDO Enable for 2-Wire JTAG" name="CFGCON__TDOEN">
         <value caption="2-wire JTAG protocol uses TDO" name="" value="0x1" />
         <value caption="2-wire JTAG protocol does not use TDO" name="" value="0x0" />
      </value-group>
      <value-group caption="JTAG Port Enable bit" name="CFGCON__JTAGEN">
         <value caption="Enable the JTAG port" name="" value="0x1" />
         <value caption="Disable the JTAG port" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01577" name="CLC" version="">
      <register-group name="CLC">
         <register caption="" name="CLC1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="CLCx Mode bits" mask="0x00000007" name="MODE" values="CLC1CON__MODE" />
            <bitfield caption="CLCx Output Polarity Control bit" mask="0x00000020" name="LCPOL" values="CLC1CON__LCPOL" />
            <bitfield caption="CLCx Data Output Status bit" mask="0x00000040" name="LCOUT" values="CLC1CON__LCOUT" />
            <bitfield caption="CLCx Port Enable bit" mask="0x00000080" name="LCOE" values="CLC1CON__LCOE" />
            <bitfield caption="CLCx Negative Edge Interrupt Enable bit" mask="0x00000400" name="INTN" values="CLC1CON__INTN" />
            <bitfield caption="CLCx Positive Edge Interrupt Enable bit" mask="0x00000800" name="INTP" values="CLC1CON__INTP" />
            <bitfield caption="CLCx Enable bit" mask="0x00008000" name="ON" values="CLC1CON__ON" />
            <bitfield caption="Gate 1 Polarity Control bit" mask="0x00010000" name="G1POL" values="CLC1CON__G1POL" />
            <bitfield caption="Gate 2 Polarity Control bit" mask="0x00020000" name="G2POL" values="CLC1CON__G2POL" />
            <bitfield caption="Gate 3 Polarity Control bit" mask="0x00040000" name="G3POL" values="CLC1CON__G3POL" />
            <bitfield caption="Gate 4 Polarity Control bit" mask="0x00080000" name="G4POL" values="CLC1CON__G4POL" />
         </register>
         <register caption="" name="CLC2CON" offset="0x80" rw="RW" size="4">
            <bitfield caption="CLCx Mode bits" mask="0x00000007" name="MODE" values="CLC2CON__MODE" />
            <bitfield caption="CLCx Output Polarity Control bit" mask="0x00000020" name="LCPOL" values="CLC2CON__LCPOL" />
            <bitfield caption="CLCx Data Output Status bit" mask="0x00000040" name="LCOUT" values="CLC2CON__LCOUT" />
            <bitfield caption="CLCx Port Enable bit" mask="0x00000080" name="LCOE" values="CLC2CON__LCOE" />
            <bitfield caption="CLCx Negative Edge Interrupt Enable bit" mask="0x00000400" name="INTN" values="CLC2CON__INTN" />
            <bitfield caption="CLCx Positive Edge Interrupt Enable bit" mask="0x00000800" name="INTP" values="CLC2CON__INTP" />
            <bitfield caption="CLCx Enable bit" mask="0x00008000" name="ON" values="CLC2CON__ON" />
            <bitfield caption="Gate 1 Polarity Control bit" mask="0x00010000" name="G1POL" values="CLC2CON__G1POL" />
            <bitfield caption="Gate 2 Polarity Control bit" mask="0x00020000" name="G2POL" values="CLC2CON__G2POL" />
            <bitfield caption="Gate 3 Polarity Control bit" mask="0x00040000" name="G3POL" values="CLC2CON__G3POL" />
            <bitfield caption="Gate 4 Polarity Control bit" mask="0x00080000" name="G4POL" values="CLC2CON__G4POL" />
         </register>
         <register caption="" name="CLC3CON" offset="0x100" rw="RW" size="4">
            <bitfield caption="CLCx Mode bits" mask="0x00000007" name="MODE" values="CLC3CON__MODE" />
            <bitfield caption="CLCx Output Polarity Control bit" mask="0x00000020" name="LCPOL" values="CLC3CON__LCPOL" />
            <bitfield caption="CLCx Data Output Status bit" mask="0x00000040" name="LCOUT" values="CLC3CON__LCOUT" />
            <bitfield caption="CLCx Port Enable bit" mask="0x00000080" name="LCOE" values="CLC3CON__LCOE" />
            <bitfield caption="CLCx Negative Edge Interrupt Enable bit" mask="0x00000400" name="INTN" values="CLC3CON__INTN" />
            <bitfield caption="CLCx Positive Edge Interrupt Enable bit" mask="0x00000800" name="INTP" values="CLC3CON__INTP" />
            <bitfield caption="CLCx Enable bit" mask="0x00008000" name="ON" values="CLC3CON__ON" />
            <bitfield caption="Gate 1 Polarity Control bit" mask="0x00010000" name="G1POL" values="CLC3CON__G1POL" />
            <bitfield caption="Gate 2 Polarity Control bit" mask="0x00020000" name="G2POL" values="CLC3CON__G2POL" />
            <bitfield caption="Gate 3 Polarity Control bit" mask="0x00040000" name="G3POL" values="CLC3CON__G3POL" />
            <bitfield caption="Gate 4 Polarity Control bit" mask="0x00080000" name="G4POL" values="CLC3CON__G4POL" />
         </register>
         <register caption="" name="CLC4CON" offset="0x180" rw="RW" size="4">
            <bitfield caption="CLCx Mode bits" mask="0x00000007" name="MODE" values="CLC4CON__MODE" />
            <bitfield caption="CLCx Output Polarity Control bit" mask="0x00000020" name="LCPOL" values="CLC4CON__LCPOL" />
            <bitfield caption="CLCx Data Output Status bit" mask="0x00000040" name="LCOUT" values="CLC4CON__LCOUT" />
            <bitfield caption="CLCx Port Enable bit" mask="0x00000080" name="LCOE" values="CLC4CON__LCOE" />
            <bitfield caption="CLCx Negative Edge Interrupt Enable bit" mask="0x00000400" name="INTN" values="CLC4CON__INTN" />
            <bitfield caption="CLCx Positive Edge Interrupt Enable bit" mask="0x00000800" name="INTP" values="CLC4CON__INTP" />
            <bitfield caption="CLCx Enable bit" mask="0x00008000" name="ON" values="CLC4CON__ON" />
            <bitfield caption="Gate 1 Polarity Control bit" mask="0x00010000" name="G1POL" values="CLC4CON__G1POL" />
            <bitfield caption="Gate 2 Polarity Control bit" mask="0x00020000" name="G2POL" values="CLC4CON__G2POL" />
            <bitfield caption="Gate 3 Polarity Control bit" mask="0x00040000" name="G3POL" values="CLC4CON__G3POL" />
            <bitfield caption="Gate 4 Polarity Control bit" mask="0x00080000" name="G4POL" values="CLC4CON__G4POL" />
         </register>
         <register caption="" name="CLC1SEL" offset="0x10" rw="RW" size="4">
            <bitfield caption="Data Selection MUX 1 Signal Selection bits" mask="0x00000007" name="DS1" values="CLC1SEL__DS1" />
            <bitfield caption="Data Selection MUX 2 Signal Selection bits" mask="0x00000070" name="DS2" values="CLC1SEL__DS2" />
            <bitfield caption="Data Selection MUX 3 Signal Selection bits" mask="0x00000700" name="DS3" values="CLC1SEL__DS3" />
            <bitfield caption="Data Selection MUX 4 Signal Selection bits" mask="0x00007000" name="DS4" values="CLC1SEL__DS4" />
         </register>
         <register caption="" name="CLC2SEL" offset="0x90" rw="RW" size="4">
            <bitfield caption="Data Selection MUX 1 Signal Selection bits" mask="0x00000007" name="DS1" values="CLC2SEL__DS1" />
            <bitfield caption="Data Selection MUX 2 Signal Selection bits" mask="0x00000070" name="DS2" values="CLC2SEL__DS2" />
            <bitfield caption="Data Selection MUX 3 Signal Selection bits" mask="0x00000700" name="DS3" values="CLC2SEL__DS3" />
            <bitfield caption="Data Selection MUX 4 Signal Selection bits" mask="0x00007000" name="DS4" values="CLC2SEL__DS4" />
         </register>
         <register caption="" name="CLC3SEL" offset="0x110" rw="RW" size="4">
            <bitfield caption="Data Selection MUX 1 Signal Selection bits" mask="0x00000007" name="DS1" values="CLC3SEL__DS1" />
            <bitfield caption="Data Selection MUX 2 Signal Selection bits" mask="0x00000070" name="DS2" values="CLC3SEL__DS2" />
            <bitfield caption="Data Selection MUX 3 Signal Selection bits" mask="0x00000700" name="DS3" values="CLC3SEL__DS3" />
            <bitfield caption="Data Selection MUX 4 Signal Selection bits" mask="0x00007000" name="DS4" values="CLC3SEL__DS4" />
         </register>
         <register caption="" name="CLC4SEL" offset="0x190" rw="RW" size="4">
            <bitfield caption="Data Selection MUX 1 Signal Selection bits" mask="0x00000007" name="DS1" values="CLC4SEL__DS1" />
            <bitfield caption="Data Selection MUX 2 Signal Selection bits" mask="0x00000070" name="DS2" values="CLC4SEL__DS2" />
            <bitfield caption="Data Selection MUX 3 Signal Selection bits" mask="0x00000700" name="DS3" values="CLC4SEL__DS3" />
            <bitfield caption="Data Selection MUX 4 Signal Selection bits" mask="0x00007000" name="DS4" values="CLC4SEL__DS4" />
         </register>
         <register caption="" name="CLC1GLS" offset="0x20" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="G1D1N" />
            <bitfield caption="" mask="0x00000002" name="G1D1T" />
            <bitfield caption="" mask="0x00000004" name="G1D2N" />
            <bitfield caption="" mask="0x00000008" name="G1D2T" />
            <bitfield caption="" mask="0x00000010" name="G1D3N" />
            <bitfield caption="" mask="0x00000020" name="G1D3T" />
            <bitfield caption="" mask="0x00000040" name="G1D4N" />
            <bitfield caption="" mask="0x00000080" name="G1D4T" />
            <bitfield caption="" mask="0x00000100" name="G2D1N" />
            <bitfield caption="" mask="0x00000200" name="G2D1T" />
            <bitfield caption="" mask="0x00000400" name="G2D2N" />
            <bitfield caption="" mask="0x00000800" name="G2D2T" />
            <bitfield caption="" mask="0x00001000" name="G2D3N" />
            <bitfield caption="" mask="0x00002000" name="G2D3T" />
            <bitfield caption="" mask="0x00004000" name="G2D4N" />
            <bitfield caption="" mask="0x00008000" name="G2D4T" />
            <bitfield caption="" mask="0x00010000" name="G3D1N" />
            <bitfield caption="" mask="0x00020000" name="G3D1T" />
            <bitfield caption="" mask="0x00040000" name="G3D2N" />
            <bitfield caption="" mask="0x00080000" name="G3D2T" />
            <bitfield caption="" mask="0x00100000" name="G3D3N" />
            <bitfield caption="" mask="0x00200000" name="G3D3T" />
            <bitfield caption="" mask="0x00400000" name="G3D4N" />
            <bitfield caption="" mask="0x00800000" name="G3D4T" />
            <bitfield caption="" mask="0x01000000" name="G4D1N" />
            <bitfield caption="" mask="0x02000000" name="G4D1T" />
            <bitfield caption="" mask="0x04000000" name="G4D2N" />
            <bitfield caption="" mask="0x08000000" name="G4D2T" />
            <bitfield caption="" mask="0x10000000" name="G4D3N" />
            <bitfield caption="" mask="0x20000000" name="G4D3T" />
            <bitfield caption="" mask="0x40000000" name="G4D4N" />
            <bitfield caption="" mask="0x80000000" name="G4D4T" />
         </register>
         <register caption="" name="CLC2GLS" offset="0xa0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="G1D1N" />
            <bitfield caption="" mask="0x00000002" name="G1D1T" />
            <bitfield caption="" mask="0x00000004" name="G1D2N" />
            <bitfield caption="" mask="0x00000008" name="G1D2T" />
            <bitfield caption="" mask="0x00000010" name="G1D3N" />
            <bitfield caption="" mask="0x00000020" name="G1D3T" />
            <bitfield caption="" mask="0x00000040" name="G1D4N" />
            <bitfield caption="" mask="0x00000080" name="G1D4T" />
            <bitfield caption="" mask="0x00000100" name="G2D1N" />
            <bitfield caption="" mask="0x00000200" name="G2D1T" />
            <bitfield caption="" mask="0x00000400" name="G2D2N" />
            <bitfield caption="" mask="0x00000800" name="G2D2T" />
            <bitfield caption="" mask="0x00001000" name="G2D3N" />
            <bitfield caption="" mask="0x00002000" name="G2D3T" />
            <bitfield caption="" mask="0x00004000" name="G2D4N" />
            <bitfield caption="" mask="0x00008000" name="G2D4T" />
            <bitfield caption="" mask="0x00010000" name="G3D1N" />
            <bitfield caption="" mask="0x00020000" name="G3D1T" />
            <bitfield caption="" mask="0x00040000" name="G3D2N" />
            <bitfield caption="" mask="0x00080000" name="G3D2T" />
            <bitfield caption="" mask="0x00100000" name="G3D3N" />
            <bitfield caption="" mask="0x00200000" name="G3D3T" />
            <bitfield caption="" mask="0x00400000" name="G3D4N" />
            <bitfield caption="" mask="0x00800000" name="G3D4T" />
            <bitfield caption="" mask="0x01000000" name="G4D1N" />
            <bitfield caption="" mask="0x02000000" name="G4D1T" />
            <bitfield caption="" mask="0x04000000" name="G4D2N" />
            <bitfield caption="" mask="0x08000000" name="G4D2T" />
            <bitfield caption="" mask="0x10000000" name="G4D3N" />
            <bitfield caption="" mask="0x20000000" name="G4D3T" />
            <bitfield caption="" mask="0x40000000" name="G4D4N" />
            <bitfield caption="" mask="0x80000000" name="G4D4T" />
         </register>
         <register caption="" name="CLC3GLS" offset="0x120" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="G1D1N" />
            <bitfield caption="" mask="0x00000002" name="G1D1T" />
            <bitfield caption="" mask="0x00000004" name="G1D2N" />
            <bitfield caption="" mask="0x00000008" name="G1D2T" />
            <bitfield caption="" mask="0x00000010" name="G1D3N" />
            <bitfield caption="" mask="0x00000020" name="G1D3T" />
            <bitfield caption="" mask="0x00000040" name="G1D4N" />
            <bitfield caption="" mask="0x00000080" name="G1D4T" />
            <bitfield caption="" mask="0x00000100" name="G2D1N" />
            <bitfield caption="" mask="0x00000200" name="G2D1T" />
            <bitfield caption="" mask="0x00000400" name="G2D2N" />
            <bitfield caption="" mask="0x00000800" name="G2D2T" />
            <bitfield caption="" mask="0x00001000" name="G2D3N" />
            <bitfield caption="" mask="0x00002000" name="G2D3T" />
            <bitfield caption="" mask="0x00004000" name="G2D4N" />
            <bitfield caption="" mask="0x00008000" name="G2D4T" />
            <bitfield caption="" mask="0x00010000" name="G3D1N" />
            <bitfield caption="" mask="0x00020000" name="G3D1T" />
            <bitfield caption="" mask="0x00040000" name="G3D2N" />
            <bitfield caption="" mask="0x00080000" name="G3D2T" />
            <bitfield caption="" mask="0x00100000" name="G3D3N" />
            <bitfield caption="" mask="0x00200000" name="G3D3T" />
            <bitfield caption="" mask="0x00400000" name="G3D4N" />
            <bitfield caption="" mask="0x00800000" name="G3D4T" />
            <bitfield caption="" mask="0x01000000" name="G4D1N" />
            <bitfield caption="" mask="0x02000000" name="G4D1T" />
            <bitfield caption="" mask="0x04000000" name="G4D2N" />
            <bitfield caption="" mask="0x08000000" name="G4D2T" />
            <bitfield caption="" mask="0x10000000" name="G4D3N" />
            <bitfield caption="" mask="0x20000000" name="G4D3T" />
            <bitfield caption="" mask="0x40000000" name="G4D4N" />
            <bitfield caption="" mask="0x80000000" name="G4D4T" />
         </register>
         <register caption="" name="CLC4GLS" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="G1D1N" />
            <bitfield caption="" mask="0x00000002" name="G1D1T" />
            <bitfield caption="" mask="0x00000004" name="G1D2N" />
            <bitfield caption="" mask="0x00000008" name="G1D2T" />
            <bitfield caption="" mask="0x00000010" name="G1D3N" />
            <bitfield caption="" mask="0x00000020" name="G1D3T" />
            <bitfield caption="" mask="0x00000040" name="G1D4N" />
            <bitfield caption="" mask="0x00000080" name="G1D4T" />
            <bitfield caption="" mask="0x00000100" name="G2D1N" />
            <bitfield caption="" mask="0x00000200" name="G2D1T" />
            <bitfield caption="" mask="0x00000400" name="G2D2N" />
            <bitfield caption="" mask="0x00000800" name="G2D2T" />
            <bitfield caption="" mask="0x00001000" name="G2D3N" />
            <bitfield caption="" mask="0x00002000" name="G2D3T" />
            <bitfield caption="" mask="0x00004000" name="G2D4N" />
            <bitfield caption="" mask="0x00008000" name="G2D4T" />
            <bitfield caption="" mask="0x00010000" name="G3D1N" />
            <bitfield caption="" mask="0x00020000" name="G3D1T" />
            <bitfield caption="" mask="0x00040000" name="G3D2N" />
            <bitfield caption="" mask="0x00080000" name="G3D2T" />
            <bitfield caption="" mask="0x00100000" name="G3D3N" />
            <bitfield caption="" mask="0x00200000" name="G3D3T" />
            <bitfield caption="" mask="0x00400000" name="G3D4N" />
            <bitfield caption="" mask="0x00800000" name="G3D4T" />
            <bitfield caption="" mask="0x01000000" name="G4D1N" />
            <bitfield caption="" mask="0x02000000" name="G4D1T" />
            <bitfield caption="" mask="0x04000000" name="G4D2N" />
            <bitfield caption="" mask="0x08000000" name="G4D2T" />
            <bitfield caption="" mask="0x10000000" name="G4D3N" />
            <bitfield caption="" mask="0x20000000" name="G4D3T" />
            <bitfield caption="" mask="0x40000000" name="G4D4N" />
            <bitfield caption="" mask="0x80000000" name="G4D4T" />
         </register>
      </register-group>
      <value-group caption="CLCx Mode bits" name="CLC1CON__MODE">
         <value caption="Cell is a 1-input transparent latch with S and R" name="" value="0x7" />
         <value caption="Cell is a JK flip-flop with R" name="" value="0x6" />
         <value caption="Cell is a 2-input D flip-flop with R" name="" value="0x5" />
         <value caption="Cell is a 1-input D flip-flop with S and R" name="" value="0x4" />
         <value caption="Cell is an SR latch" name="" value="0x3" />
         <value caption="Cell is a 4-input AND" name="" value="0x2" />
         <value caption="Cell is an OR-XOR" name="" value="0x1" />
         <value caption="Cell is a AND-OR" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Output Polarity Control bit" name="CLC1CON__LCPOL">
         <value caption="The output of the module is inverted" name="" value="0x1" />
         <value caption="The output of the module is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Data Output Status bit" name="CLC1CON__LCOUT">
         <value caption="CLCx output high" name="" value="0x1" />
         <value caption="CLCx output low" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Port Enable bit" name="CLC1CON__LCOE">
         <value caption="CLCx port pin output is enabled" name="" value="0x1" />
         <value caption="CLCx port pin output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Negative Edge Interrupt Enable bit" name="CLC1CON__INTN">
         <value caption="Interrupt will be generated when a falling edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Positive Edge Interrupt Enable bit" name="CLC1CON__INTP">
         <value caption="Interrupt will be generated when a rising edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Enable bit" name="CLC1CON__ON">
         <value caption="CLCx is enabled and mixing input signals" name="" value="0x1" />
         <value caption="CLCx is disabled and has logic zero outputs" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Polarity Control bit" name="CLC1CON__G1POL">
         <value caption="The output of Channel 1 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 1 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Polarity Control bit" name="CLC1CON__G2POL">
         <value caption="The output of Channel 2 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 2 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Polarity Control bit" name="CLC1CON__G3POL">
         <value caption="The output of Channel 3 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 3 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Polarity Control bit" name="CLC1CON__G4POL">
         <value caption="The output of Channel 4 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 4 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Mode bits" name="CLC2CON__MODE">
         <value caption="Cell is a 1-input transparent latch with S and R" name="" value="0x7" />
         <value caption="Cell is a JK flip-flop with R" name="" value="0x6" />
         <value caption="Cell is a 2-input D flip-flop with R" name="" value="0x5" />
         <value caption="Cell is a 1-input D flip-flop with S and R" name="" value="0x4" />
         <value caption="Cell is an SR latch" name="" value="0x3" />
         <value caption="Cell is a 4-input AND" name="" value="0x2" />
         <value caption="Cell is an OR-XOR" name="" value="0x1" />
         <value caption="Cell is a AND-OR" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Output Polarity Control bit" name="CLC2CON__LCPOL">
         <value caption="The output of the module is inverted" name="" value="0x1" />
         <value caption="The output of the module is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Data Output Status bit" name="CLC2CON__LCOUT">
         <value caption="CLCx output high" name="" value="0x1" />
         <value caption="CLCx output low" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Port Enable bit" name="CLC2CON__LCOE">
         <value caption="CLCx port pin output is enabled" name="" value="0x1" />
         <value caption="CLCx port pin output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Negative Edge Interrupt Enable bit" name="CLC2CON__INTN">
         <value caption="Interrupt will be generated when a falling edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Positive Edge Interrupt Enable bit" name="CLC2CON__INTP">
         <value caption="Interrupt will be generated when a rising edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Enable bit" name="CLC2CON__ON">
         <value caption="CLCx is enabled and mixing input signals" name="" value="0x1" />
         <value caption="CLCx is disabled and has logic zero outputs" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Polarity Control bit" name="CLC2CON__G1POL">
         <value caption="The output of Channel 1 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 1 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Polarity Control bit" name="CLC2CON__G2POL">
         <value caption="The output of Channel 2 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 2 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Polarity Control bit" name="CLC2CON__G3POL">
         <value caption="The output of Channel 3 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 3 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Polarity Control bit" name="CLC2CON__G4POL">
         <value caption="The output of Channel 4 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 4 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Mode bits" name="CLC3CON__MODE">
         <value caption="Cell is a 1-input transparent latch with S and R" name="" value="0x7" />
         <value caption="Cell is a JK flip-flop with R" name="" value="0x6" />
         <value caption="Cell is a 2-input D flip-flop with R" name="" value="0x5" />
         <value caption="Cell is a 1-input D flip-flop with S and R" name="" value="0x4" />
         <value caption="Cell is an SR latch" name="" value="0x3" />
         <value caption="Cell is a 4-input AND" name="" value="0x2" />
         <value caption="Cell is an OR-XOR" name="" value="0x1" />
         <value caption="Cell is a AND-OR" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Output Polarity Control bit" name="CLC3CON__LCPOL">
         <value caption="The output of the module is inverted" name="" value="0x1" />
         <value caption="The output of the module is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Data Output Status bit" name="CLC3CON__LCOUT">
         <value caption="CLCx output high" name="" value="0x1" />
         <value caption="CLCx output low" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Port Enable bit" name="CLC3CON__LCOE">
         <value caption="CLCx port pin output is enabled" name="" value="0x1" />
         <value caption="CLCx port pin output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Negative Edge Interrupt Enable bit" name="CLC3CON__INTN">
         <value caption="Interrupt will be generated when a falling edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Positive Edge Interrupt Enable bit" name="CLC3CON__INTP">
         <value caption="Interrupt will be generated when a rising edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Enable bit" name="CLC3CON__ON">
         <value caption="CLCx is enabled and mixing input signals" name="" value="0x1" />
         <value caption="CLCx is disabled and has logic zero outputs" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Polarity Control bit" name="CLC3CON__G1POL">
         <value caption="The output of Channel 1 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 1 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Polarity Control bit" name="CLC3CON__G2POL">
         <value caption="The output of Channel 2 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 2 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Polarity Control bit" name="CLC3CON__G3POL">
         <value caption="The output of Channel 3 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 3 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Polarity Control bit" name="CLC3CON__G4POL">
         <value caption="The output of Channel 4 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 4 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Mode bits" name="CLC4CON__MODE">
         <value caption="Cell is a 1-input transparent latch with S and R" name="" value="0x7" />
         <value caption="Cell is a JK flip-flop with R" name="" value="0x6" />
         <value caption="Cell is a 2-input D flip-flop with R" name="" value="0x5" />
         <value caption="Cell is a 1-input D flip-flop with S and R" name="" value="0x4" />
         <value caption="Cell is an SR latch" name="" value="0x3" />
         <value caption="Cell is a 4-input AND" name="" value="0x2" />
         <value caption="Cell is an OR-XOR" name="" value="0x1" />
         <value caption="Cell is a AND-OR" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Output Polarity Control bit" name="CLC4CON__LCPOL">
         <value caption="The output of the module is inverted" name="" value="0x1" />
         <value caption="The output of the module is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Data Output Status bit" name="CLC4CON__LCOUT">
         <value caption="CLCx output high" name="" value="0x1" />
         <value caption="CLCx output low" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Port Enable bit" name="CLC4CON__LCOE">
         <value caption="CLCx port pin output is enabled" name="" value="0x1" />
         <value caption="CLCx port pin output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Negative Edge Interrupt Enable bit" name="CLC4CON__INTN">
         <value caption="Interrupt will be generated when a falling edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Positive Edge Interrupt Enable bit" name="CLC4CON__INTP">
         <value caption="Interrupt will be generated when a rising edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Enable bit" name="CLC4CON__ON">
         <value caption="CLCx is enabled and mixing input signals" name="" value="0x1" />
         <value caption="CLCx is disabled and has logic zero outputs" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Polarity Control bit" name="CLC4CON__G1POL">
         <value caption="The output of Channel 1 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 1 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Polarity Control bit" name="CLC4CON__G2POL">
         <value caption="The output of Channel 2 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 2 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Polarity Control bit" name="CLC4CON__G3POL">
         <value caption="The output of Channel 3 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 3 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Polarity Control bit" name="CLC4CON__G4POL">
         <value caption="The output of Channel 4 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 4 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 1 Signal Selection bits" name="CLC1SEL__DS1">
         <value caption="MCCP1 OCM1C Output" name="" value="0x7" />
         <value caption="MCCP1 OCM1B Output" name="" value="0x6" />
         <value caption="MCCP1 OCM1A Output" name="" value="0x5" />
         <value caption="REFO1 Clock Output" name="" value="0x4" />
         <value caption="LPRC Clock" name="" value="0x3" />
         <value caption="SOSC Clock" name="" value="0x2" />
         <value caption="System Clock" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 2 Signal Selection bits" name="CLC1SEL__DS2">
         <value caption="Unused" name="" value="0x7" />
         <value caption="MCCP1 OCMP compare match event" name="" value="0x6" />
         <value caption="DMA Channel 0 interrupt" name="" value="0x5" />
         <value caption="ADC End of Conversion" name="" value="0x4" />
         <value caption="UART1 TX Out" name="" value="0x3" />
         <value caption="CMP1 out" name="" value="0x2" />
         <value caption="CLC2 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 3 Signal Selection bits" name="CLC1SEL__DS3">
         <value caption="SCCP5 OCMP compare match event" name="" value="0x7" />
         <value caption="SCCP4 OCMP compare match event" name="" value="0x6" />
         <value caption="SCCP4 OCM4 output" name="" value="0x5" />
         <value caption="UART1 RX In" name="" value="0x4" />
         <value caption="SPI1 SDO1 Out" name="" value="0x3" />
         <value caption="CMP2 out" name="" value="0x2" />
         <value caption="CLC1 Out" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 4 Signal Selection bits" name="CLC1SEL__DS4">
         <value caption="SCCP5 OCMP compare match event" name="" value="0x7" />
         <value caption="MCCP1 OCMP compare match event" name="" value="0x6" />
         <value caption="RTCC event" name="" value="0x5" />
         <value caption="CMP3 out" name="" value="0x4" />
         <value caption="SPI1 SDI1 in" name="" value="0x3" />
         <value caption="SCCP5 OCM5 output" name="" value="0x2" />
         <value caption="CLC2 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 1 Signal Selection bits" name="CLC2SEL__DS1">
         <value caption="MCCP1 OCM1F Output" name="" value="0x7" />
         <value caption="MCCP1 OCM1E Output" name="" value="0x6" />
         <value caption="MCCP1 OCM1D Output" name="" value="0x5" />
         <value caption="REFO1 Clock Output" name="" value="0x4" />
         <value caption="LPRC Clock" name="" value="0x3" />
         <value caption="SOSC Clock" name="" value="0x2" />
         <value caption="System Clock" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 2 Signal Selection bits" name="CLC2SEL__DS2">
         <value caption="Unused" name="" value="0x7" />
         <value caption="MCCP1 OCMP compare match event" name="" value="0x6" />
         <value caption="DMA Channel 1 interrupt" name="" value="0x5" />
         <value caption="ADC End of Conversion" name="" value="0x4" />
         <value caption="UART2 TX Out" name="" value="0x3" />
         <value caption="CMP1 out" name="" value="0x2" />
         <value caption="CLC1 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 3 Signal Selection bits" name="CLC2SEL__DS3">
         <value caption="SCCP5 OCMP compare match event" name="" value="0x7" />
         <value caption="SCCP4 OCMP compare match event" name="" value="0x6" />
         <value caption="SCCP4 OCM4 output" name="" value="0x5" />
         <value caption="UART2 RX In" name="" value="0x4" />
         <value caption="SPI2 SDO2 Out" name="" value="0x3" />
         <value caption="CMP2 out" name="" value="0x2" />
         <value caption="CLC2 Out" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 4 Signal Selection bits" name="CLC2SEL__DS4">
         <value caption="SCCP5 OCMP compare match event" name="" value="0x7" />
         <value caption="MCCP1 OCMP compare match event" name="" value="0x6" />
         <value caption="RTCC event" name="" value="0x5" />
         <value caption="CMP3 out" name="" value="0x4" />
         <value caption="SPI2 SDI2 in" name="" value="0x3" />
         <value caption="SCCP5 OCM5 Output" name="" value="0x2" />
         <value caption="CLC1 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 1 Signal Selection bits" name="CLC3SEL__DS1">
         <value caption="MCCP2 OCM1C Output" name="" value="0x7" />
         <value caption="MCCP2 OCM1B Output" name="" value="0x6" />
         <value caption="MCCP2 OCM1A Output" name="" value="0x5" />
         <value caption="REFO1 Clock Output" name="" value="0x4" />
         <value caption="LPRC Clock" name="" value="0x3" />
         <value caption="SOSC Clock" name="" value="0x2" />
         <value caption="System Clock" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 2 Signal Selection bits" name="CLC3SEL__DS2">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="MCCP2 OCMP compare match event" name="" value="0x6" />
         <value caption="DMA channel 0 interrupt" name="" value="0x5" />
         <value caption="ADC End of Conversion" name="" value="0x4" />
         <value caption="UART3 TX Out" name="" value="0x3" />
         <value caption="CMP1 out" name="" value="0x2" />
         <value caption="CLC4 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 3 Signal Selection bits" name="CLC3SEL__DS3">
         <value caption="SCCP7 OCMP compare match event" name="" value="0x7" />
         <value caption="SCCP6 OCMP compare match event" name="" value="0x6" />
         <value caption="SCCP6 OCM6 output" name="" value="0x5" />
         <value caption="UART3 RX In" name="" value="0x4" />
         <value caption="SPI3 SDO3 Out" name="" value="0x3" />
         <value caption="CMP2 out" name="" value="0x2" />
         <value caption="CLC3 Out" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 4 Signal Selection bits" name="CLC3SEL__DS4">
         <value caption="SCCP7 OCMP compare match event" name="" value="0x7" />
         <value caption="MCCP2 OCMP compare match event" name="" value="0x6" />
         <value caption="RTCC event" name="" value="0x5" />
         <value caption="CMP3 out" name="" value="0x4" />
         <value caption="SPI3 SDI3 in" name="" value="0x3" />
         <value caption="SCCP7 OCM7A Output" name="" value="0x2" />
         <value caption="CLC4 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 1 Signal Selection bits" name="CLC4SEL__DS1">
         <value caption="MCCP3 OCM1F Output" name="" value="0x7" />
         <value caption="MCCP3 OCM1E Output" name="" value="0x6" />
         <value caption="MCCP3 OCM1D Output" name="" value="0x5" />
         <value caption="REFO1 Clock Output" name="" value="0x4" />
         <value caption="LPRC Clock" name="" value="0x3" />
         <value caption="SOSC Clock" name="" value="0x2" />
         <value caption="System Clock" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 2 Signal Selection bits" name="CLC4SEL__DS2">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="MCCP3 OCMP compare match event" name="" value="0x6" />
         <value caption="DMA channel 1 interrupt" name="" value="0x5" />
         <value caption="ADC End of Conversion" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="CMP1 out" name="" value="0x2" />
         <value caption="CLC3 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 3 Signal Selection bits" name="CLC4SEL__DS3">
         <value caption="SCCP7 OCMP compare match event" name="" value="0x7" />
         <value caption="SCCP6 OCMP compare match event" name="" value="0x6" />
         <value caption="SCCP6 OCM2 output" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="CMP2 out" name="" value="0x2" />
         <value caption="CLC4 Out" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 4 Signal Selection bits" name="CLC4SEL__DS4">
         <value caption="SCCP7 OCMP compare match event" name="" value="0x7" />
         <value caption="MCCP3 OCMP compare match event" name="" value="0x6" />
         <value caption="RTCC event" name="" value="0x5" />
         <value caption="CMP3 out" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="SCCP7 OCM3 Output" name="" value="0x2" />
         <value caption="CLC3 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01427" name="CMP" version="">
      <register-group name="CMP">
         <register caption="" name="CMSTAT" offset="0x0" rw="RW" size="4">
            <bitfield caption="Comparator 1 Output bit" mask="0x00000001" name="C1OUT" values="CMSTAT__C1OUT" />
            <bitfield caption="Comparator 2 Output bit" mask="0x00000002" name="C2OUT" values="CMSTAT__C2OUT" />
            <bitfield caption="Comparator 3 Output bit" mask="0x00000004" name="C3OUT" values="CMSTAT__C3OUT" />
            <bitfield caption="Comparator Reference Voltage Select (CVREFSEL)" mask="0x00000100" name="CVREFSEL" values="CMSTAT__CVREFSEL" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="CMSTAT__SIDL" />
            <bitfield caption="" mask="0x00010000" name="C1EVT" />
            <bitfield caption="" mask="0x00020000" name="C2EVT" />
            <bitfield caption="" mask="0x00040000" name="C3EVT" />
         </register>
         <register caption="" name="CM1CON" offset="0x10" rw="RW" size="4">
            <bitfield caption="Comparator Negative Input Configuration" mask="0x00000003" name="CCH" values="CM1CON__CCH" />
            <bitfield caption="Comparator Positive Input Configuration" mask="0x00000010" name="CREF" values="CM1CON__CREF" />
            <bitfield caption="Interrupt Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM1CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM1CON__COUT" />
            <bitfield caption="" mask="0x00000200" name="CEVT" />
            <bitfield caption="Comparator Output Inversion bit" mask="0x00002000" name="CPOL" values="CM1CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM1CON__COE" />
            <bitfield caption="Comparator ON bit" mask="0x00008000" name="ON" values="CM1CON__ON" />
         </register>
         <register caption="" name="CM2CON" offset="0x30" rw="RW" size="4">
            <bitfield caption="Comparator Negative Input Configuration" mask="0x00000003" name="CCH" values="CM2CON__CCH" />
            <bitfield caption="Comparator Positive Input Configuration" mask="0x00000010" name="CREF" values="CM2CON__CREF" />
            <bitfield caption="Interrupt Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM2CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM2CON__COUT" />
            <bitfield caption="" mask="0x00000200" name="CEVT" />
            <bitfield caption="Comparator Output Inversion bit" mask="0x00002000" name="CPOL" values="CM2CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM2CON__COE" />
            <bitfield caption="Comparator ON bit" mask="0x00008000" name="ON" values="CM2CON__ON" />
         </register>
         <register caption="" name="CM3CON" offset="0x50" rw="RW" size="4">
            <bitfield caption="Comparator Negative Input Configuration" mask="0x00000003" name="CCH" values="CM3CON__CCH" />
            <bitfield caption="Comparator Positive Input Configuration" mask="0x00000010" name="CREF" values="CM3CON__CREF" />
            <bitfield caption="Interrupt Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM3CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM3CON__COUT" />
            <bitfield caption="" mask="0x00000200" name="CEVT" />
            <bitfield caption="Comparator Output Inversion bit" mask="0x00002000" name="CPOL" values="CM3CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM3CON__COE" />
            <bitfield caption="Comparator ON bit" mask="0x00008000" name="ON" values="CM3CON__ON" />
         </register>
      </register-group>
      <value-group caption="Comparator 1 Output bit" name="CMSTAT__C1OUT">
         <value caption="Output of Comparator 1 is a 1" name="" value="0x1" />
         <value caption="Output of Comparator 1 is a 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator 2 Output bit" name="CMSTAT__C2OUT">
         <value caption="Output of Comparator 2 is a 1" name="" value="0x1" />
         <value caption="Output of Comparator 2 is a 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator 3 Output bit" name="CMSTAT__C3OUT">
         <value caption="Output of Comparator 3 is a 1" name="" value="0x1" />
         <value caption="Output of Comparator 3 is a 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Reference Voltage Select (CVREFSEL)" name="CMSTAT__CVREFSEL">
         <value caption="External voltage reference from the CVREF+ pin is selected" name="" value="0x1" />
         <value caption="Internal band gap voltage reference is selected" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="CMSTAT__SIDL">
         <value caption="All Comparator modules are disabled in Idle mode" name="" value="0x1" />
         <value caption="All Comparator modules continue to operate in the Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Negative Input Configuration" name="CM1CON__CCH">
         <value caption="Comparator inverting input is connected to the band gap reference voltage" name="" value="0x3" />
         <value caption="Comparator inverting input is connected to the CxIND pin" name="" value="0x2" />
         <value caption="Comparator inverting input is connected to the CxINC pin" name="" value="0x1" />
         <value caption="Comparator inverting input is connected to the CxINB pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Positive Input Configuration" name="CM1CON__CREF">
         <value caption="Comparator Non-inverting input connects to the reference defined by the CVREFSEL bit" name="" value="0x1" />
         <value caption="Comparator non-inverting input is connected to the CxINA pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Event Polarity Select bits" name="CM1CON__EVPOL">
         <value caption="Comparator event is generated on any change of the comparator output" name="" value="0x3" />
         <value caption="Comparator event is generated on a high-to-low transition (if CPOL = 0) or low-to-high transition (if CPOL = 1) of the comparator output" name="" value="0x2" />
         <value caption="Comparator event is generated on a high-to-low transition (if CPOL = 1) or low-to-high transition (if CPOL = 0) of the comparator output" name="" value="0x1" />
         <value caption="Comparator event generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM1CON__COUT">
         <value caption="VIN+ is greater than VIN- (if CPOL = 0)/VIN+ is smaller than VIN- (if CPOL = 1)" name="" value="0x1" />
         <value caption="VIN+ is greater than VIN- (if CPOL = 1)/VIN+ is smaller than VIN- (if CPOL = 0)" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Inversion bit" name="CM1CON__CPOL">
         <value caption="Output is inverted" name="" value="0x1" />
         <value caption="Output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM1CON__COE">
         <value caption="Comparator output is driven on the output CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is not driven on the output CxOUT pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator ON bit" name="CM1CON__ON">
         <value caption="Module is enabled. Setting this bit does not affect the other bits in this register" name="" value="0x1" />
         <value caption="Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Negative Input Configuration" name="CM2CON__CCH">
         <value caption="Comparator inverting input is connected to the band gap reference voltage" name="" value="0x3" />
         <value caption="Comparator inverting input is connected to the CxIND pin" name="" value="0x2" />
         <value caption="Comparator inverting input is connected to the CxINC pin" name="" value="0x1" />
         <value caption="Comparator inverting input is connected to the CxINB pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Positive Input Configuration" name="CM2CON__CREF">
         <value caption="Comparator Non-inverting input connects to the reference defined by the CVREFSEL bit" name="" value="0x1" />
         <value caption="Comparator non-inverting input is connected to the CxINA pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Event Polarity Select bits" name="CM2CON__EVPOL">
         <value caption="Comparator event is generated on any change of the comparator output" name="" value="0x3" />
         <value caption="Comparator event is generated on a high-to-low transition (if CPOL = 0) or low-to-high transition (if CPOL = 1) of the comparator output" name="" value="0x2" />
         <value caption="Comparator event is generated on a high-to-low transition (if CPOL = 1) or low-to-high transition (if CPOL = 0) of the comparator output" name="" value="0x1" />
         <value caption="Comparator event generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM2CON__COUT">
         <value caption="VIN+ is greater than VIN- (if CPOL = 0)/VIN+ is smaller than VIN- (if CPOL = 1)" name="" value="0x1" />
         <value caption="VIN+ is greater than VIN- (if CPOL = 1)/VIN+ is smaller than VIN- (if CPOL = 0)" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Inversion bit" name="CM2CON__CPOL">
         <value caption="Output is inverted" name="" value="0x1" />
         <value caption="Output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM2CON__COE">
         <value caption="Comparator output is driven on the output CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is not driven on the output CxOUT pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator ON bit" name="CM2CON__ON">
         <value caption="Module is enabled. Setting this bit does not affect the other bits in this register" name="" value="0x1" />
         <value caption="Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Negative Input Configuration" name="CM3CON__CCH">
         <value caption="Comparator inverting input is connected to the band gap reference voltage" name="" value="0x3" />
         <value caption="Comparator inverting input is connected to the CxIND pin" name="" value="0x2" />
         <value caption="Comparator inverting input is connected to the CxINC pin" name="" value="0x1" />
         <value caption="Comparator inverting input is connected to the CxINB pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Positive Input Configuration" name="CM3CON__CREF">
         <value caption="Comparator Non-inverting input connects to the reference defined by the CVREFSEL bit" name="" value="0x1" />
         <value caption="Comparator non-inverting input is connected to the CxINA pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Event Polarity Select bits" name="CM3CON__EVPOL">
         <value caption="Comparator event is generated on any change of the comparator output" name="" value="0x3" />
         <value caption="Comparator event is generated on a high-to-low transition (if CPOL = 0) or low-to-high transition (if CPOL = 1) of the comparator output" name="" value="0x2" />
         <value caption="Comparator event is generated on a high-to-low transition (if CPOL = 1) or low-to-high transition (if CPOL = 0) of the comparator output" name="" value="0x1" />
         <value caption="Comparator event generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM3CON__COUT">
         <value caption="VIN+ is greater than VIN- (if CPOL = 0)/VIN+ is smaller than VIN- (if CPOL = 1)" name="" value="0x1" />
         <value caption="VIN+ is greater than VIN- (if CPOL = 1)/VIN+ is smaller than VIN- (if CPOL = 0)" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Inversion bit" name="CM3CON__CPOL">
         <value caption="Output is inverted" name="" value="0x1" />
         <value caption="Output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM3CON__COE">
         <value caption="Comparator output is driven on the output CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is not driven on the output CxOUT pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator ON bit" name="CM3CON__ON">
         <value caption="Module is enabled. Setting this bit does not affect the other bits in this register" name="" value="0x1" />
         <value caption="Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00000" name="CORE" version="">
      <register-group name="CORE" />
   </module>
   <module caption="" id="02823" name="CRU" version="">
      <register-group name="CRU">
         <register caption="Reference Oscillator Control Register" name="REFO1CON" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO1CON__ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO1CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO1CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO1CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO1CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO1CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO1CON__ON" />
            <bitfield caption="" mask="0x7FFF0000" name="RODIV" values="REFO1CON__RODIV" />
         </register>
         <register caption="Reference Oscillator Trim Register" name="REFO1TRIM" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO1TRIM__ROTRIM" />
         </register>
         <register caption="Oscillator Clock Status Register" name="CLKSTAT" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Fast RC (FRC) Oscillator Ready Status bit" mask="0x00000001" name="FRCRDY" values="CLKSTAT__FRCRDY" />
            <bitfield caption="System PLL Ready Status bit" mask="0x00000002" name="SPDIVRDY" values="CLKSTAT__SPDIVRDY" />
            <bitfield caption="Primary Oscillator (POSC) Ready Status bit" mask="0x00000004" name="POSCRDY" values="CLKSTAT__POSCRDY" />
            <bitfield caption="Secondary Oscillator (SOSC) Ready Status bit" mask="0x00000010" name="SOSCRDY" values="CLKSTAT__SOSCRDY" />
            <bitfield caption="Low-Power RC (LPRC) Oscillator Ready Status bit" mask="0x00000020" name="LPRCRDY" values="CLKSTAT__LPRCRDY" />
            <bitfield caption="System PLL (SPLL) Ready Status bit" mask="0x00000080" name="SPLLRDY" values="CLKSTAT__SPLLRDY" />
         </register>
         <register caption="FRC Tuning Register" name="OSCTUN" offset="0x200" rw="RW" size="4">
            <bitfield caption="FRC Oscillator Tuning bits" mask="0x0000003F" name="TUN" values="OSCTUN__TUN" />
            <bitfield caption="" mask="0x00000100" name="ORPOL" />
            <bitfield caption="" mask="0x00000200" name="OR" />
            <bitfield caption="" mask="0x00000400" name="POL" />
            <bitfield caption="" mask="0x00000800" name="LOCK" />
            <bitfield caption="" mask="0x00001000" name="SRC" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="" mask="0x00008000" name="ON" />
         </register>
         <register caption="Oscillator Control Register" name="OSCCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Oscillator Switch Enable bit" mask="0x00000001" name="OSWEN" values="OSCCON__OSWEN" />
            <bitfield caption="Secondary Oscillator Enable bit" mask="0x00000002" name="SOSCEN" values="OSCCON__SOSCEN" />
            <bitfield caption="Clock Fail Detect bit" mask="0x00000008" name="CF" values="OSCCON__CF" />
            <bitfield caption="Sleep Mode Enable bit" mask="0x00000010" name="SLPEN" values="OSCCON__SLPEN" />
            <bitfield caption="Clock Selection Lock Enable bit" mask="0x00000080" name="CLKLOCK" values="OSCCON__CLKLOCK" />
            <bitfield caption="New Oscillator Selection bits" mask="0x00000700" name="NOSC" values="OSCCON__NOSC" />
            <bitfield caption="Current Oscillator Selection bits" mask="0x00007000" name="COSC" values="OSCCON__COSC" />
            <bitfield caption="Internal Fast RC Oscillator Clock Divider bits" mask="0x07000000" name="FRCDIV" values="OSCCON__FRCDIV" />
         </register>
         <register caption="System PLL Control Register" name="SPLLCON" offset="0x20" rw="RW" size="4">
            <bitfield caption="System PLL Input Clock Source bit" mask="0x00000080" name="PLLICLK" values="SPLLCON__PLLICLK" />
            <bitfield caption="System PLL Multiplier bits" mask="0x007F0000" name="PLLMULT" values="SPLLCON__PLLMULT" />
            <bitfield caption="System PLL Output Clock Divider bits" mask="0x07000000" name="PLLODIV" values="SPLLCON__PLLODIV" />
         </register>
      </register-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO1CON__ROSEL">
         <value caption="Reserved" name="Reserved" value="0xf" />
         <value caption="Reserved" name="Reserved" value="0xe" />
         <value caption="Reserved" name="Reserved" value="0xd" />
         <value caption="Reserved" name="Reserved" value="0xc" />
         <value caption="Reserved" name="Reserved" value="0xb" />
         <value caption="Reserved" name="Reserved" value="0xa" />
         <value caption="REFCLKI" name="REFCLKI" value="0x9" />
         <value caption="System PLL VCO output" name="Fvco" value="0x7" />
         <value caption="SOSC" name="SOSC" value="0x5" />
         <value caption="LPRC" name="LPRC" value="0x4" />
         <value caption="FRC" name="FRC" value="0x3" />
         <value caption="POSC" name="POSC" value="0x2" />
         <value caption="SYSCLK" name="SYSCLK" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO1CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO1CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO1CON__RSLP">
         <value caption="Reference Oscillator Module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator Module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO1CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO1CON__SIDL">
         <value caption="Discontinue module operation when the device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO1CON__ON">
         <value caption="Reference Oscillator Module enabled" name="" value="0x1" />
         <value caption="Reference Oscillator Module disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="REFO1CON__RODIV">
         <value caption="RReference Clock output is same as source clock" name="NO_DIV" value="0x0" />
         <value caption="Reference Clock output is source clock divided by 2" name="DIV_2" value="0x1" />
         <value caption="Reference Clock output is source clock divided by 4" name="DIV_4" value="0x2" />
         <value caption="Reference Clock output is source clock divided by 65534" name="DIV_65534" value="0x7fff" />
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO1TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="509/512 divisor added to RODIV value" name="" value="0x1fd" />
         <value caption="508/512 divisor added to RODIV value" name="" value="0x1fc" />
         <value caption="507/512 divisor added to RODIV value" name="" value="0x1fb" />
         <value caption="506/512 divisor added to RODIV value" name="" value="0x1fa" />
         <value caption="505/512 divisor added to RODIV value" name="" value="0x1f9" />
         <value caption="504/512 divisor added to RODIV value" name="" value="0x1f8" />
         <value caption="503/512 divisor added to RODIV value" name="" value="0x1f7" />
         <value caption="502/512 divisor added to RODIV value" name="" value="0x1f6" />
         <value caption="501/512 divisor added to RODIV value" name="" value="0x1f5" />
         <value caption="500/512 divisor added to RODIV value" name="" value="0x1f4" />
         <value caption="499/512 divisor added to RODIV value" name="" value="0x1f3" />
         <value caption="498/512 divisor added to RODIV value" name="" value="0x1f2" />
         <value caption="497/512 divisor added to RODIV value" name="" value="0x1f1" />
         <value caption="496/512 divisor added to RODIV value" name="" value="0x1f0" />
         <value caption="495/512 divisor added to RODIV value" name="" value="0x1ef" />
         <value caption="494/512 divisor added to RODIV value" name="" value="0x1ee" />
         <value caption="493/512 divisor added to RODIV value" name="" value="0x1ed" />
         <value caption="492/512 divisor added to RODIV value" name="" value="0x1ec" />
         <value caption="491/512 divisor added to RODIV value" name="" value="0x1eb" />
         <value caption="490/512 divisor added to RODIV value" name="" value="0x1ea" />
         <value caption="489/512 divisor added to RODIV value" name="" value="0x1e9" />
         <value caption="488/512 divisor added to RODIV value" name="" value="0x1e8" />
         <value caption="487/512 divisor added to RODIV value" name="" value="0x1e7" />
         <value caption="486/512 divisor added to RODIV value" name="" value="0x1e6" />
         <value caption="485/512 divisor added to RODIV value" name="" value="0x1e5" />
         <value caption="484/512 divisor added to RODIV value" name="" value="0x1e4" />
         <value caption="483/512 divisor added to RODIV value" name="" value="0x1e3" />
         <value caption="482/512 divisor added to RODIV value" name="" value="0x1e2" />
         <value caption="481/512 divisor added to RODIV value" name="" value="0x1e1" />
         <value caption="480/512 divisor added to RODIV value" name="" value="0x1e0" />
         <value caption="479/512 divisor added to RODIV value" name="" value="0x1df" />
         <value caption="478/512 divisor added to RODIV value" name="" value="0x1de" />
         <value caption="477/512 divisor added to RODIV value" name="" value="0x1dd" />
         <value caption="476/512 divisor added to RODIV value" name="" value="0x1dc" />
         <value caption="475/512 divisor added to RODIV value" name="" value="0x1db" />
         <value caption="474/512 divisor added to RODIV value" name="" value="0x1da" />
         <value caption="473/512 divisor added to RODIV value" name="" value="0x1d9" />
         <value caption="472/512 divisor added to RODIV value" name="" value="0x1d8" />
         <value caption="471/512 divisor added to RODIV value" name="" value="0x1d7" />
         <value caption="470/512 divisor added to RODIV value" name="" value="0x1d6" />
         <value caption="469/512 divisor added to RODIV value" name="" value="0x1d5" />
         <value caption="468/512 divisor added to RODIV value" name="" value="0x1d4" />
         <value caption="467/512 divisor added to RODIV value" name="" value="0x1d3" />
         <value caption="466/512 divisor added to RODIV value" name="" value="0x1d2" />
         <value caption="465/512 divisor added to RODIV value" name="" value="0x1d1" />
         <value caption="464/512 divisor added to RODIV value" name="" value="0x1d0" />
         <value caption="463/512 divisor added to RODIV value" name="" value="0x1cf" />
         <value caption="462/512 divisor added to RODIV value" name="" value="0x1ce" />
         <value caption="461/512 divisor added to RODIV value" name="" value="0x1cd" />
         <value caption="460/512 divisor added to RODIV value" name="" value="0x1cc" />
         <value caption="459/512 divisor added to RODIV value" name="" value="0x1cb" />
         <value caption="458/512 divisor added to RODIV value" name="" value="0x1ca" />
         <value caption="457/512 divisor added to RODIV value" name="" value="0x1c9" />
         <value caption="456/512 divisor added to RODIV value" name="" value="0x1c8" />
         <value caption="455/512 divisor added to RODIV value" name="" value="0x1c7" />
         <value caption="454/512 divisor added to RODIV value" name="" value="0x1c6" />
         <value caption="453/512 divisor added to RODIV value" name="" value="0x1c5" />
         <value caption="452/512 divisor added to RODIV value" name="" value="0x1c4" />
         <value caption="451/512 divisor added to RODIV value" name="" value="0x1c3" />
         <value caption="450/512 divisor added to RODIV value" name="" value="0x1c2" />
         <value caption="449/512 divisor added to RODIV value" name="" value="0x1c1" />
         <value caption="448/512 divisor added to RODIV value" name="" value="0x1c0" />
         <value caption="447/512 divisor added to RODIV value" name="" value="0x1bf" />
         <value caption="446/512 divisor added to RODIV value" name="" value="0x1be" />
         <value caption="445/512 divisor added to RODIV value" name="" value="0x1bd" />
         <value caption="444/512 divisor added to RODIV value" name="" value="0x1bc" />
         <value caption="443/512 divisor added to RODIV value" name="" value="0x1bb" />
         <value caption="442/512 divisor added to RODIV value" name="" value="0x1ba" />
         <value caption="441/512 divisor added to RODIV value" name="" value="0x1b9" />
         <value caption="440/512 divisor added to RODIV value" name="" value="0x1b8" />
         <value caption="439/512 divisor added to RODIV value" name="" value="0x1b7" />
         <value caption="438/512 divisor added to RODIV value" name="" value="0x1b6" />
         <value caption="437/512 divisor added to RODIV value" name="" value="0x1b5" />
         <value caption="436/512 divisor added to RODIV value" name="" value="0x1b4" />
         <value caption="435/512 divisor added to RODIV value" name="" value="0x1b3" />
         <value caption="434/512 divisor added to RODIV value" name="" value="0x1b2" />
         <value caption="433/512 divisor added to RODIV value" name="" value="0x1b1" />
         <value caption="432/512 divisor added to RODIV value" name="" value="0x1b0" />
         <value caption="431/512 divisor added to RODIV value" name="" value="0x1af" />
         <value caption="430/512 divisor added to RODIV value" name="" value="0x1ae" />
         <value caption="429/512 divisor added to RODIV value" name="" value="0x1ad" />
         <value caption="428/512 divisor added to RODIV value" name="" value="0x1ac" />
         <value caption="427/512 divisor added to RODIV value" name="" value="0x1ab" />
         <value caption="426/512 divisor added to RODIV value" name="" value="0x1aa" />
         <value caption="425/512 divisor added to RODIV value" name="" value="0x1a9" />
         <value caption="424/512 divisor added to RODIV value" name="" value="0x1a8" />
         <value caption="423/512 divisor added to RODIV value" name="" value="0x1a7" />
         <value caption="422/512 divisor added to RODIV value" name="" value="0x1a6" />
         <value caption="421/512 divisor added to RODIV value" name="" value="0x1a5" />
         <value caption="420/512 divisor added to RODIV value" name="" value="0x1a4" />
         <value caption="419/512 divisor added to RODIV value" name="" value="0x1a3" />
         <value caption="418/512 divisor added to RODIV value" name="" value="0x1a2" />
         <value caption="417/512 divisor added to RODIV value" name="" value="0x1a1" />
         <value caption="416/512 divisor added to RODIV value" name="" value="0x1a0" />
         <value caption="415/512 divisor added to RODIV value" name="" value="0x19f" />
         <value caption="414/512 divisor added to RODIV value" name="" value="0x19e" />
         <value caption="413/512 divisor added to RODIV value" name="" value="0x19d" />
         <value caption="412/512 divisor added to RODIV value" name="" value="0x19c" />
         <value caption="411/512 divisor added to RODIV value" name="" value="0x19b" />
         <value caption="410/512 divisor added to RODIV value" name="" value="0x19a" />
         <value caption="409/512 divisor added to RODIV value" name="" value="0x199" />
         <value caption="408/512 divisor added to RODIV value" name="" value="0x198" />
         <value caption="407/512 divisor added to RODIV value" name="" value="0x197" />
         <value caption="406/512 divisor added to RODIV value" name="" value="0x196" />
         <value caption="405/512 divisor added to RODIV value" name="" value="0x195" />
         <value caption="404/512 divisor added to RODIV value" name="" value="0x194" />
         <value caption="403/512 divisor added to RODIV value" name="" value="0x193" />
         <value caption="402/512 divisor added to RODIV value" name="" value="0x192" />
         <value caption="401/512 divisor added to RODIV value" name="" value="0x191" />
         <value caption="400/512 divisor added to RODIV value" name="" value="0x190" />
         <value caption="399/512 divisor added to RODIV value" name="" value="0x18f" />
         <value caption="398/512 divisor added to RODIV value" name="" value="0x18e" />
         <value caption="397/512 divisor added to RODIV value" name="" value="0x18d" />
         <value caption="396/512 divisor added to RODIV value" name="" value="0x18c" />
         <value caption="395/512 divisor added to RODIV value" name="" value="0x18b" />
         <value caption="394/512 divisor added to RODIV value" name="" value="0x18a" />
         <value caption="393/512 divisor added to RODIV value" name="" value="0x189" />
         <value caption="392/512 divisor added to RODIV value" name="" value="0x188" />
         <value caption="391/512 divisor added to RODIV value" name="" value="0x187" />
         <value caption="390/512 divisor added to RODIV value" name="" value="0x186" />
         <value caption="389/512 divisor added to RODIV value" name="" value="0x185" />
         <value caption="388/512 divisor added to RODIV value" name="" value="0x184" />
         <value caption="387/512 divisor added to RODIV value" name="" value="0x183" />
         <value caption="386/512 divisor added to RODIV value" name="" value="0x182" />
         <value caption="385/512 divisor added to RODIV value" name="" value="0x181" />
         <value caption="384/512 divisor added to RODIV value" name="" value="0x180" />
         <value caption="383/512 divisor added to RODIV value" name="" value="0x17f" />
         <value caption="382/512 divisor added to RODIV value" name="" value="0x17e" />
         <value caption="381/512 divisor added to RODIV value" name="" value="0x17d" />
         <value caption="380/512 divisor added to RODIV value" name="" value="0x17c" />
         <value caption="379/512 divisor added to RODIV value" name="" value="0x17b" />
         <value caption="378/512 divisor added to RODIV value" name="" value="0x17a" />
         <value caption="377/512 divisor added to RODIV value" name="" value="0x179" />
         <value caption="376/512 divisor added to RODIV value" name="" value="0x178" />
         <value caption="375/512 divisor added to RODIV value" name="" value="0x177" />
         <value caption="374/512 divisor added to RODIV value" name="" value="0x176" />
         <value caption="373/512 divisor added to RODIV value" name="" value="0x175" />
         <value caption="372/512 divisor added to RODIV value" name="" value="0x174" />
         <value caption="371/512 divisor added to RODIV value" name="" value="0x173" />
         <value caption="370/512 divisor added to RODIV value" name="" value="0x172" />
         <value caption="369/512 divisor added to RODIV value" name="" value="0x171" />
         <value caption="368/512 divisor added to RODIV value" name="" value="0x170" />
         <value caption="367/512 divisor added to RODIV value" name="" value="0x16f" />
         <value caption="366/512 divisor added to RODIV value" name="" value="0x16e" />
         <value caption="365/512 divisor added to RODIV value" name="" value="0x16d" />
         <value caption="364/512 divisor added to RODIV value" name="" value="0x16c" />
         <value caption="363/512 divisor added to RODIV value" name="" value="0x16b" />
         <value caption="362/512 divisor added to RODIV value" name="" value="0x16a" />
         <value caption="361/512 divisor added to RODIV value" name="" value="0x169" />
         <value caption="360/512 divisor added to RODIV value" name="" value="0x168" />
         <value caption="359/512 divisor added to RODIV value" name="" value="0x167" />
         <value caption="358/512 divisor added to RODIV value" name="" value="0x166" />
         <value caption="357/512 divisor added to RODIV value" name="" value="0x165" />
         <value caption="356/512 divisor added to RODIV value" name="" value="0x164" />
         <value caption="355/512 divisor added to RODIV value" name="" value="0x163" />
         <value caption="354/512 divisor added to RODIV value" name="" value="0x162" />
         <value caption="353/512 divisor added to RODIV value" name="" value="0x161" />
         <value caption="352/512 divisor added to RODIV value" name="" value="0x160" />
         <value caption="351/512 divisor added to RODIV value" name="" value="0x15f" />
         <value caption="350/512 divisor added to RODIV value" name="" value="0x15e" />
         <value caption="349/512 divisor added to RODIV value" name="" value="0x15d" />
         <value caption="348/512 divisor added to RODIV value" name="" value="0x15c" />
         <value caption="347/512 divisor added to RODIV value" name="" value="0x15b" />
         <value caption="346/512 divisor added to RODIV value" name="" value="0x15a" />
         <value caption="345/512 divisor added to RODIV value" name="" value="0x159" />
         <value caption="344/512 divisor added to RODIV value" name="" value="0x158" />
         <value caption="343/512 divisor added to RODIV value" name="" value="0x157" />
         <value caption="342/512 divisor added to RODIV value" name="" value="0x156" />
         <value caption="341/512 divisor added to RODIV value" name="" value="0x155" />
         <value caption="340/512 divisor added to RODIV value" name="" value="0x154" />
         <value caption="339/512 divisor added to RODIV value" name="" value="0x153" />
         <value caption="338/512 divisor added to RODIV value" name="" value="0x152" />
         <value caption="337/512 divisor added to RODIV value" name="" value="0x151" />
         <value caption="336/512 divisor added to RODIV value" name="" value="0x150" />
         <value caption="335/512 divisor added to RODIV value" name="" value="0x14f" />
         <value caption="334/512 divisor added to RODIV value" name="" value="0x14e" />
         <value caption="333/512 divisor added to RODIV value" name="" value="0x14d" />
         <value caption="332/512 divisor added to RODIV value" name="" value="0x14c" />
         <value caption="331/512 divisor added to RODIV value" name="" value="0x14b" />
         <value caption="330/512 divisor added to RODIV value" name="" value="0x14a" />
         <value caption="329/512 divisor added to RODIV value" name="" value="0x149" />
         <value caption="328/512 divisor added to RODIV value" name="" value="0x148" />
         <value caption="327/512 divisor added to RODIV value" name="" value="0x147" />
         <value caption="326/512 divisor added to RODIV value" name="" value="0x146" />
         <value caption="325/512 divisor added to RODIV value" name="" value="0x145" />
         <value caption="324/512 divisor added to RODIV value" name="" value="0x144" />
         <value caption="323/512 divisor added to RODIV value" name="" value="0x143" />
         <value caption="322/512 divisor added to RODIV value" name="" value="0x142" />
         <value caption="321/512 divisor added to RODIV value" name="" value="0x141" />
         <value caption="320/512 divisor added to RODIV value" name="" value="0x140" />
         <value caption="319/512 divisor added to RODIV value" name="" value="0x13f" />
         <value caption="318/512 divisor added to RODIV value" name="" value="0x13e" />
         <value caption="317/512 divisor added to RODIV value" name="" value="0x13d" />
         <value caption="316/512 divisor added to RODIV value" name="" value="0x13c" />
         <value caption="315/512 divisor added to RODIV value" name="" value="0x13b" />
         <value caption="314/512 divisor added to RODIV value" name="" value="0x13a" />
         <value caption="313/512 divisor added to RODIV value" name="" value="0x139" />
         <value caption="312/512 divisor added to RODIV value" name="" value="0x138" />
         <value caption="311/512 divisor added to RODIV value" name="" value="0x137" />
         <value caption="310/512 divisor added to RODIV value" name="" value="0x136" />
         <value caption="309/512 divisor added to RODIV value" name="" value="0x135" />
         <value caption="308/512 divisor added to RODIV value" name="" value="0x134" />
         <value caption="307/512 divisor added to RODIV value" name="" value="0x133" />
         <value caption="306/512 divisor added to RODIV value" name="" value="0x132" />
         <value caption="305/512 divisor added to RODIV value" name="" value="0x131" />
         <value caption="304/512 divisor added to RODIV value" name="" value="0x130" />
         <value caption="303/512 divisor added to RODIV value" name="" value="0x12f" />
         <value caption="302/512 divisor added to RODIV value" name="" value="0x12e" />
         <value caption="301/512 divisor added to RODIV value" name="" value="0x12d" />
         <value caption="300/512 divisor added to RODIV value" name="" value="0x12c" />
         <value caption="299/512 divisor added to RODIV value" name="" value="0x12b" />
         <value caption="298/512 divisor added to RODIV value" name="" value="0x12a" />
         <value caption="297/512 divisor added to RODIV value" name="" value="0x129" />
         <value caption="296/512 divisor added to RODIV value" name="" value="0x128" />
         <value caption="295/512 divisor added to RODIV value" name="" value="0x127" />
         <value caption="294/512 divisor added to RODIV value" name="" value="0x126" />
         <value caption="293/512 divisor added to RODIV value" name="" value="0x125" />
         <value caption="292/512 divisor added to RODIV value" name="" value="0x124" />
         <value caption="291/512 divisor added to RODIV value" name="" value="0x123" />
         <value caption="290/512 divisor added to RODIV value" name="" value="0x122" />
         <value caption="289/512 divisor added to RODIV value" name="" value="0x121" />
         <value caption="288/512 divisor added to RODIV value" name="" value="0x120" />
         <value caption="287/512 divisor added to RODIV value" name="" value="0x11f" />
         <value caption="286/512 divisor added to RODIV value" name="" value="0x11e" />
         <value caption="285/512 divisor added to RODIV value" name="" value="0x11d" />
         <value caption="284/512 divisor added to RODIV value" name="" value="0x11c" />
         <value caption="283/512 divisor added to RODIV value" name="" value="0x11b" />
         <value caption="282/512 divisor added to RODIV value" name="" value="0x11a" />
         <value caption="281/512 divisor added to RODIV value" name="" value="0x119" />
         <value caption="280/512 divisor added to RODIV value" name="" value="0x118" />
         <value caption="279/512 divisor added to RODIV value" name="" value="0x117" />
         <value caption="278/512 divisor added to RODIV value" name="" value="0x116" />
         <value caption="277/512 divisor added to RODIV value" name="" value="0x115" />
         <value caption="276/512 divisor added to RODIV value" name="" value="0x114" />
         <value caption="275/512 divisor added to RODIV value" name="" value="0x113" />
         <value caption="274/512 divisor added to RODIV value" name="" value="0x112" />
         <value caption="273/512 divisor added to RODIV value" name="" value="0x111" />
         <value caption="272/512 divisor added to RODIV value" name="" value="0x110" />
         <value caption="271/512 divisor added to RODIV value" name="" value="0x10f" />
         <value caption="270/512 divisor added to RODIV value" name="" value="0x10e" />
         <value caption="269/512 divisor added to RODIV value" name="" value="0x10d" />
         <value caption="268/512 divisor added to RODIV value" name="" value="0x10c" />
         <value caption="267/512 divisor added to RODIV value" name="" value="0x10b" />
         <value caption="266/512 divisor added to RODIV value" name="" value="0x10a" />
         <value caption="265/512 divisor added to RODIV value" name="" value="0x109" />
         <value caption="264/512 divisor added to RODIV value" name="" value="0x108" />
         <value caption="263/512 divisor added to RODIV value" name="" value="0x107" />
         <value caption="262/512 divisor added to RODIV value" name="" value="0x106" />
         <value caption="261/512 divisor added to RODIV value" name="" value="0x105" />
         <value caption="260/512 divisor added to RODIV value" name="" value="0x104" />
         <value caption="259/512 divisor added to RODIV value" name="" value="0x103" />
         <value caption="258/512 divisor added to RODIV value" name="" value="0x102" />
         <value caption="257/512 divisor added to RODIV value" name="" value="0x101" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="255/512 divisor added to RODIV value" name="" value="0xff" />
         <value caption="254/512 divisor added to RODIV value" name="" value="0xfe" />
         <value caption="253/512 divisor added to RODIV value" name="" value="0xfd" />
         <value caption="252/512 divisor added to RODIV value" name="" value="0xfc" />
         <value caption="251/512 divisor added to RODIV value" name="" value="0xfb" />
         <value caption="250/512 divisor added to RODIV value" name="" value="0xfa" />
         <value caption="249/512 divisor added to RODIV value" name="" value="0xf9" />
         <value caption="248/512 divisor added to RODIV value" name="" value="0xf8" />
         <value caption="247/512 divisor added to RODIV value" name="" value="0xf7" />
         <value caption="246/512 divisor added to RODIV value" name="" value="0xf6" />
         <value caption="245/512 divisor added to RODIV value" name="" value="0xf5" />
         <value caption="244/512 divisor added to RODIV value" name="" value="0xf4" />
         <value caption="243/512 divisor added to RODIV value" name="" value="0xf3" />
         <value caption="242/512 divisor added to RODIV value" name="" value="0xf2" />
         <value caption="241/512 divisor added to RODIV value" name="" value="0xf1" />
         <value caption="240/512 divisor added to RODIV value" name="" value="0xf0" />
         <value caption="239/512 divisor added to RODIV value" name="" value="0xef" />
         <value caption="238/512 divisor added to RODIV value" name="" value="0xee" />
         <value caption="237/512 divisor added to RODIV value" name="" value="0xed" />
         <value caption="236/512 divisor added to RODIV value" name="" value="0xec" />
         <value caption="235/512 divisor added to RODIV value" name="" value="0xeb" />
         <value caption="234/512 divisor added to RODIV value" name="" value="0xea" />
         <value caption="233/512 divisor added to RODIV value" name="" value="0xe9" />
         <value caption="232/512 divisor added to RODIV value" name="" value="0xe8" />
         <value caption="231/512 divisor added to RODIV value" name="" value="0xe7" />
         <value caption="230/512 divisor added to RODIV value" name="" value="0xe6" />
         <value caption="229/512 divisor added to RODIV value" name="" value="0xe5" />
         <value caption="228/512 divisor added to RODIV value" name="" value="0xe4" />
         <value caption="227/512 divisor added to RODIV value" name="" value="0xe3" />
         <value caption="226/512 divisor added to RODIV value" name="" value="0xe2" />
         <value caption="225/512 divisor added to RODIV value" name="" value="0xe1" />
         <value caption="224/512 divisor added to RODIV value" name="" value="0xe0" />
         <value caption="223/512 divisor added to RODIV value" name="" value="0xdf" />
         <value caption="222/512 divisor added to RODIV value" name="" value="0xde" />
         <value caption="221/512 divisor added to RODIV value" name="" value="0xdd" />
         <value caption="220/512 divisor added to RODIV value" name="" value="0xdc" />
         <value caption="219/512 divisor added to RODIV value" name="" value="0xdb" />
         <value caption="218/512 divisor added to RODIV value" name="" value="0xda" />
         <value caption="217/512 divisor added to RODIV value" name="" value="0xd9" />
         <value caption="216/512 divisor added to RODIV value" name="" value="0xd8" />
         <value caption="215/512 divisor added to RODIV value" name="" value="0xd7" />
         <value caption="214/512 divisor added to RODIV value" name="" value="0xd6" />
         <value caption="213/512 divisor added to RODIV value" name="" value="0xd5" />
         <value caption="212/512 divisor added to RODIV value" name="" value="0xd4" />
         <value caption="211/512 divisor added to RODIV value" name="" value="0xd3" />
         <value caption="210/512 divisor added to RODIV value" name="" value="0xd2" />
         <value caption="209/512 divisor added to RODIV value" name="" value="0xd1" />
         <value caption="208/512 divisor added to RODIV value" name="" value="0xd0" />
         <value caption="207/512 divisor added to RODIV value" name="" value="0xcf" />
         <value caption="206/512 divisor added to RODIV value" name="" value="0xce" />
         <value caption="205/512 divisor added to RODIV value" name="" value="0xcd" />
         <value caption="204/512 divisor added to RODIV value" name="" value="0xcc" />
         <value caption="203/512 divisor added to RODIV value" name="" value="0xcb" />
         <value caption="202/512 divisor added to RODIV value" name="" value="0xca" />
         <value caption="201/512 divisor added to RODIV value" name="" value="0xc9" />
         <value caption="200/512 divisor added to RODIV value" name="" value="0xc8" />
         <value caption="199/512 divisor added to RODIV value" name="" value="0xc7" />
         <value caption="198/512 divisor added to RODIV value" name="" value="0xc6" />
         <value caption="197/512 divisor added to RODIV value" name="" value="0xc5" />
         <value caption="196/512 divisor added to RODIV value" name="" value="0xc4" />
         <value caption="195/512 divisor added to RODIV value" name="" value="0xc3" />
         <value caption="194/512 divisor added to RODIV value" name="" value="0xc2" />
         <value caption="193/512 divisor added to RODIV value" name="" value="0xc1" />
         <value caption="192/512 divisor added to RODIV value" name="" value="0xc0" />
         <value caption="191/512 divisor added to RODIV value" name="" value="0xbf" />
         <value caption="190/512 divisor added to RODIV value" name="" value="0xbe" />
         <value caption="189/512 divisor added to RODIV value" name="" value="0xbd" />
         <value caption="188/512 divisor added to RODIV value" name="" value="0xbc" />
         <value caption="187/512 divisor added to RODIV value" name="" value="0xbb" />
         <value caption="186/512 divisor added to RODIV value" name="" value="0xba" />
         <value caption="185/512 divisor added to RODIV value" name="" value="0xb9" />
         <value caption="184/512 divisor added to RODIV value" name="" value="0xb8" />
         <value caption="183/512 divisor added to RODIV value" name="" value="0xb7" />
         <value caption="182/512 divisor added to RODIV value" name="" value="0xb6" />
         <value caption="181/512 divisor added to RODIV value" name="" value="0xb5" />
         <value caption="180/512 divisor added to RODIV value" name="" value="0xb4" />
         <value caption="179/512 divisor added to RODIV value" name="" value="0xb3" />
         <value caption="178/512 divisor added to RODIV value" name="" value="0xb2" />
         <value caption="177/512 divisor added to RODIV value" name="" value="0xb1" />
         <value caption="176/512 divisor added to RODIV value" name="" value="0xb0" />
         <value caption="175/512 divisor added to RODIV value" name="" value="0xaf" />
         <value caption="174/512 divisor added to RODIV value" name="" value="0xae" />
         <value caption="173/512 divisor added to RODIV value" name="" value="0xad" />
         <value caption="172/512 divisor added to RODIV value" name="" value="0xac" />
         <value caption="171/512 divisor added to RODIV value" name="" value="0xab" />
         <value caption="170/512 divisor added to RODIV value" name="" value="0xaa" />
         <value caption="169/512 divisor added to RODIV value" name="" value="0xa9" />
         <value caption="168/512 divisor added to RODIV value" name="" value="0xa8" />
         <value caption="167/512 divisor added to RODIV value" name="" value="0xa7" />
         <value caption="166/512 divisor added to RODIV value" name="" value="0xa6" />
         <value caption="165/512 divisor added to RODIV value" name="" value="0xa5" />
         <value caption="164/512 divisor added to RODIV value" name="" value="0xa4" />
         <value caption="163/512 divisor added to RODIV value" name="" value="0xa3" />
         <value caption="162/512 divisor added to RODIV value" name="" value="0xa2" />
         <value caption="161/512 divisor added to RODIV value" name="" value="0xa1" />
         <value caption="160/512 divisor added to RODIV value" name="" value="0xa0" />
         <value caption="159/512 divisor added to RODIV value" name="" value="0x9f" />
         <value caption="158/512 divisor added to RODIV value" name="" value="0x9e" />
         <value caption="157/512 divisor added to RODIV value" name="" value="0x9d" />
         <value caption="156/512 divisor added to RODIV value" name="" value="0x9c" />
         <value caption="155/512 divisor added to RODIV value" name="" value="0x9b" />
         <value caption="154/512 divisor added to RODIV value" name="" value="0x9a" />
         <value caption="153/512 divisor added to RODIV value" name="" value="0x99" />
         <value caption="152/512 divisor added to RODIV value" name="" value="0x98" />
         <value caption="151/512 divisor added to RODIV value" name="" value="0x97" />
         <value caption="150/512 divisor added to RODIV value" name="" value="0x96" />
         <value caption="149/512 divisor added to RODIV value" name="" value="0x95" />
         <value caption="148/512 divisor added to RODIV value" name="" value="0x94" />
         <value caption="147/512 divisor added to RODIV value" name="" value="0x93" />
         <value caption="146/512 divisor added to RODIV value" name="" value="0x92" />
         <value caption="145/512 divisor added to RODIV value" name="" value="0x91" />
         <value caption="144/512 divisor added to RODIV value" name="" value="0x90" />
         <value caption="143/512 divisor added to RODIV value" name="" value="0x8f" />
         <value caption="142/512 divisor added to RODIV value" name="" value="0x8e" />
         <value caption="141/512 divisor added to RODIV value" name="" value="0x8d" />
         <value caption="140/512 divisor added to RODIV value" name="" value="0x8c" />
         <value caption="139/512 divisor added to RODIV value" name="" value="0x8b" />
         <value caption="138/512 divisor added to RODIV value" name="" value="0x8a" />
         <value caption="137/512 divisor added to RODIV value" name="" value="0x89" />
         <value caption="136/512 divisor added to RODIV value" name="" value="0x88" />
         <value caption="135/512 divisor added to RODIV value" name="" value="0x87" />
         <value caption="134/512 divisor added to RODIV value" name="" value="0x86" />
         <value caption="133/512 divisor added to RODIV value" name="" value="0x85" />
         <value caption="132/512 divisor added to RODIV value" name="" value="0x84" />
         <value caption="131/512 divisor added to RODIV value" name="" value="0x83" />
         <value caption="130/512 divisor added to RODIV value" name="" value="0x82" />
         <value caption="129/512 divisor added to RODIV value" name="" value="0x81" />
         <value caption="128/512 divisor added to RODIV value" name="" value="0x80" />
         <value caption="127/512 divisor added to RODIV value" name="" value="0x7f" />
         <value caption="126/512 divisor added to RODIV value" name="" value="0x7e" />
         <value caption="125/512 divisor added to RODIV value" name="" value="0x7d" />
         <value caption="124/512 divisor added to RODIV value" name="" value="0x7c" />
         <value caption="123/512 divisor added to RODIV value" name="" value="0x7b" />
         <value caption="122/512 divisor added to RODIV value" name="" value="0x7a" />
         <value caption="121/512 divisor added to RODIV value" name="" value="0x79" />
         <value caption="120/512 divisor added to RODIV value" name="" value="0x78" />
         <value caption="119/512 divisor added to RODIV value" name="" value="0x77" />
         <value caption="118/512 divisor added to RODIV value" name="" value="0x76" />
         <value caption="117/512 divisor added to RODIV value" name="" value="0x75" />
         <value caption="116/512 divisor added to RODIV value" name="" value="0x74" />
         <value caption="115/512 divisor added to RODIV value" name="" value="0x73" />
         <value caption="114/512 divisor added to RODIV value" name="" value="0x72" />
         <value caption="113/512 divisor added to RODIV value" name="" value="0x71" />
         <value caption="112/512 divisor added to RODIV value" name="" value="0x70" />
         <value caption="111/512 divisor added to RODIV value" name="" value="0x6f" />
         <value caption="110/512 divisor added to RODIV value" name="" value="0x6e" />
         <value caption="109/512 divisor added to RODIV value" name="" value="0x6d" />
         <value caption="108/512 divisor added to RODIV value" name="" value="0x6c" />
         <value caption="107/512 divisor added to RODIV value" name="" value="0x6b" />
         <value caption="106/512 divisor added to RODIV value" name="" value="0x6a" />
         <value caption="105/512 divisor added to RODIV value" name="" value="0x69" />
         <value caption="104/512 divisor added to RODIV value" name="" value="0x68" />
         <value caption="103/512 divisor added to RODIV value" name="" value="0x67" />
         <value caption="102/512 divisor added to RODIV value" name="" value="0x66" />
         <value caption="101/512 divisor added to RODIV value" name="" value="0x65" />
         <value caption="100/512 divisor added to RODIV value" name="" value="0x64" />
         <value caption="99/512 divisor added to RODIV value" name="" value="0x63" />
         <value caption="98/512 divisor added to RODIV value" name="" value="0x62" />
         <value caption="97/512 divisor added to RODIV value" name="" value="0x61" />
         <value caption="96/512 divisor added to RODIV value" name="" value="0x60" />
         <value caption="95/512 divisor added to RODIV value" name="" value="0x5f" />
         <value caption="94/512 divisor added to RODIV value" name="" value="0x5e" />
         <value caption="93/512 divisor added to RODIV value" name="" value="0x5d" />
         <value caption="92/512 divisor added to RODIV value" name="" value="0x5c" />
         <value caption="91/512 divisor added to RODIV value" name="" value="0x5b" />
         <value caption="90/512 divisor added to RODIV value" name="" value="0x5a" />
         <value caption="89/512 divisor added to RODIV value" name="" value="0x59" />
         <value caption="88/512 divisor added to RODIV value" name="" value="0x58" />
         <value caption="87/512 divisor added to RODIV value" name="" value="0x57" />
         <value caption="86/512 divisor added to RODIV value" name="" value="0x56" />
         <value caption="85/512 divisor added to RODIV value" name="" value="0x55" />
         <value caption="84/512 divisor added to RODIV value" name="" value="0x54" />
         <value caption="83/512 divisor added to RODIV value" name="" value="0x53" />
         <value caption="82/512 divisor added to RODIV value" name="" value="0x52" />
         <value caption="81/512 divisor added to RODIV value" name="" value="0x51" />
         <value caption="80/512 divisor added to RODIV value" name="" value="0x50" />
         <value caption="79/512 divisor added to RODIV value" name="" value="0x4f" />
         <value caption="78/512 divisor added to RODIV value" name="" value="0x4e" />
         <value caption="77/512 divisor added to RODIV value" name="" value="0x4d" />
         <value caption="76/512 divisor added to RODIV value" name="" value="0x4c" />
         <value caption="75/512 divisor added to RODIV value" name="" value="0x4b" />
         <value caption="74/512 divisor added to RODIV value" name="" value="0x4a" />
         <value caption="73/512 divisor added to RODIV value" name="" value="0x49" />
         <value caption="72/512 divisor added to RODIV value" name="" value="0x48" />
         <value caption="71/512 divisor added to RODIV value" name="" value="0x47" />
         <value caption="70/512 divisor added to RODIV value" name="" value="0x46" />
         <value caption="69/512 divisor added to RODIV value" name="" value="0x45" />
         <value caption="68/512 divisor added to RODIV value" name="" value="0x44" />
         <value caption="67/512 divisor added to RODIV value" name="" value="0x43" />
         <value caption="66/512 divisor added to RODIV value" name="" value="0x42" />
         <value caption="65/512 divisor added to RODIV value" name="" value="0x41" />
         <value caption="64/512 divisor added to RODIV value" name="" value="0x40" />
         <value caption="63/512 divisor added to RODIV value" name="" value="0x3f" />
         <value caption="62/512 divisor added to RODIV value" name="" value="0x3e" />
         <value caption="61/512 divisor added to RODIV value" name="" value="0x3d" />
         <value caption="60/512 divisor added to RODIV value" name="" value="0x3c" />
         <value caption="59/512 divisor added to RODIV value" name="" value="0x3b" />
         <value caption="58/512 divisor added to RODIV value" name="" value="0x3a" />
         <value caption="57/512 divisor added to RODIV value" name="" value="0x39" />
         <value caption="56/512 divisor added to RODIV value" name="" value="0x38" />
         <value caption="55/512 divisor added to RODIV value" name="" value="0x37" />
         <value caption="54/512 divisor added to RODIV value" name="" value="0x36" />
         <value caption="53/512 divisor added to RODIV value" name="" value="0x35" />
         <value caption="52/512 divisor added to RODIV value" name="" value="0x34" />
         <value caption="51/512 divisor added to RODIV value" name="" value="0x33" />
         <value caption="50/512 divisor added to RODIV value" name="" value="0x32" />
         <value caption="49/512 divisor added to RODIV value" name="" value="0x31" />
         <value caption="48/512 divisor added to RODIV value" name="" value="0x30" />
         <value caption="47/512 divisor added to RODIV value" name="" value="0x2f" />
         <value caption="46/512 divisor added to RODIV value" name="" value="0x2e" />
         <value caption="45/512 divisor added to RODIV value" name="" value="0x2d" />
         <value caption="44/512 divisor added to RODIV value" name="" value="0x2c" />
         <value caption="43/512 divisor added to RODIV value" name="" value="0x2b" />
         <value caption="42/512 divisor added to RODIV value" name="" value="0x2a" />
         <value caption="41/512 divisor added to RODIV value" name="" value="0x29" />
         <value caption="40/512 divisor added to RODIV value" name="" value="0x28" />
         <value caption="39/512 divisor added to RODIV value" name="" value="0x27" />
         <value caption="38/512 divisor added to RODIV value" name="" value="0x26" />
         <value caption="37/512 divisor added to RODIV value" name="" value="0x25" />
         <value caption="36/512 divisor added to RODIV value" name="" value="0x24" />
         <value caption="35/512 divisor added to RODIV value" name="" value="0x23" />
         <value caption="34/512 divisor added to RODIV value" name="" value="0x22" />
         <value caption="33/512 divisor added to RODIV value" name="" value="0x21" />
         <value caption="32/512 divisor added to RODIV value" name="" value="0x20" />
         <value caption="31/512 divisor added to RODIV value" name="" value="0x1f" />
         <value caption="30/512 divisor added to RODIV value" name="" value="0x1e" />
         <value caption="29/512 divisor added to RODIV value" name="" value="0x1d" />
         <value caption="28/512 divisor added to RODIV value" name="" value="0x1c" />
         <value caption="27/512 divisor added to RODIV value" name="" value="0x1b" />
         <value caption="26/512 divisor added to RODIV value" name="" value="0x1a" />
         <value caption="25/512 divisor added to RODIV value" name="" value="0x19" />
         <value caption="24/512 divisor added to RODIV value" name="" value="0x18" />
         <value caption="23/512 divisor added to RODIV value" name="" value="0x17" />
         <value caption="22/512 divisor added to RODIV value" name="" value="0x16" />
         <value caption="21/512 divisor added to RODIV value" name="" value="0x15" />
         <value caption="20/512 divisor added to RODIV value" name="" value="0x14" />
         <value caption="19/512 divisor added to RODIV value" name="" value="0x13" />
         <value caption="18/512 divisor added to RODIV value" name="" value="0x12" />
         <value caption="17/512 divisor added to RODIV value" name="" value="0x11" />
         <value caption="16/512 divisor added to RODIV value" name="" value="0x10" />
         <value caption="15/512 divisor added to RODIV value" name="" value="0xf" />
         <value caption="14/512 divisor added to RODIV value" name="" value="0xe" />
         <value caption="13/512 divisor added to RODIV value" name="" value="0xd" />
         <value caption="12/512 divisor added to RODIV value" name="" value="0xc" />
         <value caption="11/512 divisor added to RODIV value" name="" value="0xb" />
         <value caption="10/512 divisor added to RODIV value" name="" value="0xa" />
         <value caption="9/512 divisor added to RODIV value" name="" value="0x9" />
         <value caption="8/512 divisor added to RODIV value" name="" value="0x8" />
         <value caption="7/512 divisor added to RODIV value" name="" value="0x7" />
         <value caption="6/512 divisor added to RODIV value" name="" value="0x6" />
         <value caption="5/512 divisor added to RODIV value" name="" value="0x5" />
         <value caption="4/512 divisor added to RODIV value" name="" value="0x4" />
         <value caption="3/512 divisor added to RODIV value" name="" value="0x3" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Fast RC (FRC) Oscillator Ready Status bit" name="CLKSTAT__FRCRDY">
         <value caption="FRC is stable and ready" name="" value="0x1" />
         <value caption="FRC is disabled for not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL Ready Status bit" name="CLKSTAT__SPDIVRDY">
         <value caption="Divided System PLL is ready" name="" value="0x1" />
         <value caption="Divided System PLL is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Primary Oscillator (POSC) Ready Status bit" name="CLKSTAT__POSCRDY">
         <value caption="POSC is stable and ready" name="" value="0x1" />
         <value caption="POSC is disabled or not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Oscillator (SOSC) Ready Status bit" name="CLKSTAT__SOSCRDY">
         <value caption="SOSC is stable and ready" name="" value="0x1" />
         <value caption="SOSC is disabled or not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="Low-Power RC (LPRC) Oscillator Ready Status bit" name="CLKSTAT__LPRCRDY">
         <value caption="LPRC is stable and ready" name="" value="0x1" />
         <value caption="LPRC is disabled or not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL (SPLL) Ready Status bit" name="CLKSTAT__SPLLRDY">
         <value caption="SPLL is ready" name="" value="0x1" />
         <value caption="SPLL is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="FRC Oscillator Tuning bits" name="OSCTUN__TUN">
         <value caption="Center frequency -1.5%" name="" value="0x20" />
         <value caption="Center frequency; Oscillator runs at nominal frequency (8 MHz)" name="" value="0x0" />
         <value caption="Center frequency +1.453%" name="" value="0x1f" />
      </value-group>
      <value-group caption="Oscillator Switch Enable bit" name="OSCCON__OSWEN">
         <value caption="Initiate an oscillator switch to selection specified by NOSC bits" name="" value="0x1" />
         <value caption="Oscillator switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Oscillator Enable bit" name="OSCCON__SOSCEN">
         <value caption="Enable Secondary Oscillator" name="ON" value="0x1" />
         <value caption="Disable Secondary Oscillator" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Clock Fail Detect bit" name="OSCCON__CF">
         <value caption="FSCM has detected a clock failure" name="" value="0x1" />
         <value caption="No clock failure has been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Sleep Mode Enable bit" name="OSCCON__SLPEN">
         <value caption="Device will enter Sleep mode when a WAIT instruction is executed" name="" value="0x1" />
         <value caption="Device will enter Idle mode when a WAIT instruction is executed" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Selection Lock Enable bit" name="OSCCON__CLKLOCK">
         <value caption="Clock and PLL selections are locked" name="" value="0x1" />
         <value caption="Clock and PLL selections are not locked and may be modified" name="" value="0x0" />
      </value-group>
      <value-group caption="New Oscillator Selection bits" name="OSCCON__NOSC">
         <value caption="Reserved" name="Reserved" value="0x7" />
         <value caption="Reserved" name="Reserved" value="0x6" />
         <value caption="Internal Low-Power RC (LPRC) Oscillator" name="LPRC" value="0x5" />
         <value caption="Secondary Oscillator (SOSC)" name="SOSC" value="0x4" />
         <value caption="Reserved" name="Reserved" value="0x3" />
         <value caption="Primary Oscillator (POSC) (HS or EC)" name="PRI" value="0x2" />
         <value caption="System PLL (SPLL)" name="PRIPLL" value="0x1" />
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="FRCDIV" value="0x0" />
      </value-group>
      <value-group caption="Current Oscillator Selection bits" name="OSCCON__COSC">
         <value caption="Reserved" name="Reserved" value="0x7" />
         <value caption="Reserved" name="Reserved" value="0x6" />
         <value caption="Internal Low-Power RC (LPRC) Oscillator" name="LPRC" value="0x5" />
         <value caption="Secondary Oscillator (SOSC)" name="SOSC" value="0x4" />
         <value caption="Reserved" name="Reserved" value="0x3" />
         <value caption="Primary Oscillator (POSC) (HS or EC)" name="PRI" value="0x2" />
         <value caption="System PLL (SPLL)" name="PRIPLL" value="0x1" />
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV)" name="FRCDIV" value="0x0" />
      </value-group>
      <value-group caption="Internal Fast RC Oscillator Clock Divider bits" name="OSCCON__FRCDIV">
         <value caption="FRC divided by 256" name="DIV_256" value="0x7" />
         <value caption="FRC divided by 64" name="DIV_64" value="0x6" />
         <value caption="FRC divided by 32" name="DIV_32" value="0x5" />
         <value caption="FRC divided by 16" name="DIV_16" value="0x4" />
         <value caption="FRC divided by 8" name="DIV_8" value="0x3" />
         <value caption="FRC divided by 4" name="DIV_4" value="0x2" />
         <value caption="FRC divided by 2" name="DIV_2" value="0x1" />
         <value caption="FRC divided by 1 (default setting)" name="DIV_1" value="0x0" />
      </value-group>
      <value-group caption="System PLL Input Clock Source bit" name="SPLLCON__PLLICLK">
         <value caption="FRC is selected as the input to the System PLL" name="" value="0x1" />
         <value caption="POSC is selected as the input to the System PLL" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL Multiplier bits" name="SPLLCON__PLLMULT">
         <value caption="Multiply by 24" name="MUL_24" value="0x6" />
         <value caption="Multiply by 12" name="MUL_12" value="0x5" />
         <value caption="Multiply by 8" name="MUL_8" value="0x4" />
         <value caption="Multiply by 6" name="MUL_6" value="0x3" />
         <value caption="Multiply by 4" name="MUL_4" value="0x2" />
         <value caption="Multiply by 3" name="MUL_3" value="0x1" />
         <value caption="Multiply by 2" name="MUL_2" value="0x0" />
      </value-group>
      <value-group caption="System PLL Output Clock Divider bits" name="SPLLCON__PLLODIV">
         <value caption="PLL Divide by 256" name="DIV_256" value="0x7" />
         <value caption="PLL Divide by 64" name="DIV_64" value="0x6" />
         <value caption="PLL Divide by 32" name="DIV_32" value="0x5" />
         <value caption="PLL Divide by 16" name="DIV_16" value="0x4" />
         <value caption="PLL Divide by 8" name="DIV_8" value="0x3" />
         <value caption="PLL Divide by 4" name="DIV_4" value="0x2" />
         <value caption="PLL Divide by 2" name="DIV_2" value="0x1" />
         <value caption="PLL Divide by 1" name="DIV_1" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00735" name="DMAC" version="1">
      <register-group name="DMAC">
         <register caption="DMA Controller Control Register" name="DMACON" offset="0x0" rw="RW" size="4">
            <bitfield caption="DMA Module Busy bit" mask="0x00000800" name="DMABUSY" values="DMACON__DMABUSY" />
            <bitfield caption="DMA Suspend bit" mask="0x00001000" name="SUSPEND" values="DMACON__SUSPEND" />
            <bitfield caption="DMA On bit" mask="0x00008000" name="ON" values="DMACON__ON" />
         </register>
         <register caption="DMA Status Register" name="DMASTAT" offset="0x10" rw="RW" size="4">
            <bitfield caption="DMA Channel bits" mask="0x00000007" name="DMACH" />
            <bitfield caption="Read/Write Status bit" mask="0x00000008" name="RDWR" values="DMASTAT__RDWR" />
         </register>
         <register caption="DMA Address Register" name="DMAADDR" offset="0x20" rw="R" size="4">
            <bitfield caption="DMA Module Address bits" mask="0xFFFFFFFF" name="DMAADDR" />
         </register>
         <register caption="DMA CRC Control Register" name="DCRCCON" offset="0x30" rw="RW" size="4">
            <bitfield caption="CRC Channel Select bits" mask="0x00000007" name="CRCCH" values="DCRCCON__CRCCH" />
            <bitfield caption="CRC Type Selection bit" mask="0x00000020" name="CRCTYP" values="DCRCCON__CRCTYP" />
            <bitfield caption="CRC Append Mode bit" mask="0x00000040" name="CRCAPP" values="DCRCCON__CRCAPP" />
            <bitfield caption="CRC Enable bit" mask="0x00000080" name="CRCEN" values="DCRCCON__CRCEN" />
            <bitfield caption="Polynomial Length bits" mask="0x00001F00" name="PLEN" values="DCRCCON__PLEN" />
            <bitfield caption="CRC Bit Order Selection bit" mask="0x01000000" name="BITO" values="DCRCCON__BITO" />
            <bitfield caption="CRC Write Byte Order Selection bit" mask="0x08000000" name="WBO" values="DCRCCON__WBO" />
            <bitfield caption="CRC Byte Order Selection bits" mask="0x30000000" name="BYTO" values="DCRCCON__BYTO" />
         </register>
         <register caption="DMA CRC Data Register" name="DCRCDATA" offset="0x40" rw="RW" size="4">
            <bitfield caption="CRC Data Register bits" mask="0xFFFFFFFF" name="DCRCDATA" />
         </register>
         <register caption="DMA CRCXOR Enable Register" name="DCRCXOR" offset="0x50" rw="RW" size="4">
            <bitfield caption="CRC XOR Register bits" mask="0xFFFFFFFF" name="DCRCXOR" values="DCRCXOR__DCRCXOR" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH0CON" offset="0x60" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH0CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH0CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH0CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH0CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH0CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH0CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH0CON__CHCHNS" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH0CON__CHBUSY" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH1CON" offset="0x120" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH1CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH1CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH1CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH1CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH1CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH1CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH1CON__CHCHNS" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH1CON__CHBUSY" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH2CON" offset="0x1e0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH2CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH2CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH2CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH2CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH2CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH2CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH2CON__CHCHNS" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH2CON__CHBUSY" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH3CON" offset="0x2a0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH3CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH3CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH3CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH3CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH3CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH3CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH3CON__CHCHNS" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH3CON__CHBUSY" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH0ECON" offset="0x70" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH0ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH0ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH0ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH0ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH0ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH0ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH0ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH1ECON" offset="0x130" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH1ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH1ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH1ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH1ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH1ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH1ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH1ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH2ECON" offset="0x1f0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH2ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH2ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH2ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH2ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH2ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH2ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH2ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH3ECON" offset="0x2b0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH3ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH3ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH3ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH3ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH3ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH3ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH3ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH0INT" offset="0x80" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH0INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH0INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH0INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH0INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH0INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH0INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH0INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH0INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH0INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH0INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH0INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH0INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH0INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH0INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH0INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH0INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH1INT" offset="0x140" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH1INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH1INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH1INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH1INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH1INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH1INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH1INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH1INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH1INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH1INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH1INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH1INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH1INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH1INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH1INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH1INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH2INT" offset="0x200" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH2INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH2INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH2INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH2INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH2INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH2INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH2INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH2INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH2INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH2INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH2INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH2INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH2INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH2INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH2INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH2INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH3INT" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH3INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH3INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH3INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH3INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH3INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH3INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH3INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH3INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH3INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH3INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH3INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH3INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH3INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH3INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH3INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH3INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH0SSA" offset="0x90" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="DCH0SSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH1SSA" offset="0x150" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="DCH1SSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH2SSA" offset="0x210" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="DCH2SSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH3SSA" offset="0x2d0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="DCH3SSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH0DSA" offset="0xa0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="DCH0DSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH1DSA" offset="0x160" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="DCH1DSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH2DSA" offset="0x220" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="DCH2DSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH3DSA" offset="0x2e0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="DCH3DSA" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH0SSIZ" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH0SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH1SSIZ" offset="0x170" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH1SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH2SSIZ" offset="0x230" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH2SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH3SSIZ" offset="0x2f0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH3SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH0DSIZ" offset="0xc0" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH0DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH1DSIZ" offset="0x180" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH1DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH2DSIZ" offset="0x240" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH2DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH3DSIZ" offset="0x300" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH3DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH0SPTR" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH0SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH1SPTR" offset="0x190" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH1SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH2SPTR" offset="0x250" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH2SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH3SPTR" offset="0x310" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH3SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH0DPTR" offset="0xe0" rw="R" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH0DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH1DPTR" offset="0x1a0" rw="R" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH1DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH2DPTR" offset="0x260" rw="R" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH2DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH3DPTR" offset="0x320" rw="R" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH3DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH0CSIZ" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH0CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH1CSIZ" offset="0x1b0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH1CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH2CSIZ" offset="0x270" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH2CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH3CSIZ" offset="0x330" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH3CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH0CPTR" offset="0x100" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH0CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH1CPTR" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH1CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH2CPTR" offset="0x280" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH2CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH3CPTR" offset="0x340" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH3CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH0DAT" offset="0x110" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="DCHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH1DAT" offset="0x1d0" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="DCHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH2DAT" offset="0x290" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="DCHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH3DAT" offset="0x350" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="DCHPDAT" />
         </register>
      </register-group>
      <value-group caption="DMA Module Busy bit" name="DMACON__DMABUSY">
         <value caption="DMA module is active" name="" value="0x1" />
         <value caption="DMA module is disabled and not actively transferring data" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Suspend bit" name="DMACON__SUSPEND">
         <value caption="DMA transfers are suspended to allow CPU uninterrupted access to data bus" name="" value="0x1" />
         <value caption="DMA operates normally" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA On bit" name="DMACON__ON">
         <value caption="DMA module is enabled" name="" value="0x1" />
         <value caption="DMA module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Status bit" name="DMASTAT__RDWR">
         <value caption="Last DMA bus access was a read" name="" value="0x1" />
         <value caption="Last DMA bus access was a write" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Channel Select bits" name="DCRCCON__CRCCH">
         <value caption="CRC is assigned to Channel 7" name="" value="0x7" />
         <value caption="CRC is assigned to Channel 6" name="" value="0x6" />
         <value caption="CRC is assigned to Channel 5" name="" value="0x5" />
         <value caption="CRC is assigned to Channel 4" name="" value="0x4" />
         <value caption="CRC is assigned to Channel 3" name="" value="0x3" />
         <value caption="CRC is assigned to Channel 2" name="" value="0x2" />
         <value caption="CRC is assigned to Channel 1" name="" value="0x1" />
         <value caption="CRC is assigned to Channel 0" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Type Selection bit" name="DCRCCON__CRCTYP">
         <value caption="The CRC module will calculate an IP header checksum" name="" value="0x1" />
         <value caption="The CRC module will calculate a LFSR CRC" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Append Mode bit" name="DCRCCON__CRCAPP">
         <value caption="The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA" name="" value="0x1" />
         <value caption="The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Enable bit" name="DCRCCON__CRCEN">
         <value caption="CRC module is enabled and channel transfers are routed through the CRC module" name="" value="0x1" />
         <value caption="CRC module is disabled and channel transfers proceed normally" name="" value="0x0" />
      </value-group>
      <value-group caption="Polynomial Length bits" name="DCRCCON__PLEN">
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 30" name="" value="0x1f" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 29" name="" value="0x1e" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 28" name="" value="0x1d" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 27" name="" value="0x1c" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 26" name="" value="0x1b" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 25" name="" value="0x1a" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 24" name="" value="0x19" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 23" name="" value="0x18" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 22" name="" value="0x17" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 21" name="" value="0x16" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 20" name="" value="0x15" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 19" name="" value="0x14" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 18" name="" value="0x13" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 17" name="" value="0x12" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 16" name="" value="0x11" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 15" name="" value="0x10" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 14" name="" value="0xf" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 13" name="" value="0xe" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 12" name="" value="0xd" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 11" name="" value="0xc" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 10" name="" value="0xb" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 9" name="" value="0xa" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 8" name="" value="0x9" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 7" name="" value="0x8" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 6" name="" value="0x7" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 5" name="" value="0x6" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 4" name="" value="0x5" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 3" name="" value="0x4" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 2" name="" value="0x3" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 1" name="" value="0x2" />
         <value caption="(When CRCTYP=1) These bits are unused / (When CRCTYP=0) Polynomial length is 0" name="" value="0x1" />
      </value-group>
      <value-group caption="CRC Bit Order Selection bit" name="DCRCCON__BITO">
         <value caption="(When CRCTYP is 1) The IP header checksum is calculated Least Significant bit (LSb) first (i.e. reflected) / (When CRCTYP is 0) The LFSR CRC is calculated Least Significant bit first (i.e. reflected)" name="" value="0x1" />
         <value caption="(When CRCTYP is 1) The IP header checksum is calculated Most Significant bit (MSb) first (i.e. not reflected) / (When CRCTYP is 0) The LFSR CRC is calculated Most Significant bit first (i.e. not reflected)" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Write Byte Order Selection bit" name="DCRCCON__WBO">
         <value caption="Source data is written to the destination re-ordered as defined by BYTO" name="" value="0x1" />
         <value caption="Source data is written to the destination unaltered" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Byte Order Selection bits" name="DCRCCON__BYTO">
         <value caption="Endian byte swap on half-word boundaries (i.e. source half-word order with reverse source byte order per half-word)" name="" value="0x3" />
         <value caption="Swap half-words on word boundaries (i.e. reverse source half-word order with source byte order per half-word)" name="" value="0x2" />
         <value caption="Endian byte swap on word boundaries (i.e. reverse source byte order)" name="" value="0x1" />
         <value caption="No swapping (i.e. source byte order)" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC XOR Register bits" name="DCRCXOR__DCRCXOR">
         <value caption="(When DCRCCON = 0) Enable the XOR input to the Shift register / (When DCRCCON = 1) This register is unused." name="" value="0x1" />
         <value caption="(When DCRCCON = 0) Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register / (When DCRCCON = 1) This register is unused." name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH0CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH0CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH0CON__CHAEN">
         <value caption="Channel is continuously enabled and not automatically disabled after a block transfer is complete" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH0CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH0CON__CHAED">
         <value caption="Channel start/abort events will be registered even if the channel is disabled" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH0CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH0CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH0CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH1CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH1CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH1CON__CHAEN">
         <value caption="Channel is continuously enabled and not automatically disabled after a block transfer is complete" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH1CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH1CON__CHAED">
         <value caption="Channel start/abort events will be registered even if the channel is disabled" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH1CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH1CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH1CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH2CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH2CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH2CON__CHAEN">
         <value caption="Channel is continuously enabled and not automatically disabled after a block transfer is complete" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH2CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH2CON__CHAED">
         <value caption="Channel start/abort events will be registered even if the channel is disabled" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH2CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH2CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH2CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH3CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH3CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH3CON__CHAEN">
         <value caption="Channel is continuously enabled and not automatically disabled after a block transfer is complete" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH3CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH3CON__CHAED">
         <value caption="Channel start/abort events will be registered even if the channel is disabled" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH3CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH3CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH3CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH0ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH0ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH0ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH0ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH0ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH0ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 254 will initiate a DMA transfer" name="" value="0xfe" />
         <value caption="Interrupt 253 will initiate a DMA transfer" name="" value="0xfd" />
         <value caption="Interrupt 252 will initiate a DMA transfer" name="" value="0xfc" />
         <value caption="Interrupt 251 will initiate a DMA transfer" name="" value="0xfb" />
         <value caption="Interrupt 250 will initiate a DMA transfer" name="" value="0xfa" />
         <value caption="Interrupt 249 will initiate a DMA transfer" name="" value="0xf9" />
         <value caption="Interrupt 248 will initiate a DMA transfer" name="" value="0xf8" />
         <value caption="Interrupt 247 will initiate a DMA transfer" name="" value="0xf7" />
         <value caption="Interrupt 246 will initiate a DMA transfer" name="" value="0xf6" />
         <value caption="Interrupt 245 will initiate a DMA transfer" name="" value="0xf5" />
         <value caption="Interrupt 244 will initiate a DMA transfer" name="" value="0xf4" />
         <value caption="Interrupt 243 will initiate a DMA transfer" name="" value="0xf3" />
         <value caption="Interrupt 242 will initiate a DMA transfer" name="" value="0xf2" />
         <value caption="Interrupt 241 will initiate a DMA transfer" name="" value="0xf1" />
         <value caption="Interrupt 240 will initiate a DMA transfer" name="" value="0xf0" />
         <value caption="Interrupt 239 will initiate a DMA transfer" name="" value="0xef" />
         <value caption="Interrupt 238 will initiate a DMA transfer" name="" value="0xee" />
         <value caption="Interrupt 237 will initiate a DMA transfer" name="" value="0xed" />
         <value caption="Interrupt 236 will initiate a DMA transfer" name="" value="0xec" />
         <value caption="Interrupt 235 will initiate a DMA transfer" name="" value="0xeb" />
         <value caption="Interrupt 234 will initiate a DMA transfer" name="" value="0xea" />
         <value caption="Interrupt 233 will initiate a DMA transfer" name="" value="0xe9" />
         <value caption="Interrupt 232 will initiate a DMA transfer" name="" value="0xe8" />
         <value caption="Interrupt 231 will initiate a DMA transfer" name="" value="0xe7" />
         <value caption="Interrupt 230 will initiate a DMA transfer" name="" value="0xe6" />
         <value caption="Interrupt 229 will initiate a DMA transfer" name="" value="0xe5" />
         <value caption="Interrupt 228 will initiate a DMA transfer" name="" value="0xe4" />
         <value caption="Interrupt 227 will initiate a DMA transfer" name="" value="0xe3" />
         <value caption="Interrupt 226 will initiate a DMA transfer" name="" value="0xe2" />
         <value caption="Interrupt 225 will initiate a DMA transfer" name="" value="0xe1" />
         <value caption="Interrupt 224 will initiate a DMA transfer" name="" value="0xe0" />
         <value caption="Interrupt 223 will initiate a DMA transfer" name="" value="0xdf" />
         <value caption="Interrupt 222 will initiate a DMA transfer" name="" value="0xde" />
         <value caption="Interrupt 221 will initiate a DMA transfer" name="" value="0xdd" />
         <value caption="Interrupt 220 will initiate a DMA transfer" name="" value="0xdc" />
         <value caption="Interrupt 219 will initiate a DMA transfer" name="" value="0xdb" />
         <value caption="Interrupt 218 will initiate a DMA transfer" name="" value="0xda" />
         <value caption="Interrupt 217 will initiate a DMA transfer" name="" value="0xd9" />
         <value caption="Interrupt 216 will initiate a DMA transfer" name="" value="0xd8" />
         <value caption="Interrupt 215 will initiate a DMA transfer" name="" value="0xd7" />
         <value caption="Interrupt 214 will initiate a DMA transfer" name="" value="0xd6" />
         <value caption="Interrupt 213 will initiate a DMA transfer" name="" value="0xd5" />
         <value caption="Interrupt 212 will initiate a DMA transfer" name="" value="0xd4" />
         <value caption="Interrupt 211 will initiate a DMA transfer" name="" value="0xd3" />
         <value caption="Interrupt 210 will initiate a DMA transfer" name="" value="0xd2" />
         <value caption="Interrupt 209 will initiate a DMA transfer" name="" value="0xd1" />
         <value caption="Interrupt 208 will initiate a DMA transfer" name="" value="0xd0" />
         <value caption="Interrupt 207 will initiate a DMA transfer" name="" value="0xcf" />
         <value caption="Interrupt 206 will initiate a DMA transfer" name="" value="0xce" />
         <value caption="Interrupt 205 will initiate a DMA transfer" name="" value="0xcd" />
         <value caption="Interrupt 204 will initiate a DMA transfer" name="" value="0xcc" />
         <value caption="Interrupt 203 will initiate a DMA transfer" name="" value="0xcb" />
         <value caption="Interrupt 202 will initiate a DMA transfer" name="" value="0xca" />
         <value caption="Interrupt 201 will initiate a DMA transfer" name="" value="0xc9" />
         <value caption="Interrupt 200 will initiate a DMA transfer" name="" value="0xc8" />
         <value caption="Interrupt 199 will initiate a DMA transfer" name="" value="0xc7" />
         <value caption="Interrupt 198 will initiate a DMA transfer" name="" value="0xc6" />
         <value caption="Interrupt 197 will initiate a DMA transfer" name="" value="0xc5" />
         <value caption="Interrupt 196 will initiate a DMA transfer" name="" value="0xc4" />
         <value caption="Interrupt 195 will initiate a DMA transfer" name="" value="0xc3" />
         <value caption="Interrupt 194 will initiate a DMA transfer" name="" value="0xc2" />
         <value caption="Interrupt 193 will initiate a DMA transfer" name="" value="0xc1" />
         <value caption="Interrupt 192 will initiate a DMA transfer" name="" value="0xc0" />
         <value caption="Interrupt 191 will initiate a DMA transfer" name="" value="0xbf" />
         <value caption="Interrupt 190 will initiate a DMA transfer" name="" value="0xbe" />
         <value caption="Interrupt 189 will initiate a DMA transfer" name="" value="0xbd" />
         <value caption="Interrupt 188 will initiate a DMA transfer" name="" value="0xbc" />
         <value caption="Interrupt 187 will initiate a DMA transfer" name="" value="0xbb" />
         <value caption="Interrupt 186 will initiate a DMA transfer" name="" value="0xba" />
         <value caption="Interrupt 185 will initiate a DMA transfer" name="" value="0xb9" />
         <value caption="Interrupt 184 will initiate a DMA transfer" name="" value="0xb8" />
         <value caption="Interrupt 183 will initiate a DMA transfer" name="" value="0xb7" />
         <value caption="Interrupt 182 will initiate a DMA transfer" name="" value="0xb6" />
         <value caption="Interrupt 181 will initiate a DMA transfer" name="" value="0xb5" />
         <value caption="Interrupt 180 will initiate a DMA transfer" name="" value="0xb4" />
         <value caption="Interrupt 179 will initiate a DMA transfer" name="" value="0xb3" />
         <value caption="Interrupt 178 will initiate a DMA transfer" name="" value="0xb2" />
         <value caption="Interrupt 177 will initiate a DMA transfer" name="" value="0xb1" />
         <value caption="Interrupt 176 will initiate a DMA transfer" name="" value="0xb0" />
         <value caption="Interrupt 175 will initiate a DMA transfer" name="" value="0xaf" />
         <value caption="Interrupt 174 will initiate a DMA transfer" name="" value="0xae" />
         <value caption="Interrupt 173 will initiate a DMA transfer" name="" value="0xad" />
         <value caption="Interrupt 172 will initiate a DMA transfer" name="" value="0xac" />
         <value caption="Interrupt 171 will initiate a DMA transfer" name="" value="0xab" />
         <value caption="Interrupt 170 will initiate a DMA transfer" name="" value="0xaa" />
         <value caption="Interrupt 169 will initiate a DMA transfer" name="" value="0xa9" />
         <value caption="Interrupt 168 will initiate a DMA transfer" name="" value="0xa8" />
         <value caption="Interrupt 167 will initiate a DMA transfer" name="" value="0xa7" />
         <value caption="Interrupt 166 will initiate a DMA transfer" name="" value="0xa6" />
         <value caption="Interrupt 165 will initiate a DMA transfer" name="" value="0xa5" />
         <value caption="Interrupt 164 will initiate a DMA transfer" name="" value="0xa4" />
         <value caption="Interrupt 163 will initiate a DMA transfer" name="" value="0xa3" />
         <value caption="Interrupt 162 will initiate a DMA transfer" name="" value="0xa2" />
         <value caption="Interrupt 161 will initiate a DMA transfer" name="" value="0xa1" />
         <value caption="Interrupt 160 will initiate a DMA transfer" name="" value="0xa0" />
         <value caption="Interrupt 159 will initiate a DMA transfer" name="" value="0x9f" />
         <value caption="Interrupt 158 will initiate a DMA transfer" name="" value="0x9e" />
         <value caption="Interrupt 157 will initiate a DMA transfer" name="" value="0x9d" />
         <value caption="Interrupt 156 will initiate a DMA transfer" name="" value="0x9c" />
         <value caption="Interrupt 155 will initiate a DMA transfer" name="" value="0x9b" />
         <value caption="Interrupt 154 will initiate a DMA transfer" name="" value="0x9a" />
         <value caption="Interrupt 153 will initiate a DMA transfer" name="" value="0x99" />
         <value caption="Interrupt 152 will initiate a DMA transfer" name="" value="0x98" />
         <value caption="Interrupt 151 will initiate a DMA transfer" name="" value="0x97" />
         <value caption="Interrupt 150 will initiate a DMA transfer" name="" value="0x96" />
         <value caption="Interrupt 149 will initiate a DMA transfer" name="" value="0x95" />
         <value caption="Interrupt 148 will initiate a DMA transfer" name="" value="0x94" />
         <value caption="Interrupt 147 will initiate a DMA transfer" name="" value="0x93" />
         <value caption="Interrupt 146 will initiate a DMA transfer" name="" value="0x92" />
         <value caption="Interrupt 145 will initiate a DMA transfer" name="" value="0x91" />
         <value caption="Interrupt 144 will initiate a DMA transfer" name="" value="0x90" />
         <value caption="Interrupt 143 will initiate a DMA transfer" name="" value="0x8f" />
         <value caption="Interrupt 142 will initiate a DMA transfer" name="" value="0x8e" />
         <value caption="Interrupt 141 will initiate a DMA transfer" name="" value="0x8d" />
         <value caption="Interrupt 140 will initiate a DMA transfer" name="" value="0x8c" />
         <value caption="Interrupt 139 will initiate a DMA transfer" name="" value="0x8b" />
         <value caption="Interrupt 138 will initiate a DMA transfer" name="" value="0x8a" />
         <value caption="Interrupt 137 will initiate a DMA transfer" name="" value="0x89" />
         <value caption="Interrupt 136 will initiate a DMA transfer" name="" value="0x88" />
         <value caption="Interrupt 135 will initiate a DMA transfer" name="" value="0x87" />
         <value caption="Interrupt 134 will initiate a DMA transfer" name="" value="0x86" />
         <value caption="Interrupt 133 will initiate a DMA transfer" name="" value="0x85" />
         <value caption="Interrupt 132 will initiate a DMA transfer" name="" value="0x84" />
         <value caption="Interrupt 131 will initiate a DMA transfer" name="" value="0x83" />
         <value caption="Interrupt 130 will initiate a DMA transfer" name="" value="0x82" />
         <value caption="Interrupt 129 will initiate a DMA transfer" name="" value="0x81" />
         <value caption="Interrupt 128 will initiate a DMA transfer" name="" value="0x80" />
         <value caption="Interrupt 127 will initiate a DMA transfer" name="" value="0x7f" />
         <value caption="Interrupt 126 will initiate a DMA transfer" name="" value="0x7e" />
         <value caption="Interrupt 125 will initiate a DMA transfer" name="" value="0x7d" />
         <value caption="Interrupt 124 will initiate a DMA transfer" name="" value="0x7c" />
         <value caption="Interrupt 123 will initiate a DMA transfer" name="" value="0x7b" />
         <value caption="Interrupt 122 will initiate a DMA transfer" name="" value="0x7a" />
         <value caption="Interrupt 121 will initiate a DMA transfer" name="" value="0x79" />
         <value caption="Interrupt 120 will initiate a DMA transfer" name="" value="0x78" />
         <value caption="Interrupt 119 will initiate a DMA transfer" name="" value="0x77" />
         <value caption="Interrupt 118 will initiate a DMA transfer" name="" value="0x76" />
         <value caption="Interrupt 117 will initiate a DMA transfer" name="" value="0x75" />
         <value caption="Interrupt 116 will initiate a DMA transfer" name="" value="0x74" />
         <value caption="Interrupt 115 will initiate a DMA transfer" name="" value="0x73" />
         <value caption="Interrupt 114 will initiate a DMA transfer" name="" value="0x72" />
         <value caption="Interrupt 113 will initiate a DMA transfer" name="" value="0x71" />
         <value caption="Interrupt 112 will initiate a DMA transfer" name="" value="0x70" />
         <value caption="Interrupt 111 will initiate a DMA transfer" name="" value="0x6f" />
         <value caption="Interrupt 110 will initiate a DMA transfer" name="" value="0x6e" />
         <value caption="Interrupt 109 will initiate a DMA transfer" name="" value="0x6d" />
         <value caption="Interrupt 108 will initiate a DMA transfer" name="" value="0x6c" />
         <value caption="Interrupt 107 will initiate a DMA transfer" name="" value="0x6b" />
         <value caption="Interrupt 106 will initiate a DMA transfer" name="" value="0x6a" />
         <value caption="Interrupt 105 will initiate a DMA transfer" name="" value="0x69" />
         <value caption="Interrupt 104 will initiate a DMA transfer" name="" value="0x68" />
         <value caption="Interrupt 103 will initiate a DMA transfer" name="" value="0x67" />
         <value caption="Interrupt 102 will initiate a DMA transfer" name="" value="0x66" />
         <value caption="Interrupt 101 will initiate a DMA transfer" name="" value="0x65" />
         <value caption="Interrupt 100 will initiate a DMA transfer" name="" value="0x64" />
         <value caption="Interrupt 99 will initiate a DMA transfer" name="" value="0x63" />
         <value caption="Interrupt 98 will initiate a DMA transfer" name="" value="0x62" />
         <value caption="Interrupt 97 will initiate a DMA transfer" name="" value="0x61" />
         <value caption="Interrupt 96 will initiate a DMA transfer" name="" value="0x60" />
         <value caption="Interrupt 95 will initiate a DMA transfer" name="" value="0x5f" />
         <value caption="Interrupt 94 will initiate a DMA transfer" name="" value="0x5e" />
         <value caption="Interrupt 93 will initiate a DMA transfer" name="" value="0x5d" />
         <value caption="Interrupt 92 will initiate a DMA transfer" name="" value="0x5c" />
         <value caption="Interrupt 91 will initiate a DMA transfer" name="" value="0x5b" />
         <value caption="Interrupt 90 will initiate a DMA transfer" name="" value="0x5a" />
         <value caption="Interrupt 89 will initiate a DMA transfer" name="" value="0x59" />
         <value caption="Interrupt 88 will initiate a DMA transfer" name="" value="0x58" />
         <value caption="Interrupt 87 will initiate a DMA transfer" name="" value="0x57" />
         <value caption="Interrupt 86 will initiate a DMA transfer" name="" value="0x56" />
         <value caption="Interrupt 85 will initiate a DMA transfer" name="" value="0x55" />
         <value caption="Interrupt 84 will initiate a DMA transfer" name="" value="0x54" />
         <value caption="Interrupt 83 will initiate a DMA transfer" name="" value="0x53" />
         <value caption="Interrupt 82 will initiate a DMA transfer" name="" value="0x52" />
         <value caption="Interrupt 81 will initiate a DMA transfer" name="" value="0x51" />
         <value caption="Interrupt 80 will initiate a DMA transfer" name="" value="0x50" />
         <value caption="Interrupt 79 will initiate a DMA transfer" name="" value="0x4f" />
         <value caption="Interrupt 78 will initiate a DMA transfer" name="" value="0x4e" />
         <value caption="Interrupt 77 will initiate a DMA transfer" name="" value="0x4d" />
         <value caption="Interrupt 76 will initiate a DMA transfer" name="" value="0x4c" />
         <value caption="Interrupt 75 will initiate a DMA transfer" name="" value="0x4b" />
         <value caption="Interrupt 74 will initiate a DMA transfer" name="" value="0x4a" />
         <value caption="Interrupt 73 will initiate a DMA transfer" name="" value="0x49" />
         <value caption="Interrupt 72 will initiate a DMA transfer" name="" value="0x48" />
         <value caption="Interrupt 71 will initiate a DMA transfer" name="" value="0x47" />
         <value caption="Interrupt 70 will initiate a DMA transfer" name="" value="0x46" />
         <value caption="Interrupt 69 will initiate a DMA transfer" name="" value="0x45" />
         <value caption="Interrupt 68 will initiate a DMA transfer" name="" value="0x44" />
         <value caption="Interrupt 67 will initiate a DMA transfer" name="" value="0x43" />
         <value caption="Interrupt 66 will initiate a DMA transfer" name="" value="0x42" />
         <value caption="Interrupt 65 will initiate a DMA transfer" name="" value="0x41" />
         <value caption="Interrupt 64 will initiate a DMA transfer" name="" value="0x40" />
         <value caption="Interrupt 63 will initiate a DMA transfer" name="" value="0x3f" />
         <value caption="Interrupt 62 will initiate a DMA transfer" name="" value="0x3e" />
         <value caption="Interrupt 61 will initiate a DMA transfer" name="" value="0x3d" />
         <value caption="Interrupt 60 will initiate a DMA transfer" name="" value="0x3c" />
         <value caption="Interrupt 59 will initiate a DMA transfer" name="" value="0x3b" />
         <value caption="Interrupt 58 will initiate a DMA transfer" name="" value="0x3a" />
         <value caption="Interrupt 57 will initiate a DMA transfer" name="" value="0x39" />
         <value caption="Interrupt 56 will initiate a DMA transfer" name="" value="0x38" />
         <value caption="Interrupt 55 will initiate a DMA transfer" name="" value="0x37" />
         <value caption="Interrupt 54 will initiate a DMA transfer" name="" value="0x36" />
         <value caption="Interrupt 53 will initiate a DMA transfer" name="" value="0x35" />
         <value caption="Interrupt 52 will initiate a DMA transfer" name="" value="0x34" />
         <value caption="Interrupt 51 will initiate a DMA transfer" name="" value="0x33" />
         <value caption="Interrupt 50 will initiate a DMA transfer" name="" value="0x32" />
         <value caption="Interrupt 49 will initiate a DMA transfer" name="" value="0x31" />
         <value caption="Interrupt 48 will initiate a DMA transfer" name="" value="0x30" />
         <value caption="Interrupt 47 will initiate a DMA transfer" name="" value="0x2f" />
         <value caption="Interrupt 46 will initiate a DMA transfer" name="" value="0x2e" />
         <value caption="Interrupt 45 will initiate a DMA transfer" name="" value="0x2d" />
         <value caption="Interrupt 44 will initiate a DMA transfer" name="" value="0x2c" />
         <value caption="Interrupt 43 will initiate a DMA transfer" name="" value="0x2b" />
         <value caption="Interrupt 42 will initiate a DMA transfer" name="" value="0x2a" />
         <value caption="Interrupt 41 will initiate a DMA transfer" name="" value="0x29" />
         <value caption="Interrupt 40 will initiate a DMA transfer" name="" value="0x28" />
         <value caption="Interrupt 39 will initiate a DMA transfer" name="" value="0x27" />
         <value caption="Interrupt 38 will initiate a DMA transfer" name="" value="0x26" />
         <value caption="Interrupt 37 will initiate a DMA transfer" name="" value="0x25" />
         <value caption="Interrupt 36 will initiate a DMA transfer" name="" value="0x24" />
         <value caption="Interrupt 35 will initiate a DMA transfer" name="" value="0x23" />
         <value caption="Interrupt 34 will initiate a DMA transfer" name="" value="0x22" />
         <value caption="Interrupt 33 will initiate a DMA transfer" name="" value="0x21" />
         <value caption="Interrupt 32 will initiate a DMA transfer" name="" value="0x20" />
         <value caption="Interrupt 31 will initiate a DMA transfer" name="" value="0x1f" />
         <value caption="Interrupt 30 will initiate a DMA transfer" name="" value="0x1e" />
         <value caption="Interrupt 29 will initiate a DMA transfer" name="" value="0x1d" />
         <value caption="Interrupt 28 will initiate a DMA transfer" name="" value="0x1c" />
         <value caption="Interrupt 27 will initiate a DMA transfer" name="" value="0x1b" />
         <value caption="Interrupt 26 will initiate a DMA transfer" name="" value="0x1a" />
         <value caption="Interrupt 25 will initiate a DMA transfer" name="" value="0x19" />
         <value caption="Interrupt 24 will initiate a DMA transfer" name="" value="0x18" />
         <value caption="Interrupt 23 will initiate a DMA transfer" name="" value="0x17" />
         <value caption="Interrupt 22 will initiate a DMA transfer" name="" value="0x16" />
         <value caption="Interrupt 21 will initiate a DMA transfer" name="" value="0x15" />
         <value caption="Interrupt 20 will initiate a DMA transfer" name="" value="0x14" />
         <value caption="Interrupt 19 will initiate a DMA transfer" name="" value="0x13" />
         <value caption="Interrupt 18 will initiate a DMA transfer" name="" value="0x12" />
         <value caption="Interrupt 17 will initiate a DMA transfer" name="" value="0x11" />
         <value caption="Interrupt 16 will initiate a DMA transfer" name="" value="0x10" />
         <value caption="Interrupt 15 will initiate a DMA transfer" name="" value="0xf" />
         <value caption="Interrupt 14 will initiate a DMA transfer" name="" value="0xe" />
         <value caption="Interrupt 13 will initiate a DMA transfer" name="" value="0xd" />
         <value caption="Interrupt 12 will initiate a DMA transfer" name="" value="0xc" />
         <value caption="Interrupt 11 will initiate a DMA transfer" name="" value="0xb" />
         <value caption="Interrupt 10 will initiate a DMA transfer" name="" value="0xa" />
         <value caption="Interrupt 9 will initiate a DMA transfer" name="" value="0x9" />
         <value caption="Interrupt 8 will initiate a DMA transfer" name="" value="0x8" />
         <value caption="Interrupt 7 will initiate a DMA transfer" name="" value="0x7" />
         <value caption="Interrupt 6 will initiate a DMA transfer" name="" value="0x6" />
         <value caption="Interrupt 5 will initiate a DMA transfer" name="" value="0x5" />
         <value caption="Interrupt 4 will initiate a DMA transfer" name="" value="0x4" />
         <value caption="Interrupt 3 will initiate a DMA transfer" name="" value="0x3" />
         <value caption="Interrupt 2 will initiate a DMA transfer" name="" value="0x2" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH0ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 254 will abort any transfers in progress and set CHAIF flag" name="" value="0xfe" />
         <value caption="Interrupt 253 will abort any transfers in progress and set CHAIF flag" name="" value="0xfd" />
         <value caption="Interrupt 252 will abort any transfers in progress and set CHAIF flag" name="" value="0xfc" />
         <value caption="Interrupt 251 will abort any transfers in progress and set CHAIF flag" name="" value="0xfb" />
         <value caption="Interrupt 250 will abort any transfers in progress and set CHAIF flag" name="" value="0xfa" />
         <value caption="Interrupt 249 will abort any transfers in progress and set CHAIF flag" name="" value="0xf9" />
         <value caption="Interrupt 248 will abort any transfers in progress and set CHAIF flag" name="" value="0xf8" />
         <value caption="Interrupt 247 will abort any transfers in progress and set CHAIF flag" name="" value="0xf7" />
         <value caption="Interrupt 246 will abort any transfers in progress and set CHAIF flag" name="" value="0xf6" />
         <value caption="Interrupt 245 will abort any transfers in progress and set CHAIF flag" name="" value="0xf5" />
         <value caption="Interrupt 244 will abort any transfers in progress and set CHAIF flag" name="" value="0xf4" />
         <value caption="Interrupt 243 will abort any transfers in progress and set CHAIF flag" name="" value="0xf3" />
         <value caption="Interrupt 242 will abort any transfers in progress and set CHAIF flag" name="" value="0xf2" />
         <value caption="Interrupt 241 will abort any transfers in progress and set CHAIF flag" name="" value="0xf1" />
         <value caption="Interrupt 240 will abort any transfers in progress and set CHAIF flag" name="" value="0xf0" />
         <value caption="Interrupt 239 will abort any transfers in progress and set CHAIF flag" name="" value="0xef" />
         <value caption="Interrupt 238 will abort any transfers in progress and set CHAIF flag" name="" value="0xee" />
         <value caption="Interrupt 237 will abort any transfers in progress and set CHAIF flag" name="" value="0xed" />
         <value caption="Interrupt 236 will abort any transfers in progress and set CHAIF flag" name="" value="0xec" />
         <value caption="Interrupt 235 will abort any transfers in progress and set CHAIF flag" name="" value="0xeb" />
         <value caption="Interrupt 234 will abort any transfers in progress and set CHAIF flag" name="" value="0xea" />
         <value caption="Interrupt 233 will abort any transfers in progress and set CHAIF flag" name="" value="0xe9" />
         <value caption="Interrupt 232 will abort any transfers in progress and set CHAIF flag" name="" value="0xe8" />
         <value caption="Interrupt 231 will abort any transfers in progress and set CHAIF flag" name="" value="0xe7" />
         <value caption="Interrupt 230 will abort any transfers in progress and set CHAIF flag" name="" value="0xe6" />
         <value caption="Interrupt 229 will abort any transfers in progress and set CHAIF flag" name="" value="0xe5" />
         <value caption="Interrupt 228 will abort any transfers in progress and set CHAIF flag" name="" value="0xe4" />
         <value caption="Interrupt 227 will abort any transfers in progress and set CHAIF flag" name="" value="0xe3" />
         <value caption="Interrupt 226 will abort any transfers in progress and set CHAIF flag" name="" value="0xe2" />
         <value caption="Interrupt 225 will abort any transfers in progress and set CHAIF flag" name="" value="0xe1" />
         <value caption="Interrupt 224 will abort any transfers in progress and set CHAIF flag" name="" value="0xe0" />
         <value caption="Interrupt 223 will abort any transfers in progress and set CHAIF flag" name="" value="0xdf" />
         <value caption="Interrupt 222 will abort any transfers in progress and set CHAIF flag" name="" value="0xde" />
         <value caption="Interrupt 221 will abort any transfers in progress and set CHAIF flag" name="" value="0xdd" />
         <value caption="Interrupt 220 will abort any transfers in progress and set CHAIF flag" name="" value="0xdc" />
         <value caption="Interrupt 219 will abort any transfers in progress and set CHAIF flag" name="" value="0xdb" />
         <value caption="Interrupt 218 will abort any transfers in progress and set CHAIF flag" name="" value="0xda" />
         <value caption="Interrupt 217 will abort any transfers in progress and set CHAIF flag" name="" value="0xd9" />
         <value caption="Interrupt 216 will abort any transfers in progress and set CHAIF flag" name="" value="0xd8" />
         <value caption="Interrupt 215 will abort any transfers in progress and set CHAIF flag" name="" value="0xd7" />
         <value caption="Interrupt 214 will abort any transfers in progress and set CHAIF flag" name="" value="0xd6" />
         <value caption="Interrupt 213 will abort any transfers in progress and set CHAIF flag" name="" value="0xd5" />
         <value caption="Interrupt 212 will abort any transfers in progress and set CHAIF flag" name="" value="0xd4" />
         <value caption="Interrupt 211 will abort any transfers in progress and set CHAIF flag" name="" value="0xd3" />
         <value caption="Interrupt 210 will abort any transfers in progress and set CHAIF flag" name="" value="0xd2" />
         <value caption="Interrupt 209 will abort any transfers in progress and set CHAIF flag" name="" value="0xd1" />
         <value caption="Interrupt 208 will abort any transfers in progress and set CHAIF flag" name="" value="0xd0" />
         <value caption="Interrupt 207 will abort any transfers in progress and set CHAIF flag" name="" value="0xcf" />
         <value caption="Interrupt 206 will abort any transfers in progress and set CHAIF flag" name="" value="0xce" />
         <value caption="Interrupt 205 will abort any transfers in progress and set CHAIF flag" name="" value="0xcd" />
         <value caption="Interrupt 204 will abort any transfers in progress and set CHAIF flag" name="" value="0xcc" />
         <value caption="Interrupt 203 will abort any transfers in progress and set CHAIF flag" name="" value="0xcb" />
         <value caption="Interrupt 202 will abort any transfers in progress and set CHAIF flag" name="" value="0xca" />
         <value caption="Interrupt 201 will abort any transfers in progress and set CHAIF flag" name="" value="0xc9" />
         <value caption="Interrupt 200 will abort any transfers in progress and set CHAIF flag" name="" value="0xc8" />
         <value caption="Interrupt 199 will abort any transfers in progress and set CHAIF flag" name="" value="0xc7" />
         <value caption="Interrupt 198 will abort any transfers in progress and set CHAIF flag" name="" value="0xc6" />
         <value caption="Interrupt 197 will abort any transfers in progress and set CHAIF flag" name="" value="0xc5" />
         <value caption="Interrupt 196 will abort any transfers in progress and set CHAIF flag" name="" value="0xc4" />
         <value caption="Interrupt 195 will abort any transfers in progress and set CHAIF flag" name="" value="0xc3" />
         <value caption="Interrupt 194 will abort any transfers in progress and set CHAIF flag" name="" value="0xc2" />
         <value caption="Interrupt 193 will abort any transfers in progress and set CHAIF flag" name="" value="0xc1" />
         <value caption="Interrupt 192 will abort any transfers in progress and set CHAIF flag" name="" value="0xc0" />
         <value caption="Interrupt 191 will abort any transfers in progress and set CHAIF flag" name="" value="0xbf" />
         <value caption="Interrupt 190 will abort any transfers in progress and set CHAIF flag" name="" value="0xbe" />
         <value caption="Interrupt 189 will abort any transfers in progress and set CHAIF flag" name="" value="0xbd" />
         <value caption="Interrupt 188 will abort any transfers in progress and set CHAIF flag" name="" value="0xbc" />
         <value caption="Interrupt 187 will abort any transfers in progress and set CHAIF flag" name="" value="0xbb" />
         <value caption="Interrupt 186 will abort any transfers in progress and set CHAIF flag" name="" value="0xba" />
         <value caption="Interrupt 185 will abort any transfers in progress and set CHAIF flag" name="" value="0xb9" />
         <value caption="Interrupt 184 will abort any transfers in progress and set CHAIF flag" name="" value="0xb8" />
         <value caption="Interrupt 183 will abort any transfers in progress and set CHAIF flag" name="" value="0xb7" />
         <value caption="Interrupt 182 will abort any transfers in progress and set CHAIF flag" name="" value="0xb6" />
         <value caption="Interrupt 181 will abort any transfers in progress and set CHAIF flag" name="" value="0xb5" />
         <value caption="Interrupt 180 will abort any transfers in progress and set CHAIF flag" name="" value="0xb4" />
         <value caption="Interrupt 179 will abort any transfers in progress and set CHAIF flag" name="" value="0xb3" />
         <value caption="Interrupt 178 will abort any transfers in progress and set CHAIF flag" name="" value="0xb2" />
         <value caption="Interrupt 177 will abort any transfers in progress and set CHAIF flag" name="" value="0xb1" />
         <value caption="Interrupt 176 will abort any transfers in progress and set CHAIF flag" name="" value="0xb0" />
         <value caption="Interrupt 175 will abort any transfers in progress and set CHAIF flag" name="" value="0xaf" />
         <value caption="Interrupt 174 will abort any transfers in progress and set CHAIF flag" name="" value="0xae" />
         <value caption="Interrupt 173 will abort any transfers in progress and set CHAIF flag" name="" value="0xad" />
         <value caption="Interrupt 172 will abort any transfers in progress and set CHAIF flag" name="" value="0xac" />
         <value caption="Interrupt 171 will abort any transfers in progress and set CHAIF flag" name="" value="0xab" />
         <value caption="Interrupt 170 will abort any transfers in progress and set CHAIF flag" name="" value="0xaa" />
         <value caption="Interrupt 169 will abort any transfers in progress and set CHAIF flag" name="" value="0xa9" />
         <value caption="Interrupt 168 will abort any transfers in progress and set CHAIF flag" name="" value="0xa8" />
         <value caption="Interrupt 167 will abort any transfers in progress and set CHAIF flag" name="" value="0xa7" />
         <value caption="Interrupt 166 will abort any transfers in progress and set CHAIF flag" name="" value="0xa6" />
         <value caption="Interrupt 165 will abort any transfers in progress and set CHAIF flag" name="" value="0xa5" />
         <value caption="Interrupt 164 will abort any transfers in progress and set CHAIF flag" name="" value="0xa4" />
         <value caption="Interrupt 163 will abort any transfers in progress and set CHAIF flag" name="" value="0xa3" />
         <value caption="Interrupt 162 will abort any transfers in progress and set CHAIF flag" name="" value="0xa2" />
         <value caption="Interrupt 161 will abort any transfers in progress and set CHAIF flag" name="" value="0xa1" />
         <value caption="Interrupt 160 will abort any transfers in progress and set CHAIF flag" name="" value="0xa0" />
         <value caption="Interrupt 159 will abort any transfers in progress and set CHAIF flag" name="" value="0x9f" />
         <value caption="Interrupt 158 will abort any transfers in progress and set CHAIF flag" name="" value="0x9e" />
         <value caption="Interrupt 157 will abort any transfers in progress and set CHAIF flag" name="" value="0x9d" />
         <value caption="Interrupt 156 will abort any transfers in progress and set CHAIF flag" name="" value="0x9c" />
         <value caption="Interrupt 155 will abort any transfers in progress and set CHAIF flag" name="" value="0x9b" />
         <value caption="Interrupt 154 will abort any transfers in progress and set CHAIF flag" name="" value="0x9a" />
         <value caption="Interrupt 153 will abort any transfers in progress and set CHAIF flag" name="" value="0x99" />
         <value caption="Interrupt 152 will abort any transfers in progress and set CHAIF flag" name="" value="0x98" />
         <value caption="Interrupt 151 will abort any transfers in progress and set CHAIF flag" name="" value="0x97" />
         <value caption="Interrupt 150 will abort any transfers in progress and set CHAIF flag" name="" value="0x96" />
         <value caption="Interrupt 149 will abort any transfers in progress and set CHAIF flag" name="" value="0x95" />
         <value caption="Interrupt 148 will abort any transfers in progress and set CHAIF flag" name="" value="0x94" />
         <value caption="Interrupt 147 will abort any transfers in progress and set CHAIF flag" name="" value="0x93" />
         <value caption="Interrupt 146 will abort any transfers in progress and set CHAIF flag" name="" value="0x92" />
         <value caption="Interrupt 145 will abort any transfers in progress and set CHAIF flag" name="" value="0x91" />
         <value caption="Interrupt 144 will abort any transfers in progress and set CHAIF flag" name="" value="0x90" />
         <value caption="Interrupt 143 will abort any transfers in progress and set CHAIF flag" name="" value="0x8f" />
         <value caption="Interrupt 142 will abort any transfers in progress and set CHAIF flag" name="" value="0x8e" />
         <value caption="Interrupt 141 will abort any transfers in progress and set CHAIF flag" name="" value="0x8d" />
         <value caption="Interrupt 140 will abort any transfers in progress and set CHAIF flag" name="" value="0x8c" />
         <value caption="Interrupt 139 will abort any transfers in progress and set CHAIF flag" name="" value="0x8b" />
         <value caption="Interrupt 138 will abort any transfers in progress and set CHAIF flag" name="" value="0x8a" />
         <value caption="Interrupt 137 will abort any transfers in progress and set CHAIF flag" name="" value="0x89" />
         <value caption="Interrupt 136 will abort any transfers in progress and set CHAIF flag" name="" value="0x88" />
         <value caption="Interrupt 135 will abort any transfers in progress and set CHAIF flag" name="" value="0x87" />
         <value caption="Interrupt 134 will abort any transfers in progress and set CHAIF flag" name="" value="0x86" />
         <value caption="Interrupt 133 will abort any transfers in progress and set CHAIF flag" name="" value="0x85" />
         <value caption="Interrupt 132 will abort any transfers in progress and set CHAIF flag" name="" value="0x84" />
         <value caption="Interrupt 131 will abort any transfers in progress and set CHAIF flag" name="" value="0x83" />
         <value caption="Interrupt 130 will abort any transfers in progress and set CHAIF flag" name="" value="0x82" />
         <value caption="Interrupt 129 will abort any transfers in progress and set CHAIF flag" name="" value="0x81" />
         <value caption="Interrupt 128 will abort any transfers in progress and set CHAIF flag" name="" value="0x80" />
         <value caption="Interrupt 127 will abort any transfers in progress and set CHAIF flag" name="" value="0x7f" />
         <value caption="Interrupt 126 will abort any transfers in progress and set CHAIF flag" name="" value="0x7e" />
         <value caption="Interrupt 125 will abort any transfers in progress and set CHAIF flag" name="" value="0x7d" />
         <value caption="Interrupt 124 will abort any transfers in progress and set CHAIF flag" name="" value="0x7c" />
         <value caption="Interrupt 123 will abort any transfers in progress and set CHAIF flag" name="" value="0x7b" />
         <value caption="Interrupt 122 will abort any transfers in progress and set CHAIF flag" name="" value="0x7a" />
         <value caption="Interrupt 121 will abort any transfers in progress and set CHAIF flag" name="" value="0x79" />
         <value caption="Interrupt 120 will abort any transfers in progress and set CHAIF flag" name="" value="0x78" />
         <value caption="Interrupt 119 will abort any transfers in progress and set CHAIF flag" name="" value="0x77" />
         <value caption="Interrupt 118 will abort any transfers in progress and set CHAIF flag" name="" value="0x76" />
         <value caption="Interrupt 117 will abort any transfers in progress and set CHAIF flag" name="" value="0x75" />
         <value caption="Interrupt 116 will abort any transfers in progress and set CHAIF flag" name="" value="0x74" />
         <value caption="Interrupt 115 will abort any transfers in progress and set CHAIF flag" name="" value="0x73" />
         <value caption="Interrupt 114 will abort any transfers in progress and set CHAIF flag" name="" value="0x72" />
         <value caption="Interrupt 113 will abort any transfers in progress and set CHAIF flag" name="" value="0x71" />
         <value caption="Interrupt 112 will abort any transfers in progress and set CHAIF flag" name="" value="0x70" />
         <value caption="Interrupt 111 will abort any transfers in progress and set CHAIF flag" name="" value="0x6f" />
         <value caption="Interrupt 110 will abort any transfers in progress and set CHAIF flag" name="" value="0x6e" />
         <value caption="Interrupt 109 will abort any transfers in progress and set CHAIF flag" name="" value="0x6d" />
         <value caption="Interrupt 108 will abort any transfers in progress and set CHAIF flag" name="" value="0x6c" />
         <value caption="Interrupt 107 will abort any transfers in progress and set CHAIF flag" name="" value="0x6b" />
         <value caption="Interrupt 106 will abort any transfers in progress and set CHAIF flag" name="" value="0x6a" />
         <value caption="Interrupt 105 will abort any transfers in progress and set CHAIF flag" name="" value="0x69" />
         <value caption="Interrupt 104 will abort any transfers in progress and set CHAIF flag" name="" value="0x68" />
         <value caption="Interrupt 103 will abort any transfers in progress and set CHAIF flag" name="" value="0x67" />
         <value caption="Interrupt 102 will abort any transfers in progress and set CHAIF flag" name="" value="0x66" />
         <value caption="Interrupt 101 will abort any transfers in progress and set CHAIF flag" name="" value="0x65" />
         <value caption="Interrupt 100 will abort any transfers in progress and set CHAIF flag" name="" value="0x64" />
         <value caption="Interrupt 99 will abort any transfers in progress and set CHAIF flag" name="" value="0x63" />
         <value caption="Interrupt 98 will abort any transfers in progress and set CHAIF flag" name="" value="0x62" />
         <value caption="Interrupt 97 will abort any transfers in progress and set CHAIF flag" name="" value="0x61" />
         <value caption="Interrupt 96 will abort any transfers in progress and set CHAIF flag" name="" value="0x60" />
         <value caption="Interrupt 95 will abort any transfers in progress and set CHAIF flag" name="" value="0x5f" />
         <value caption="Interrupt 94 will abort any transfers in progress and set CHAIF flag" name="" value="0x5e" />
         <value caption="Interrupt 93 will abort any transfers in progress and set CHAIF flag" name="" value="0x5d" />
         <value caption="Interrupt 92 will abort any transfers in progress and set CHAIF flag" name="" value="0x5c" />
         <value caption="Interrupt 91 will abort any transfers in progress and set CHAIF flag" name="" value="0x5b" />
         <value caption="Interrupt 90 will abort any transfers in progress and set CHAIF flag" name="" value="0x5a" />
         <value caption="Interrupt 89 will abort any transfers in progress and set CHAIF flag" name="" value="0x59" />
         <value caption="Interrupt 88 will abort any transfers in progress and set CHAIF flag" name="" value="0x58" />
         <value caption="Interrupt 87 will abort any transfers in progress and set CHAIF flag" name="" value="0x57" />
         <value caption="Interrupt 86 will abort any transfers in progress and set CHAIF flag" name="" value="0x56" />
         <value caption="Interrupt 85 will abort any transfers in progress and set CHAIF flag" name="" value="0x55" />
         <value caption="Interrupt 84 will abort any transfers in progress and set CHAIF flag" name="" value="0x54" />
         <value caption="Interrupt 83 will abort any transfers in progress and set CHAIF flag" name="" value="0x53" />
         <value caption="Interrupt 82 will abort any transfers in progress and set CHAIF flag" name="" value="0x52" />
         <value caption="Interrupt 81 will abort any transfers in progress and set CHAIF flag" name="" value="0x51" />
         <value caption="Interrupt 80 will abort any transfers in progress and set CHAIF flag" name="" value="0x50" />
         <value caption="Interrupt 79 will abort any transfers in progress and set CHAIF flag" name="" value="0x4f" />
         <value caption="Interrupt 78 will abort any transfers in progress and set CHAIF flag" name="" value="0x4e" />
         <value caption="Interrupt 77 will abort any transfers in progress and set CHAIF flag" name="" value="0x4d" />
         <value caption="Interrupt 76 will abort any transfers in progress and set CHAIF flag" name="" value="0x4c" />
         <value caption="Interrupt 75 will abort any transfers in progress and set CHAIF flag" name="" value="0x4b" />
         <value caption="Interrupt 74 will abort any transfers in progress and set CHAIF flag" name="" value="0x4a" />
         <value caption="Interrupt 73 will abort any transfers in progress and set CHAIF flag" name="" value="0x49" />
         <value caption="Interrupt 72 will abort any transfers in progress and set CHAIF flag" name="" value="0x48" />
         <value caption="Interrupt 71 will abort any transfers in progress and set CHAIF flag" name="" value="0x47" />
         <value caption="Interrupt 70 will abort any transfers in progress and set CHAIF flag" name="" value="0x46" />
         <value caption="Interrupt 69 will abort any transfers in progress and set CHAIF flag" name="" value="0x45" />
         <value caption="Interrupt 68 will abort any transfers in progress and set CHAIF flag" name="" value="0x44" />
         <value caption="Interrupt 67 will abort any transfers in progress and set CHAIF flag" name="" value="0x43" />
         <value caption="Interrupt 66 will abort any transfers in progress and set CHAIF flag" name="" value="0x42" />
         <value caption="Interrupt 65 will abort any transfers in progress and set CHAIF flag" name="" value="0x41" />
         <value caption="Interrupt 64 will abort any transfers in progress and set CHAIF flag" name="" value="0x40" />
         <value caption="Interrupt 63 will abort any transfers in progress and set CHAIF flag" name="" value="0x3f" />
         <value caption="Interrupt 62 will abort any transfers in progress and set CHAIF flag" name="" value="0x3e" />
         <value caption="Interrupt 61 will abort any transfers in progress and set CHAIF flag" name="" value="0x3d" />
         <value caption="Interrupt 60 will abort any transfers in progress and set CHAIF flag" name="" value="0x3c" />
         <value caption="Interrupt 59 will abort any transfers in progress and set CHAIF flag" name="" value="0x3b" />
         <value caption="Interrupt 58 will abort any transfers in progress and set CHAIF flag" name="" value="0x3a" />
         <value caption="Interrupt 57 will abort any transfers in progress and set CHAIF flag" name="" value="0x39" />
         <value caption="Interrupt 56 will abort any transfers in progress and set CHAIF flag" name="" value="0x38" />
         <value caption="Interrupt 55 will abort any transfers in progress and set CHAIF flag" name="" value="0x37" />
         <value caption="Interrupt 54 will abort any transfers in progress and set CHAIF flag" name="" value="0x36" />
         <value caption="Interrupt 53 will abort any transfers in progress and set CHAIF flag" name="" value="0x35" />
         <value caption="Interrupt 52 will abort any transfers in progress and set CHAIF flag" name="" value="0x34" />
         <value caption="Interrupt 51 will abort any transfers in progress and set CHAIF flag" name="" value="0x33" />
         <value caption="Interrupt 50 will abort any transfers in progress and set CHAIF flag" name="" value="0x32" />
         <value caption="Interrupt 49 will abort any transfers in progress and set CHAIF flag" name="" value="0x31" />
         <value caption="Interrupt 48 will abort any transfers in progress and set CHAIF flag" name="" value="0x30" />
         <value caption="Interrupt 47 will abort any transfers in progress and set CHAIF flag" name="" value="0x2f" />
         <value caption="Interrupt 46 will abort any transfers in progress and set CHAIF flag" name="" value="0x2e" />
         <value caption="Interrupt 45 will abort any transfers in progress and set CHAIF flag" name="" value="0x2d" />
         <value caption="Interrupt 44 will abort any transfers in progress and set CHAIF flag" name="" value="0x2c" />
         <value caption="Interrupt 43 will abort any transfers in progress and set CHAIF flag" name="" value="0x2b" />
         <value caption="Interrupt 42 will abort any transfers in progress and set CHAIF flag" name="" value="0x2a" />
         <value caption="Interrupt 41 will abort any transfers in progress and set CHAIF flag" name="" value="0x29" />
         <value caption="Interrupt 40 will abort any transfers in progress and set CHAIF flag" name="" value="0x28" />
         <value caption="Interrupt 39 will abort any transfers in progress and set CHAIF flag" name="" value="0x27" />
         <value caption="Interrupt 38 will abort any transfers in progress and set CHAIF flag" name="" value="0x26" />
         <value caption="Interrupt 37 will abort any transfers in progress and set CHAIF flag" name="" value="0x25" />
         <value caption="Interrupt 36 will abort any transfers in progress and set CHAIF flag" name="" value="0x24" />
         <value caption="Interrupt 35 will abort any transfers in progress and set CHAIF flag" name="" value="0x23" />
         <value caption="Interrupt 34 will abort any transfers in progress and set CHAIF flag" name="" value="0x22" />
         <value caption="Interrupt 33 will abort any transfers in progress and set CHAIF flag" name="" value="0x21" />
         <value caption="Interrupt 32 will abort any transfers in progress and set CHAIF flag" name="" value="0x20" />
         <value caption="Interrupt 31 will abort any transfers in progress and set CHAIF flag" name="" value="0x1f" />
         <value caption="Interrupt 30 will abort any transfers in progress and set CHAIF flag" name="" value="0x1e" />
         <value caption="Interrupt 29 will abort any transfers in progress and set CHAIF flag" name="" value="0x1d" />
         <value caption="Interrupt 28 will abort any transfers in progress and set CHAIF flag" name="" value="0x1c" />
         <value caption="Interrupt 27 will abort any transfers in progress and set CHAIF flag" name="" value="0x1b" />
         <value caption="Interrupt 26 will abort any transfers in progress and set CHAIF flag" name="" value="0x1a" />
         <value caption="Interrupt 25 will abort any transfers in progress and set CHAIF flag" name="" value="0x19" />
         <value caption="Interrupt 24 will abort any transfers in progress and set CHAIF flag" name="" value="0x18" />
         <value caption="Interrupt 23 will abort any transfers in progress and set CHAIF flag" name="" value="0x17" />
         <value caption="Interrupt 22 will abort any transfers in progress and set CHAIF flag" name="" value="0x16" />
         <value caption="Interrupt 21 will abort any transfers in progress and set CHAIF flag" name="" value="0x15" />
         <value caption="Interrupt 20 will abort any transfers in progress and set CHAIF flag" name="" value="0x14" />
         <value caption="Interrupt 19 will abort any transfers in progress and set CHAIF flag" name="" value="0x13" />
         <value caption="Interrupt 18 will abort any transfers in progress and set CHAIF flag" name="" value="0x12" />
         <value caption="Interrupt 17 will abort any transfers in progress and set CHAIF flag" name="" value="0x11" />
         <value caption="Interrupt 16 will abort any transfers in progress and set CHAIF flag" name="" value="0x10" />
         <value caption="Interrupt 15 will abort any transfers in progress and set CHAIF flag" name="" value="0xf" />
         <value caption="Interrupt 14 will abort any transfers in progress and set CHAIF flag" name="" value="0xe" />
         <value caption="Interrupt 13 will abort any transfers in progress and set CHAIF flag" name="" value="0xd" />
         <value caption="Interrupt 12 will abort any transfers in progress and set CHAIF flag" name="" value="0xc" />
         <value caption="Interrupt 11 will abort any transfers in progress and set CHAIF flag" name="" value="0xb" />
         <value caption="Interrupt 10 will abort any transfers in progress and set CHAIF flag" name="" value="0xa" />
         <value caption="Interrupt 9 will abort any transfers in progress and set CHAIF flag" name="" value="0x9" />
         <value caption="Interrupt 8 will abort any transfers in progress and set CHAIF flag" name="" value="0x8" />
         <value caption="Interrupt 7 will abort any transfers in progress and set CHAIF flag" name="" value="0x7" />
         <value caption="Interrupt 6 will abort any transfers in progress and set CHAIF flag" name="" value="0x6" />
         <value caption="Interrupt 5 will abort any transfers in progress and set CHAIF flag" name="" value="0x5" />
         <value caption="Interrupt 4 will abort any transfers in progress and set CHAIF flag" name="" value="0x4" />
         <value caption="Interrupt 3 will abort any transfers in progress and set CHAIF flag" name="" value="0x3" />
         <value caption="Interrupt 2 will abort any transfers in progress and set CHAIF flag" name="" value="0x2" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH1ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH1ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH1ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH1ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH1ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH1ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 254 will initiate a DMA transfer" name="" value="0xfe" />
         <value caption="Interrupt 253 will initiate a DMA transfer" name="" value="0xfd" />
         <value caption="Interrupt 252 will initiate a DMA transfer" name="" value="0xfc" />
         <value caption="Interrupt 251 will initiate a DMA transfer" name="" value="0xfb" />
         <value caption="Interrupt 250 will initiate a DMA transfer" name="" value="0xfa" />
         <value caption="Interrupt 249 will initiate a DMA transfer" name="" value="0xf9" />
         <value caption="Interrupt 248 will initiate a DMA transfer" name="" value="0xf8" />
         <value caption="Interrupt 247 will initiate a DMA transfer" name="" value="0xf7" />
         <value caption="Interrupt 246 will initiate a DMA transfer" name="" value="0xf6" />
         <value caption="Interrupt 245 will initiate a DMA transfer" name="" value="0xf5" />
         <value caption="Interrupt 244 will initiate a DMA transfer" name="" value="0xf4" />
         <value caption="Interrupt 243 will initiate a DMA transfer" name="" value="0xf3" />
         <value caption="Interrupt 242 will initiate a DMA transfer" name="" value="0xf2" />
         <value caption="Interrupt 241 will initiate a DMA transfer" name="" value="0xf1" />
         <value caption="Interrupt 240 will initiate a DMA transfer" name="" value="0xf0" />
         <value caption="Interrupt 239 will initiate a DMA transfer" name="" value="0xef" />
         <value caption="Interrupt 238 will initiate a DMA transfer" name="" value="0xee" />
         <value caption="Interrupt 237 will initiate a DMA transfer" name="" value="0xed" />
         <value caption="Interrupt 236 will initiate a DMA transfer" name="" value="0xec" />
         <value caption="Interrupt 235 will initiate a DMA transfer" name="" value="0xeb" />
         <value caption="Interrupt 234 will initiate a DMA transfer" name="" value="0xea" />
         <value caption="Interrupt 233 will initiate a DMA transfer" name="" value="0xe9" />
         <value caption="Interrupt 232 will initiate a DMA transfer" name="" value="0xe8" />
         <value caption="Interrupt 231 will initiate a DMA transfer" name="" value="0xe7" />
         <value caption="Interrupt 230 will initiate a DMA transfer" name="" value="0xe6" />
         <value caption="Interrupt 229 will initiate a DMA transfer" name="" value="0xe5" />
         <value caption="Interrupt 228 will initiate a DMA transfer" name="" value="0xe4" />
         <value caption="Interrupt 227 will initiate a DMA transfer" name="" value="0xe3" />
         <value caption="Interrupt 226 will initiate a DMA transfer" name="" value="0xe2" />
         <value caption="Interrupt 225 will initiate a DMA transfer" name="" value="0xe1" />
         <value caption="Interrupt 224 will initiate a DMA transfer" name="" value="0xe0" />
         <value caption="Interrupt 223 will initiate a DMA transfer" name="" value="0xdf" />
         <value caption="Interrupt 222 will initiate a DMA transfer" name="" value="0xde" />
         <value caption="Interrupt 221 will initiate a DMA transfer" name="" value="0xdd" />
         <value caption="Interrupt 220 will initiate a DMA transfer" name="" value="0xdc" />
         <value caption="Interrupt 219 will initiate a DMA transfer" name="" value="0xdb" />
         <value caption="Interrupt 218 will initiate a DMA transfer" name="" value="0xda" />
         <value caption="Interrupt 217 will initiate a DMA transfer" name="" value="0xd9" />
         <value caption="Interrupt 216 will initiate a DMA transfer" name="" value="0xd8" />
         <value caption="Interrupt 215 will initiate a DMA transfer" name="" value="0xd7" />
         <value caption="Interrupt 214 will initiate a DMA transfer" name="" value="0xd6" />
         <value caption="Interrupt 213 will initiate a DMA transfer" name="" value="0xd5" />
         <value caption="Interrupt 212 will initiate a DMA transfer" name="" value="0xd4" />
         <value caption="Interrupt 211 will initiate a DMA transfer" name="" value="0xd3" />
         <value caption="Interrupt 210 will initiate a DMA transfer" name="" value="0xd2" />
         <value caption="Interrupt 209 will initiate a DMA transfer" name="" value="0xd1" />
         <value caption="Interrupt 208 will initiate a DMA transfer" name="" value="0xd0" />
         <value caption="Interrupt 207 will initiate a DMA transfer" name="" value="0xcf" />
         <value caption="Interrupt 206 will initiate a DMA transfer" name="" value="0xce" />
         <value caption="Interrupt 205 will initiate a DMA transfer" name="" value="0xcd" />
         <value caption="Interrupt 204 will initiate a DMA transfer" name="" value="0xcc" />
         <value caption="Interrupt 203 will initiate a DMA transfer" name="" value="0xcb" />
         <value caption="Interrupt 202 will initiate a DMA transfer" name="" value="0xca" />
         <value caption="Interrupt 201 will initiate a DMA transfer" name="" value="0xc9" />
         <value caption="Interrupt 200 will initiate a DMA transfer" name="" value="0xc8" />
         <value caption="Interrupt 199 will initiate a DMA transfer" name="" value="0xc7" />
         <value caption="Interrupt 198 will initiate a DMA transfer" name="" value="0xc6" />
         <value caption="Interrupt 197 will initiate a DMA transfer" name="" value="0xc5" />
         <value caption="Interrupt 196 will initiate a DMA transfer" name="" value="0xc4" />
         <value caption="Interrupt 195 will initiate a DMA transfer" name="" value="0xc3" />
         <value caption="Interrupt 194 will initiate a DMA transfer" name="" value="0xc2" />
         <value caption="Interrupt 193 will initiate a DMA transfer" name="" value="0xc1" />
         <value caption="Interrupt 192 will initiate a DMA transfer" name="" value="0xc0" />
         <value caption="Interrupt 191 will initiate a DMA transfer" name="" value="0xbf" />
         <value caption="Interrupt 190 will initiate a DMA transfer" name="" value="0xbe" />
         <value caption="Interrupt 189 will initiate a DMA transfer" name="" value="0xbd" />
         <value caption="Interrupt 188 will initiate a DMA transfer" name="" value="0xbc" />
         <value caption="Interrupt 187 will initiate a DMA transfer" name="" value="0xbb" />
         <value caption="Interrupt 186 will initiate a DMA transfer" name="" value="0xba" />
         <value caption="Interrupt 185 will initiate a DMA transfer" name="" value="0xb9" />
         <value caption="Interrupt 184 will initiate a DMA transfer" name="" value="0xb8" />
         <value caption="Interrupt 183 will initiate a DMA transfer" name="" value="0xb7" />
         <value caption="Interrupt 182 will initiate a DMA transfer" name="" value="0xb6" />
         <value caption="Interrupt 181 will initiate a DMA transfer" name="" value="0xb5" />
         <value caption="Interrupt 180 will initiate a DMA transfer" name="" value="0xb4" />
         <value caption="Interrupt 179 will initiate a DMA transfer" name="" value="0xb3" />
         <value caption="Interrupt 178 will initiate a DMA transfer" name="" value="0xb2" />
         <value caption="Interrupt 177 will initiate a DMA transfer" name="" value="0xb1" />
         <value caption="Interrupt 176 will initiate a DMA transfer" name="" value="0xb0" />
         <value caption="Interrupt 175 will initiate a DMA transfer" name="" value="0xaf" />
         <value caption="Interrupt 174 will initiate a DMA transfer" name="" value="0xae" />
         <value caption="Interrupt 173 will initiate a DMA transfer" name="" value="0xad" />
         <value caption="Interrupt 172 will initiate a DMA transfer" name="" value="0xac" />
         <value caption="Interrupt 171 will initiate a DMA transfer" name="" value="0xab" />
         <value caption="Interrupt 170 will initiate a DMA transfer" name="" value="0xaa" />
         <value caption="Interrupt 169 will initiate a DMA transfer" name="" value="0xa9" />
         <value caption="Interrupt 168 will initiate a DMA transfer" name="" value="0xa8" />
         <value caption="Interrupt 167 will initiate a DMA transfer" name="" value="0xa7" />
         <value caption="Interrupt 166 will initiate a DMA transfer" name="" value="0xa6" />
         <value caption="Interrupt 165 will initiate a DMA transfer" name="" value="0xa5" />
         <value caption="Interrupt 164 will initiate a DMA transfer" name="" value="0xa4" />
         <value caption="Interrupt 163 will initiate a DMA transfer" name="" value="0xa3" />
         <value caption="Interrupt 162 will initiate a DMA transfer" name="" value="0xa2" />
         <value caption="Interrupt 161 will initiate a DMA transfer" name="" value="0xa1" />
         <value caption="Interrupt 160 will initiate a DMA transfer" name="" value="0xa0" />
         <value caption="Interrupt 159 will initiate a DMA transfer" name="" value="0x9f" />
         <value caption="Interrupt 158 will initiate a DMA transfer" name="" value="0x9e" />
         <value caption="Interrupt 157 will initiate a DMA transfer" name="" value="0x9d" />
         <value caption="Interrupt 156 will initiate a DMA transfer" name="" value="0x9c" />
         <value caption="Interrupt 155 will initiate a DMA transfer" name="" value="0x9b" />
         <value caption="Interrupt 154 will initiate a DMA transfer" name="" value="0x9a" />
         <value caption="Interrupt 153 will initiate a DMA transfer" name="" value="0x99" />
         <value caption="Interrupt 152 will initiate a DMA transfer" name="" value="0x98" />
         <value caption="Interrupt 151 will initiate a DMA transfer" name="" value="0x97" />
         <value caption="Interrupt 150 will initiate a DMA transfer" name="" value="0x96" />
         <value caption="Interrupt 149 will initiate a DMA transfer" name="" value="0x95" />
         <value caption="Interrupt 148 will initiate a DMA transfer" name="" value="0x94" />
         <value caption="Interrupt 147 will initiate a DMA transfer" name="" value="0x93" />
         <value caption="Interrupt 146 will initiate a DMA transfer" name="" value="0x92" />
         <value caption="Interrupt 145 will initiate a DMA transfer" name="" value="0x91" />
         <value caption="Interrupt 144 will initiate a DMA transfer" name="" value="0x90" />
         <value caption="Interrupt 143 will initiate a DMA transfer" name="" value="0x8f" />
         <value caption="Interrupt 142 will initiate a DMA transfer" name="" value="0x8e" />
         <value caption="Interrupt 141 will initiate a DMA transfer" name="" value="0x8d" />
         <value caption="Interrupt 140 will initiate a DMA transfer" name="" value="0x8c" />
         <value caption="Interrupt 139 will initiate a DMA transfer" name="" value="0x8b" />
         <value caption="Interrupt 138 will initiate a DMA transfer" name="" value="0x8a" />
         <value caption="Interrupt 137 will initiate a DMA transfer" name="" value="0x89" />
         <value caption="Interrupt 136 will initiate a DMA transfer" name="" value="0x88" />
         <value caption="Interrupt 135 will initiate a DMA transfer" name="" value="0x87" />
         <value caption="Interrupt 134 will initiate a DMA transfer" name="" value="0x86" />
         <value caption="Interrupt 133 will initiate a DMA transfer" name="" value="0x85" />
         <value caption="Interrupt 132 will initiate a DMA transfer" name="" value="0x84" />
         <value caption="Interrupt 131 will initiate a DMA transfer" name="" value="0x83" />
         <value caption="Interrupt 130 will initiate a DMA transfer" name="" value="0x82" />
         <value caption="Interrupt 129 will initiate a DMA transfer" name="" value="0x81" />
         <value caption="Interrupt 128 will initiate a DMA transfer" name="" value="0x80" />
         <value caption="Interrupt 127 will initiate a DMA transfer" name="" value="0x7f" />
         <value caption="Interrupt 126 will initiate a DMA transfer" name="" value="0x7e" />
         <value caption="Interrupt 125 will initiate a DMA transfer" name="" value="0x7d" />
         <value caption="Interrupt 124 will initiate a DMA transfer" name="" value="0x7c" />
         <value caption="Interrupt 123 will initiate a DMA transfer" name="" value="0x7b" />
         <value caption="Interrupt 122 will initiate a DMA transfer" name="" value="0x7a" />
         <value caption="Interrupt 121 will initiate a DMA transfer" name="" value="0x79" />
         <value caption="Interrupt 120 will initiate a DMA transfer" name="" value="0x78" />
         <value caption="Interrupt 119 will initiate a DMA transfer" name="" value="0x77" />
         <value caption="Interrupt 118 will initiate a DMA transfer" name="" value="0x76" />
         <value caption="Interrupt 117 will initiate a DMA transfer" name="" value="0x75" />
         <value caption="Interrupt 116 will initiate a DMA transfer" name="" value="0x74" />
         <value caption="Interrupt 115 will initiate a DMA transfer" name="" value="0x73" />
         <value caption="Interrupt 114 will initiate a DMA transfer" name="" value="0x72" />
         <value caption="Interrupt 113 will initiate a DMA transfer" name="" value="0x71" />
         <value caption="Interrupt 112 will initiate a DMA transfer" name="" value="0x70" />
         <value caption="Interrupt 111 will initiate a DMA transfer" name="" value="0x6f" />
         <value caption="Interrupt 110 will initiate a DMA transfer" name="" value="0x6e" />
         <value caption="Interrupt 109 will initiate a DMA transfer" name="" value="0x6d" />
         <value caption="Interrupt 108 will initiate a DMA transfer" name="" value="0x6c" />
         <value caption="Interrupt 107 will initiate a DMA transfer" name="" value="0x6b" />
         <value caption="Interrupt 106 will initiate a DMA transfer" name="" value="0x6a" />
         <value caption="Interrupt 105 will initiate a DMA transfer" name="" value="0x69" />
         <value caption="Interrupt 104 will initiate a DMA transfer" name="" value="0x68" />
         <value caption="Interrupt 103 will initiate a DMA transfer" name="" value="0x67" />
         <value caption="Interrupt 102 will initiate a DMA transfer" name="" value="0x66" />
         <value caption="Interrupt 101 will initiate a DMA transfer" name="" value="0x65" />
         <value caption="Interrupt 100 will initiate a DMA transfer" name="" value="0x64" />
         <value caption="Interrupt 99 will initiate a DMA transfer" name="" value="0x63" />
         <value caption="Interrupt 98 will initiate a DMA transfer" name="" value="0x62" />
         <value caption="Interrupt 97 will initiate a DMA transfer" name="" value="0x61" />
         <value caption="Interrupt 96 will initiate a DMA transfer" name="" value="0x60" />
         <value caption="Interrupt 95 will initiate a DMA transfer" name="" value="0x5f" />
         <value caption="Interrupt 94 will initiate a DMA transfer" name="" value="0x5e" />
         <value caption="Interrupt 93 will initiate a DMA transfer" name="" value="0x5d" />
         <value caption="Interrupt 92 will initiate a DMA transfer" name="" value="0x5c" />
         <value caption="Interrupt 91 will initiate a DMA transfer" name="" value="0x5b" />
         <value caption="Interrupt 90 will initiate a DMA transfer" name="" value="0x5a" />
         <value caption="Interrupt 89 will initiate a DMA transfer" name="" value="0x59" />
         <value caption="Interrupt 88 will initiate a DMA transfer" name="" value="0x58" />
         <value caption="Interrupt 87 will initiate a DMA transfer" name="" value="0x57" />
         <value caption="Interrupt 86 will initiate a DMA transfer" name="" value="0x56" />
         <value caption="Interrupt 85 will initiate a DMA transfer" name="" value="0x55" />
         <value caption="Interrupt 84 will initiate a DMA transfer" name="" value="0x54" />
         <value caption="Interrupt 83 will initiate a DMA transfer" name="" value="0x53" />
         <value caption="Interrupt 82 will initiate a DMA transfer" name="" value="0x52" />
         <value caption="Interrupt 81 will initiate a DMA transfer" name="" value="0x51" />
         <value caption="Interrupt 80 will initiate a DMA transfer" name="" value="0x50" />
         <value caption="Interrupt 79 will initiate a DMA transfer" name="" value="0x4f" />
         <value caption="Interrupt 78 will initiate a DMA transfer" name="" value="0x4e" />
         <value caption="Interrupt 77 will initiate a DMA transfer" name="" value="0x4d" />
         <value caption="Interrupt 76 will initiate a DMA transfer" name="" value="0x4c" />
         <value caption="Interrupt 75 will initiate a DMA transfer" name="" value="0x4b" />
         <value caption="Interrupt 74 will initiate a DMA transfer" name="" value="0x4a" />
         <value caption="Interrupt 73 will initiate a DMA transfer" name="" value="0x49" />
         <value caption="Interrupt 72 will initiate a DMA transfer" name="" value="0x48" />
         <value caption="Interrupt 71 will initiate a DMA transfer" name="" value="0x47" />
         <value caption="Interrupt 70 will initiate a DMA transfer" name="" value="0x46" />
         <value caption="Interrupt 69 will initiate a DMA transfer" name="" value="0x45" />
         <value caption="Interrupt 68 will initiate a DMA transfer" name="" value="0x44" />
         <value caption="Interrupt 67 will initiate a DMA transfer" name="" value="0x43" />
         <value caption="Interrupt 66 will initiate a DMA transfer" name="" value="0x42" />
         <value caption="Interrupt 65 will initiate a DMA transfer" name="" value="0x41" />
         <value caption="Interrupt 64 will initiate a DMA transfer" name="" value="0x40" />
         <value caption="Interrupt 63 will initiate a DMA transfer" name="" value="0x3f" />
         <value caption="Interrupt 62 will initiate a DMA transfer" name="" value="0x3e" />
         <value caption="Interrupt 61 will initiate a DMA transfer" name="" value="0x3d" />
         <value caption="Interrupt 60 will initiate a DMA transfer" name="" value="0x3c" />
         <value caption="Interrupt 59 will initiate a DMA transfer" name="" value="0x3b" />
         <value caption="Interrupt 58 will initiate a DMA transfer" name="" value="0x3a" />
         <value caption="Interrupt 57 will initiate a DMA transfer" name="" value="0x39" />
         <value caption="Interrupt 56 will initiate a DMA transfer" name="" value="0x38" />
         <value caption="Interrupt 55 will initiate a DMA transfer" name="" value="0x37" />
         <value caption="Interrupt 54 will initiate a DMA transfer" name="" value="0x36" />
         <value caption="Interrupt 53 will initiate a DMA transfer" name="" value="0x35" />
         <value caption="Interrupt 52 will initiate a DMA transfer" name="" value="0x34" />
         <value caption="Interrupt 51 will initiate a DMA transfer" name="" value="0x33" />
         <value caption="Interrupt 50 will initiate a DMA transfer" name="" value="0x32" />
         <value caption="Interrupt 49 will initiate a DMA transfer" name="" value="0x31" />
         <value caption="Interrupt 48 will initiate a DMA transfer" name="" value="0x30" />
         <value caption="Interrupt 47 will initiate a DMA transfer" name="" value="0x2f" />
         <value caption="Interrupt 46 will initiate a DMA transfer" name="" value="0x2e" />
         <value caption="Interrupt 45 will initiate a DMA transfer" name="" value="0x2d" />
         <value caption="Interrupt 44 will initiate a DMA transfer" name="" value="0x2c" />
         <value caption="Interrupt 43 will initiate a DMA transfer" name="" value="0x2b" />
         <value caption="Interrupt 42 will initiate a DMA transfer" name="" value="0x2a" />
         <value caption="Interrupt 41 will initiate a DMA transfer" name="" value="0x29" />
         <value caption="Interrupt 40 will initiate a DMA transfer" name="" value="0x28" />
         <value caption="Interrupt 39 will initiate a DMA transfer" name="" value="0x27" />
         <value caption="Interrupt 38 will initiate a DMA transfer" name="" value="0x26" />
         <value caption="Interrupt 37 will initiate a DMA transfer" name="" value="0x25" />
         <value caption="Interrupt 36 will initiate a DMA transfer" name="" value="0x24" />
         <value caption="Interrupt 35 will initiate a DMA transfer" name="" value="0x23" />
         <value caption="Interrupt 34 will initiate a DMA transfer" name="" value="0x22" />
         <value caption="Interrupt 33 will initiate a DMA transfer" name="" value="0x21" />
         <value caption="Interrupt 32 will initiate a DMA transfer" name="" value="0x20" />
         <value caption="Interrupt 31 will initiate a DMA transfer" name="" value="0x1f" />
         <value caption="Interrupt 30 will initiate a DMA transfer" name="" value="0x1e" />
         <value caption="Interrupt 29 will initiate a DMA transfer" name="" value="0x1d" />
         <value caption="Interrupt 28 will initiate a DMA transfer" name="" value="0x1c" />
         <value caption="Interrupt 27 will initiate a DMA transfer" name="" value="0x1b" />
         <value caption="Interrupt 26 will initiate a DMA transfer" name="" value="0x1a" />
         <value caption="Interrupt 25 will initiate a DMA transfer" name="" value="0x19" />
         <value caption="Interrupt 24 will initiate a DMA transfer" name="" value="0x18" />
         <value caption="Interrupt 23 will initiate a DMA transfer" name="" value="0x17" />
         <value caption="Interrupt 22 will initiate a DMA transfer" name="" value="0x16" />
         <value caption="Interrupt 21 will initiate a DMA transfer" name="" value="0x15" />
         <value caption="Interrupt 20 will initiate a DMA transfer" name="" value="0x14" />
         <value caption="Interrupt 19 will initiate a DMA transfer" name="" value="0x13" />
         <value caption="Interrupt 18 will initiate a DMA transfer" name="" value="0x12" />
         <value caption="Interrupt 17 will initiate a DMA transfer" name="" value="0x11" />
         <value caption="Interrupt 16 will initiate a DMA transfer" name="" value="0x10" />
         <value caption="Interrupt 15 will initiate a DMA transfer" name="" value="0xf" />
         <value caption="Interrupt 14 will initiate a DMA transfer" name="" value="0xe" />
         <value caption="Interrupt 13 will initiate a DMA transfer" name="" value="0xd" />
         <value caption="Interrupt 12 will initiate a DMA transfer" name="" value="0xc" />
         <value caption="Interrupt 11 will initiate a DMA transfer" name="" value="0xb" />
         <value caption="Interrupt 10 will initiate a DMA transfer" name="" value="0xa" />
         <value caption="Interrupt 9 will initiate a DMA transfer" name="" value="0x9" />
         <value caption="Interrupt 8 will initiate a DMA transfer" name="" value="0x8" />
         <value caption="Interrupt 7 will initiate a DMA transfer" name="" value="0x7" />
         <value caption="Interrupt 6 will initiate a DMA transfer" name="" value="0x6" />
         <value caption="Interrupt 5 will initiate a DMA transfer" name="" value="0x5" />
         <value caption="Interrupt 4 will initiate a DMA transfer" name="" value="0x4" />
         <value caption="Interrupt 3 will initiate a DMA transfer" name="" value="0x3" />
         <value caption="Interrupt 2 will initiate a DMA transfer" name="" value="0x2" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH1ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 254 will abort any transfers in progress and set CHAIF flag" name="" value="0xfe" />
         <value caption="Interrupt 253 will abort any transfers in progress and set CHAIF flag" name="" value="0xfd" />
         <value caption="Interrupt 252 will abort any transfers in progress and set CHAIF flag" name="" value="0xfc" />
         <value caption="Interrupt 251 will abort any transfers in progress and set CHAIF flag" name="" value="0xfb" />
         <value caption="Interrupt 250 will abort any transfers in progress and set CHAIF flag" name="" value="0xfa" />
         <value caption="Interrupt 249 will abort any transfers in progress and set CHAIF flag" name="" value="0xf9" />
         <value caption="Interrupt 248 will abort any transfers in progress and set CHAIF flag" name="" value="0xf8" />
         <value caption="Interrupt 247 will abort any transfers in progress and set CHAIF flag" name="" value="0xf7" />
         <value caption="Interrupt 246 will abort any transfers in progress and set CHAIF flag" name="" value="0xf6" />
         <value caption="Interrupt 245 will abort any transfers in progress and set CHAIF flag" name="" value="0xf5" />
         <value caption="Interrupt 244 will abort any transfers in progress and set CHAIF flag" name="" value="0xf4" />
         <value caption="Interrupt 243 will abort any transfers in progress and set CHAIF flag" name="" value="0xf3" />
         <value caption="Interrupt 242 will abort any transfers in progress and set CHAIF flag" name="" value="0xf2" />
         <value caption="Interrupt 241 will abort any transfers in progress and set CHAIF flag" name="" value="0xf1" />
         <value caption="Interrupt 240 will abort any transfers in progress and set CHAIF flag" name="" value="0xf0" />
         <value caption="Interrupt 239 will abort any transfers in progress and set CHAIF flag" name="" value="0xef" />
         <value caption="Interrupt 238 will abort any transfers in progress and set CHAIF flag" name="" value="0xee" />
         <value caption="Interrupt 237 will abort any transfers in progress and set CHAIF flag" name="" value="0xed" />
         <value caption="Interrupt 236 will abort any transfers in progress and set CHAIF flag" name="" value="0xec" />
         <value caption="Interrupt 235 will abort any transfers in progress and set CHAIF flag" name="" value="0xeb" />
         <value caption="Interrupt 234 will abort any transfers in progress and set CHAIF flag" name="" value="0xea" />
         <value caption="Interrupt 233 will abort any transfers in progress and set CHAIF flag" name="" value="0xe9" />
         <value caption="Interrupt 232 will abort any transfers in progress and set CHAIF flag" name="" value="0xe8" />
         <value caption="Interrupt 231 will abort any transfers in progress and set CHAIF flag" name="" value="0xe7" />
         <value caption="Interrupt 230 will abort any transfers in progress and set CHAIF flag" name="" value="0xe6" />
         <value caption="Interrupt 229 will abort any transfers in progress and set CHAIF flag" name="" value="0xe5" />
         <value caption="Interrupt 228 will abort any transfers in progress and set CHAIF flag" name="" value="0xe4" />
         <value caption="Interrupt 227 will abort any transfers in progress and set CHAIF flag" name="" value="0xe3" />
         <value caption="Interrupt 226 will abort any transfers in progress and set CHAIF flag" name="" value="0xe2" />
         <value caption="Interrupt 225 will abort any transfers in progress and set CHAIF flag" name="" value="0xe1" />
         <value caption="Interrupt 224 will abort any transfers in progress and set CHAIF flag" name="" value="0xe0" />
         <value caption="Interrupt 223 will abort any transfers in progress and set CHAIF flag" name="" value="0xdf" />
         <value caption="Interrupt 222 will abort any transfers in progress and set CHAIF flag" name="" value="0xde" />
         <value caption="Interrupt 221 will abort any transfers in progress and set CHAIF flag" name="" value="0xdd" />
         <value caption="Interrupt 220 will abort any transfers in progress and set CHAIF flag" name="" value="0xdc" />
         <value caption="Interrupt 219 will abort any transfers in progress and set CHAIF flag" name="" value="0xdb" />
         <value caption="Interrupt 218 will abort any transfers in progress and set CHAIF flag" name="" value="0xda" />
         <value caption="Interrupt 217 will abort any transfers in progress and set CHAIF flag" name="" value="0xd9" />
         <value caption="Interrupt 216 will abort any transfers in progress and set CHAIF flag" name="" value="0xd8" />
         <value caption="Interrupt 215 will abort any transfers in progress and set CHAIF flag" name="" value="0xd7" />
         <value caption="Interrupt 214 will abort any transfers in progress and set CHAIF flag" name="" value="0xd6" />
         <value caption="Interrupt 213 will abort any transfers in progress and set CHAIF flag" name="" value="0xd5" />
         <value caption="Interrupt 212 will abort any transfers in progress and set CHAIF flag" name="" value="0xd4" />
         <value caption="Interrupt 211 will abort any transfers in progress and set CHAIF flag" name="" value="0xd3" />
         <value caption="Interrupt 210 will abort any transfers in progress and set CHAIF flag" name="" value="0xd2" />
         <value caption="Interrupt 209 will abort any transfers in progress and set CHAIF flag" name="" value="0xd1" />
         <value caption="Interrupt 208 will abort any transfers in progress and set CHAIF flag" name="" value="0xd0" />
         <value caption="Interrupt 207 will abort any transfers in progress and set CHAIF flag" name="" value="0xcf" />
         <value caption="Interrupt 206 will abort any transfers in progress and set CHAIF flag" name="" value="0xce" />
         <value caption="Interrupt 205 will abort any transfers in progress and set CHAIF flag" name="" value="0xcd" />
         <value caption="Interrupt 204 will abort any transfers in progress and set CHAIF flag" name="" value="0xcc" />
         <value caption="Interrupt 203 will abort any transfers in progress and set CHAIF flag" name="" value="0xcb" />
         <value caption="Interrupt 202 will abort any transfers in progress and set CHAIF flag" name="" value="0xca" />
         <value caption="Interrupt 201 will abort any transfers in progress and set CHAIF flag" name="" value="0xc9" />
         <value caption="Interrupt 200 will abort any transfers in progress and set CHAIF flag" name="" value="0xc8" />
         <value caption="Interrupt 199 will abort any transfers in progress and set CHAIF flag" name="" value="0xc7" />
         <value caption="Interrupt 198 will abort any transfers in progress and set CHAIF flag" name="" value="0xc6" />
         <value caption="Interrupt 197 will abort any transfers in progress and set CHAIF flag" name="" value="0xc5" />
         <value caption="Interrupt 196 will abort any transfers in progress and set CHAIF flag" name="" value="0xc4" />
         <value caption="Interrupt 195 will abort any transfers in progress and set CHAIF flag" name="" value="0xc3" />
         <value caption="Interrupt 194 will abort any transfers in progress and set CHAIF flag" name="" value="0xc2" />
         <value caption="Interrupt 193 will abort any transfers in progress and set CHAIF flag" name="" value="0xc1" />
         <value caption="Interrupt 192 will abort any transfers in progress and set CHAIF flag" name="" value="0xc0" />
         <value caption="Interrupt 191 will abort any transfers in progress and set CHAIF flag" name="" value="0xbf" />
         <value caption="Interrupt 190 will abort any transfers in progress and set CHAIF flag" name="" value="0xbe" />
         <value caption="Interrupt 189 will abort any transfers in progress and set CHAIF flag" name="" value="0xbd" />
         <value caption="Interrupt 188 will abort any transfers in progress and set CHAIF flag" name="" value="0xbc" />
         <value caption="Interrupt 187 will abort any transfers in progress and set CHAIF flag" name="" value="0xbb" />
         <value caption="Interrupt 186 will abort any transfers in progress and set CHAIF flag" name="" value="0xba" />
         <value caption="Interrupt 185 will abort any transfers in progress and set CHAIF flag" name="" value="0xb9" />
         <value caption="Interrupt 184 will abort any transfers in progress and set CHAIF flag" name="" value="0xb8" />
         <value caption="Interrupt 183 will abort any transfers in progress and set CHAIF flag" name="" value="0xb7" />
         <value caption="Interrupt 182 will abort any transfers in progress and set CHAIF flag" name="" value="0xb6" />
         <value caption="Interrupt 181 will abort any transfers in progress and set CHAIF flag" name="" value="0xb5" />
         <value caption="Interrupt 180 will abort any transfers in progress and set CHAIF flag" name="" value="0xb4" />
         <value caption="Interrupt 179 will abort any transfers in progress and set CHAIF flag" name="" value="0xb3" />
         <value caption="Interrupt 178 will abort any transfers in progress and set CHAIF flag" name="" value="0xb2" />
         <value caption="Interrupt 177 will abort any transfers in progress and set CHAIF flag" name="" value="0xb1" />
         <value caption="Interrupt 176 will abort any transfers in progress and set CHAIF flag" name="" value="0xb0" />
         <value caption="Interrupt 175 will abort any transfers in progress and set CHAIF flag" name="" value="0xaf" />
         <value caption="Interrupt 174 will abort any transfers in progress and set CHAIF flag" name="" value="0xae" />
         <value caption="Interrupt 173 will abort any transfers in progress and set CHAIF flag" name="" value="0xad" />
         <value caption="Interrupt 172 will abort any transfers in progress and set CHAIF flag" name="" value="0xac" />
         <value caption="Interrupt 171 will abort any transfers in progress and set CHAIF flag" name="" value="0xab" />
         <value caption="Interrupt 170 will abort any transfers in progress and set CHAIF flag" name="" value="0xaa" />
         <value caption="Interrupt 169 will abort any transfers in progress and set CHAIF flag" name="" value="0xa9" />
         <value caption="Interrupt 168 will abort any transfers in progress and set CHAIF flag" name="" value="0xa8" />
         <value caption="Interrupt 167 will abort any transfers in progress and set CHAIF flag" name="" value="0xa7" />
         <value caption="Interrupt 166 will abort any transfers in progress and set CHAIF flag" name="" value="0xa6" />
         <value caption="Interrupt 165 will abort any transfers in progress and set CHAIF flag" name="" value="0xa5" />
         <value caption="Interrupt 164 will abort any transfers in progress and set CHAIF flag" name="" value="0xa4" />
         <value caption="Interrupt 163 will abort any transfers in progress and set CHAIF flag" name="" value="0xa3" />
         <value caption="Interrupt 162 will abort any transfers in progress and set CHAIF flag" name="" value="0xa2" />
         <value caption="Interrupt 161 will abort any transfers in progress and set CHAIF flag" name="" value="0xa1" />
         <value caption="Interrupt 160 will abort any transfers in progress and set CHAIF flag" name="" value="0xa0" />
         <value caption="Interrupt 159 will abort any transfers in progress and set CHAIF flag" name="" value="0x9f" />
         <value caption="Interrupt 158 will abort any transfers in progress and set CHAIF flag" name="" value="0x9e" />
         <value caption="Interrupt 157 will abort any transfers in progress and set CHAIF flag" name="" value="0x9d" />
         <value caption="Interrupt 156 will abort any transfers in progress and set CHAIF flag" name="" value="0x9c" />
         <value caption="Interrupt 155 will abort any transfers in progress and set CHAIF flag" name="" value="0x9b" />
         <value caption="Interrupt 154 will abort any transfers in progress and set CHAIF flag" name="" value="0x9a" />
         <value caption="Interrupt 153 will abort any transfers in progress and set CHAIF flag" name="" value="0x99" />
         <value caption="Interrupt 152 will abort any transfers in progress and set CHAIF flag" name="" value="0x98" />
         <value caption="Interrupt 151 will abort any transfers in progress and set CHAIF flag" name="" value="0x97" />
         <value caption="Interrupt 150 will abort any transfers in progress and set CHAIF flag" name="" value="0x96" />
         <value caption="Interrupt 149 will abort any transfers in progress and set CHAIF flag" name="" value="0x95" />
         <value caption="Interrupt 148 will abort any transfers in progress and set CHAIF flag" name="" value="0x94" />
         <value caption="Interrupt 147 will abort any transfers in progress and set CHAIF flag" name="" value="0x93" />
         <value caption="Interrupt 146 will abort any transfers in progress and set CHAIF flag" name="" value="0x92" />
         <value caption="Interrupt 145 will abort any transfers in progress and set CHAIF flag" name="" value="0x91" />
         <value caption="Interrupt 144 will abort any transfers in progress and set CHAIF flag" name="" value="0x90" />
         <value caption="Interrupt 143 will abort any transfers in progress and set CHAIF flag" name="" value="0x8f" />
         <value caption="Interrupt 142 will abort any transfers in progress and set CHAIF flag" name="" value="0x8e" />
         <value caption="Interrupt 141 will abort any transfers in progress and set CHAIF flag" name="" value="0x8d" />
         <value caption="Interrupt 140 will abort any transfers in progress and set CHAIF flag" name="" value="0x8c" />
         <value caption="Interrupt 139 will abort any transfers in progress and set CHAIF flag" name="" value="0x8b" />
         <value caption="Interrupt 138 will abort any transfers in progress and set CHAIF flag" name="" value="0x8a" />
         <value caption="Interrupt 137 will abort any transfers in progress and set CHAIF flag" name="" value="0x89" />
         <value caption="Interrupt 136 will abort any transfers in progress and set CHAIF flag" name="" value="0x88" />
         <value caption="Interrupt 135 will abort any transfers in progress and set CHAIF flag" name="" value="0x87" />
         <value caption="Interrupt 134 will abort any transfers in progress and set CHAIF flag" name="" value="0x86" />
         <value caption="Interrupt 133 will abort any transfers in progress and set CHAIF flag" name="" value="0x85" />
         <value caption="Interrupt 132 will abort any transfers in progress and set CHAIF flag" name="" value="0x84" />
         <value caption="Interrupt 131 will abort any transfers in progress and set CHAIF flag" name="" value="0x83" />
         <value caption="Interrupt 130 will abort any transfers in progress and set CHAIF flag" name="" value="0x82" />
         <value caption="Interrupt 129 will abort any transfers in progress and set CHAIF flag" name="" value="0x81" />
         <value caption="Interrupt 128 will abort any transfers in progress and set CHAIF flag" name="" value="0x80" />
         <value caption="Interrupt 127 will abort any transfers in progress and set CHAIF flag" name="" value="0x7f" />
         <value caption="Interrupt 126 will abort any transfers in progress and set CHAIF flag" name="" value="0x7e" />
         <value caption="Interrupt 125 will abort any transfers in progress and set CHAIF flag" name="" value="0x7d" />
         <value caption="Interrupt 124 will abort any transfers in progress and set CHAIF flag" name="" value="0x7c" />
         <value caption="Interrupt 123 will abort any transfers in progress and set CHAIF flag" name="" value="0x7b" />
         <value caption="Interrupt 122 will abort any transfers in progress and set CHAIF flag" name="" value="0x7a" />
         <value caption="Interrupt 121 will abort any transfers in progress and set CHAIF flag" name="" value="0x79" />
         <value caption="Interrupt 120 will abort any transfers in progress and set CHAIF flag" name="" value="0x78" />
         <value caption="Interrupt 119 will abort any transfers in progress and set CHAIF flag" name="" value="0x77" />
         <value caption="Interrupt 118 will abort any transfers in progress and set CHAIF flag" name="" value="0x76" />
         <value caption="Interrupt 117 will abort any transfers in progress and set CHAIF flag" name="" value="0x75" />
         <value caption="Interrupt 116 will abort any transfers in progress and set CHAIF flag" name="" value="0x74" />
         <value caption="Interrupt 115 will abort any transfers in progress and set CHAIF flag" name="" value="0x73" />
         <value caption="Interrupt 114 will abort any transfers in progress and set CHAIF flag" name="" value="0x72" />
         <value caption="Interrupt 113 will abort any transfers in progress and set CHAIF flag" name="" value="0x71" />
         <value caption="Interrupt 112 will abort any transfers in progress and set CHAIF flag" name="" value="0x70" />
         <value caption="Interrupt 111 will abort any transfers in progress and set CHAIF flag" name="" value="0x6f" />
         <value caption="Interrupt 110 will abort any transfers in progress and set CHAIF flag" name="" value="0x6e" />
         <value caption="Interrupt 109 will abort any transfers in progress and set CHAIF flag" name="" value="0x6d" />
         <value caption="Interrupt 108 will abort any transfers in progress and set CHAIF flag" name="" value="0x6c" />
         <value caption="Interrupt 107 will abort any transfers in progress and set CHAIF flag" name="" value="0x6b" />
         <value caption="Interrupt 106 will abort any transfers in progress and set CHAIF flag" name="" value="0x6a" />
         <value caption="Interrupt 105 will abort any transfers in progress and set CHAIF flag" name="" value="0x69" />
         <value caption="Interrupt 104 will abort any transfers in progress and set CHAIF flag" name="" value="0x68" />
         <value caption="Interrupt 103 will abort any transfers in progress and set CHAIF flag" name="" value="0x67" />
         <value caption="Interrupt 102 will abort any transfers in progress and set CHAIF flag" name="" value="0x66" />
         <value caption="Interrupt 101 will abort any transfers in progress and set CHAIF flag" name="" value="0x65" />
         <value caption="Interrupt 100 will abort any transfers in progress and set CHAIF flag" name="" value="0x64" />
         <value caption="Interrupt 99 will abort any transfers in progress and set CHAIF flag" name="" value="0x63" />
         <value caption="Interrupt 98 will abort any transfers in progress and set CHAIF flag" name="" value="0x62" />
         <value caption="Interrupt 97 will abort any transfers in progress and set CHAIF flag" name="" value="0x61" />
         <value caption="Interrupt 96 will abort any transfers in progress and set CHAIF flag" name="" value="0x60" />
         <value caption="Interrupt 95 will abort any transfers in progress and set CHAIF flag" name="" value="0x5f" />
         <value caption="Interrupt 94 will abort any transfers in progress and set CHAIF flag" name="" value="0x5e" />
         <value caption="Interrupt 93 will abort any transfers in progress and set CHAIF flag" name="" value="0x5d" />
         <value caption="Interrupt 92 will abort any transfers in progress and set CHAIF flag" name="" value="0x5c" />
         <value caption="Interrupt 91 will abort any transfers in progress and set CHAIF flag" name="" value="0x5b" />
         <value caption="Interrupt 90 will abort any transfers in progress and set CHAIF flag" name="" value="0x5a" />
         <value caption="Interrupt 89 will abort any transfers in progress and set CHAIF flag" name="" value="0x59" />
         <value caption="Interrupt 88 will abort any transfers in progress and set CHAIF flag" name="" value="0x58" />
         <value caption="Interrupt 87 will abort any transfers in progress and set CHAIF flag" name="" value="0x57" />
         <value caption="Interrupt 86 will abort any transfers in progress and set CHAIF flag" name="" value="0x56" />
         <value caption="Interrupt 85 will abort any transfers in progress and set CHAIF flag" name="" value="0x55" />
         <value caption="Interrupt 84 will abort any transfers in progress and set CHAIF flag" name="" value="0x54" />
         <value caption="Interrupt 83 will abort any transfers in progress and set CHAIF flag" name="" value="0x53" />
         <value caption="Interrupt 82 will abort any transfers in progress and set CHAIF flag" name="" value="0x52" />
         <value caption="Interrupt 81 will abort any transfers in progress and set CHAIF flag" name="" value="0x51" />
         <value caption="Interrupt 80 will abort any transfers in progress and set CHAIF flag" name="" value="0x50" />
         <value caption="Interrupt 79 will abort any transfers in progress and set CHAIF flag" name="" value="0x4f" />
         <value caption="Interrupt 78 will abort any transfers in progress and set CHAIF flag" name="" value="0x4e" />
         <value caption="Interrupt 77 will abort any transfers in progress and set CHAIF flag" name="" value="0x4d" />
         <value caption="Interrupt 76 will abort any transfers in progress and set CHAIF flag" name="" value="0x4c" />
         <value caption="Interrupt 75 will abort any transfers in progress and set CHAIF flag" name="" value="0x4b" />
         <value caption="Interrupt 74 will abort any transfers in progress and set CHAIF flag" name="" value="0x4a" />
         <value caption="Interrupt 73 will abort any transfers in progress and set CHAIF flag" name="" value="0x49" />
         <value caption="Interrupt 72 will abort any transfers in progress and set CHAIF flag" name="" value="0x48" />
         <value caption="Interrupt 71 will abort any transfers in progress and set CHAIF flag" name="" value="0x47" />
         <value caption="Interrupt 70 will abort any transfers in progress and set CHAIF flag" name="" value="0x46" />
         <value caption="Interrupt 69 will abort any transfers in progress and set CHAIF flag" name="" value="0x45" />
         <value caption="Interrupt 68 will abort any transfers in progress and set CHAIF flag" name="" value="0x44" />
         <value caption="Interrupt 67 will abort any transfers in progress and set CHAIF flag" name="" value="0x43" />
         <value caption="Interrupt 66 will abort any transfers in progress and set CHAIF flag" name="" value="0x42" />
         <value caption="Interrupt 65 will abort any transfers in progress and set CHAIF flag" name="" value="0x41" />
         <value caption="Interrupt 64 will abort any transfers in progress and set CHAIF flag" name="" value="0x40" />
         <value caption="Interrupt 63 will abort any transfers in progress and set CHAIF flag" name="" value="0x3f" />
         <value caption="Interrupt 62 will abort any transfers in progress and set CHAIF flag" name="" value="0x3e" />
         <value caption="Interrupt 61 will abort any transfers in progress and set CHAIF flag" name="" value="0x3d" />
         <value caption="Interrupt 60 will abort any transfers in progress and set CHAIF flag" name="" value="0x3c" />
         <value caption="Interrupt 59 will abort any transfers in progress and set CHAIF flag" name="" value="0x3b" />
         <value caption="Interrupt 58 will abort any transfers in progress and set CHAIF flag" name="" value="0x3a" />
         <value caption="Interrupt 57 will abort any transfers in progress and set CHAIF flag" name="" value="0x39" />
         <value caption="Interrupt 56 will abort any transfers in progress and set CHAIF flag" name="" value="0x38" />
         <value caption="Interrupt 55 will abort any transfers in progress and set CHAIF flag" name="" value="0x37" />
         <value caption="Interrupt 54 will abort any transfers in progress and set CHAIF flag" name="" value="0x36" />
         <value caption="Interrupt 53 will abort any transfers in progress and set CHAIF flag" name="" value="0x35" />
         <value caption="Interrupt 52 will abort any transfers in progress and set CHAIF flag" name="" value="0x34" />
         <value caption="Interrupt 51 will abort any transfers in progress and set CHAIF flag" name="" value="0x33" />
         <value caption="Interrupt 50 will abort any transfers in progress and set CHAIF flag" name="" value="0x32" />
         <value caption="Interrupt 49 will abort any transfers in progress and set CHAIF flag" name="" value="0x31" />
         <value caption="Interrupt 48 will abort any transfers in progress and set CHAIF flag" name="" value="0x30" />
         <value caption="Interrupt 47 will abort any transfers in progress and set CHAIF flag" name="" value="0x2f" />
         <value caption="Interrupt 46 will abort any transfers in progress and set CHAIF flag" name="" value="0x2e" />
         <value caption="Interrupt 45 will abort any transfers in progress and set CHAIF flag" name="" value="0x2d" />
         <value caption="Interrupt 44 will abort any transfers in progress and set CHAIF flag" name="" value="0x2c" />
         <value caption="Interrupt 43 will abort any transfers in progress and set CHAIF flag" name="" value="0x2b" />
         <value caption="Interrupt 42 will abort any transfers in progress and set CHAIF flag" name="" value="0x2a" />
         <value caption="Interrupt 41 will abort any transfers in progress and set CHAIF flag" name="" value="0x29" />
         <value caption="Interrupt 40 will abort any transfers in progress and set CHAIF flag" name="" value="0x28" />
         <value caption="Interrupt 39 will abort any transfers in progress and set CHAIF flag" name="" value="0x27" />
         <value caption="Interrupt 38 will abort any transfers in progress and set CHAIF flag" name="" value="0x26" />
         <value caption="Interrupt 37 will abort any transfers in progress and set CHAIF flag" name="" value="0x25" />
         <value caption="Interrupt 36 will abort any transfers in progress and set CHAIF flag" name="" value="0x24" />
         <value caption="Interrupt 35 will abort any transfers in progress and set CHAIF flag" name="" value="0x23" />
         <value caption="Interrupt 34 will abort any transfers in progress and set CHAIF flag" name="" value="0x22" />
         <value caption="Interrupt 33 will abort any transfers in progress and set CHAIF flag" name="" value="0x21" />
         <value caption="Interrupt 32 will abort any transfers in progress and set CHAIF flag" name="" value="0x20" />
         <value caption="Interrupt 31 will abort any transfers in progress and set CHAIF flag" name="" value="0x1f" />
         <value caption="Interrupt 30 will abort any transfers in progress and set CHAIF flag" name="" value="0x1e" />
         <value caption="Interrupt 29 will abort any transfers in progress and set CHAIF flag" name="" value="0x1d" />
         <value caption="Interrupt 28 will abort any transfers in progress and set CHAIF flag" name="" value="0x1c" />
         <value caption="Interrupt 27 will abort any transfers in progress and set CHAIF flag" name="" value="0x1b" />
         <value caption="Interrupt 26 will abort any transfers in progress and set CHAIF flag" name="" value="0x1a" />
         <value caption="Interrupt 25 will abort any transfers in progress and set CHAIF flag" name="" value="0x19" />
         <value caption="Interrupt 24 will abort any transfers in progress and set CHAIF flag" name="" value="0x18" />
         <value caption="Interrupt 23 will abort any transfers in progress and set CHAIF flag" name="" value="0x17" />
         <value caption="Interrupt 22 will abort any transfers in progress and set CHAIF flag" name="" value="0x16" />
         <value caption="Interrupt 21 will abort any transfers in progress and set CHAIF flag" name="" value="0x15" />
         <value caption="Interrupt 20 will abort any transfers in progress and set CHAIF flag" name="" value="0x14" />
         <value caption="Interrupt 19 will abort any transfers in progress and set CHAIF flag" name="" value="0x13" />
         <value caption="Interrupt 18 will abort any transfers in progress and set CHAIF flag" name="" value="0x12" />
         <value caption="Interrupt 17 will abort any transfers in progress and set CHAIF flag" name="" value="0x11" />
         <value caption="Interrupt 16 will abort any transfers in progress and set CHAIF flag" name="" value="0x10" />
         <value caption="Interrupt 15 will abort any transfers in progress and set CHAIF flag" name="" value="0xf" />
         <value caption="Interrupt 14 will abort any transfers in progress and set CHAIF flag" name="" value="0xe" />
         <value caption="Interrupt 13 will abort any transfers in progress and set CHAIF flag" name="" value="0xd" />
         <value caption="Interrupt 12 will abort any transfers in progress and set CHAIF flag" name="" value="0xc" />
         <value caption="Interrupt 11 will abort any transfers in progress and set CHAIF flag" name="" value="0xb" />
         <value caption="Interrupt 10 will abort any transfers in progress and set CHAIF flag" name="" value="0xa" />
         <value caption="Interrupt 9 will abort any transfers in progress and set CHAIF flag" name="" value="0x9" />
         <value caption="Interrupt 8 will abort any transfers in progress and set CHAIF flag" name="" value="0x8" />
         <value caption="Interrupt 7 will abort any transfers in progress and set CHAIF flag" name="" value="0x7" />
         <value caption="Interrupt 6 will abort any transfers in progress and set CHAIF flag" name="" value="0x6" />
         <value caption="Interrupt 5 will abort any transfers in progress and set CHAIF flag" name="" value="0x5" />
         <value caption="Interrupt 4 will abort any transfers in progress and set CHAIF flag" name="" value="0x4" />
         <value caption="Interrupt 3 will abort any transfers in progress and set CHAIF flag" name="" value="0x3" />
         <value caption="Interrupt 2 will abort any transfers in progress and set CHAIF flag" name="" value="0x2" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH2ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH2ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH2ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH2ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH2ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH2ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 254 will initiate a DMA transfer" name="" value="0xfe" />
         <value caption="Interrupt 253 will initiate a DMA transfer" name="" value="0xfd" />
         <value caption="Interrupt 252 will initiate a DMA transfer" name="" value="0xfc" />
         <value caption="Interrupt 251 will initiate a DMA transfer" name="" value="0xfb" />
         <value caption="Interrupt 250 will initiate a DMA transfer" name="" value="0xfa" />
         <value caption="Interrupt 249 will initiate a DMA transfer" name="" value="0xf9" />
         <value caption="Interrupt 248 will initiate a DMA transfer" name="" value="0xf8" />
         <value caption="Interrupt 247 will initiate a DMA transfer" name="" value="0xf7" />
         <value caption="Interrupt 246 will initiate a DMA transfer" name="" value="0xf6" />
         <value caption="Interrupt 245 will initiate a DMA transfer" name="" value="0xf5" />
         <value caption="Interrupt 244 will initiate a DMA transfer" name="" value="0xf4" />
         <value caption="Interrupt 243 will initiate a DMA transfer" name="" value="0xf3" />
         <value caption="Interrupt 242 will initiate a DMA transfer" name="" value="0xf2" />
         <value caption="Interrupt 241 will initiate a DMA transfer" name="" value="0xf1" />
         <value caption="Interrupt 240 will initiate a DMA transfer" name="" value="0xf0" />
         <value caption="Interrupt 239 will initiate a DMA transfer" name="" value="0xef" />
         <value caption="Interrupt 238 will initiate a DMA transfer" name="" value="0xee" />
         <value caption="Interrupt 237 will initiate a DMA transfer" name="" value="0xed" />
         <value caption="Interrupt 236 will initiate a DMA transfer" name="" value="0xec" />
         <value caption="Interrupt 235 will initiate a DMA transfer" name="" value="0xeb" />
         <value caption="Interrupt 234 will initiate a DMA transfer" name="" value="0xea" />
         <value caption="Interrupt 233 will initiate a DMA transfer" name="" value="0xe9" />
         <value caption="Interrupt 232 will initiate a DMA transfer" name="" value="0xe8" />
         <value caption="Interrupt 231 will initiate a DMA transfer" name="" value="0xe7" />
         <value caption="Interrupt 230 will initiate a DMA transfer" name="" value="0xe6" />
         <value caption="Interrupt 229 will initiate a DMA transfer" name="" value="0xe5" />
         <value caption="Interrupt 228 will initiate a DMA transfer" name="" value="0xe4" />
         <value caption="Interrupt 227 will initiate a DMA transfer" name="" value="0xe3" />
         <value caption="Interrupt 226 will initiate a DMA transfer" name="" value="0xe2" />
         <value caption="Interrupt 225 will initiate a DMA transfer" name="" value="0xe1" />
         <value caption="Interrupt 224 will initiate a DMA transfer" name="" value="0xe0" />
         <value caption="Interrupt 223 will initiate a DMA transfer" name="" value="0xdf" />
         <value caption="Interrupt 222 will initiate a DMA transfer" name="" value="0xde" />
         <value caption="Interrupt 221 will initiate a DMA transfer" name="" value="0xdd" />
         <value caption="Interrupt 220 will initiate a DMA transfer" name="" value="0xdc" />
         <value caption="Interrupt 219 will initiate a DMA transfer" name="" value="0xdb" />
         <value caption="Interrupt 218 will initiate a DMA transfer" name="" value="0xda" />
         <value caption="Interrupt 217 will initiate a DMA transfer" name="" value="0xd9" />
         <value caption="Interrupt 216 will initiate a DMA transfer" name="" value="0xd8" />
         <value caption="Interrupt 215 will initiate a DMA transfer" name="" value="0xd7" />
         <value caption="Interrupt 214 will initiate a DMA transfer" name="" value="0xd6" />
         <value caption="Interrupt 213 will initiate a DMA transfer" name="" value="0xd5" />
         <value caption="Interrupt 212 will initiate a DMA transfer" name="" value="0xd4" />
         <value caption="Interrupt 211 will initiate a DMA transfer" name="" value="0xd3" />
         <value caption="Interrupt 210 will initiate a DMA transfer" name="" value="0xd2" />
         <value caption="Interrupt 209 will initiate a DMA transfer" name="" value="0xd1" />
         <value caption="Interrupt 208 will initiate a DMA transfer" name="" value="0xd0" />
         <value caption="Interrupt 207 will initiate a DMA transfer" name="" value="0xcf" />
         <value caption="Interrupt 206 will initiate a DMA transfer" name="" value="0xce" />
         <value caption="Interrupt 205 will initiate a DMA transfer" name="" value="0xcd" />
         <value caption="Interrupt 204 will initiate a DMA transfer" name="" value="0xcc" />
         <value caption="Interrupt 203 will initiate a DMA transfer" name="" value="0xcb" />
         <value caption="Interrupt 202 will initiate a DMA transfer" name="" value="0xca" />
         <value caption="Interrupt 201 will initiate a DMA transfer" name="" value="0xc9" />
         <value caption="Interrupt 200 will initiate a DMA transfer" name="" value="0xc8" />
         <value caption="Interrupt 199 will initiate a DMA transfer" name="" value="0xc7" />
         <value caption="Interrupt 198 will initiate a DMA transfer" name="" value="0xc6" />
         <value caption="Interrupt 197 will initiate a DMA transfer" name="" value="0xc5" />
         <value caption="Interrupt 196 will initiate a DMA transfer" name="" value="0xc4" />
         <value caption="Interrupt 195 will initiate a DMA transfer" name="" value="0xc3" />
         <value caption="Interrupt 194 will initiate a DMA transfer" name="" value="0xc2" />
         <value caption="Interrupt 193 will initiate a DMA transfer" name="" value="0xc1" />
         <value caption="Interrupt 192 will initiate a DMA transfer" name="" value="0xc0" />
         <value caption="Interrupt 191 will initiate a DMA transfer" name="" value="0xbf" />
         <value caption="Interrupt 190 will initiate a DMA transfer" name="" value="0xbe" />
         <value caption="Interrupt 189 will initiate a DMA transfer" name="" value="0xbd" />
         <value caption="Interrupt 188 will initiate a DMA transfer" name="" value="0xbc" />
         <value caption="Interrupt 187 will initiate a DMA transfer" name="" value="0xbb" />
         <value caption="Interrupt 186 will initiate a DMA transfer" name="" value="0xba" />
         <value caption="Interrupt 185 will initiate a DMA transfer" name="" value="0xb9" />
         <value caption="Interrupt 184 will initiate a DMA transfer" name="" value="0xb8" />
         <value caption="Interrupt 183 will initiate a DMA transfer" name="" value="0xb7" />
         <value caption="Interrupt 182 will initiate a DMA transfer" name="" value="0xb6" />
         <value caption="Interrupt 181 will initiate a DMA transfer" name="" value="0xb5" />
         <value caption="Interrupt 180 will initiate a DMA transfer" name="" value="0xb4" />
         <value caption="Interrupt 179 will initiate a DMA transfer" name="" value="0xb3" />
         <value caption="Interrupt 178 will initiate a DMA transfer" name="" value="0xb2" />
         <value caption="Interrupt 177 will initiate a DMA transfer" name="" value="0xb1" />
         <value caption="Interrupt 176 will initiate a DMA transfer" name="" value="0xb0" />
         <value caption="Interrupt 175 will initiate a DMA transfer" name="" value="0xaf" />
         <value caption="Interrupt 174 will initiate a DMA transfer" name="" value="0xae" />
         <value caption="Interrupt 173 will initiate a DMA transfer" name="" value="0xad" />
         <value caption="Interrupt 172 will initiate a DMA transfer" name="" value="0xac" />
         <value caption="Interrupt 171 will initiate a DMA transfer" name="" value="0xab" />
         <value caption="Interrupt 170 will initiate a DMA transfer" name="" value="0xaa" />
         <value caption="Interrupt 169 will initiate a DMA transfer" name="" value="0xa9" />
         <value caption="Interrupt 168 will initiate a DMA transfer" name="" value="0xa8" />
         <value caption="Interrupt 167 will initiate a DMA transfer" name="" value="0xa7" />
         <value caption="Interrupt 166 will initiate a DMA transfer" name="" value="0xa6" />
         <value caption="Interrupt 165 will initiate a DMA transfer" name="" value="0xa5" />
         <value caption="Interrupt 164 will initiate a DMA transfer" name="" value="0xa4" />
         <value caption="Interrupt 163 will initiate a DMA transfer" name="" value="0xa3" />
         <value caption="Interrupt 162 will initiate a DMA transfer" name="" value="0xa2" />
         <value caption="Interrupt 161 will initiate a DMA transfer" name="" value="0xa1" />
         <value caption="Interrupt 160 will initiate a DMA transfer" name="" value="0xa0" />
         <value caption="Interrupt 159 will initiate a DMA transfer" name="" value="0x9f" />
         <value caption="Interrupt 158 will initiate a DMA transfer" name="" value="0x9e" />
         <value caption="Interrupt 157 will initiate a DMA transfer" name="" value="0x9d" />
         <value caption="Interrupt 156 will initiate a DMA transfer" name="" value="0x9c" />
         <value caption="Interrupt 155 will initiate a DMA transfer" name="" value="0x9b" />
         <value caption="Interrupt 154 will initiate a DMA transfer" name="" value="0x9a" />
         <value caption="Interrupt 153 will initiate a DMA transfer" name="" value="0x99" />
         <value caption="Interrupt 152 will initiate a DMA transfer" name="" value="0x98" />
         <value caption="Interrupt 151 will initiate a DMA transfer" name="" value="0x97" />
         <value caption="Interrupt 150 will initiate a DMA transfer" name="" value="0x96" />
         <value caption="Interrupt 149 will initiate a DMA transfer" name="" value="0x95" />
         <value caption="Interrupt 148 will initiate a DMA transfer" name="" value="0x94" />
         <value caption="Interrupt 147 will initiate a DMA transfer" name="" value="0x93" />
         <value caption="Interrupt 146 will initiate a DMA transfer" name="" value="0x92" />
         <value caption="Interrupt 145 will initiate a DMA transfer" name="" value="0x91" />
         <value caption="Interrupt 144 will initiate a DMA transfer" name="" value="0x90" />
         <value caption="Interrupt 143 will initiate a DMA transfer" name="" value="0x8f" />
         <value caption="Interrupt 142 will initiate a DMA transfer" name="" value="0x8e" />
         <value caption="Interrupt 141 will initiate a DMA transfer" name="" value="0x8d" />
         <value caption="Interrupt 140 will initiate a DMA transfer" name="" value="0x8c" />
         <value caption="Interrupt 139 will initiate a DMA transfer" name="" value="0x8b" />
         <value caption="Interrupt 138 will initiate a DMA transfer" name="" value="0x8a" />
         <value caption="Interrupt 137 will initiate a DMA transfer" name="" value="0x89" />
         <value caption="Interrupt 136 will initiate a DMA transfer" name="" value="0x88" />
         <value caption="Interrupt 135 will initiate a DMA transfer" name="" value="0x87" />
         <value caption="Interrupt 134 will initiate a DMA transfer" name="" value="0x86" />
         <value caption="Interrupt 133 will initiate a DMA transfer" name="" value="0x85" />
         <value caption="Interrupt 132 will initiate a DMA transfer" name="" value="0x84" />
         <value caption="Interrupt 131 will initiate a DMA transfer" name="" value="0x83" />
         <value caption="Interrupt 130 will initiate a DMA transfer" name="" value="0x82" />
         <value caption="Interrupt 129 will initiate a DMA transfer" name="" value="0x81" />
         <value caption="Interrupt 128 will initiate a DMA transfer" name="" value="0x80" />
         <value caption="Interrupt 127 will initiate a DMA transfer" name="" value="0x7f" />
         <value caption="Interrupt 126 will initiate a DMA transfer" name="" value="0x7e" />
         <value caption="Interrupt 125 will initiate a DMA transfer" name="" value="0x7d" />
         <value caption="Interrupt 124 will initiate a DMA transfer" name="" value="0x7c" />
         <value caption="Interrupt 123 will initiate a DMA transfer" name="" value="0x7b" />
         <value caption="Interrupt 122 will initiate a DMA transfer" name="" value="0x7a" />
         <value caption="Interrupt 121 will initiate a DMA transfer" name="" value="0x79" />
         <value caption="Interrupt 120 will initiate a DMA transfer" name="" value="0x78" />
         <value caption="Interrupt 119 will initiate a DMA transfer" name="" value="0x77" />
         <value caption="Interrupt 118 will initiate a DMA transfer" name="" value="0x76" />
         <value caption="Interrupt 117 will initiate a DMA transfer" name="" value="0x75" />
         <value caption="Interrupt 116 will initiate a DMA transfer" name="" value="0x74" />
         <value caption="Interrupt 115 will initiate a DMA transfer" name="" value="0x73" />
         <value caption="Interrupt 114 will initiate a DMA transfer" name="" value="0x72" />
         <value caption="Interrupt 113 will initiate a DMA transfer" name="" value="0x71" />
         <value caption="Interrupt 112 will initiate a DMA transfer" name="" value="0x70" />
         <value caption="Interrupt 111 will initiate a DMA transfer" name="" value="0x6f" />
         <value caption="Interrupt 110 will initiate a DMA transfer" name="" value="0x6e" />
         <value caption="Interrupt 109 will initiate a DMA transfer" name="" value="0x6d" />
         <value caption="Interrupt 108 will initiate a DMA transfer" name="" value="0x6c" />
         <value caption="Interrupt 107 will initiate a DMA transfer" name="" value="0x6b" />
         <value caption="Interrupt 106 will initiate a DMA transfer" name="" value="0x6a" />
         <value caption="Interrupt 105 will initiate a DMA transfer" name="" value="0x69" />
         <value caption="Interrupt 104 will initiate a DMA transfer" name="" value="0x68" />
         <value caption="Interrupt 103 will initiate a DMA transfer" name="" value="0x67" />
         <value caption="Interrupt 102 will initiate a DMA transfer" name="" value="0x66" />
         <value caption="Interrupt 101 will initiate a DMA transfer" name="" value="0x65" />
         <value caption="Interrupt 100 will initiate a DMA transfer" name="" value="0x64" />
         <value caption="Interrupt 99 will initiate a DMA transfer" name="" value="0x63" />
         <value caption="Interrupt 98 will initiate a DMA transfer" name="" value="0x62" />
         <value caption="Interrupt 97 will initiate a DMA transfer" name="" value="0x61" />
         <value caption="Interrupt 96 will initiate a DMA transfer" name="" value="0x60" />
         <value caption="Interrupt 95 will initiate a DMA transfer" name="" value="0x5f" />
         <value caption="Interrupt 94 will initiate a DMA transfer" name="" value="0x5e" />
         <value caption="Interrupt 93 will initiate a DMA transfer" name="" value="0x5d" />
         <value caption="Interrupt 92 will initiate a DMA transfer" name="" value="0x5c" />
         <value caption="Interrupt 91 will initiate a DMA transfer" name="" value="0x5b" />
         <value caption="Interrupt 90 will initiate a DMA transfer" name="" value="0x5a" />
         <value caption="Interrupt 89 will initiate a DMA transfer" name="" value="0x59" />
         <value caption="Interrupt 88 will initiate a DMA transfer" name="" value="0x58" />
         <value caption="Interrupt 87 will initiate a DMA transfer" name="" value="0x57" />
         <value caption="Interrupt 86 will initiate a DMA transfer" name="" value="0x56" />
         <value caption="Interrupt 85 will initiate a DMA transfer" name="" value="0x55" />
         <value caption="Interrupt 84 will initiate a DMA transfer" name="" value="0x54" />
         <value caption="Interrupt 83 will initiate a DMA transfer" name="" value="0x53" />
         <value caption="Interrupt 82 will initiate a DMA transfer" name="" value="0x52" />
         <value caption="Interrupt 81 will initiate a DMA transfer" name="" value="0x51" />
         <value caption="Interrupt 80 will initiate a DMA transfer" name="" value="0x50" />
         <value caption="Interrupt 79 will initiate a DMA transfer" name="" value="0x4f" />
         <value caption="Interrupt 78 will initiate a DMA transfer" name="" value="0x4e" />
         <value caption="Interrupt 77 will initiate a DMA transfer" name="" value="0x4d" />
         <value caption="Interrupt 76 will initiate a DMA transfer" name="" value="0x4c" />
         <value caption="Interrupt 75 will initiate a DMA transfer" name="" value="0x4b" />
         <value caption="Interrupt 74 will initiate a DMA transfer" name="" value="0x4a" />
         <value caption="Interrupt 73 will initiate a DMA transfer" name="" value="0x49" />
         <value caption="Interrupt 72 will initiate a DMA transfer" name="" value="0x48" />
         <value caption="Interrupt 71 will initiate a DMA transfer" name="" value="0x47" />
         <value caption="Interrupt 70 will initiate a DMA transfer" name="" value="0x46" />
         <value caption="Interrupt 69 will initiate a DMA transfer" name="" value="0x45" />
         <value caption="Interrupt 68 will initiate a DMA transfer" name="" value="0x44" />
         <value caption="Interrupt 67 will initiate a DMA transfer" name="" value="0x43" />
         <value caption="Interrupt 66 will initiate a DMA transfer" name="" value="0x42" />
         <value caption="Interrupt 65 will initiate a DMA transfer" name="" value="0x41" />
         <value caption="Interrupt 64 will initiate a DMA transfer" name="" value="0x40" />
         <value caption="Interrupt 63 will initiate a DMA transfer" name="" value="0x3f" />
         <value caption="Interrupt 62 will initiate a DMA transfer" name="" value="0x3e" />
         <value caption="Interrupt 61 will initiate a DMA transfer" name="" value="0x3d" />
         <value caption="Interrupt 60 will initiate a DMA transfer" name="" value="0x3c" />
         <value caption="Interrupt 59 will initiate a DMA transfer" name="" value="0x3b" />
         <value caption="Interrupt 58 will initiate a DMA transfer" name="" value="0x3a" />
         <value caption="Interrupt 57 will initiate a DMA transfer" name="" value="0x39" />
         <value caption="Interrupt 56 will initiate a DMA transfer" name="" value="0x38" />
         <value caption="Interrupt 55 will initiate a DMA transfer" name="" value="0x37" />
         <value caption="Interrupt 54 will initiate a DMA transfer" name="" value="0x36" />
         <value caption="Interrupt 53 will initiate a DMA transfer" name="" value="0x35" />
         <value caption="Interrupt 52 will initiate a DMA transfer" name="" value="0x34" />
         <value caption="Interrupt 51 will initiate a DMA transfer" name="" value="0x33" />
         <value caption="Interrupt 50 will initiate a DMA transfer" name="" value="0x32" />
         <value caption="Interrupt 49 will initiate a DMA transfer" name="" value="0x31" />
         <value caption="Interrupt 48 will initiate a DMA transfer" name="" value="0x30" />
         <value caption="Interrupt 47 will initiate a DMA transfer" name="" value="0x2f" />
         <value caption="Interrupt 46 will initiate a DMA transfer" name="" value="0x2e" />
         <value caption="Interrupt 45 will initiate a DMA transfer" name="" value="0x2d" />
         <value caption="Interrupt 44 will initiate a DMA transfer" name="" value="0x2c" />
         <value caption="Interrupt 43 will initiate a DMA transfer" name="" value="0x2b" />
         <value caption="Interrupt 42 will initiate a DMA transfer" name="" value="0x2a" />
         <value caption="Interrupt 41 will initiate a DMA transfer" name="" value="0x29" />
         <value caption="Interrupt 40 will initiate a DMA transfer" name="" value="0x28" />
         <value caption="Interrupt 39 will initiate a DMA transfer" name="" value="0x27" />
         <value caption="Interrupt 38 will initiate a DMA transfer" name="" value="0x26" />
         <value caption="Interrupt 37 will initiate a DMA transfer" name="" value="0x25" />
         <value caption="Interrupt 36 will initiate a DMA transfer" name="" value="0x24" />
         <value caption="Interrupt 35 will initiate a DMA transfer" name="" value="0x23" />
         <value caption="Interrupt 34 will initiate a DMA transfer" name="" value="0x22" />
         <value caption="Interrupt 33 will initiate a DMA transfer" name="" value="0x21" />
         <value caption="Interrupt 32 will initiate a DMA transfer" name="" value="0x20" />
         <value caption="Interrupt 31 will initiate a DMA transfer" name="" value="0x1f" />
         <value caption="Interrupt 30 will initiate a DMA transfer" name="" value="0x1e" />
         <value caption="Interrupt 29 will initiate a DMA transfer" name="" value="0x1d" />
         <value caption="Interrupt 28 will initiate a DMA transfer" name="" value="0x1c" />
         <value caption="Interrupt 27 will initiate a DMA transfer" name="" value="0x1b" />
         <value caption="Interrupt 26 will initiate a DMA transfer" name="" value="0x1a" />
         <value caption="Interrupt 25 will initiate a DMA transfer" name="" value="0x19" />
         <value caption="Interrupt 24 will initiate a DMA transfer" name="" value="0x18" />
         <value caption="Interrupt 23 will initiate a DMA transfer" name="" value="0x17" />
         <value caption="Interrupt 22 will initiate a DMA transfer" name="" value="0x16" />
         <value caption="Interrupt 21 will initiate a DMA transfer" name="" value="0x15" />
         <value caption="Interrupt 20 will initiate a DMA transfer" name="" value="0x14" />
         <value caption="Interrupt 19 will initiate a DMA transfer" name="" value="0x13" />
         <value caption="Interrupt 18 will initiate a DMA transfer" name="" value="0x12" />
         <value caption="Interrupt 17 will initiate a DMA transfer" name="" value="0x11" />
         <value caption="Interrupt 16 will initiate a DMA transfer" name="" value="0x10" />
         <value caption="Interrupt 15 will initiate a DMA transfer" name="" value="0xf" />
         <value caption="Interrupt 14 will initiate a DMA transfer" name="" value="0xe" />
         <value caption="Interrupt 13 will initiate a DMA transfer" name="" value="0xd" />
         <value caption="Interrupt 12 will initiate a DMA transfer" name="" value="0xc" />
         <value caption="Interrupt 11 will initiate a DMA transfer" name="" value="0xb" />
         <value caption="Interrupt 10 will initiate a DMA transfer" name="" value="0xa" />
         <value caption="Interrupt 9 will initiate a DMA transfer" name="" value="0x9" />
         <value caption="Interrupt 8 will initiate a DMA transfer" name="" value="0x8" />
         <value caption="Interrupt 7 will initiate a DMA transfer" name="" value="0x7" />
         <value caption="Interrupt 6 will initiate a DMA transfer" name="" value="0x6" />
         <value caption="Interrupt 5 will initiate a DMA transfer" name="" value="0x5" />
         <value caption="Interrupt 4 will initiate a DMA transfer" name="" value="0x4" />
         <value caption="Interrupt 3 will initiate a DMA transfer" name="" value="0x3" />
         <value caption="Interrupt 2 will initiate a DMA transfer" name="" value="0x2" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH2ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 254 will abort any transfers in progress and set CHAIF flag" name="" value="0xfe" />
         <value caption="Interrupt 253 will abort any transfers in progress and set CHAIF flag" name="" value="0xfd" />
         <value caption="Interrupt 252 will abort any transfers in progress and set CHAIF flag" name="" value="0xfc" />
         <value caption="Interrupt 251 will abort any transfers in progress and set CHAIF flag" name="" value="0xfb" />
         <value caption="Interrupt 250 will abort any transfers in progress and set CHAIF flag" name="" value="0xfa" />
         <value caption="Interrupt 249 will abort any transfers in progress and set CHAIF flag" name="" value="0xf9" />
         <value caption="Interrupt 248 will abort any transfers in progress and set CHAIF flag" name="" value="0xf8" />
         <value caption="Interrupt 247 will abort any transfers in progress and set CHAIF flag" name="" value="0xf7" />
         <value caption="Interrupt 246 will abort any transfers in progress and set CHAIF flag" name="" value="0xf6" />
         <value caption="Interrupt 245 will abort any transfers in progress and set CHAIF flag" name="" value="0xf5" />
         <value caption="Interrupt 244 will abort any transfers in progress and set CHAIF flag" name="" value="0xf4" />
         <value caption="Interrupt 243 will abort any transfers in progress and set CHAIF flag" name="" value="0xf3" />
         <value caption="Interrupt 242 will abort any transfers in progress and set CHAIF flag" name="" value="0xf2" />
         <value caption="Interrupt 241 will abort any transfers in progress and set CHAIF flag" name="" value="0xf1" />
         <value caption="Interrupt 240 will abort any transfers in progress and set CHAIF flag" name="" value="0xf0" />
         <value caption="Interrupt 239 will abort any transfers in progress and set CHAIF flag" name="" value="0xef" />
         <value caption="Interrupt 238 will abort any transfers in progress and set CHAIF flag" name="" value="0xee" />
         <value caption="Interrupt 237 will abort any transfers in progress and set CHAIF flag" name="" value="0xed" />
         <value caption="Interrupt 236 will abort any transfers in progress and set CHAIF flag" name="" value="0xec" />
         <value caption="Interrupt 235 will abort any transfers in progress and set CHAIF flag" name="" value="0xeb" />
         <value caption="Interrupt 234 will abort any transfers in progress and set CHAIF flag" name="" value="0xea" />
         <value caption="Interrupt 233 will abort any transfers in progress and set CHAIF flag" name="" value="0xe9" />
         <value caption="Interrupt 232 will abort any transfers in progress and set CHAIF flag" name="" value="0xe8" />
         <value caption="Interrupt 231 will abort any transfers in progress and set CHAIF flag" name="" value="0xe7" />
         <value caption="Interrupt 230 will abort any transfers in progress and set CHAIF flag" name="" value="0xe6" />
         <value caption="Interrupt 229 will abort any transfers in progress and set CHAIF flag" name="" value="0xe5" />
         <value caption="Interrupt 228 will abort any transfers in progress and set CHAIF flag" name="" value="0xe4" />
         <value caption="Interrupt 227 will abort any transfers in progress and set CHAIF flag" name="" value="0xe3" />
         <value caption="Interrupt 226 will abort any transfers in progress and set CHAIF flag" name="" value="0xe2" />
         <value caption="Interrupt 225 will abort any transfers in progress and set CHAIF flag" name="" value="0xe1" />
         <value caption="Interrupt 224 will abort any transfers in progress and set CHAIF flag" name="" value="0xe0" />
         <value caption="Interrupt 223 will abort any transfers in progress and set CHAIF flag" name="" value="0xdf" />
         <value caption="Interrupt 222 will abort any transfers in progress and set CHAIF flag" name="" value="0xde" />
         <value caption="Interrupt 221 will abort any transfers in progress and set CHAIF flag" name="" value="0xdd" />
         <value caption="Interrupt 220 will abort any transfers in progress and set CHAIF flag" name="" value="0xdc" />
         <value caption="Interrupt 219 will abort any transfers in progress and set CHAIF flag" name="" value="0xdb" />
         <value caption="Interrupt 218 will abort any transfers in progress and set CHAIF flag" name="" value="0xda" />
         <value caption="Interrupt 217 will abort any transfers in progress and set CHAIF flag" name="" value="0xd9" />
         <value caption="Interrupt 216 will abort any transfers in progress and set CHAIF flag" name="" value="0xd8" />
         <value caption="Interrupt 215 will abort any transfers in progress and set CHAIF flag" name="" value="0xd7" />
         <value caption="Interrupt 214 will abort any transfers in progress and set CHAIF flag" name="" value="0xd6" />
         <value caption="Interrupt 213 will abort any transfers in progress and set CHAIF flag" name="" value="0xd5" />
         <value caption="Interrupt 212 will abort any transfers in progress and set CHAIF flag" name="" value="0xd4" />
         <value caption="Interrupt 211 will abort any transfers in progress and set CHAIF flag" name="" value="0xd3" />
         <value caption="Interrupt 210 will abort any transfers in progress and set CHAIF flag" name="" value="0xd2" />
         <value caption="Interrupt 209 will abort any transfers in progress and set CHAIF flag" name="" value="0xd1" />
         <value caption="Interrupt 208 will abort any transfers in progress and set CHAIF flag" name="" value="0xd0" />
         <value caption="Interrupt 207 will abort any transfers in progress and set CHAIF flag" name="" value="0xcf" />
         <value caption="Interrupt 206 will abort any transfers in progress and set CHAIF flag" name="" value="0xce" />
         <value caption="Interrupt 205 will abort any transfers in progress and set CHAIF flag" name="" value="0xcd" />
         <value caption="Interrupt 204 will abort any transfers in progress and set CHAIF flag" name="" value="0xcc" />
         <value caption="Interrupt 203 will abort any transfers in progress and set CHAIF flag" name="" value="0xcb" />
         <value caption="Interrupt 202 will abort any transfers in progress and set CHAIF flag" name="" value="0xca" />
         <value caption="Interrupt 201 will abort any transfers in progress and set CHAIF flag" name="" value="0xc9" />
         <value caption="Interrupt 200 will abort any transfers in progress and set CHAIF flag" name="" value="0xc8" />
         <value caption="Interrupt 199 will abort any transfers in progress and set CHAIF flag" name="" value="0xc7" />
         <value caption="Interrupt 198 will abort any transfers in progress and set CHAIF flag" name="" value="0xc6" />
         <value caption="Interrupt 197 will abort any transfers in progress and set CHAIF flag" name="" value="0xc5" />
         <value caption="Interrupt 196 will abort any transfers in progress and set CHAIF flag" name="" value="0xc4" />
         <value caption="Interrupt 195 will abort any transfers in progress and set CHAIF flag" name="" value="0xc3" />
         <value caption="Interrupt 194 will abort any transfers in progress and set CHAIF flag" name="" value="0xc2" />
         <value caption="Interrupt 193 will abort any transfers in progress and set CHAIF flag" name="" value="0xc1" />
         <value caption="Interrupt 192 will abort any transfers in progress and set CHAIF flag" name="" value="0xc0" />
         <value caption="Interrupt 191 will abort any transfers in progress and set CHAIF flag" name="" value="0xbf" />
         <value caption="Interrupt 190 will abort any transfers in progress and set CHAIF flag" name="" value="0xbe" />
         <value caption="Interrupt 189 will abort any transfers in progress and set CHAIF flag" name="" value="0xbd" />
         <value caption="Interrupt 188 will abort any transfers in progress and set CHAIF flag" name="" value="0xbc" />
         <value caption="Interrupt 187 will abort any transfers in progress and set CHAIF flag" name="" value="0xbb" />
         <value caption="Interrupt 186 will abort any transfers in progress and set CHAIF flag" name="" value="0xba" />
         <value caption="Interrupt 185 will abort any transfers in progress and set CHAIF flag" name="" value="0xb9" />
         <value caption="Interrupt 184 will abort any transfers in progress and set CHAIF flag" name="" value="0xb8" />
         <value caption="Interrupt 183 will abort any transfers in progress and set CHAIF flag" name="" value="0xb7" />
         <value caption="Interrupt 182 will abort any transfers in progress and set CHAIF flag" name="" value="0xb6" />
         <value caption="Interrupt 181 will abort any transfers in progress and set CHAIF flag" name="" value="0xb5" />
         <value caption="Interrupt 180 will abort any transfers in progress and set CHAIF flag" name="" value="0xb4" />
         <value caption="Interrupt 179 will abort any transfers in progress and set CHAIF flag" name="" value="0xb3" />
         <value caption="Interrupt 178 will abort any transfers in progress and set CHAIF flag" name="" value="0xb2" />
         <value caption="Interrupt 177 will abort any transfers in progress and set CHAIF flag" name="" value="0xb1" />
         <value caption="Interrupt 176 will abort any transfers in progress and set CHAIF flag" name="" value="0xb0" />
         <value caption="Interrupt 175 will abort any transfers in progress and set CHAIF flag" name="" value="0xaf" />
         <value caption="Interrupt 174 will abort any transfers in progress and set CHAIF flag" name="" value="0xae" />
         <value caption="Interrupt 173 will abort any transfers in progress and set CHAIF flag" name="" value="0xad" />
         <value caption="Interrupt 172 will abort any transfers in progress and set CHAIF flag" name="" value="0xac" />
         <value caption="Interrupt 171 will abort any transfers in progress and set CHAIF flag" name="" value="0xab" />
         <value caption="Interrupt 170 will abort any transfers in progress and set CHAIF flag" name="" value="0xaa" />
         <value caption="Interrupt 169 will abort any transfers in progress and set CHAIF flag" name="" value="0xa9" />
         <value caption="Interrupt 168 will abort any transfers in progress and set CHAIF flag" name="" value="0xa8" />
         <value caption="Interrupt 167 will abort any transfers in progress and set CHAIF flag" name="" value="0xa7" />
         <value caption="Interrupt 166 will abort any transfers in progress and set CHAIF flag" name="" value="0xa6" />
         <value caption="Interrupt 165 will abort any transfers in progress and set CHAIF flag" name="" value="0xa5" />
         <value caption="Interrupt 164 will abort any transfers in progress and set CHAIF flag" name="" value="0xa4" />
         <value caption="Interrupt 163 will abort any transfers in progress and set CHAIF flag" name="" value="0xa3" />
         <value caption="Interrupt 162 will abort any transfers in progress and set CHAIF flag" name="" value="0xa2" />
         <value caption="Interrupt 161 will abort any transfers in progress and set CHAIF flag" name="" value="0xa1" />
         <value caption="Interrupt 160 will abort any transfers in progress and set CHAIF flag" name="" value="0xa0" />
         <value caption="Interrupt 159 will abort any transfers in progress and set CHAIF flag" name="" value="0x9f" />
         <value caption="Interrupt 158 will abort any transfers in progress and set CHAIF flag" name="" value="0x9e" />
         <value caption="Interrupt 157 will abort any transfers in progress and set CHAIF flag" name="" value="0x9d" />
         <value caption="Interrupt 156 will abort any transfers in progress and set CHAIF flag" name="" value="0x9c" />
         <value caption="Interrupt 155 will abort any transfers in progress and set CHAIF flag" name="" value="0x9b" />
         <value caption="Interrupt 154 will abort any transfers in progress and set CHAIF flag" name="" value="0x9a" />
         <value caption="Interrupt 153 will abort any transfers in progress and set CHAIF flag" name="" value="0x99" />
         <value caption="Interrupt 152 will abort any transfers in progress and set CHAIF flag" name="" value="0x98" />
         <value caption="Interrupt 151 will abort any transfers in progress and set CHAIF flag" name="" value="0x97" />
         <value caption="Interrupt 150 will abort any transfers in progress and set CHAIF flag" name="" value="0x96" />
         <value caption="Interrupt 149 will abort any transfers in progress and set CHAIF flag" name="" value="0x95" />
         <value caption="Interrupt 148 will abort any transfers in progress and set CHAIF flag" name="" value="0x94" />
         <value caption="Interrupt 147 will abort any transfers in progress and set CHAIF flag" name="" value="0x93" />
         <value caption="Interrupt 146 will abort any transfers in progress and set CHAIF flag" name="" value="0x92" />
         <value caption="Interrupt 145 will abort any transfers in progress and set CHAIF flag" name="" value="0x91" />
         <value caption="Interrupt 144 will abort any transfers in progress and set CHAIF flag" name="" value="0x90" />
         <value caption="Interrupt 143 will abort any transfers in progress and set CHAIF flag" name="" value="0x8f" />
         <value caption="Interrupt 142 will abort any transfers in progress and set CHAIF flag" name="" value="0x8e" />
         <value caption="Interrupt 141 will abort any transfers in progress and set CHAIF flag" name="" value="0x8d" />
         <value caption="Interrupt 140 will abort any transfers in progress and set CHAIF flag" name="" value="0x8c" />
         <value caption="Interrupt 139 will abort any transfers in progress and set CHAIF flag" name="" value="0x8b" />
         <value caption="Interrupt 138 will abort any transfers in progress and set CHAIF flag" name="" value="0x8a" />
         <value caption="Interrupt 137 will abort any transfers in progress and set CHAIF flag" name="" value="0x89" />
         <value caption="Interrupt 136 will abort any transfers in progress and set CHAIF flag" name="" value="0x88" />
         <value caption="Interrupt 135 will abort any transfers in progress and set CHAIF flag" name="" value="0x87" />
         <value caption="Interrupt 134 will abort any transfers in progress and set CHAIF flag" name="" value="0x86" />
         <value caption="Interrupt 133 will abort any transfers in progress and set CHAIF flag" name="" value="0x85" />
         <value caption="Interrupt 132 will abort any transfers in progress and set CHAIF flag" name="" value="0x84" />
         <value caption="Interrupt 131 will abort any transfers in progress and set CHAIF flag" name="" value="0x83" />
         <value caption="Interrupt 130 will abort any transfers in progress and set CHAIF flag" name="" value="0x82" />
         <value caption="Interrupt 129 will abort any transfers in progress and set CHAIF flag" name="" value="0x81" />
         <value caption="Interrupt 128 will abort any transfers in progress and set CHAIF flag" name="" value="0x80" />
         <value caption="Interrupt 127 will abort any transfers in progress and set CHAIF flag" name="" value="0x7f" />
         <value caption="Interrupt 126 will abort any transfers in progress and set CHAIF flag" name="" value="0x7e" />
         <value caption="Interrupt 125 will abort any transfers in progress and set CHAIF flag" name="" value="0x7d" />
         <value caption="Interrupt 124 will abort any transfers in progress and set CHAIF flag" name="" value="0x7c" />
         <value caption="Interrupt 123 will abort any transfers in progress and set CHAIF flag" name="" value="0x7b" />
         <value caption="Interrupt 122 will abort any transfers in progress and set CHAIF flag" name="" value="0x7a" />
         <value caption="Interrupt 121 will abort any transfers in progress and set CHAIF flag" name="" value="0x79" />
         <value caption="Interrupt 120 will abort any transfers in progress and set CHAIF flag" name="" value="0x78" />
         <value caption="Interrupt 119 will abort any transfers in progress and set CHAIF flag" name="" value="0x77" />
         <value caption="Interrupt 118 will abort any transfers in progress and set CHAIF flag" name="" value="0x76" />
         <value caption="Interrupt 117 will abort any transfers in progress and set CHAIF flag" name="" value="0x75" />
         <value caption="Interrupt 116 will abort any transfers in progress and set CHAIF flag" name="" value="0x74" />
         <value caption="Interrupt 115 will abort any transfers in progress and set CHAIF flag" name="" value="0x73" />
         <value caption="Interrupt 114 will abort any transfers in progress and set CHAIF flag" name="" value="0x72" />
         <value caption="Interrupt 113 will abort any transfers in progress and set CHAIF flag" name="" value="0x71" />
         <value caption="Interrupt 112 will abort any transfers in progress and set CHAIF flag" name="" value="0x70" />
         <value caption="Interrupt 111 will abort any transfers in progress and set CHAIF flag" name="" value="0x6f" />
         <value caption="Interrupt 110 will abort any transfers in progress and set CHAIF flag" name="" value="0x6e" />
         <value caption="Interrupt 109 will abort any transfers in progress and set CHAIF flag" name="" value="0x6d" />
         <value caption="Interrupt 108 will abort any transfers in progress and set CHAIF flag" name="" value="0x6c" />
         <value caption="Interrupt 107 will abort any transfers in progress and set CHAIF flag" name="" value="0x6b" />
         <value caption="Interrupt 106 will abort any transfers in progress and set CHAIF flag" name="" value="0x6a" />
         <value caption="Interrupt 105 will abort any transfers in progress and set CHAIF flag" name="" value="0x69" />
         <value caption="Interrupt 104 will abort any transfers in progress and set CHAIF flag" name="" value="0x68" />
         <value caption="Interrupt 103 will abort any transfers in progress and set CHAIF flag" name="" value="0x67" />
         <value caption="Interrupt 102 will abort any transfers in progress and set CHAIF flag" name="" value="0x66" />
         <value caption="Interrupt 101 will abort any transfers in progress and set CHAIF flag" name="" value="0x65" />
         <value caption="Interrupt 100 will abort any transfers in progress and set CHAIF flag" name="" value="0x64" />
         <value caption="Interrupt 99 will abort any transfers in progress and set CHAIF flag" name="" value="0x63" />
         <value caption="Interrupt 98 will abort any transfers in progress and set CHAIF flag" name="" value="0x62" />
         <value caption="Interrupt 97 will abort any transfers in progress and set CHAIF flag" name="" value="0x61" />
         <value caption="Interrupt 96 will abort any transfers in progress and set CHAIF flag" name="" value="0x60" />
         <value caption="Interrupt 95 will abort any transfers in progress and set CHAIF flag" name="" value="0x5f" />
         <value caption="Interrupt 94 will abort any transfers in progress and set CHAIF flag" name="" value="0x5e" />
         <value caption="Interrupt 93 will abort any transfers in progress and set CHAIF flag" name="" value="0x5d" />
         <value caption="Interrupt 92 will abort any transfers in progress and set CHAIF flag" name="" value="0x5c" />
         <value caption="Interrupt 91 will abort any transfers in progress and set CHAIF flag" name="" value="0x5b" />
         <value caption="Interrupt 90 will abort any transfers in progress and set CHAIF flag" name="" value="0x5a" />
         <value caption="Interrupt 89 will abort any transfers in progress and set CHAIF flag" name="" value="0x59" />
         <value caption="Interrupt 88 will abort any transfers in progress and set CHAIF flag" name="" value="0x58" />
         <value caption="Interrupt 87 will abort any transfers in progress and set CHAIF flag" name="" value="0x57" />
         <value caption="Interrupt 86 will abort any transfers in progress and set CHAIF flag" name="" value="0x56" />
         <value caption="Interrupt 85 will abort any transfers in progress and set CHAIF flag" name="" value="0x55" />
         <value caption="Interrupt 84 will abort any transfers in progress and set CHAIF flag" name="" value="0x54" />
         <value caption="Interrupt 83 will abort any transfers in progress and set CHAIF flag" name="" value="0x53" />
         <value caption="Interrupt 82 will abort any transfers in progress and set CHAIF flag" name="" value="0x52" />
         <value caption="Interrupt 81 will abort any transfers in progress and set CHAIF flag" name="" value="0x51" />
         <value caption="Interrupt 80 will abort any transfers in progress and set CHAIF flag" name="" value="0x50" />
         <value caption="Interrupt 79 will abort any transfers in progress and set CHAIF flag" name="" value="0x4f" />
         <value caption="Interrupt 78 will abort any transfers in progress and set CHAIF flag" name="" value="0x4e" />
         <value caption="Interrupt 77 will abort any transfers in progress and set CHAIF flag" name="" value="0x4d" />
         <value caption="Interrupt 76 will abort any transfers in progress and set CHAIF flag" name="" value="0x4c" />
         <value caption="Interrupt 75 will abort any transfers in progress and set CHAIF flag" name="" value="0x4b" />
         <value caption="Interrupt 74 will abort any transfers in progress and set CHAIF flag" name="" value="0x4a" />
         <value caption="Interrupt 73 will abort any transfers in progress and set CHAIF flag" name="" value="0x49" />
         <value caption="Interrupt 72 will abort any transfers in progress and set CHAIF flag" name="" value="0x48" />
         <value caption="Interrupt 71 will abort any transfers in progress and set CHAIF flag" name="" value="0x47" />
         <value caption="Interrupt 70 will abort any transfers in progress and set CHAIF flag" name="" value="0x46" />
         <value caption="Interrupt 69 will abort any transfers in progress and set CHAIF flag" name="" value="0x45" />
         <value caption="Interrupt 68 will abort any transfers in progress and set CHAIF flag" name="" value="0x44" />
         <value caption="Interrupt 67 will abort any transfers in progress and set CHAIF flag" name="" value="0x43" />
         <value caption="Interrupt 66 will abort any transfers in progress and set CHAIF flag" name="" value="0x42" />
         <value caption="Interrupt 65 will abort any transfers in progress and set CHAIF flag" name="" value="0x41" />
         <value caption="Interrupt 64 will abort any transfers in progress and set CHAIF flag" name="" value="0x40" />
         <value caption="Interrupt 63 will abort any transfers in progress and set CHAIF flag" name="" value="0x3f" />
         <value caption="Interrupt 62 will abort any transfers in progress and set CHAIF flag" name="" value="0x3e" />
         <value caption="Interrupt 61 will abort any transfers in progress and set CHAIF flag" name="" value="0x3d" />
         <value caption="Interrupt 60 will abort any transfers in progress and set CHAIF flag" name="" value="0x3c" />
         <value caption="Interrupt 59 will abort any transfers in progress and set CHAIF flag" name="" value="0x3b" />
         <value caption="Interrupt 58 will abort any transfers in progress and set CHAIF flag" name="" value="0x3a" />
         <value caption="Interrupt 57 will abort any transfers in progress and set CHAIF flag" name="" value="0x39" />
         <value caption="Interrupt 56 will abort any transfers in progress and set CHAIF flag" name="" value="0x38" />
         <value caption="Interrupt 55 will abort any transfers in progress and set CHAIF flag" name="" value="0x37" />
         <value caption="Interrupt 54 will abort any transfers in progress and set CHAIF flag" name="" value="0x36" />
         <value caption="Interrupt 53 will abort any transfers in progress and set CHAIF flag" name="" value="0x35" />
         <value caption="Interrupt 52 will abort any transfers in progress and set CHAIF flag" name="" value="0x34" />
         <value caption="Interrupt 51 will abort any transfers in progress and set CHAIF flag" name="" value="0x33" />
         <value caption="Interrupt 50 will abort any transfers in progress and set CHAIF flag" name="" value="0x32" />
         <value caption="Interrupt 49 will abort any transfers in progress and set CHAIF flag" name="" value="0x31" />
         <value caption="Interrupt 48 will abort any transfers in progress and set CHAIF flag" name="" value="0x30" />
         <value caption="Interrupt 47 will abort any transfers in progress and set CHAIF flag" name="" value="0x2f" />
         <value caption="Interrupt 46 will abort any transfers in progress and set CHAIF flag" name="" value="0x2e" />
         <value caption="Interrupt 45 will abort any transfers in progress and set CHAIF flag" name="" value="0x2d" />
         <value caption="Interrupt 44 will abort any transfers in progress and set CHAIF flag" name="" value="0x2c" />
         <value caption="Interrupt 43 will abort any transfers in progress and set CHAIF flag" name="" value="0x2b" />
         <value caption="Interrupt 42 will abort any transfers in progress and set CHAIF flag" name="" value="0x2a" />
         <value caption="Interrupt 41 will abort any transfers in progress and set CHAIF flag" name="" value="0x29" />
         <value caption="Interrupt 40 will abort any transfers in progress and set CHAIF flag" name="" value="0x28" />
         <value caption="Interrupt 39 will abort any transfers in progress and set CHAIF flag" name="" value="0x27" />
         <value caption="Interrupt 38 will abort any transfers in progress and set CHAIF flag" name="" value="0x26" />
         <value caption="Interrupt 37 will abort any transfers in progress and set CHAIF flag" name="" value="0x25" />
         <value caption="Interrupt 36 will abort any transfers in progress and set CHAIF flag" name="" value="0x24" />
         <value caption="Interrupt 35 will abort any transfers in progress and set CHAIF flag" name="" value="0x23" />
         <value caption="Interrupt 34 will abort any transfers in progress and set CHAIF flag" name="" value="0x22" />
         <value caption="Interrupt 33 will abort any transfers in progress and set CHAIF flag" name="" value="0x21" />
         <value caption="Interrupt 32 will abort any transfers in progress and set CHAIF flag" name="" value="0x20" />
         <value caption="Interrupt 31 will abort any transfers in progress and set CHAIF flag" name="" value="0x1f" />
         <value caption="Interrupt 30 will abort any transfers in progress and set CHAIF flag" name="" value="0x1e" />
         <value caption="Interrupt 29 will abort any transfers in progress and set CHAIF flag" name="" value="0x1d" />
         <value caption="Interrupt 28 will abort any transfers in progress and set CHAIF flag" name="" value="0x1c" />
         <value caption="Interrupt 27 will abort any transfers in progress and set CHAIF flag" name="" value="0x1b" />
         <value caption="Interrupt 26 will abort any transfers in progress and set CHAIF flag" name="" value="0x1a" />
         <value caption="Interrupt 25 will abort any transfers in progress and set CHAIF flag" name="" value="0x19" />
         <value caption="Interrupt 24 will abort any transfers in progress and set CHAIF flag" name="" value="0x18" />
         <value caption="Interrupt 23 will abort any transfers in progress and set CHAIF flag" name="" value="0x17" />
         <value caption="Interrupt 22 will abort any transfers in progress and set CHAIF flag" name="" value="0x16" />
         <value caption="Interrupt 21 will abort any transfers in progress and set CHAIF flag" name="" value="0x15" />
         <value caption="Interrupt 20 will abort any transfers in progress and set CHAIF flag" name="" value="0x14" />
         <value caption="Interrupt 19 will abort any transfers in progress and set CHAIF flag" name="" value="0x13" />
         <value caption="Interrupt 18 will abort any transfers in progress and set CHAIF flag" name="" value="0x12" />
         <value caption="Interrupt 17 will abort any transfers in progress and set CHAIF flag" name="" value="0x11" />
         <value caption="Interrupt 16 will abort any transfers in progress and set CHAIF flag" name="" value="0x10" />
         <value caption="Interrupt 15 will abort any transfers in progress and set CHAIF flag" name="" value="0xf" />
         <value caption="Interrupt 14 will abort any transfers in progress and set CHAIF flag" name="" value="0xe" />
         <value caption="Interrupt 13 will abort any transfers in progress and set CHAIF flag" name="" value="0xd" />
         <value caption="Interrupt 12 will abort any transfers in progress and set CHAIF flag" name="" value="0xc" />
         <value caption="Interrupt 11 will abort any transfers in progress and set CHAIF flag" name="" value="0xb" />
         <value caption="Interrupt 10 will abort any transfers in progress and set CHAIF flag" name="" value="0xa" />
         <value caption="Interrupt 9 will abort any transfers in progress and set CHAIF flag" name="" value="0x9" />
         <value caption="Interrupt 8 will abort any transfers in progress and set CHAIF flag" name="" value="0x8" />
         <value caption="Interrupt 7 will abort any transfers in progress and set CHAIF flag" name="" value="0x7" />
         <value caption="Interrupt 6 will abort any transfers in progress and set CHAIF flag" name="" value="0x6" />
         <value caption="Interrupt 5 will abort any transfers in progress and set CHAIF flag" name="" value="0x5" />
         <value caption="Interrupt 4 will abort any transfers in progress and set CHAIF flag" name="" value="0x4" />
         <value caption="Interrupt 3 will abort any transfers in progress and set CHAIF flag" name="" value="0x3" />
         <value caption="Interrupt 2 will abort any transfers in progress and set CHAIF flag" name="" value="0x2" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH3ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH3ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH3ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH3ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH3ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH3ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 254 will initiate a DMA transfer" name="" value="0xfe" />
         <value caption="Interrupt 253 will initiate a DMA transfer" name="" value="0xfd" />
         <value caption="Interrupt 252 will initiate a DMA transfer" name="" value="0xfc" />
         <value caption="Interrupt 251 will initiate a DMA transfer" name="" value="0xfb" />
         <value caption="Interrupt 250 will initiate a DMA transfer" name="" value="0xfa" />
         <value caption="Interrupt 249 will initiate a DMA transfer" name="" value="0xf9" />
         <value caption="Interrupt 248 will initiate a DMA transfer" name="" value="0xf8" />
         <value caption="Interrupt 247 will initiate a DMA transfer" name="" value="0xf7" />
         <value caption="Interrupt 246 will initiate a DMA transfer" name="" value="0xf6" />
         <value caption="Interrupt 245 will initiate a DMA transfer" name="" value="0xf5" />
         <value caption="Interrupt 244 will initiate a DMA transfer" name="" value="0xf4" />
         <value caption="Interrupt 243 will initiate a DMA transfer" name="" value="0xf3" />
         <value caption="Interrupt 242 will initiate a DMA transfer" name="" value="0xf2" />
         <value caption="Interrupt 241 will initiate a DMA transfer" name="" value="0xf1" />
         <value caption="Interrupt 240 will initiate a DMA transfer" name="" value="0xf0" />
         <value caption="Interrupt 239 will initiate a DMA transfer" name="" value="0xef" />
         <value caption="Interrupt 238 will initiate a DMA transfer" name="" value="0xee" />
         <value caption="Interrupt 237 will initiate a DMA transfer" name="" value="0xed" />
         <value caption="Interrupt 236 will initiate a DMA transfer" name="" value="0xec" />
         <value caption="Interrupt 235 will initiate a DMA transfer" name="" value="0xeb" />
         <value caption="Interrupt 234 will initiate a DMA transfer" name="" value="0xea" />
         <value caption="Interrupt 233 will initiate a DMA transfer" name="" value="0xe9" />
         <value caption="Interrupt 232 will initiate a DMA transfer" name="" value="0xe8" />
         <value caption="Interrupt 231 will initiate a DMA transfer" name="" value="0xe7" />
         <value caption="Interrupt 230 will initiate a DMA transfer" name="" value="0xe6" />
         <value caption="Interrupt 229 will initiate a DMA transfer" name="" value="0xe5" />
         <value caption="Interrupt 228 will initiate a DMA transfer" name="" value="0xe4" />
         <value caption="Interrupt 227 will initiate a DMA transfer" name="" value="0xe3" />
         <value caption="Interrupt 226 will initiate a DMA transfer" name="" value="0xe2" />
         <value caption="Interrupt 225 will initiate a DMA transfer" name="" value="0xe1" />
         <value caption="Interrupt 224 will initiate a DMA transfer" name="" value="0xe0" />
         <value caption="Interrupt 223 will initiate a DMA transfer" name="" value="0xdf" />
         <value caption="Interrupt 222 will initiate a DMA transfer" name="" value="0xde" />
         <value caption="Interrupt 221 will initiate a DMA transfer" name="" value="0xdd" />
         <value caption="Interrupt 220 will initiate a DMA transfer" name="" value="0xdc" />
         <value caption="Interrupt 219 will initiate a DMA transfer" name="" value="0xdb" />
         <value caption="Interrupt 218 will initiate a DMA transfer" name="" value="0xda" />
         <value caption="Interrupt 217 will initiate a DMA transfer" name="" value="0xd9" />
         <value caption="Interrupt 216 will initiate a DMA transfer" name="" value="0xd8" />
         <value caption="Interrupt 215 will initiate a DMA transfer" name="" value="0xd7" />
         <value caption="Interrupt 214 will initiate a DMA transfer" name="" value="0xd6" />
         <value caption="Interrupt 213 will initiate a DMA transfer" name="" value="0xd5" />
         <value caption="Interrupt 212 will initiate a DMA transfer" name="" value="0xd4" />
         <value caption="Interrupt 211 will initiate a DMA transfer" name="" value="0xd3" />
         <value caption="Interrupt 210 will initiate a DMA transfer" name="" value="0xd2" />
         <value caption="Interrupt 209 will initiate a DMA transfer" name="" value="0xd1" />
         <value caption="Interrupt 208 will initiate a DMA transfer" name="" value="0xd0" />
         <value caption="Interrupt 207 will initiate a DMA transfer" name="" value="0xcf" />
         <value caption="Interrupt 206 will initiate a DMA transfer" name="" value="0xce" />
         <value caption="Interrupt 205 will initiate a DMA transfer" name="" value="0xcd" />
         <value caption="Interrupt 204 will initiate a DMA transfer" name="" value="0xcc" />
         <value caption="Interrupt 203 will initiate a DMA transfer" name="" value="0xcb" />
         <value caption="Interrupt 202 will initiate a DMA transfer" name="" value="0xca" />
         <value caption="Interrupt 201 will initiate a DMA transfer" name="" value="0xc9" />
         <value caption="Interrupt 200 will initiate a DMA transfer" name="" value="0xc8" />
         <value caption="Interrupt 199 will initiate a DMA transfer" name="" value="0xc7" />
         <value caption="Interrupt 198 will initiate a DMA transfer" name="" value="0xc6" />
         <value caption="Interrupt 197 will initiate a DMA transfer" name="" value="0xc5" />
         <value caption="Interrupt 196 will initiate a DMA transfer" name="" value="0xc4" />
         <value caption="Interrupt 195 will initiate a DMA transfer" name="" value="0xc3" />
         <value caption="Interrupt 194 will initiate a DMA transfer" name="" value="0xc2" />
         <value caption="Interrupt 193 will initiate a DMA transfer" name="" value="0xc1" />
         <value caption="Interrupt 192 will initiate a DMA transfer" name="" value="0xc0" />
         <value caption="Interrupt 191 will initiate a DMA transfer" name="" value="0xbf" />
         <value caption="Interrupt 190 will initiate a DMA transfer" name="" value="0xbe" />
         <value caption="Interrupt 189 will initiate a DMA transfer" name="" value="0xbd" />
         <value caption="Interrupt 188 will initiate a DMA transfer" name="" value="0xbc" />
         <value caption="Interrupt 187 will initiate a DMA transfer" name="" value="0xbb" />
         <value caption="Interrupt 186 will initiate a DMA transfer" name="" value="0xba" />
         <value caption="Interrupt 185 will initiate a DMA transfer" name="" value="0xb9" />
         <value caption="Interrupt 184 will initiate a DMA transfer" name="" value="0xb8" />
         <value caption="Interrupt 183 will initiate a DMA transfer" name="" value="0xb7" />
         <value caption="Interrupt 182 will initiate a DMA transfer" name="" value="0xb6" />
         <value caption="Interrupt 181 will initiate a DMA transfer" name="" value="0xb5" />
         <value caption="Interrupt 180 will initiate a DMA transfer" name="" value="0xb4" />
         <value caption="Interrupt 179 will initiate a DMA transfer" name="" value="0xb3" />
         <value caption="Interrupt 178 will initiate a DMA transfer" name="" value="0xb2" />
         <value caption="Interrupt 177 will initiate a DMA transfer" name="" value="0xb1" />
         <value caption="Interrupt 176 will initiate a DMA transfer" name="" value="0xb0" />
         <value caption="Interrupt 175 will initiate a DMA transfer" name="" value="0xaf" />
         <value caption="Interrupt 174 will initiate a DMA transfer" name="" value="0xae" />
         <value caption="Interrupt 173 will initiate a DMA transfer" name="" value="0xad" />
         <value caption="Interrupt 172 will initiate a DMA transfer" name="" value="0xac" />
         <value caption="Interrupt 171 will initiate a DMA transfer" name="" value="0xab" />
         <value caption="Interrupt 170 will initiate a DMA transfer" name="" value="0xaa" />
         <value caption="Interrupt 169 will initiate a DMA transfer" name="" value="0xa9" />
         <value caption="Interrupt 168 will initiate a DMA transfer" name="" value="0xa8" />
         <value caption="Interrupt 167 will initiate a DMA transfer" name="" value="0xa7" />
         <value caption="Interrupt 166 will initiate a DMA transfer" name="" value="0xa6" />
         <value caption="Interrupt 165 will initiate a DMA transfer" name="" value="0xa5" />
         <value caption="Interrupt 164 will initiate a DMA transfer" name="" value="0xa4" />
         <value caption="Interrupt 163 will initiate a DMA transfer" name="" value="0xa3" />
         <value caption="Interrupt 162 will initiate a DMA transfer" name="" value="0xa2" />
         <value caption="Interrupt 161 will initiate a DMA transfer" name="" value="0xa1" />
         <value caption="Interrupt 160 will initiate a DMA transfer" name="" value="0xa0" />
         <value caption="Interrupt 159 will initiate a DMA transfer" name="" value="0x9f" />
         <value caption="Interrupt 158 will initiate a DMA transfer" name="" value="0x9e" />
         <value caption="Interrupt 157 will initiate a DMA transfer" name="" value="0x9d" />
         <value caption="Interrupt 156 will initiate a DMA transfer" name="" value="0x9c" />
         <value caption="Interrupt 155 will initiate a DMA transfer" name="" value="0x9b" />
         <value caption="Interrupt 154 will initiate a DMA transfer" name="" value="0x9a" />
         <value caption="Interrupt 153 will initiate a DMA transfer" name="" value="0x99" />
         <value caption="Interrupt 152 will initiate a DMA transfer" name="" value="0x98" />
         <value caption="Interrupt 151 will initiate a DMA transfer" name="" value="0x97" />
         <value caption="Interrupt 150 will initiate a DMA transfer" name="" value="0x96" />
         <value caption="Interrupt 149 will initiate a DMA transfer" name="" value="0x95" />
         <value caption="Interrupt 148 will initiate a DMA transfer" name="" value="0x94" />
         <value caption="Interrupt 147 will initiate a DMA transfer" name="" value="0x93" />
         <value caption="Interrupt 146 will initiate a DMA transfer" name="" value="0x92" />
         <value caption="Interrupt 145 will initiate a DMA transfer" name="" value="0x91" />
         <value caption="Interrupt 144 will initiate a DMA transfer" name="" value="0x90" />
         <value caption="Interrupt 143 will initiate a DMA transfer" name="" value="0x8f" />
         <value caption="Interrupt 142 will initiate a DMA transfer" name="" value="0x8e" />
         <value caption="Interrupt 141 will initiate a DMA transfer" name="" value="0x8d" />
         <value caption="Interrupt 140 will initiate a DMA transfer" name="" value="0x8c" />
         <value caption="Interrupt 139 will initiate a DMA transfer" name="" value="0x8b" />
         <value caption="Interrupt 138 will initiate a DMA transfer" name="" value="0x8a" />
         <value caption="Interrupt 137 will initiate a DMA transfer" name="" value="0x89" />
         <value caption="Interrupt 136 will initiate a DMA transfer" name="" value="0x88" />
         <value caption="Interrupt 135 will initiate a DMA transfer" name="" value="0x87" />
         <value caption="Interrupt 134 will initiate a DMA transfer" name="" value="0x86" />
         <value caption="Interrupt 133 will initiate a DMA transfer" name="" value="0x85" />
         <value caption="Interrupt 132 will initiate a DMA transfer" name="" value="0x84" />
         <value caption="Interrupt 131 will initiate a DMA transfer" name="" value="0x83" />
         <value caption="Interrupt 130 will initiate a DMA transfer" name="" value="0x82" />
         <value caption="Interrupt 129 will initiate a DMA transfer" name="" value="0x81" />
         <value caption="Interrupt 128 will initiate a DMA transfer" name="" value="0x80" />
         <value caption="Interrupt 127 will initiate a DMA transfer" name="" value="0x7f" />
         <value caption="Interrupt 126 will initiate a DMA transfer" name="" value="0x7e" />
         <value caption="Interrupt 125 will initiate a DMA transfer" name="" value="0x7d" />
         <value caption="Interrupt 124 will initiate a DMA transfer" name="" value="0x7c" />
         <value caption="Interrupt 123 will initiate a DMA transfer" name="" value="0x7b" />
         <value caption="Interrupt 122 will initiate a DMA transfer" name="" value="0x7a" />
         <value caption="Interrupt 121 will initiate a DMA transfer" name="" value="0x79" />
         <value caption="Interrupt 120 will initiate a DMA transfer" name="" value="0x78" />
         <value caption="Interrupt 119 will initiate a DMA transfer" name="" value="0x77" />
         <value caption="Interrupt 118 will initiate a DMA transfer" name="" value="0x76" />
         <value caption="Interrupt 117 will initiate a DMA transfer" name="" value="0x75" />
         <value caption="Interrupt 116 will initiate a DMA transfer" name="" value="0x74" />
         <value caption="Interrupt 115 will initiate a DMA transfer" name="" value="0x73" />
         <value caption="Interrupt 114 will initiate a DMA transfer" name="" value="0x72" />
         <value caption="Interrupt 113 will initiate a DMA transfer" name="" value="0x71" />
         <value caption="Interrupt 112 will initiate a DMA transfer" name="" value="0x70" />
         <value caption="Interrupt 111 will initiate a DMA transfer" name="" value="0x6f" />
         <value caption="Interrupt 110 will initiate a DMA transfer" name="" value="0x6e" />
         <value caption="Interrupt 109 will initiate a DMA transfer" name="" value="0x6d" />
         <value caption="Interrupt 108 will initiate a DMA transfer" name="" value="0x6c" />
         <value caption="Interrupt 107 will initiate a DMA transfer" name="" value="0x6b" />
         <value caption="Interrupt 106 will initiate a DMA transfer" name="" value="0x6a" />
         <value caption="Interrupt 105 will initiate a DMA transfer" name="" value="0x69" />
         <value caption="Interrupt 104 will initiate a DMA transfer" name="" value="0x68" />
         <value caption="Interrupt 103 will initiate a DMA transfer" name="" value="0x67" />
         <value caption="Interrupt 102 will initiate a DMA transfer" name="" value="0x66" />
         <value caption="Interrupt 101 will initiate a DMA transfer" name="" value="0x65" />
         <value caption="Interrupt 100 will initiate a DMA transfer" name="" value="0x64" />
         <value caption="Interrupt 99 will initiate a DMA transfer" name="" value="0x63" />
         <value caption="Interrupt 98 will initiate a DMA transfer" name="" value="0x62" />
         <value caption="Interrupt 97 will initiate a DMA transfer" name="" value="0x61" />
         <value caption="Interrupt 96 will initiate a DMA transfer" name="" value="0x60" />
         <value caption="Interrupt 95 will initiate a DMA transfer" name="" value="0x5f" />
         <value caption="Interrupt 94 will initiate a DMA transfer" name="" value="0x5e" />
         <value caption="Interrupt 93 will initiate a DMA transfer" name="" value="0x5d" />
         <value caption="Interrupt 92 will initiate a DMA transfer" name="" value="0x5c" />
         <value caption="Interrupt 91 will initiate a DMA transfer" name="" value="0x5b" />
         <value caption="Interrupt 90 will initiate a DMA transfer" name="" value="0x5a" />
         <value caption="Interrupt 89 will initiate a DMA transfer" name="" value="0x59" />
         <value caption="Interrupt 88 will initiate a DMA transfer" name="" value="0x58" />
         <value caption="Interrupt 87 will initiate a DMA transfer" name="" value="0x57" />
         <value caption="Interrupt 86 will initiate a DMA transfer" name="" value="0x56" />
         <value caption="Interrupt 85 will initiate a DMA transfer" name="" value="0x55" />
         <value caption="Interrupt 84 will initiate a DMA transfer" name="" value="0x54" />
         <value caption="Interrupt 83 will initiate a DMA transfer" name="" value="0x53" />
         <value caption="Interrupt 82 will initiate a DMA transfer" name="" value="0x52" />
         <value caption="Interrupt 81 will initiate a DMA transfer" name="" value="0x51" />
         <value caption="Interrupt 80 will initiate a DMA transfer" name="" value="0x50" />
         <value caption="Interrupt 79 will initiate a DMA transfer" name="" value="0x4f" />
         <value caption="Interrupt 78 will initiate a DMA transfer" name="" value="0x4e" />
         <value caption="Interrupt 77 will initiate a DMA transfer" name="" value="0x4d" />
         <value caption="Interrupt 76 will initiate a DMA transfer" name="" value="0x4c" />
         <value caption="Interrupt 75 will initiate a DMA transfer" name="" value="0x4b" />
         <value caption="Interrupt 74 will initiate a DMA transfer" name="" value="0x4a" />
         <value caption="Interrupt 73 will initiate a DMA transfer" name="" value="0x49" />
         <value caption="Interrupt 72 will initiate a DMA transfer" name="" value="0x48" />
         <value caption="Interrupt 71 will initiate a DMA transfer" name="" value="0x47" />
         <value caption="Interrupt 70 will initiate a DMA transfer" name="" value="0x46" />
         <value caption="Interrupt 69 will initiate a DMA transfer" name="" value="0x45" />
         <value caption="Interrupt 68 will initiate a DMA transfer" name="" value="0x44" />
         <value caption="Interrupt 67 will initiate a DMA transfer" name="" value="0x43" />
         <value caption="Interrupt 66 will initiate a DMA transfer" name="" value="0x42" />
         <value caption="Interrupt 65 will initiate a DMA transfer" name="" value="0x41" />
         <value caption="Interrupt 64 will initiate a DMA transfer" name="" value="0x40" />
         <value caption="Interrupt 63 will initiate a DMA transfer" name="" value="0x3f" />
         <value caption="Interrupt 62 will initiate a DMA transfer" name="" value="0x3e" />
         <value caption="Interrupt 61 will initiate a DMA transfer" name="" value="0x3d" />
         <value caption="Interrupt 60 will initiate a DMA transfer" name="" value="0x3c" />
         <value caption="Interrupt 59 will initiate a DMA transfer" name="" value="0x3b" />
         <value caption="Interrupt 58 will initiate a DMA transfer" name="" value="0x3a" />
         <value caption="Interrupt 57 will initiate a DMA transfer" name="" value="0x39" />
         <value caption="Interrupt 56 will initiate a DMA transfer" name="" value="0x38" />
         <value caption="Interrupt 55 will initiate a DMA transfer" name="" value="0x37" />
         <value caption="Interrupt 54 will initiate a DMA transfer" name="" value="0x36" />
         <value caption="Interrupt 53 will initiate a DMA transfer" name="" value="0x35" />
         <value caption="Interrupt 52 will initiate a DMA transfer" name="" value="0x34" />
         <value caption="Interrupt 51 will initiate a DMA transfer" name="" value="0x33" />
         <value caption="Interrupt 50 will initiate a DMA transfer" name="" value="0x32" />
         <value caption="Interrupt 49 will initiate a DMA transfer" name="" value="0x31" />
         <value caption="Interrupt 48 will initiate a DMA transfer" name="" value="0x30" />
         <value caption="Interrupt 47 will initiate a DMA transfer" name="" value="0x2f" />
         <value caption="Interrupt 46 will initiate a DMA transfer" name="" value="0x2e" />
         <value caption="Interrupt 45 will initiate a DMA transfer" name="" value="0x2d" />
         <value caption="Interrupt 44 will initiate a DMA transfer" name="" value="0x2c" />
         <value caption="Interrupt 43 will initiate a DMA transfer" name="" value="0x2b" />
         <value caption="Interrupt 42 will initiate a DMA transfer" name="" value="0x2a" />
         <value caption="Interrupt 41 will initiate a DMA transfer" name="" value="0x29" />
         <value caption="Interrupt 40 will initiate a DMA transfer" name="" value="0x28" />
         <value caption="Interrupt 39 will initiate a DMA transfer" name="" value="0x27" />
         <value caption="Interrupt 38 will initiate a DMA transfer" name="" value="0x26" />
         <value caption="Interrupt 37 will initiate a DMA transfer" name="" value="0x25" />
         <value caption="Interrupt 36 will initiate a DMA transfer" name="" value="0x24" />
         <value caption="Interrupt 35 will initiate a DMA transfer" name="" value="0x23" />
         <value caption="Interrupt 34 will initiate a DMA transfer" name="" value="0x22" />
         <value caption="Interrupt 33 will initiate a DMA transfer" name="" value="0x21" />
         <value caption="Interrupt 32 will initiate a DMA transfer" name="" value="0x20" />
         <value caption="Interrupt 31 will initiate a DMA transfer" name="" value="0x1f" />
         <value caption="Interrupt 30 will initiate a DMA transfer" name="" value="0x1e" />
         <value caption="Interrupt 29 will initiate a DMA transfer" name="" value="0x1d" />
         <value caption="Interrupt 28 will initiate a DMA transfer" name="" value="0x1c" />
         <value caption="Interrupt 27 will initiate a DMA transfer" name="" value="0x1b" />
         <value caption="Interrupt 26 will initiate a DMA transfer" name="" value="0x1a" />
         <value caption="Interrupt 25 will initiate a DMA transfer" name="" value="0x19" />
         <value caption="Interrupt 24 will initiate a DMA transfer" name="" value="0x18" />
         <value caption="Interrupt 23 will initiate a DMA transfer" name="" value="0x17" />
         <value caption="Interrupt 22 will initiate a DMA transfer" name="" value="0x16" />
         <value caption="Interrupt 21 will initiate a DMA transfer" name="" value="0x15" />
         <value caption="Interrupt 20 will initiate a DMA transfer" name="" value="0x14" />
         <value caption="Interrupt 19 will initiate a DMA transfer" name="" value="0x13" />
         <value caption="Interrupt 18 will initiate a DMA transfer" name="" value="0x12" />
         <value caption="Interrupt 17 will initiate a DMA transfer" name="" value="0x11" />
         <value caption="Interrupt 16 will initiate a DMA transfer" name="" value="0x10" />
         <value caption="Interrupt 15 will initiate a DMA transfer" name="" value="0xf" />
         <value caption="Interrupt 14 will initiate a DMA transfer" name="" value="0xe" />
         <value caption="Interrupt 13 will initiate a DMA transfer" name="" value="0xd" />
         <value caption="Interrupt 12 will initiate a DMA transfer" name="" value="0xc" />
         <value caption="Interrupt 11 will initiate a DMA transfer" name="" value="0xb" />
         <value caption="Interrupt 10 will initiate a DMA transfer" name="" value="0xa" />
         <value caption="Interrupt 9 will initiate a DMA transfer" name="" value="0x9" />
         <value caption="Interrupt 8 will initiate a DMA transfer" name="" value="0x8" />
         <value caption="Interrupt 7 will initiate a DMA transfer" name="" value="0x7" />
         <value caption="Interrupt 6 will initiate a DMA transfer" name="" value="0x6" />
         <value caption="Interrupt 5 will initiate a DMA transfer" name="" value="0x5" />
         <value caption="Interrupt 4 will initiate a DMA transfer" name="" value="0x4" />
         <value caption="Interrupt 3 will initiate a DMA transfer" name="" value="0x3" />
         <value caption="Interrupt 2 will initiate a DMA transfer" name="" value="0x2" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH3ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 254 will abort any transfers in progress and set CHAIF flag" name="" value="0xfe" />
         <value caption="Interrupt 253 will abort any transfers in progress and set CHAIF flag" name="" value="0xfd" />
         <value caption="Interrupt 252 will abort any transfers in progress and set CHAIF flag" name="" value="0xfc" />
         <value caption="Interrupt 251 will abort any transfers in progress and set CHAIF flag" name="" value="0xfb" />
         <value caption="Interrupt 250 will abort any transfers in progress and set CHAIF flag" name="" value="0xfa" />
         <value caption="Interrupt 249 will abort any transfers in progress and set CHAIF flag" name="" value="0xf9" />
         <value caption="Interrupt 248 will abort any transfers in progress and set CHAIF flag" name="" value="0xf8" />
         <value caption="Interrupt 247 will abort any transfers in progress and set CHAIF flag" name="" value="0xf7" />
         <value caption="Interrupt 246 will abort any transfers in progress and set CHAIF flag" name="" value="0xf6" />
         <value caption="Interrupt 245 will abort any transfers in progress and set CHAIF flag" name="" value="0xf5" />
         <value caption="Interrupt 244 will abort any transfers in progress and set CHAIF flag" name="" value="0xf4" />
         <value caption="Interrupt 243 will abort any transfers in progress and set CHAIF flag" name="" value="0xf3" />
         <value caption="Interrupt 242 will abort any transfers in progress and set CHAIF flag" name="" value="0xf2" />
         <value caption="Interrupt 241 will abort any transfers in progress and set CHAIF flag" name="" value="0xf1" />
         <value caption="Interrupt 240 will abort any transfers in progress and set CHAIF flag" name="" value="0xf0" />
         <value caption="Interrupt 239 will abort any transfers in progress and set CHAIF flag" name="" value="0xef" />
         <value caption="Interrupt 238 will abort any transfers in progress and set CHAIF flag" name="" value="0xee" />
         <value caption="Interrupt 237 will abort any transfers in progress and set CHAIF flag" name="" value="0xed" />
         <value caption="Interrupt 236 will abort any transfers in progress and set CHAIF flag" name="" value="0xec" />
         <value caption="Interrupt 235 will abort any transfers in progress and set CHAIF flag" name="" value="0xeb" />
         <value caption="Interrupt 234 will abort any transfers in progress and set CHAIF flag" name="" value="0xea" />
         <value caption="Interrupt 233 will abort any transfers in progress and set CHAIF flag" name="" value="0xe9" />
         <value caption="Interrupt 232 will abort any transfers in progress and set CHAIF flag" name="" value="0xe8" />
         <value caption="Interrupt 231 will abort any transfers in progress and set CHAIF flag" name="" value="0xe7" />
         <value caption="Interrupt 230 will abort any transfers in progress and set CHAIF flag" name="" value="0xe6" />
         <value caption="Interrupt 229 will abort any transfers in progress and set CHAIF flag" name="" value="0xe5" />
         <value caption="Interrupt 228 will abort any transfers in progress and set CHAIF flag" name="" value="0xe4" />
         <value caption="Interrupt 227 will abort any transfers in progress and set CHAIF flag" name="" value="0xe3" />
         <value caption="Interrupt 226 will abort any transfers in progress and set CHAIF flag" name="" value="0xe2" />
         <value caption="Interrupt 225 will abort any transfers in progress and set CHAIF flag" name="" value="0xe1" />
         <value caption="Interrupt 224 will abort any transfers in progress and set CHAIF flag" name="" value="0xe0" />
         <value caption="Interrupt 223 will abort any transfers in progress and set CHAIF flag" name="" value="0xdf" />
         <value caption="Interrupt 222 will abort any transfers in progress and set CHAIF flag" name="" value="0xde" />
         <value caption="Interrupt 221 will abort any transfers in progress and set CHAIF flag" name="" value="0xdd" />
         <value caption="Interrupt 220 will abort any transfers in progress and set CHAIF flag" name="" value="0xdc" />
         <value caption="Interrupt 219 will abort any transfers in progress and set CHAIF flag" name="" value="0xdb" />
         <value caption="Interrupt 218 will abort any transfers in progress and set CHAIF flag" name="" value="0xda" />
         <value caption="Interrupt 217 will abort any transfers in progress and set CHAIF flag" name="" value="0xd9" />
         <value caption="Interrupt 216 will abort any transfers in progress and set CHAIF flag" name="" value="0xd8" />
         <value caption="Interrupt 215 will abort any transfers in progress and set CHAIF flag" name="" value="0xd7" />
         <value caption="Interrupt 214 will abort any transfers in progress and set CHAIF flag" name="" value="0xd6" />
         <value caption="Interrupt 213 will abort any transfers in progress and set CHAIF flag" name="" value="0xd5" />
         <value caption="Interrupt 212 will abort any transfers in progress and set CHAIF flag" name="" value="0xd4" />
         <value caption="Interrupt 211 will abort any transfers in progress and set CHAIF flag" name="" value="0xd3" />
         <value caption="Interrupt 210 will abort any transfers in progress and set CHAIF flag" name="" value="0xd2" />
         <value caption="Interrupt 209 will abort any transfers in progress and set CHAIF flag" name="" value="0xd1" />
         <value caption="Interrupt 208 will abort any transfers in progress and set CHAIF flag" name="" value="0xd0" />
         <value caption="Interrupt 207 will abort any transfers in progress and set CHAIF flag" name="" value="0xcf" />
         <value caption="Interrupt 206 will abort any transfers in progress and set CHAIF flag" name="" value="0xce" />
         <value caption="Interrupt 205 will abort any transfers in progress and set CHAIF flag" name="" value="0xcd" />
         <value caption="Interrupt 204 will abort any transfers in progress and set CHAIF flag" name="" value="0xcc" />
         <value caption="Interrupt 203 will abort any transfers in progress and set CHAIF flag" name="" value="0xcb" />
         <value caption="Interrupt 202 will abort any transfers in progress and set CHAIF flag" name="" value="0xca" />
         <value caption="Interrupt 201 will abort any transfers in progress and set CHAIF flag" name="" value="0xc9" />
         <value caption="Interrupt 200 will abort any transfers in progress and set CHAIF flag" name="" value="0xc8" />
         <value caption="Interrupt 199 will abort any transfers in progress and set CHAIF flag" name="" value="0xc7" />
         <value caption="Interrupt 198 will abort any transfers in progress and set CHAIF flag" name="" value="0xc6" />
         <value caption="Interrupt 197 will abort any transfers in progress and set CHAIF flag" name="" value="0xc5" />
         <value caption="Interrupt 196 will abort any transfers in progress and set CHAIF flag" name="" value="0xc4" />
         <value caption="Interrupt 195 will abort any transfers in progress and set CHAIF flag" name="" value="0xc3" />
         <value caption="Interrupt 194 will abort any transfers in progress and set CHAIF flag" name="" value="0xc2" />
         <value caption="Interrupt 193 will abort any transfers in progress and set CHAIF flag" name="" value="0xc1" />
         <value caption="Interrupt 192 will abort any transfers in progress and set CHAIF flag" name="" value="0xc0" />
         <value caption="Interrupt 191 will abort any transfers in progress and set CHAIF flag" name="" value="0xbf" />
         <value caption="Interrupt 190 will abort any transfers in progress and set CHAIF flag" name="" value="0xbe" />
         <value caption="Interrupt 189 will abort any transfers in progress and set CHAIF flag" name="" value="0xbd" />
         <value caption="Interrupt 188 will abort any transfers in progress and set CHAIF flag" name="" value="0xbc" />
         <value caption="Interrupt 187 will abort any transfers in progress and set CHAIF flag" name="" value="0xbb" />
         <value caption="Interrupt 186 will abort any transfers in progress and set CHAIF flag" name="" value="0xba" />
         <value caption="Interrupt 185 will abort any transfers in progress and set CHAIF flag" name="" value="0xb9" />
         <value caption="Interrupt 184 will abort any transfers in progress and set CHAIF flag" name="" value="0xb8" />
         <value caption="Interrupt 183 will abort any transfers in progress and set CHAIF flag" name="" value="0xb7" />
         <value caption="Interrupt 182 will abort any transfers in progress and set CHAIF flag" name="" value="0xb6" />
         <value caption="Interrupt 181 will abort any transfers in progress and set CHAIF flag" name="" value="0xb5" />
         <value caption="Interrupt 180 will abort any transfers in progress and set CHAIF flag" name="" value="0xb4" />
         <value caption="Interrupt 179 will abort any transfers in progress and set CHAIF flag" name="" value="0xb3" />
         <value caption="Interrupt 178 will abort any transfers in progress and set CHAIF flag" name="" value="0xb2" />
         <value caption="Interrupt 177 will abort any transfers in progress and set CHAIF flag" name="" value="0xb1" />
         <value caption="Interrupt 176 will abort any transfers in progress and set CHAIF flag" name="" value="0xb0" />
         <value caption="Interrupt 175 will abort any transfers in progress and set CHAIF flag" name="" value="0xaf" />
         <value caption="Interrupt 174 will abort any transfers in progress and set CHAIF flag" name="" value="0xae" />
         <value caption="Interrupt 173 will abort any transfers in progress and set CHAIF flag" name="" value="0xad" />
         <value caption="Interrupt 172 will abort any transfers in progress and set CHAIF flag" name="" value="0xac" />
         <value caption="Interrupt 171 will abort any transfers in progress and set CHAIF flag" name="" value="0xab" />
         <value caption="Interrupt 170 will abort any transfers in progress and set CHAIF flag" name="" value="0xaa" />
         <value caption="Interrupt 169 will abort any transfers in progress and set CHAIF flag" name="" value="0xa9" />
         <value caption="Interrupt 168 will abort any transfers in progress and set CHAIF flag" name="" value="0xa8" />
         <value caption="Interrupt 167 will abort any transfers in progress and set CHAIF flag" name="" value="0xa7" />
         <value caption="Interrupt 166 will abort any transfers in progress and set CHAIF flag" name="" value="0xa6" />
         <value caption="Interrupt 165 will abort any transfers in progress and set CHAIF flag" name="" value="0xa5" />
         <value caption="Interrupt 164 will abort any transfers in progress and set CHAIF flag" name="" value="0xa4" />
         <value caption="Interrupt 163 will abort any transfers in progress and set CHAIF flag" name="" value="0xa3" />
         <value caption="Interrupt 162 will abort any transfers in progress and set CHAIF flag" name="" value="0xa2" />
         <value caption="Interrupt 161 will abort any transfers in progress and set CHAIF flag" name="" value="0xa1" />
         <value caption="Interrupt 160 will abort any transfers in progress and set CHAIF flag" name="" value="0xa0" />
         <value caption="Interrupt 159 will abort any transfers in progress and set CHAIF flag" name="" value="0x9f" />
         <value caption="Interrupt 158 will abort any transfers in progress and set CHAIF flag" name="" value="0x9e" />
         <value caption="Interrupt 157 will abort any transfers in progress and set CHAIF flag" name="" value="0x9d" />
         <value caption="Interrupt 156 will abort any transfers in progress and set CHAIF flag" name="" value="0x9c" />
         <value caption="Interrupt 155 will abort any transfers in progress and set CHAIF flag" name="" value="0x9b" />
         <value caption="Interrupt 154 will abort any transfers in progress and set CHAIF flag" name="" value="0x9a" />
         <value caption="Interrupt 153 will abort any transfers in progress and set CHAIF flag" name="" value="0x99" />
         <value caption="Interrupt 152 will abort any transfers in progress and set CHAIF flag" name="" value="0x98" />
         <value caption="Interrupt 151 will abort any transfers in progress and set CHAIF flag" name="" value="0x97" />
         <value caption="Interrupt 150 will abort any transfers in progress and set CHAIF flag" name="" value="0x96" />
         <value caption="Interrupt 149 will abort any transfers in progress and set CHAIF flag" name="" value="0x95" />
         <value caption="Interrupt 148 will abort any transfers in progress and set CHAIF flag" name="" value="0x94" />
         <value caption="Interrupt 147 will abort any transfers in progress and set CHAIF flag" name="" value="0x93" />
         <value caption="Interrupt 146 will abort any transfers in progress and set CHAIF flag" name="" value="0x92" />
         <value caption="Interrupt 145 will abort any transfers in progress and set CHAIF flag" name="" value="0x91" />
         <value caption="Interrupt 144 will abort any transfers in progress and set CHAIF flag" name="" value="0x90" />
         <value caption="Interrupt 143 will abort any transfers in progress and set CHAIF flag" name="" value="0x8f" />
         <value caption="Interrupt 142 will abort any transfers in progress and set CHAIF flag" name="" value="0x8e" />
         <value caption="Interrupt 141 will abort any transfers in progress and set CHAIF flag" name="" value="0x8d" />
         <value caption="Interrupt 140 will abort any transfers in progress and set CHAIF flag" name="" value="0x8c" />
         <value caption="Interrupt 139 will abort any transfers in progress and set CHAIF flag" name="" value="0x8b" />
         <value caption="Interrupt 138 will abort any transfers in progress and set CHAIF flag" name="" value="0x8a" />
         <value caption="Interrupt 137 will abort any transfers in progress and set CHAIF flag" name="" value="0x89" />
         <value caption="Interrupt 136 will abort any transfers in progress and set CHAIF flag" name="" value="0x88" />
         <value caption="Interrupt 135 will abort any transfers in progress and set CHAIF flag" name="" value="0x87" />
         <value caption="Interrupt 134 will abort any transfers in progress and set CHAIF flag" name="" value="0x86" />
         <value caption="Interrupt 133 will abort any transfers in progress and set CHAIF flag" name="" value="0x85" />
         <value caption="Interrupt 132 will abort any transfers in progress and set CHAIF flag" name="" value="0x84" />
         <value caption="Interrupt 131 will abort any transfers in progress and set CHAIF flag" name="" value="0x83" />
         <value caption="Interrupt 130 will abort any transfers in progress and set CHAIF flag" name="" value="0x82" />
         <value caption="Interrupt 129 will abort any transfers in progress and set CHAIF flag" name="" value="0x81" />
         <value caption="Interrupt 128 will abort any transfers in progress and set CHAIF flag" name="" value="0x80" />
         <value caption="Interrupt 127 will abort any transfers in progress and set CHAIF flag" name="" value="0x7f" />
         <value caption="Interrupt 126 will abort any transfers in progress and set CHAIF flag" name="" value="0x7e" />
         <value caption="Interrupt 125 will abort any transfers in progress and set CHAIF flag" name="" value="0x7d" />
         <value caption="Interrupt 124 will abort any transfers in progress and set CHAIF flag" name="" value="0x7c" />
         <value caption="Interrupt 123 will abort any transfers in progress and set CHAIF flag" name="" value="0x7b" />
         <value caption="Interrupt 122 will abort any transfers in progress and set CHAIF flag" name="" value="0x7a" />
         <value caption="Interrupt 121 will abort any transfers in progress and set CHAIF flag" name="" value="0x79" />
         <value caption="Interrupt 120 will abort any transfers in progress and set CHAIF flag" name="" value="0x78" />
         <value caption="Interrupt 119 will abort any transfers in progress and set CHAIF flag" name="" value="0x77" />
         <value caption="Interrupt 118 will abort any transfers in progress and set CHAIF flag" name="" value="0x76" />
         <value caption="Interrupt 117 will abort any transfers in progress and set CHAIF flag" name="" value="0x75" />
         <value caption="Interrupt 116 will abort any transfers in progress and set CHAIF flag" name="" value="0x74" />
         <value caption="Interrupt 115 will abort any transfers in progress and set CHAIF flag" name="" value="0x73" />
         <value caption="Interrupt 114 will abort any transfers in progress and set CHAIF flag" name="" value="0x72" />
         <value caption="Interrupt 113 will abort any transfers in progress and set CHAIF flag" name="" value="0x71" />
         <value caption="Interrupt 112 will abort any transfers in progress and set CHAIF flag" name="" value="0x70" />
         <value caption="Interrupt 111 will abort any transfers in progress and set CHAIF flag" name="" value="0x6f" />
         <value caption="Interrupt 110 will abort any transfers in progress and set CHAIF flag" name="" value="0x6e" />
         <value caption="Interrupt 109 will abort any transfers in progress and set CHAIF flag" name="" value="0x6d" />
         <value caption="Interrupt 108 will abort any transfers in progress and set CHAIF flag" name="" value="0x6c" />
         <value caption="Interrupt 107 will abort any transfers in progress and set CHAIF flag" name="" value="0x6b" />
         <value caption="Interrupt 106 will abort any transfers in progress and set CHAIF flag" name="" value="0x6a" />
         <value caption="Interrupt 105 will abort any transfers in progress and set CHAIF flag" name="" value="0x69" />
         <value caption="Interrupt 104 will abort any transfers in progress and set CHAIF flag" name="" value="0x68" />
         <value caption="Interrupt 103 will abort any transfers in progress and set CHAIF flag" name="" value="0x67" />
         <value caption="Interrupt 102 will abort any transfers in progress and set CHAIF flag" name="" value="0x66" />
         <value caption="Interrupt 101 will abort any transfers in progress and set CHAIF flag" name="" value="0x65" />
         <value caption="Interrupt 100 will abort any transfers in progress and set CHAIF flag" name="" value="0x64" />
         <value caption="Interrupt 99 will abort any transfers in progress and set CHAIF flag" name="" value="0x63" />
         <value caption="Interrupt 98 will abort any transfers in progress and set CHAIF flag" name="" value="0x62" />
         <value caption="Interrupt 97 will abort any transfers in progress and set CHAIF flag" name="" value="0x61" />
         <value caption="Interrupt 96 will abort any transfers in progress and set CHAIF flag" name="" value="0x60" />
         <value caption="Interrupt 95 will abort any transfers in progress and set CHAIF flag" name="" value="0x5f" />
         <value caption="Interrupt 94 will abort any transfers in progress and set CHAIF flag" name="" value="0x5e" />
         <value caption="Interrupt 93 will abort any transfers in progress and set CHAIF flag" name="" value="0x5d" />
         <value caption="Interrupt 92 will abort any transfers in progress and set CHAIF flag" name="" value="0x5c" />
         <value caption="Interrupt 91 will abort any transfers in progress and set CHAIF flag" name="" value="0x5b" />
         <value caption="Interrupt 90 will abort any transfers in progress and set CHAIF flag" name="" value="0x5a" />
         <value caption="Interrupt 89 will abort any transfers in progress and set CHAIF flag" name="" value="0x59" />
         <value caption="Interrupt 88 will abort any transfers in progress and set CHAIF flag" name="" value="0x58" />
         <value caption="Interrupt 87 will abort any transfers in progress and set CHAIF flag" name="" value="0x57" />
         <value caption="Interrupt 86 will abort any transfers in progress and set CHAIF flag" name="" value="0x56" />
         <value caption="Interrupt 85 will abort any transfers in progress and set CHAIF flag" name="" value="0x55" />
         <value caption="Interrupt 84 will abort any transfers in progress and set CHAIF flag" name="" value="0x54" />
         <value caption="Interrupt 83 will abort any transfers in progress and set CHAIF flag" name="" value="0x53" />
         <value caption="Interrupt 82 will abort any transfers in progress and set CHAIF flag" name="" value="0x52" />
         <value caption="Interrupt 81 will abort any transfers in progress and set CHAIF flag" name="" value="0x51" />
         <value caption="Interrupt 80 will abort any transfers in progress and set CHAIF flag" name="" value="0x50" />
         <value caption="Interrupt 79 will abort any transfers in progress and set CHAIF flag" name="" value="0x4f" />
         <value caption="Interrupt 78 will abort any transfers in progress and set CHAIF flag" name="" value="0x4e" />
         <value caption="Interrupt 77 will abort any transfers in progress and set CHAIF flag" name="" value="0x4d" />
         <value caption="Interrupt 76 will abort any transfers in progress and set CHAIF flag" name="" value="0x4c" />
         <value caption="Interrupt 75 will abort any transfers in progress and set CHAIF flag" name="" value="0x4b" />
         <value caption="Interrupt 74 will abort any transfers in progress and set CHAIF flag" name="" value="0x4a" />
         <value caption="Interrupt 73 will abort any transfers in progress and set CHAIF flag" name="" value="0x49" />
         <value caption="Interrupt 72 will abort any transfers in progress and set CHAIF flag" name="" value="0x48" />
         <value caption="Interrupt 71 will abort any transfers in progress and set CHAIF flag" name="" value="0x47" />
         <value caption="Interrupt 70 will abort any transfers in progress and set CHAIF flag" name="" value="0x46" />
         <value caption="Interrupt 69 will abort any transfers in progress and set CHAIF flag" name="" value="0x45" />
         <value caption="Interrupt 68 will abort any transfers in progress and set CHAIF flag" name="" value="0x44" />
         <value caption="Interrupt 67 will abort any transfers in progress and set CHAIF flag" name="" value="0x43" />
         <value caption="Interrupt 66 will abort any transfers in progress and set CHAIF flag" name="" value="0x42" />
         <value caption="Interrupt 65 will abort any transfers in progress and set CHAIF flag" name="" value="0x41" />
         <value caption="Interrupt 64 will abort any transfers in progress and set CHAIF flag" name="" value="0x40" />
         <value caption="Interrupt 63 will abort any transfers in progress and set CHAIF flag" name="" value="0x3f" />
         <value caption="Interrupt 62 will abort any transfers in progress and set CHAIF flag" name="" value="0x3e" />
         <value caption="Interrupt 61 will abort any transfers in progress and set CHAIF flag" name="" value="0x3d" />
         <value caption="Interrupt 60 will abort any transfers in progress and set CHAIF flag" name="" value="0x3c" />
         <value caption="Interrupt 59 will abort any transfers in progress and set CHAIF flag" name="" value="0x3b" />
         <value caption="Interrupt 58 will abort any transfers in progress and set CHAIF flag" name="" value="0x3a" />
         <value caption="Interrupt 57 will abort any transfers in progress and set CHAIF flag" name="" value="0x39" />
         <value caption="Interrupt 56 will abort any transfers in progress and set CHAIF flag" name="" value="0x38" />
         <value caption="Interrupt 55 will abort any transfers in progress and set CHAIF flag" name="" value="0x37" />
         <value caption="Interrupt 54 will abort any transfers in progress and set CHAIF flag" name="" value="0x36" />
         <value caption="Interrupt 53 will abort any transfers in progress and set CHAIF flag" name="" value="0x35" />
         <value caption="Interrupt 52 will abort any transfers in progress and set CHAIF flag" name="" value="0x34" />
         <value caption="Interrupt 51 will abort any transfers in progress and set CHAIF flag" name="" value="0x33" />
         <value caption="Interrupt 50 will abort any transfers in progress and set CHAIF flag" name="" value="0x32" />
         <value caption="Interrupt 49 will abort any transfers in progress and set CHAIF flag" name="" value="0x31" />
         <value caption="Interrupt 48 will abort any transfers in progress and set CHAIF flag" name="" value="0x30" />
         <value caption="Interrupt 47 will abort any transfers in progress and set CHAIF flag" name="" value="0x2f" />
         <value caption="Interrupt 46 will abort any transfers in progress and set CHAIF flag" name="" value="0x2e" />
         <value caption="Interrupt 45 will abort any transfers in progress and set CHAIF flag" name="" value="0x2d" />
         <value caption="Interrupt 44 will abort any transfers in progress and set CHAIF flag" name="" value="0x2c" />
         <value caption="Interrupt 43 will abort any transfers in progress and set CHAIF flag" name="" value="0x2b" />
         <value caption="Interrupt 42 will abort any transfers in progress and set CHAIF flag" name="" value="0x2a" />
         <value caption="Interrupt 41 will abort any transfers in progress and set CHAIF flag" name="" value="0x29" />
         <value caption="Interrupt 40 will abort any transfers in progress and set CHAIF flag" name="" value="0x28" />
         <value caption="Interrupt 39 will abort any transfers in progress and set CHAIF flag" name="" value="0x27" />
         <value caption="Interrupt 38 will abort any transfers in progress and set CHAIF flag" name="" value="0x26" />
         <value caption="Interrupt 37 will abort any transfers in progress and set CHAIF flag" name="" value="0x25" />
         <value caption="Interrupt 36 will abort any transfers in progress and set CHAIF flag" name="" value="0x24" />
         <value caption="Interrupt 35 will abort any transfers in progress and set CHAIF flag" name="" value="0x23" />
         <value caption="Interrupt 34 will abort any transfers in progress and set CHAIF flag" name="" value="0x22" />
         <value caption="Interrupt 33 will abort any transfers in progress and set CHAIF flag" name="" value="0x21" />
         <value caption="Interrupt 32 will abort any transfers in progress and set CHAIF flag" name="" value="0x20" />
         <value caption="Interrupt 31 will abort any transfers in progress and set CHAIF flag" name="" value="0x1f" />
         <value caption="Interrupt 30 will abort any transfers in progress and set CHAIF flag" name="" value="0x1e" />
         <value caption="Interrupt 29 will abort any transfers in progress and set CHAIF flag" name="" value="0x1d" />
         <value caption="Interrupt 28 will abort any transfers in progress and set CHAIF flag" name="" value="0x1c" />
         <value caption="Interrupt 27 will abort any transfers in progress and set CHAIF flag" name="" value="0x1b" />
         <value caption="Interrupt 26 will abort any transfers in progress and set CHAIF flag" name="" value="0x1a" />
         <value caption="Interrupt 25 will abort any transfers in progress and set CHAIF flag" name="" value="0x19" />
         <value caption="Interrupt 24 will abort any transfers in progress and set CHAIF flag" name="" value="0x18" />
         <value caption="Interrupt 23 will abort any transfers in progress and set CHAIF flag" name="" value="0x17" />
         <value caption="Interrupt 22 will abort any transfers in progress and set CHAIF flag" name="" value="0x16" />
         <value caption="Interrupt 21 will abort any transfers in progress and set CHAIF flag" name="" value="0x15" />
         <value caption="Interrupt 20 will abort any transfers in progress and set CHAIF flag" name="" value="0x14" />
         <value caption="Interrupt 19 will abort any transfers in progress and set CHAIF flag" name="" value="0x13" />
         <value caption="Interrupt 18 will abort any transfers in progress and set CHAIF flag" name="" value="0x12" />
         <value caption="Interrupt 17 will abort any transfers in progress and set CHAIF flag" name="" value="0x11" />
         <value caption="Interrupt 16 will abort any transfers in progress and set CHAIF flag" name="" value="0x10" />
         <value caption="Interrupt 15 will abort any transfers in progress and set CHAIF flag" name="" value="0xf" />
         <value caption="Interrupt 14 will abort any transfers in progress and set CHAIF flag" name="" value="0xe" />
         <value caption="Interrupt 13 will abort any transfers in progress and set CHAIF flag" name="" value="0xd" />
         <value caption="Interrupt 12 will abort any transfers in progress and set CHAIF flag" name="" value="0xc" />
         <value caption="Interrupt 11 will abort any transfers in progress and set CHAIF flag" name="" value="0xb" />
         <value caption="Interrupt 10 will abort any transfers in progress and set CHAIF flag" name="" value="0xa" />
         <value caption="Interrupt 9 will abort any transfers in progress and set CHAIF flag" name="" value="0x9" />
         <value caption="Interrupt 8 will abort any transfers in progress and set CHAIF flag" name="" value="0x8" />
         <value caption="Interrupt 7 will abort any transfers in progress and set CHAIF flag" name="" value="0x7" />
         <value caption="Interrupt 6 will abort any transfers in progress and set CHAIF flag" name="" value="0x6" />
         <value caption="Interrupt 5 will abort any transfers in progress and set CHAIF flag" name="" value="0x5" />
         <value caption="Interrupt 4 will abort any transfers in progress and set CHAIF flag" name="" value="0x4" />
         <value caption="Interrupt 3 will abort any transfers in progress and set CHAIF flag" name="" value="0x3" />
         <value caption="Interrupt 2 will abort any transfers in progress and set CHAIF flag" name="" value="0x2" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH0INT__CHERIF">
         <value caption="A channel address error has been detected. Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH0INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH0INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH0INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred) or a pattern match event occurs" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH0INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH0INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH0INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH0INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH0INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH0INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH0INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH0INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH0INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH0INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH0INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH0INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH1INT__CHERIF">
         <value caption="A channel address error has been detected. Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH1INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH1INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH1INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred) or a pattern match event occurs" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH1INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH1INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH1INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH1INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH1INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH1INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH1INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH1INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH1INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH1INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH1INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH1INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH2INT__CHERIF">
         <value caption="A channel address error has been detected. Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH2INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH2INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH2INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred) or a pattern match event occurs" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH2INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH2INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH2INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH2INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH2INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH2INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH2INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH2INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH2INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH2INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH2INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH2INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH3INT__CHERIF">
         <value caption="A channel address error has been detected. Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH3INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH3INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH3INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred) or a pattern match event occurs" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH3INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH3INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH3INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH3INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH3INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH3INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH3INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH3INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH3INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH3INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH3INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH3INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Start Address bits" name="DCH0SSA__CHSSA">
         <value caption="Physical start address 0x00000000" name="" value="0x0" />
         <value caption="Physical start address 0x00000001" name="" value="0x1" />
         <value caption="Physical start address 0x00000002" name="" value="0x2" />
         <value caption="Physical start address 0xffffffff" name="" value="0xFFFFFFFF" />
      </value-group>
      <value-group caption="Channel Source Start Address bits" name="DCH1SSA__CHSSA">
         <value caption="Physical start address 0x00000000" name="" value="0x0" />
         <value caption="Physical start address 0x00000001" name="" value="0x1" />
         <value caption="Physical start address 0x00000002" name="" value="0x2" />
         <value caption="Physical start address 0xffffffff" name="" value="0xFFFFFFFF" />
      </value-group>
      <value-group caption="Channel Source Start Address bits" name="DCH2SSA__CHSSA">
         <value caption="Physical start address 0x00000000" name="" value="0x0" />
         <value caption="Physical start address 0x00000001" name="" value="0x1" />
         <value caption="Physical start address 0x00000002" name="" value="0x2" />
         <value caption="Physical start address 0xffffffff" name="" value="0xFFFFFFFF" />
      </value-group>
      <value-group caption="Channel Source Start Address bits" name="DCH3SSA__CHSSA">
         <value caption="Physical start address 0x00000000" name="" value="0x0" />
         <value caption="Physical start address 0x00000001" name="" value="0x1" />
         <value caption="Physical start address 0x00000002" name="" value="0x2" />
         <value caption="Physical start address 0xffffffff" name="" value="0xFFFFFFFF" />
      </value-group>
      <value-group caption="Channel Destination Start Address bits" name="DCH0DSA__CHDSA">
         <value caption="Physical start address 0x00000000" name="" value="0x0" />
         <value caption="Physical start address 0x00000001" name="" value="0x1" />
         <value caption="Physical start address 0x00000002" name="" value="0x2" />
         <value caption="Physical start address 0xffffffff" name="" value="0xFFFFFFFF" />
      </value-group>
      <value-group caption="Channel Destination Start Address bits" name="DCH1DSA__CHDSA">
         <value caption="Physical start address 0x00000000" name="" value="0x0" />
         <value caption="Physical start address 0x00000001" name="" value="0x1" />
         <value caption="Physical start address 0x00000002" name="" value="0x2" />
         <value caption="Physical start address 0xffffffff" name="" value="0xFFFFFFFF" />
      </value-group>
      <value-group caption="Channel Destination Start Address bits" name="DCH2DSA__CHDSA">
         <value caption="Physical start address 0x00000000" name="" value="0x0" />
         <value caption="Physical start address 0x00000001" name="" value="0x1" />
         <value caption="Physical start address 0x00000002" name="" value="0x2" />
         <value caption="Physical start address 0xffffffff" name="" value="0xFFFFFFFF" />
      </value-group>
      <value-group caption="Channel Destination Start Address bits" name="DCH3DSA__CHDSA">
         <value caption="Physical start address 0x00000000" name="" value="0x0" />
         <value caption="Physical start address 0x00000001" name="" value="0x1" />
         <value caption="Physical start address 0x00000002" name="" value="0x2" />
         <value caption="Physical start address 0xffffffff" name="" value="0xFFFFFFFF" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH0SSIZ__CHSSIZ">
         <value caption="65535 byte source size" name="" value="0xffff" />
         <value caption="65534 byte source size" name="" value="0xfffe" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH1SSIZ__CHSSIZ">
         <value caption="65535 byte source size" name="" value="0xffff" />
         <value caption="65534 byte source size" name="" value="0xfffe" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH2SSIZ__CHSSIZ">
         <value caption="65535 byte source size" name="" value="0xffff" />
         <value caption="65534 byte source size" name="" value="0xfffe" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH3SSIZ__CHSSIZ">
         <value caption="65535 byte source size" name="" value="0xffff" />
         <value caption="65534 byte source size" name="" value="0xfffe" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH0DSIZ__CHDSIZ">
         <value caption="65535 byte destination size" name="" value="0xffff" />
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH1DSIZ__CHDSIZ">
         <value caption="65535 byte destination size" name="" value="0xffff" />
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH2DSIZ__CHDSIZ">
         <value caption="65535 byte destination size" name="" value="0xffff" />
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH3DSIZ__CHDSIZ">
         <value caption="65535 byte destination size" name="" value="0xffff" />
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH0SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH1SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH2SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH3SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH0DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH1DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH2DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH3DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH0CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH1CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH2CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH3CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH0CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH1CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH2CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH3CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02922" name="FUSECONFIG" version="">
      <register-group name="FUSECONFIG">
         <register caption="" initval="0xFFFFFFFF" name="FDEVOPT" offset="0x0" rw="RW" size="4">
            <bitfield caption="Secondary Oscillator High Power Enable bit" mask="0x00000008" name="SOSCHP" values="FDEVOPT__SOSCHP" />
            <bitfield caption="Alternate I2C1 Pins Location Enable bit" mask="0x00000010" name="ALTI2C" values="FDEVOPT__ALTI2C" />
            <bitfield caption="USBID pin control" mask="0x00004000" name="FUSBIDIO" values="FDEVOPT__FUSBIDIO" />
            <bitfield caption="VBUS Pin Control" mask="0x00008000" name="FVBUSIO" values="FDEVOPT__FVBUSIO" />
            <bitfield caption="User ID bits" mask="0xFFFF0000" name="USERID" />
         </register>
         <register caption="" initval="0x00000010" name="FICD" offset="0x4" rw="RW" size="4">
            <bitfield caption="JTAG Enable bit" mask="0x00000004" name="JTAGEN" values="FICD__JTAGEN" />
            <bitfield caption="ICE/ICD Communication Channel Selection bits" mask="0x00000018" name="ICS" values="FICD__ICS" />
         </register>
         <register caption="" initval="0xFFFFFFFF" name="FPOR" offset="0x8" rw="RW" size="4">
            <bitfield caption="Brown-out Reset Enable bits" mask="0x00000003" name="BOREN" values="FPOR__BOREN" />
            <bitfield caption="Retention Voltage Regulator Enable bit" mask="0x00000004" name="RETVR" values="FPOR__RETVR" />
            <bitfield caption="Low Power Brown-out Enable bit" mask="0x00000008" name="LPBOREN" values="FPOR__LPBOREN" />
         </register>
         <register caption="" initval="0x000074F3" name="FWDT" offset="0xc" rw="RW" size="4">
            <bitfield caption="Sleep Mode Watchdog Timer Postscale Selection bits" mask="0x0000001F" name="SWDTPS" values="FWDT__SWDTPS" />
            <bitfield caption="Watchdog Timer Window Size bits" mask="0x00000060" name="FWDTWINSZ" values="FWDT__FWDTWINSZ" />
            <bitfield caption="Windowed Watchdog Timer Disable bit" mask="0x00000080" name="WINDIS" values="FWDT__WINDIS" />
            <bitfield caption="Run Mode Watchdog Timer Postscale Selection bits" mask="0x00001F00" name="RWDTPS" values="FWDT__RWDTPS" />
            <bitfield caption="Run Mode Watchdog Timer Clock Source Selection bits" mask="0x00006000" name="RCLKSEL" values="FWDT__RCLKSEL" />
            <bitfield caption="Watchdog Timer Enable bit" mask="0x00008000" name="FWDTEN" values="FWDT__FWDTEN" />
         </register>
         <register caption="" initval="0x0000DFB9" name="FOSCSEL" offset="0x10" rw="RW" size="4">
            <bitfield caption="Oscillator Selection bits" mask="0x00000007" name="FNOSC" values="FOSCSEL__FNOSC" />
            <bitfield caption="System PLL Input Clock Selection bit" mask="0x00000010" name="PLLSRC" values="FOSCSEL__PLLSRC" />
            <bitfield caption="Secondary Oscillator Enable bit" mask="0x00000040" name="SOSCEN" values="FOSCSEL__SOSCEN" />
            <bitfield caption="Two Speed Startup Enable bit" mask="0x00000080" name="IESO" values="FOSCSEL__IESO" />
            <bitfield caption="Primary Oscillator Selection bit" mask="0x00000300" name="POSCMOD" values="FOSCSEL__POSCMOD" />
            <bitfield caption="System Clock on CLKO Pin Enable bit" mask="0x00000400" name="OSCIOFNC" values="FOSCSEL__OSCIOFNC" />
            <bitfield caption="Secondary Oscillator External Clock Enable bit" mask="0x00001000" name="SOSCSEL" values="FOSCSEL__SOSCSEL" />
            <bitfield caption="Clock Switching and Fail-Safe Clock Monitor Enable bits" mask="0x0000C000" name="FCKSM" values="FOSCSEL__FCKSM" />
         </register>
         <register caption="" initval="0xFFFFFFFF" name="FSEC" offset="0x14" rw="RW" size="4">
            <bitfield caption="Code Protection Enable bit" mask="0x80000000" name="CP" values="FSEC__CP" />
         </register>
      </register-group>
      <value-group caption="Secondary Oscillator High Power Enable bit" name="FDEVOPT__SOSCHP">
         <value caption="SOSC oprerates in high power mode" name="ON" value="0x0" />
         <value caption="SOSC oprerates in normal power mode." name="OFF" value="0x1" />
      </value-group>
      <value-group caption="Alternate I2C1 Pins Location Enable bit" name="FDEVOPT__ALTI2C">
         <value caption="Alternate I2C1 pins are used" name="ON" value="0x0" />
         <value caption="Primary I2C1 pins are used" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="USBID pin control" name="FDEVOPT__FUSBIDIO">
         <value caption="USBID pin is controlled by the port function" name="ON" value="0x0" />
         <value caption="USBID pin is controlled by the USB module" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="VBUS Pin Control" name="FDEVOPT__FVBUSIO">
         <value caption="VBUS pin is controlled by port function" name="ON" value="0x0" />
         <value caption="VBUS pin is controlled by the USB module" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="Background Debugger Enable bits" name="FICD__DEBUG">
         <value caption="Background debugger is enabled" name="ON" value="0x0" />
         <value caption="Background debugger is disabled" name="OFF" value="0x2" />
      </value-group>
      <value-group caption="JTAG Enable bit" name="FICD__JTAGEN">
         <value caption="JTAG is enabled" name="ON" value="0x1" />
         <value caption="JTAG is disabled" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="ICE/ICD Communication Channel Selection bits" name="FICD__ICS">
         <value caption="Communicate on PGEC1/PGED1" name="PGx1" value="0x3" />
         <value caption="Communicate on PGEC2/PGED2" name="PGx2" value="0x2" />
         <value caption="Communicate on PGEC3/PGED3" name="PGx3" value="0x1" />
         <value caption="Not connected" name="NONE" value="0x0" />
      </value-group>
      <value-group caption="Brown-out Reset Enable bits" name="FPOR__BOREN">
         <value caption="Brown-out Reset enabled in hardware; SBOREN bit disabled" name="BOR3" value="0x3" />
         <value caption="Brown-out Reset enabled only while device active and disabled in Sleep; SBOREN bit disabled" name="BOR2" value="0x2" />
         <value caption="Brown-out Reset controlled with the SBOREN bit setting" name="BOR1" value="0x1" />
         <value caption="Brown-out Reset disabled in hardware; SBOREN bit disabled" name="BOR0" value="0x0" />
      </value-group>
      <value-group caption="Retention Voltage Regulator Enable bit" name="FPOR__RETVR">
         <value caption="Retention regulator is enabled and controlled by RETEN bit during sleep" name="ON" value="0x0" />
         <value caption="Retention regulator is disabled" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="Low Power Brown-out Enable bit" name="FPOR__LPBOREN">
         <value caption="Low power BOR is enabled, when main BOR is disabled" name="ON" value="0x1" />
         <value caption="Low power BOR is disabled" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Sleep Mode Watchdog Timer Postscale Selection bits" name="FWDT__SWDTPS">
         <value caption="1:1" name="PS1" value="0x0" />
         <value caption="1:2" name="PS2" value="0x1" />
         <value caption="1:4" name="PS4" value="0x2" />
         <value caption="1:8" name="PS8" value="0x3" />
         <value caption="1:16" name="PS16" value="0x4" />
         <value caption="1:32" name="PS32" value="0x5" />
         <value caption="1:64" name="PS64" value="0x6" />
         <value caption="1:128" name="PS128" value="0x7" />
         <value caption="1:256" name="PS256" value="0x8" />
         <value caption="1:512" name="PS512" value="0x9" />
         <value caption="1:1024" name="PS1024" value="0xa" />
         <value caption="1:2048" name="PS2048" value="0xb" />
         <value caption="1:4096" name="PS4096" value="0xc" />
         <value caption="1:8192" name="PS8192" value="0xd" />
         <value caption="1:16384" name="PS16384" value="0xe" />
         <value caption="1:32768" name="PS32768" value="0xf" />
         <value caption="1:65536" name="PS65536" value="0x10" />
         <value caption="1:131072" name="PS131072" value="0x11" />
         <value caption="1:262144" name="PS262144" value="0x12" />
         <value caption="1:524288" name="PS524288" value="0x13" />
         <value caption="1:1048576" name="PS1048576" value="0x14" />
      </value-group>
      <value-group caption="Watchdog Timer Window Size bits" name="FWDT__FWDTWINSZ">
         <value caption="Watchdog timer window size is 75%" name="PS75_0" value="0x0" />
         <value caption="Watchdog timer window size is 50%" name="PS50_0" value="0x1" />
         <value caption="Watchdog timer window size is 37.5%" name="PS37_5" value="0x2" />
         <value caption="Watchdog timer window size is 25%" name="PS25_0" value="0x3" />
      </value-group>
      <value-group caption="Windowed Watchdog Timer Disable bit" name="FWDT__WINDIS">
         <value caption="Watchdog timer is in window mode" name="ON" value="0x0" />
         <value caption="Watchdog timer is in non-window mode" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="Run Mode Watchdog Timer Postscale Selection bits" name="FWDT__RWDTPS">
         <value caption="1:1" name="PS1" value="0x0" />
         <value caption="1:2" name="PS2" value="0x1" />
         <value caption="1:4" name="PS4" value="0x2" />
         <value caption="1:8" name="PS8" value="0x3" />
         <value caption="1:16" name="PS16" value="0x4" />
         <value caption="1:32" name="PS32" value="0x5" />
         <value caption="1:64" name="PS64" value="0x6" />
         <value caption="1:128" name="PS128" value="0x7" />
         <value caption="1:256" name="PS256" value="0x8" />
         <value caption="1:512" name="PS512" value="0x9" />
         <value caption="1:1024" name="PS1024" value="0xa" />
         <value caption="1:2048" name="PS2048" value="0xb" />
         <value caption="1:4096" name="PS4096" value="0xc" />
         <value caption="1:8192" name="PS8192" value="0xd" />
         <value caption="1:16384" name="PS16384" value="0xe" />
         <value caption="1:32768" name="PS32768" value="0xf" />
         <value caption="1:65536" name="PS65536" value="0x10" />
         <value caption="1:131072" name="PS131072" value="0x11" />
         <value caption="1:262144" name="PS262144" value="0x12" />
         <value caption="1:524288" name="PS524288" value="0x13" />
         <value caption="1:1048576" name="PS1048576" value="0x14" />
      </value-group>
      <value-group caption="Run Mode Watchdog Timer Clock Source Selection bits" name="FWDT__RCLKSEL">
         <value caption="Clock source is system clock" name="SYSCLK" value="0x0" />
         <value caption="Clock source is FRC oscillator" name="FRC" value="0x2" />
         <value caption="Clock source is LPRC (same as for sleep mode)" name="LPRC" value="0x3" />
      </value-group>
      <value-group caption="Watchdog Timer Enable bit" name="FWDT__FWDTEN">
         <value caption="WDT is enabled" name="ON" value="0x1" />
         <value caption="WDT is disabled" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Oscillator Selection bits" name="FOSCSEL__FNOSC">
         <value caption="Fast RC oscillator (FRC) with divide-by-N" name="FRCDIV" value="0x0" />
         <value caption="Primary or FRC oscillator with PLL" name="PLL" value="0x1" />
         <value caption="Primary oscillator (XT, HS, EC)" name="PRI" value="0x2" />
         <value caption="Low power secondary oscillator (SOSC)" name="SOSC" value="0x4" />
         <value caption="Low power RC oscillator (LPRC)" name="LPRC" value="0x5" />
      </value-group>
      <value-group caption="System PLL Input Clock Selection bit" name="FOSCSEL__PLLSRC">
         <value caption="Primary oscillator is selected as PLL reference input on device reset" name="PRI" value="0x0" />
         <value caption="FRC oscillator is selected as PLL reference input on device reset" name="FRC" value="0x1" />
      </value-group>
      <value-group caption="Secondary Oscillator Enable bit" name="FOSCSEL__SOSCEN">
         <value caption="Secondary oscillator is enabled" name="ON" value="0x1" />
         <value caption="Secondary oscillator is disabled" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Two Speed Startup Enable bit" name="FOSCSEL__IESO">
         <value caption="Two speed startup is enabled" name="ON" value="0x1" />
         <value caption="Two speed startup is disabled" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Primary Oscillator Selection bit" name="FOSCSEL__POSCMOD">
         <value caption="External clock mode is selected" name="EC" value="0x0" />
         <value caption="XT oscillator mode is selected" name="XT" value="0x1" />
         <value caption="HS oscillator mode is selected" name="HS" value="0x2" />
         <value caption="Primary oscillator is disabled" name="OFF" value="0x3" />
      </value-group>
      <value-group caption="System Clock on CLKO Pin Enable bit" name="FOSCSEL__OSCIOFNC">
         <value caption="System clock is connected to CLKO/OSC2 pin" name="ON" value="0x0" />
         <value caption="OSCO pin operates as a normal I/O" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="Secondary Oscillator External Clock Enable bit" name="FOSCSEL__SOSCSEL">
         <value caption="SOSC pins configured for Crystal mode" name="OFF" value="0x1" />
         <value caption="SCLKI pin configured for Digital mode" name="ON" value="0x0" />
      </value-group>
      <value-group caption="Clock Switching and Fail-Safe Clock Monitor Enable bits" name="FOSCSEL__FCKSM">
         <value caption="Clock switching is disabled; Fail-safe clock monitor is disabled" name="CSDCMD" value="0x0" />
         <value caption="Clock switching is enabled; Fail-safe clock monitor is disabled" name="CSECMD" value="0x1" />
         <value caption="Clock switching is disabled; Fail-safe clock monitor is enabled" name="CSDCME" value="0x2" />
         <value caption="Clock switching is enabled; Fail-safe clock monitor is enabled" name="CSECME" value="0x3" />
      </value-group>
      <value-group caption="Code Protection Enable bit" name="FSEC__CP">
         <value caption="Code protection is enabled" name="ON" value="0x0" />
         <value caption="Code protection is disabled" name="OFF" value="0x1" />
      </value-group>
   </module>
   <module caption="" id="02922" name="GPIO" version="">
      <register-group name="GPIO">
         <register caption="" name="RPCON" offset="0xf0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000800" name="IOLOCK" />
         </register>
         <register caption="" name="RPINR1" offset="0x110" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="INT4R" />
         </register>
         <register caption="" name="RPINR2" offset="0x120" rw="RW" size="4">
            <bitfield caption="" mask="0x001F0000" name="ICM1R" />
            <bitfield caption="" mask="0x1F000000" name="ICM2R" />
         </register>
         <register caption="" name="RPINR3" offset="0x130" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="ICM3R" />
            <bitfield caption="" mask="0x00001F00" name="ICM4R" />
         </register>
         <register caption="" name="RPINR5" offset="0x150" rw="RW" size="4">
            <bitfield caption="" mask="0x001F0000" name="OCFAR" />
            <bitfield caption="" mask="0x1F000000" name="OCFBR" />
         </register>
         <register caption="" name="RPINR6" offset="0x160" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="TCKIAR" />
            <bitfield caption="" mask="0x00001F00" name="TCKIBR" />
         </register>
         <register caption="" name="RPINR7" offset="0x170" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="ICM5R" />
            <bitfield caption="" mask="0x00001F00" name="ICM6R" />
            <bitfield caption="" mask="0x001F0000" name="ICM7R" />
            <bitfield caption="" mask="0x1F000000" name="ICM8R" />
         </register>
         <register caption="" name="RPINR8" offset="0x180" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="ICM9R" />
            <bitfield caption="" mask="0x1F000000" name="U3RXR" />
         </register>
         <register caption="" name="RPINR9" offset="0x190" rw="RW" size="4">
            <bitfield caption="" mask="0x001F0000" name="U2RXR" />
            <bitfield caption="" mask="0x1F000000" name="U2CTSR" />
         </register>
         <register caption="" name="RPINR10" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="" mask="0x1F000000" name="U3CTSR" />
         </register>
         <register caption="" name="RPINR11" offset="0x1b0" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="SDI2R" />
            <bitfield caption="" mask="0x00001F00" name="SCK2INR" />
            <bitfield caption="" mask="0x001F0000" name="SS2INR" />
         </register>
         <register caption="" name="RPINR12" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="" mask="0x001F0000" name="CLCINAR" />
            <bitfield caption="" mask="0x1F000000" name="CLCINBR" />
         </register>
         <register caption="" name="RPOR0" offset="0x200" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="RP1R" />
            <bitfield caption="" mask="0x00001F00" name="RP2R" />
            <bitfield caption="" mask="0x001F0000" name="RP3R" />
            <bitfield caption="" mask="0x1F000000" name="RP4R" />
         </register>
         <register caption="" name="RPOR1" offset="0x210" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="RP5R" />
            <bitfield caption="" mask="0x00001F00" name="RP6R" />
            <bitfield caption="" mask="0x001F0000" name="RP7R" />
            <bitfield caption="" mask="0x1F000000" name="RP8R" />
         </register>
         <register caption="" name="RPOR2" offset="0x220" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="RP9R" />
            <bitfield caption="" mask="0x00001F00" name="RP10R" />
            <bitfield caption="" mask="0x001F0000" name="RP11R" />
            <bitfield caption="" mask="0x1F000000" name="RP12R" />
         </register>
         <register caption="" name="RPOR3" offset="0x230" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="RP13R" />
            <bitfield caption="" mask="0x00001F00" name="RP14R" />
            <bitfield caption="" mask="0x001F0000" name="RP15R" />
            <bitfield caption="" mask="0x1F000000" name="RP16R" />
         </register>
         <register caption="" name="RPOR4" offset="0x240" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="RP17R" />
            <bitfield caption="" mask="0x00001F00" name="RP18R" />
            <bitfield caption="" mask="0x001F0000" name="RP19R" />
            <bitfield caption="" mask="0x1F000000" name="RP20R" />
         </register>
         <register caption="" name="RPOR5" offset="0x250" rw="RW" size="4">
            <bitfield caption="" mask="0x0000001F" name="RP21R" />
            <bitfield caption="" mask="0x00001F00" name="RP22R" />
            <bitfield caption="" mask="0x001F0000" name="RP23R" />
            <bitfield caption="" mask="0x1F000000" name="RP24R" />
         </register>
         <register caption="" name="ANSELA" offset="0x2a0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ANSA0" />
            <bitfield caption="" mask="0x00000002" name="ANSA1" />
            <bitfield caption="" mask="0x00000004" name="ANSA2" />
            <bitfield caption="" mask="0x00000008" name="ANSA3" />
            <bitfield caption="" mask="0x00000040" name="ANSA6" />
            <bitfield caption="" mask="0x00000800" name="ANSA11" />
            <bitfield caption="" mask="0x00001000" name="ANSA12" />
            <bitfield caption="" mask="0x00002000" name="ANSA13" />
         </register>
         <register caption="" name="TRISA" offset="0x2b0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="TRISA0" />
            <bitfield caption="" mask="0x00000002" name="TRISA1" />
            <bitfield caption="" mask="0x00000004" name="TRISA2" />
            <bitfield caption="" mask="0x00000008" name="TRISA3" />
            <bitfield caption="" mask="0x00000010" name="TRISA4" />
            <bitfield caption="" mask="0x00000020" name="TRISA5" />
            <bitfield caption="" mask="0x00000040" name="TRISA6" />
            <bitfield caption="" mask="0x00000080" name="TRISA7" />
            <bitfield caption="" mask="0x00000100" name="TRISA8" />
            <bitfield caption="" mask="0x00000200" name="TRISA9" />
            <bitfield caption="" mask="0x00000400" name="TRISA10" />
            <bitfield caption="" mask="0x00000800" name="TRISA11" />
            <bitfield caption="" mask="0x00001000" name="TRISA12" />
            <bitfield caption="" mask="0x00002000" name="TRISA13" />
            <bitfield caption="" mask="0x00004000" name="TRISA14" />
            <bitfield caption="" mask="0x00008000" name="TRISA15" />
         </register>
         <register caption="" name="PORTA" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="RA0" />
            <bitfield caption="" mask="0x00000002" name="RA1" />
            <bitfield caption="" mask="0x00000004" name="RA2" />
            <bitfield caption="" mask="0x00000008" name="RA3" />
            <bitfield caption="" mask="0x00000010" name="RA4" />
            <bitfield caption="" mask="0x00000020" name="RA5" />
            <bitfield caption="" mask="0x00000040" name="RA6" />
            <bitfield caption="" mask="0x00000080" name="RA7" />
            <bitfield caption="" mask="0x00000100" name="RA8" />
            <bitfield caption="" mask="0x00000200" name="RA9" />
            <bitfield caption="" mask="0x00000400" name="RA10" />
            <bitfield caption="" mask="0x00000800" name="RA11" />
            <bitfield caption="" mask="0x00001000" name="RA12" />
            <bitfield caption="" mask="0x00002000" name="RA13" />
            <bitfield caption="" mask="0x00004000" name="RA14" />
            <bitfield caption="" mask="0x00008000" name="RA15" />
         </register>
         <register caption="" name="LATA" offset="0x2d0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="LATA0" />
            <bitfield caption="" mask="0x00000002" name="LATA1" />
            <bitfield caption="" mask="0x00000004" name="LATA2" />
            <bitfield caption="" mask="0x00000008" name="LATA3" />
            <bitfield caption="" mask="0x00000010" name="LATA4" />
            <bitfield caption="" mask="0x00000020" name="LATA5" />
            <bitfield caption="" mask="0x00000040" name="LATA6" />
            <bitfield caption="" mask="0x00000080" name="LATA7" />
            <bitfield caption="" mask="0x00000100" name="LATA8" />
            <bitfield caption="" mask="0x00000200" name="LATA9" />
            <bitfield caption="" mask="0x00000400" name="LATA10" />
            <bitfield caption="" mask="0x00000800" name="LATA11" />
            <bitfield caption="" mask="0x00001000" name="LATA12" />
            <bitfield caption="" mask="0x00002000" name="LATA13" />
            <bitfield caption="" mask="0x00004000" name="LATA14" />
            <bitfield caption="" mask="0x00008000" name="LATA15" />
         </register>
         <register caption="" name="ODCA" offset="0x2e0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ODCA0" />
            <bitfield caption="" mask="0x00000002" name="ODCA1" />
            <bitfield caption="" mask="0x00000004" name="ODCA2" />
            <bitfield caption="" mask="0x00000008" name="ODCA3" />
            <bitfield caption="" mask="0x00000010" name="ODCA4" />
            <bitfield caption="" mask="0x00000020" name="ODCA5" />
            <bitfield caption="" mask="0x00000040" name="ODCA6" />
            <bitfield caption="" mask="0x00000080" name="ODCA7" />
            <bitfield caption="" mask="0x00000100" name="ODCA8" />
            <bitfield caption="" mask="0x00000200" name="ODCA9" />
            <bitfield caption="" mask="0x00000400" name="ODCA10" />
            <bitfield caption="" mask="0x00000800" name="ODCA11" />
            <bitfield caption="" mask="0x00001000" name="ODCA12" />
            <bitfield caption="" mask="0x00002000" name="ODCA13" />
            <bitfield caption="" mask="0x00004000" name="ODCA14" />
            <bitfield caption="" mask="0x00008000" name="ODCA15" />
         </register>
         <register caption="" name="CNPUA" offset="0x2f0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNPUA0" />
            <bitfield caption="" mask="0x00000002" name="CNPUA1" />
            <bitfield caption="" mask="0x00000004" name="CNPUA2" />
            <bitfield caption="" mask="0x00000008" name="CNPUA3" />
            <bitfield caption="" mask="0x00000010" name="CNPUA4" />
            <bitfield caption="" mask="0x00000020" name="CNPUA5" />
            <bitfield caption="" mask="0x00000040" name="CNPUA6" />
            <bitfield caption="" mask="0x00000080" name="CNPUA7" />
            <bitfield caption="" mask="0x00000100" name="CNPUA8" />
            <bitfield caption="" mask="0x00000200" name="CNPUA9" />
            <bitfield caption="" mask="0x00000400" name="CNPUA10" />
            <bitfield caption="" mask="0x00000800" name="CNPUA11" />
            <bitfield caption="" mask="0x00001000" name="CNPUA12" />
            <bitfield caption="" mask="0x00002000" name="CNPUA13" />
            <bitfield caption="" mask="0x00004000" name="CNPUA14" />
            <bitfield caption="" mask="0x00008000" name="CNPUA15" />
         </register>
         <register caption="" name="CNPDA" offset="0x300" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNPDA0" />
            <bitfield caption="" mask="0x00000002" name="CNPDA1" />
            <bitfield caption="" mask="0x00000004" name="CNPDA2" />
            <bitfield caption="" mask="0x00000008" name="CNPDA3" />
            <bitfield caption="" mask="0x00000010" name="CNPDA4" />
            <bitfield caption="" mask="0x00000020" name="CNPDA5" />
            <bitfield caption="" mask="0x00000040" name="CNPDA6" />
            <bitfield caption="" mask="0x00000080" name="CNPDA7" />
            <bitfield caption="" mask="0x00000100" name="CNPDA8" />
            <bitfield caption="" mask="0x00000200" name="CNPD9" />
            <bitfield caption="" mask="0x00000400" name="CNPDA10" />
            <bitfield caption="" mask="0x00000800" name="CNPDA11" />
            <bitfield caption="" mask="0x00001000" name="CNPDA12" />
            <bitfield caption="" mask="0x00002000" name="CNPDA13" />
            <bitfield caption="" mask="0x00004000" name="CNPDA14" />
            <bitfield caption="" mask="0x00008000" name="CNPDA15" />
         </register>
         <register caption="" name="CNCONA" offset="0x310" rw="RW" size="4">
            <bitfield caption="" mask="0x00000400" name="PORT32" />
            <bitfield caption="" mask="0x00000800" name="CNSTYLE" />
            <bitfield caption="" mask="0x00008000" name="ON" />
         </register>
         <register caption="" name="CNEN0A" offset="0x320" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNIE0A0" />
            <bitfield caption="" mask="0x00000002" name="CNIE0A1" />
            <bitfield caption="" mask="0x00000004" name="CNIE0A2" />
            <bitfield caption="" mask="0x00000008" name="CNIE0A3" />
            <bitfield caption="" mask="0x00000010" name="CNIE0A4" />
            <bitfield caption="" mask="0x00000020" name="CNIE0A5" />
            <bitfield caption="" mask="0x00000040" name="CNIE0A6" />
            <bitfield caption="" mask="0x00000080" name="CNIE0A7" />
            <bitfield caption="" mask="0x00000100" name="CNIE0A8" />
            <bitfield caption="" mask="0x00000200" name="CNIE0A9" />
            <bitfield caption="" mask="0x00000400" name="CNIE0A10" />
            <bitfield caption="" mask="0x00000800" name="CNIE0A11" />
            <bitfield caption="" mask="0x00001000" name="CNIE0A12" />
            <bitfield caption="" mask="0x00002000" name="CNIE0A13" />
            <bitfield caption="" mask="0x00004000" name="CNIE0A14" />
            <bitfield caption="" mask="0x00008000" name="CNIE0A15" />
         </register>
         <register caption="" name="CNSTATA" offset="0x330" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNSTATA0" />
            <bitfield caption="" mask="0x00000002" name="CNSTATA1" />
            <bitfield caption="" mask="0x00000004" name="CNSTATA2" />
            <bitfield caption="" mask="0x00000008" name="CNSTATA3" />
            <bitfield caption="" mask="0x00000010" name="CNSTATA4" />
            <bitfield caption="" mask="0x00000020" name="CNSTATA5" />
            <bitfield caption="" mask="0x00000040" name="CNSTATA6" />
            <bitfield caption="" mask="0x00000080" name="CNSTATA7" />
            <bitfield caption="" mask="0x00000100" name="CNSTATA8" />
            <bitfield caption="" mask="0x00000200" name="CNSTATA9" />
            <bitfield caption="" mask="0x00000400" name="CNSTATA10" />
            <bitfield caption="" mask="0x00000800" name="CNSTATA11" />
            <bitfield caption="" mask="0x00001000" name="CNSTATA12" />
            <bitfield caption="" mask="0x00002000" name="CNSTATA13" />
            <bitfield caption="" mask="0x00004000" name="CNSTATA14" />
            <bitfield caption="" mask="0x00008000" name="CNSTATA15" />
         </register>
         <register caption="" name="CNEN1A" offset="0x340" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNIE1A0" />
            <bitfield caption="" mask="0x00000002" name="CNIE1A1" />
            <bitfield caption="" mask="0x00000004" name="CNIE1A2" />
            <bitfield caption="" mask="0x00000008" name="CNIE1A3" />
            <bitfield caption="" mask="0x00000010" name="CNIE1A4" />
            <bitfield caption="" mask="0x00000020" name="CNIE1A5" />
            <bitfield caption="" mask="0x00000040" name="CNIE1A6" />
            <bitfield caption="" mask="0x00000080" name="CNIE1A7" />
            <bitfield caption="" mask="0x00000100" name="CNIE1A8" />
            <bitfield caption="" mask="0x00000200" name="CNIE1A9" />
            <bitfield caption="" mask="0x00000400" name="CNIE1A10" />
            <bitfield caption="" mask="0x00000800" name="CNIE1A11" />
            <bitfield caption="" mask="0x00001000" name="CNIE1A12" />
            <bitfield caption="" mask="0x00002000" name="CNIE1A13" />
            <bitfield caption="" mask="0x00004000" name="CNIE1A14" />
            <bitfield caption="" mask="0x00008000" name="CNIE1A15" />
         </register>
         <register caption="" name="CNFA" offset="0x350" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNFA0" />
            <bitfield caption="" mask="0x00000002" name="CNFA1" />
            <bitfield caption="" mask="0x00000004" name="CNFA2" />
            <bitfield caption="" mask="0x00000008" name="CNFA3" />
            <bitfield caption="" mask="0x00000010" name="CNFA4" />
            <bitfield caption="" mask="0x00000020" name="CNFA5" />
            <bitfield caption="" mask="0x00000040" name="CNFA6" />
            <bitfield caption="" mask="0x00000080" name="CNFA7" />
            <bitfield caption="" mask="0x00000100" name="CNFA8" />
            <bitfield caption="" mask="0x00000200" name="CNFA9" />
            <bitfield caption="" mask="0x00000400" name="CNFA10" />
            <bitfield caption="" mask="0x00000800" name="CNFA11" />
            <bitfield caption="" mask="0x00001000" name="CNFA12" />
            <bitfield caption="" mask="0x00002000" name="CNFA13" />
            <bitfield caption="" mask="0x00004000" name="CNFA14" />
            <bitfield caption="" mask="0x00008000" name="CNFA15" />
         </register>
         <register caption="" name="SR0A" offset="0x360" rw="RW" size="4" />
         <register caption="" name="SR1A" offset="0x370" rw="RW" size="4" />
         <register caption="" name="ANSELB" offset="0x3a0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ANSB0" />
            <bitfield caption="" mask="0x00000002" name="ANSB1" />
            <bitfield caption="" mask="0x00000004" name="ANSB2" />
            <bitfield caption="" mask="0x00000008" name="ANSB3" />
            <bitfield caption="" mask="0x00000010" name="ANSB4" />
            <bitfield caption="" mask="0x00002000" name="ANSB13" />
            <bitfield caption="" mask="0x00004000" name="ANSB14" />
            <bitfield caption="" mask="0x00008000" name="ANSB15" />
         </register>
         <register caption="" name="TRISB" offset="0x3b0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="TRISB0" />
            <bitfield caption="" mask="0x00000002" name="TRISB1" />
            <bitfield caption="" mask="0x00000004" name="TRISB2" />
            <bitfield caption="" mask="0x00000008" name="TRISB3" />
            <bitfield caption="" mask="0x00000010" name="TRISB4" />
            <bitfield caption="" mask="0x00000020" name="TRISB5" />
            <bitfield caption="" mask="0x00000040" name="TRISB6" />
            <bitfield caption="" mask="0x00000080" name="TRISB7" />
            <bitfield caption="" mask="0x00000100" name="TRISB8" />
            <bitfield caption="" mask="0x00000200" name="TRISB9" />
            <bitfield caption="" mask="0x00000400" name="TRISB10" />
            <bitfield caption="" mask="0x00000800" name="TRISB11" />
            <bitfield caption="" mask="0x00002000" name="TRISB13" />
            <bitfield caption="" mask="0x00004000" name="TRISB14" />
            <bitfield caption="" mask="0x00008000" name="TRISB15" />
         </register>
         <register caption="" name="PORTB" offset="0x3c0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="RB0" />
            <bitfield caption="" mask="0x00000002" name="RB1" />
            <bitfield caption="" mask="0x00000004" name="RB2" />
            <bitfield caption="" mask="0x00000008" name="RB3" />
            <bitfield caption="" mask="0x00000010" name="RB4" />
            <bitfield caption="" mask="0x00000020" name="RB5" />
            <bitfield caption="" mask="0x00000040" name="RB6" />
            <bitfield caption="" mask="0x00000080" name="RB7" />
            <bitfield caption="" mask="0x00000100" name="RB8" />
            <bitfield caption="" mask="0x00000200" name="RB9" />
            <bitfield caption="" mask="0x00000400" name="RB10" />
            <bitfield caption="" mask="0x00000800" name="RB11" />
            <bitfield caption="" mask="0x00002000" name="RB13" />
            <bitfield caption="" mask="0x00004000" name="RB14" />
            <bitfield caption="" mask="0x00008000" name="RB15" />
         </register>
         <register caption="" name="LATB" offset="0x3d0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="LATB0" />
            <bitfield caption="" mask="0x00000002" name="LATB1" />
            <bitfield caption="" mask="0x00000004" name="LATB2" />
            <bitfield caption="" mask="0x00000008" name="LATB3" />
            <bitfield caption="" mask="0x00000010" name="LATB4" />
            <bitfield caption="" mask="0x00000020" name="LATB5" />
            <bitfield caption="" mask="0x00000040" name="LATB6" />
            <bitfield caption="" mask="0x00000080" name="LATB7" />
            <bitfield caption="" mask="0x00000100" name="LATB8" />
            <bitfield caption="" mask="0x00000200" name="LATB9" />
            <bitfield caption="" mask="0x00000400" name="LATB10" />
            <bitfield caption="" mask="0x00000800" name="LATB11" />
            <bitfield caption="" mask="0x00002000" name="LATB13" />
            <bitfield caption="" mask="0x00004000" name="LATB14" />
            <bitfield caption="" mask="0x00008000" name="LATB15" />
         </register>
         <register caption="" name="ODCB" offset="0x3e0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ODCB0" />
            <bitfield caption="" mask="0x00000002" name="ODCB1" />
            <bitfield caption="" mask="0x00000004" name="ODCB2" />
            <bitfield caption="" mask="0x00000008" name="ODCB3" />
            <bitfield caption="" mask="0x00000010" name="ODCB4" />
            <bitfield caption="" mask="0x00000020" name="ODCB5" />
            <bitfield caption="" mask="0x00000040" name="ODCB6" />
            <bitfield caption="" mask="0x00000080" name="ODCB7" />
            <bitfield caption="" mask="0x00000100" name="ODCB8" />
            <bitfield caption="" mask="0x00000200" name="ODCB9" />
            <bitfield caption="" mask="0x00000400" name="ODCB10" />
            <bitfield caption="" mask="0x00000800" name="ODCB11" />
            <bitfield caption="" mask="0x00002000" name="ODCB13" />
            <bitfield caption="" mask="0x00004000" name="ODCB14" />
            <bitfield caption="" mask="0x00008000" name="ODCB15" />
         </register>
         <register caption="" name="CNPUB" offset="0x3f0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNPUB0" />
            <bitfield caption="" mask="0x00000002" name="CNPUB1" />
            <bitfield caption="" mask="0x00000004" name="CNPUB2" />
            <bitfield caption="" mask="0x00000008" name="CNPUB3" />
            <bitfield caption="" mask="0x00000010" name="CNPUB4" />
            <bitfield caption="" mask="0x00000020" name="CNPUB5" />
            <bitfield caption="" mask="0x00000040" name="CNPUB6" />
            <bitfield caption="" mask="0x00000080" name="CNPUB7" />
            <bitfield caption="" mask="0x00000100" name="CNPUB8" />
            <bitfield caption="" mask="0x00000200" name="CNPUB9" />
            <bitfield caption="" mask="0x00000400" name="CNPUB10" />
            <bitfield caption="" mask="0x00000800" name="CNPUB11" />
            <bitfield caption="" mask="0x00002000" name="CNPUB13" />
            <bitfield caption="" mask="0x00004000" name="CNPUB14" />
            <bitfield caption="" mask="0x00008000" name="CNPUB15" />
         </register>
         <register caption="" name="CNPDB" offset="0x400" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNPDB0" />
            <bitfield caption="" mask="0x00000002" name="CNPDB1" />
            <bitfield caption="" mask="0x00000004" name="CNPDB2" />
            <bitfield caption="" mask="0x00000008" name="CNPDB3" />
            <bitfield caption="" mask="0x00000010" name="CNPDB4" />
            <bitfield caption="" mask="0x00000020" name="CNPDB5" />
            <bitfield caption="" mask="0x00000040" name="CNPDB6" />
            <bitfield caption="" mask="0x00000080" name="CNPDB7" />
            <bitfield caption="" mask="0x00000100" name="CNPDB8" />
            <bitfield caption="" mask="0x00000200" name="CNPDB9" />
            <bitfield caption="" mask="0x00000400" name="CNPDB10" />
            <bitfield caption="" mask="0x00000800" name="CNPDB11" />
            <bitfield caption="" mask="0x00002000" name="CNPDB13" />
            <bitfield caption="" mask="0x00004000" name="CNPDB14" />
            <bitfield caption="" mask="0x00008000" name="CNPDB15" />
         </register>
         <register caption="" name="CNCONB" offset="0x410" rw="RW" size="4">
            <bitfield caption="" mask="0x00000400" name="PORT32" />
            <bitfield caption="" mask="0x00000800" name="CNSTYLE" />
            <bitfield caption="" mask="0x00008000" name="ON" />
         </register>
         <register caption="" name="CNEN0B" offset="0x420" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNIE0B0" />
            <bitfield caption="" mask="0x00000002" name="CNIE0B1" />
            <bitfield caption="" mask="0x00000004" name="CNIE0B2" />
            <bitfield caption="" mask="0x00000008" name="CNIE0B3" />
            <bitfield caption="" mask="0x00000010" name="CNIE0B4" />
            <bitfield caption="" mask="0x00000020" name="CNIE0B5" />
            <bitfield caption="" mask="0x00000040" name="CNIE0B6" />
            <bitfield caption="" mask="0x00000080" name="CNIE0B7" />
            <bitfield caption="" mask="0x00000100" name="CNIE0B8" />
            <bitfield caption="" mask="0x00000200" name="CNIE0B9" />
            <bitfield caption="" mask="0x00000400" name="CNIE0B10" />
            <bitfield caption="" mask="0x00000800" name="CNIE0B11" />
            <bitfield caption="" mask="0x00002000" name="CNIE0B13" />
            <bitfield caption="" mask="0x00004000" name="CNIE0B14" />
            <bitfield caption="" mask="0x00008000" name="CNIE0B15" />
         </register>
         <register caption="" name="CNSTATB" offset="0x430" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNSTATB0" />
            <bitfield caption="" mask="0x00000002" name="CNSTATB1" />
            <bitfield caption="" mask="0x00000004" name="CNSTATB2" />
            <bitfield caption="" mask="0x00000008" name="CNSTATB3" />
            <bitfield caption="" mask="0x00000010" name="CNSTATB4" />
            <bitfield caption="" mask="0x00000020" name="CNSTATB5" />
            <bitfield caption="" mask="0x00000040" name="CNSTATB6" />
            <bitfield caption="" mask="0x00000080" name="CNSTATB7" />
            <bitfield caption="" mask="0x00000100" name="CNSTATB8" />
            <bitfield caption="" mask="0x00000200" name="CNSTATB9" />
            <bitfield caption="" mask="0x00000400" name="CNSTATB10" />
            <bitfield caption="" mask="0x00000800" name="CNSTATB11" />
            <bitfield caption="" mask="0x00002000" name="CNSTATB13" />
            <bitfield caption="" mask="0x00004000" name="CNSTATB14" />
            <bitfield caption="" mask="0x00008000" name="CNSTATB15" />
         </register>
         <register caption="" name="CNEN1B" offset="0x440" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNIE1B0" />
            <bitfield caption="" mask="0x00000002" name="CNIE1B1" />
            <bitfield caption="" mask="0x00000004" name="CNIE1B2" />
            <bitfield caption="" mask="0x00000008" name="CNIE1B3" />
            <bitfield caption="" mask="0x00000010" name="CNIE1B4" />
            <bitfield caption="" mask="0x00000020" name="CNIE1B5" />
            <bitfield caption="" mask="0x00000040" name="CNIE1B6" />
            <bitfield caption="" mask="0x00000080" name="CNIE1B7" />
            <bitfield caption="" mask="0x00000100" name="CNIE1B8" />
            <bitfield caption="" mask="0x00000200" name="CNIE1B9" />
            <bitfield caption="" mask="0x00000400" name="CNIE1B10" />
            <bitfield caption="" mask="0x00000800" name="CNIE1B11" />
            <bitfield caption="" mask="0x00002000" name="CNIE1B13" />
            <bitfield caption="" mask="0x00004000" name="CNIE1B14" />
            <bitfield caption="" mask="0x00008000" name="CNIE1B15" />
         </register>
         <register caption="" name="CNFB" offset="0x450" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNFB0" />
            <bitfield caption="" mask="0x00000002" name="CNFB1" />
            <bitfield caption="" mask="0x00000004" name="CNFB2" />
            <bitfield caption="" mask="0x00000008" name="CNFB3" />
            <bitfield caption="" mask="0x00000010" name="CNFB4" />
            <bitfield caption="" mask="0x00000020" name="CNFB5" />
            <bitfield caption="" mask="0x00000040" name="CNFB6" />
            <bitfield caption="" mask="0x00000080" name="CNFB7" />
            <bitfield caption="" mask="0x00000100" name="CNFB8" />
            <bitfield caption="" mask="0x00000200" name="CNFB9" />
            <bitfield caption="" mask="0x00000400" name="CNFB10" />
            <bitfield caption="" mask="0x00000800" name="CNFB11" />
            <bitfield caption="" mask="0x00002000" name="CNFB13" />
            <bitfield caption="" mask="0x00004000" name="CNFB14" />
            <bitfield caption="" mask="0x00008000" name="CNFB15" />
         </register>
         <register caption="" name="SR0B" offset="0x460" rw="RW" size="4" />
         <register caption="" name="SR1B" offset="0x470" rw="RW" size="4" />
         <register caption="" name="ANSELC" offset="0x4a0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ANSC0" />
            <bitfield caption="" mask="0x00000002" name="ANSC1" />
            <bitfield caption="" mask="0x00000020" name="ANSC5" />
            <bitfield caption="" mask="0x00000100" name="ANSC8" />
         </register>
         <register caption="" name="TRISC" offset="0x4b0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="TRISC0" />
            <bitfield caption="" mask="0x00000002" name="TRISC1" />
            <bitfield caption="" mask="0x00000004" name="TRISC2" />
            <bitfield caption="" mask="0x00000008" name="TRISC3" />
            <bitfield caption="" mask="0x00000010" name="TRISC4" />
            <bitfield caption="" mask="0x00000020" name="TRISC5" />
            <bitfield caption="" mask="0x00000040" name="TRISC6" />
            <bitfield caption="" mask="0x00000080" name="TRISC7" />
            <bitfield caption="" mask="0x00000100" name="TRISC8" />
            <bitfield caption="" mask="0x00000200" name="TRISC9" />
            <bitfield caption="" mask="0x00000400" name="TRISC10" />
            <bitfield caption="" mask="0x00000800" name="TRISC11" />
            <bitfield caption="" mask="0x00001000" name="TRISC12" />
            <bitfield caption="" mask="0x00002000" name="TRISC13" />
            <bitfield caption="" mask="0x00004000" name="TRISC14" />
            <bitfield caption="" mask="0x00008000" name="TRISC15" />
         </register>
         <register caption="" name="PORTC" offset="0x4c0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="RC0" />
            <bitfield caption="" mask="0x00000002" name="RC1" />
            <bitfield caption="" mask="0x00000004" name="RC2" />
            <bitfield caption="" mask="0x00000008" name="RC3" />
            <bitfield caption="" mask="0x00000010" name="RC4" />
            <bitfield caption="" mask="0x00000020" name="RC5" />
            <bitfield caption="" mask="0x00000040" name="RC6" />
            <bitfield caption="" mask="0x00000080" name="RC7" />
            <bitfield caption="" mask="0x00000100" name="RC8" />
            <bitfield caption="" mask="0x00000200" name="RC9" />
            <bitfield caption="" mask="0x00000400" name="RC10" />
            <bitfield caption="" mask="0x00000800" name="RC11" />
            <bitfield caption="" mask="0x00001000" name="RC12" />
            <bitfield caption="" mask="0x00002000" name="RC13" />
            <bitfield caption="" mask="0x00004000" name="RC14" />
            <bitfield caption="" mask="0x00008000" name="RC15" />
         </register>
         <register caption="" name="LATC" offset="0x4d0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="LATC0" />
            <bitfield caption="" mask="0x00000002" name="LATC1" />
            <bitfield caption="" mask="0x00000004" name="LATC2" />
            <bitfield caption="" mask="0x00000008" name="LATC3" />
            <bitfield caption="" mask="0x00000010" name="LATC4" />
            <bitfield caption="" mask="0x00000020" name="LATC5" />
            <bitfield caption="" mask="0x00000040" name="LATC6" />
            <bitfield caption="" mask="0x00000080" name="LATC7" />
            <bitfield caption="" mask="0x00000100" name="LATC8" />
            <bitfield caption="" mask="0x00000200" name="LATC9" />
            <bitfield caption="" mask="0x00000400" name="LATC10" />
            <bitfield caption="" mask="0x00000800" name="LATC11" />
            <bitfield caption="" mask="0x00001000" name="LATC12" />
            <bitfield caption="" mask="0x00002000" name="LATC13" />
            <bitfield caption="" mask="0x00004000" name="LATC14" />
            <bitfield caption="" mask="0x00008000" name="LATC15" />
         </register>
         <register caption="" name="ODCC" offset="0x4e0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ODCC0" />
            <bitfield caption="" mask="0x00000002" name="ODCC1" />
            <bitfield caption="" mask="0x00000004" name="ODCC2" />
            <bitfield caption="" mask="0x00000008" name="ODCC3" />
            <bitfield caption="" mask="0x00000010" name="ODCC4" />
            <bitfield caption="" mask="0x00000020" name="ODCC5" />
            <bitfield caption="" mask="0x00000040" name="ODCC6" />
            <bitfield caption="" mask="0x00000080" name="ODCC7" />
            <bitfield caption="" mask="0x00000100" name="ODCC8" />
            <bitfield caption="" mask="0x00000200" name="ODCC9" />
            <bitfield caption="" mask="0x00000400" name="ODCC10" />
            <bitfield caption="" mask="0x00000800" name="ODCC11" />
            <bitfield caption="" mask="0x00001000" name="ODCC12" />
            <bitfield caption="" mask="0x00002000" name="ODCC13" />
            <bitfield caption="" mask="0x00004000" name="ODCC14" />
            <bitfield caption="" mask="0x00008000" name="ODCC15" />
         </register>
         <register caption="" name="CNPUC" offset="0x4f0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNPUC0" />
            <bitfield caption="" mask="0x00000002" name="CNPUC1" />
            <bitfield caption="" mask="0x00000004" name="CNPUC2" />
            <bitfield caption="" mask="0x00000008" name="CNPUC3" />
            <bitfield caption="" mask="0x00000010" name="CNPUC4" />
            <bitfield caption="" mask="0x00000020" name="CNPUC5" />
            <bitfield caption="" mask="0x00000040" name="CNPUC6" />
            <bitfield caption="" mask="0x00000080" name="CNPUC7" />
            <bitfield caption="" mask="0x00000100" name="CNPUC8" />
            <bitfield caption="" mask="0x00000200" name="CNPUC9" />
            <bitfield caption="" mask="0x00000400" name="CNPUC10" />
            <bitfield caption="" mask="0x00000800" name="CNPUC11" />
            <bitfield caption="" mask="0x00001000" name="CNPUC12" />
            <bitfield caption="" mask="0x00002000" name="CNPUC13" />
            <bitfield caption="" mask="0x00004000" name="CNPUC14" />
            <bitfield caption="" mask="0x00008000" name="CNPUC15" />
         </register>
         <register caption="" name="CNPDC" offset="0x500" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNPDC0" />
            <bitfield caption="" mask="0x00000002" name="CNPDC1" />
            <bitfield caption="" mask="0x00000004" name="CNPDC2" />
            <bitfield caption="" mask="0x00000008" name="CNPDC3" />
            <bitfield caption="" mask="0x00000010" name="CNPDC4" />
            <bitfield caption="" mask="0x00000020" name="CNPDC5" />
            <bitfield caption="" mask="0x00000040" name="CNPDC6" />
            <bitfield caption="" mask="0x00000080" name="CNPDC7" />
            <bitfield caption="" mask="0x00000100" name="CNPDC8" />
            <bitfield caption="" mask="0x00000200" name="CNPDC9" />
            <bitfield caption="" mask="0x00000400" name="CNPDC10" />
            <bitfield caption="" mask="0x00000800" name="CNPDC11" />
            <bitfield caption="" mask="0x00001000" name="CNPDC12" />
            <bitfield caption="" mask="0x00002000" name="CNPDC13" />
            <bitfield caption="" mask="0x00004000" name="CNPDC14" />
            <bitfield caption="" mask="0x00008000" name="CNPDC15" />
         </register>
         <register caption="" name="CNCONC" offset="0x510" rw="RW" size="4">
            <bitfield caption="" mask="0x00000400" name="PORT32" />
            <bitfield caption="" mask="0x00000800" name="CNSTYLE" />
            <bitfield caption="" mask="0x00008000" name="ON" />
         </register>
         <register caption="" name="CNEN0C" offset="0x520" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNIE0C0" />
            <bitfield caption="" mask="0x00000002" name="CNIE0C1" />
            <bitfield caption="" mask="0x00000004" name="CNIE0C2" />
            <bitfield caption="" mask="0x00000008" name="CNIE0C3" />
            <bitfield caption="" mask="0x00000010" name="CNIE0C4" />
            <bitfield caption="" mask="0x00000020" name="CNIE0C5" />
            <bitfield caption="" mask="0x00000040" name="CNIE0C6" />
            <bitfield caption="" mask="0x00000080" name="CNIE0C7" />
            <bitfield caption="" mask="0x00000100" name="CNIE0C8" />
            <bitfield caption="" mask="0x00000200" name="CNIE0C9" />
            <bitfield caption="" mask="0x00000400" name="CNIE0C10" />
            <bitfield caption="" mask="0x00000800" name="CNIE0C11" />
            <bitfield caption="" mask="0x00001000" name="CNIE0C12" />
            <bitfield caption="" mask="0x00002000" name="CNIE0C13" />
            <bitfield caption="" mask="0x00004000" name="CNIE0C14" />
            <bitfield caption="" mask="0x00008000" name="CNIE0C15" />
         </register>
         <register caption="" name="CNSTATC" offset="0x530" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNSTATC0" />
            <bitfield caption="" mask="0x00000002" name="CNSTATC1" />
            <bitfield caption="" mask="0x00000004" name="CNSTATC2" />
            <bitfield caption="" mask="0x00000008" name="CNSTATC3" />
            <bitfield caption="" mask="0x00000010" name="CNSTATC4" />
            <bitfield caption="" mask="0x00000020" name="CNSTATC5" />
            <bitfield caption="" mask="0x00000040" name="CNSTATC6" />
            <bitfield caption="" mask="0x00000080" name="CNSTATC7" />
            <bitfield caption="" mask="0x00000100" name="CNSTATC8" />
            <bitfield caption="" mask="0x00000200" name="CNSTATC9" />
            <bitfield caption="" mask="0x00000400" name="CNSTATC10" />
            <bitfield caption="" mask="0x00000800" name="CNSTATC11" />
            <bitfield caption="" mask="0x00001000" name="CNSTATC12" />
            <bitfield caption="" mask="0x00002000" name="CNSTATC13" />
            <bitfield caption="" mask="0x00004000" name="CNSTATC14" />
            <bitfield caption="" mask="0x00008000" name="CNSTATC15" />
         </register>
         <register caption="" name="CNEN1C" offset="0x540" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNIE1C0" />
            <bitfield caption="" mask="0x00000002" name="CNIE1C1" />
            <bitfield caption="" mask="0x00000004" name="CNIE1C2" />
            <bitfield caption="" mask="0x00000008" name="CNIE1C3" />
            <bitfield caption="" mask="0x00000010" name="CNIE1C4" />
            <bitfield caption="" mask="0x00000020" name="CNIE1C5" />
            <bitfield caption="" mask="0x00000040" name="CNIE1C6" />
            <bitfield caption="" mask="0x00000080" name="CNIE1C7" />
            <bitfield caption="" mask="0x00000100" name="CNIE1C8" />
            <bitfield caption="" mask="0x00000200" name="CNIE1C9" />
            <bitfield caption="" mask="0x00000400" name="CNIE1C10" />
            <bitfield caption="" mask="0x00000800" name="CNIE1C11" />
            <bitfield caption="" mask="0x00001000" name="CNIE1C12" />
            <bitfield caption="" mask="0x00002000" name="CNIE1C13" />
            <bitfield caption="" mask="0x00004000" name="CNIE1C14" />
            <bitfield caption="" mask="0x00008000" name="CNIE1C15" />
         </register>
         <register caption="" name="CNFC" offset="0x550" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNFC0" />
            <bitfield caption="" mask="0x00000002" name="CNFC1" />
            <bitfield caption="" mask="0x00000004" name="CNFC2" />
            <bitfield caption="" mask="0x00000008" name="CNFC3" />
            <bitfield caption="" mask="0x00000010" name="CNFC4" />
            <bitfield caption="" mask="0x00000020" name="CNFC5" />
            <bitfield caption="" mask="0x00000040" name="CNFC6" />
            <bitfield caption="" mask="0x00000080" name="CNFC7" />
            <bitfield caption="" mask="0x00000100" name="CNFC8" />
            <bitfield caption="" mask="0x00000200" name="CNFC9" />
            <bitfield caption="" mask="0x00000400" name="CNFC10" />
            <bitfield caption="" mask="0x00000800" name="CNFC11" />
            <bitfield caption="" mask="0x00001000" name="CNFC12" />
            <bitfield caption="" mask="0x00002000" name="CNFC13" />
            <bitfield caption="" mask="0x00004000" name="CNFC14" />
            <bitfield caption="" mask="0x00008000" name="CNFC15" />
         </register>
         <register caption="" name="SR0C" offset="0x560" rw="R" size="4" />
         <register caption="" name="SR1C" offset="0x570" rw="R" size="4" />
         <register caption="" name="ANSELD" offset="0x5a0" rw="R" size="4" />
         <register caption="" name="TRISD" offset="0x5b0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="TRISD0" />
            <bitfield caption="" mask="0x00000002" name="TRISD1" />
            <bitfield caption="" mask="0x00000004" name="TRISD2" />
            <bitfield caption="" mask="0x00000008" name="TRISD3" />
            <bitfield caption="" mask="0x00000010" name="TRISD4" />
         </register>
         <register caption="" name="PORTD" offset="0x5c0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="RD0" />
            <bitfield caption="" mask="0x00000002" name="RD1" />
            <bitfield caption="" mask="0x00000004" name="RD2" />
            <bitfield caption="" mask="0x00000008" name="RD3" />
            <bitfield caption="" mask="0x00000010" name="RD4" />
         </register>
         <register caption="" name="LATD" offset="0x5d0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="LATD0" />
            <bitfield caption="" mask="0x00000002" name="LATD1" />
            <bitfield caption="" mask="0x00000004" name="LATD2" />
            <bitfield caption="" mask="0x00000008" name="LATD3" />
            <bitfield caption="" mask="0x00000010" name="LATD4" />
         </register>
         <register caption="" name="ODCD" offset="0x5e0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="ODCD0" />
            <bitfield caption="" mask="0x00000002" name="ODCD1" />
            <bitfield caption="" mask="0x00000004" name="ODCD2" />
            <bitfield caption="" mask="0x00000008" name="ODCD3" />
            <bitfield caption="" mask="0x00000010" name="ODCD4" />
         </register>
         <register caption="" name="CNPUD" offset="0x5f0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNPUD0" />
            <bitfield caption="" mask="0x00000002" name="CNPUD1" />
            <bitfield caption="" mask="0x00000004" name="CNPUD2" />
            <bitfield caption="" mask="0x00000008" name="CNPUD3" />
            <bitfield caption="" mask="0x00000010" name="CNPU4" />
         </register>
         <register caption="" name="CNPDD" offset="0x600" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNPDD0" />
            <bitfield caption="" mask="0x00000002" name="CNPDD1" />
            <bitfield caption="" mask="0x00000004" name="CNPDD2" />
            <bitfield caption="" mask="0x00000008" name="CNPDD3" />
            <bitfield caption="" mask="0x00000010" name="CNPDD4" />
         </register>
         <register caption="" name="CNCOND" offset="0x610" rw="RW" size="4">
            <bitfield caption="" mask="0x00000400" name="PORT32" />
            <bitfield caption="" mask="0x00000800" name="CNSTYLE" />
            <bitfield caption="" mask="0x00008000" name="ON" />
         </register>
         <register caption="" name="CNEN0D" offset="0x620" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNIE0D0" />
            <bitfield caption="" mask="0x00000002" name="CNIE0D1" />
            <bitfield caption="" mask="0x00000004" name="CNIE0D2" />
            <bitfield caption="" mask="0x00000008" name="CNIE0D3" />
            <bitfield caption="" mask="0x00000010" name="CNIE0D4" />
         </register>
         <register caption="" name="CNSTATD" offset="0x630" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNSTATD0" />
            <bitfield caption="" mask="0x00000002" name="CNSTATD1" />
            <bitfield caption="" mask="0x00000004" name="CNSTATD2" />
            <bitfield caption="" mask="0x00000008" name="CNSTATD3" />
            <bitfield caption="" mask="0x00000010" name="CNSTATD4" />
         </register>
         <register caption="" name="CNEN1D" offset="0x640" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNIE1D0" />
            <bitfield caption="" mask="0x00000002" name="CNIE1D1" />
            <bitfield caption="" mask="0x00000004" name="CNIE1D2" />
            <bitfield caption="" mask="0x00000008" name="CNIE1D3" />
            <bitfield caption="" mask="0x00000010" name="CNIE1D4" />
         </register>
         <register caption="" name="CNFD" offset="0x650" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CNFD0" />
            <bitfield caption="" mask="0x00000002" name="CNFD1" />
            <bitfield caption="" mask="0x00000004" name="CNFD2" />
            <bitfield caption="" mask="0x00000008" name="CNFD3" />
            <bitfield caption="" mask="0x00000010" name="CNFD4" />
         </register>
         <register caption="" name="SR0D" offset="0x660" rw="R" size="4" />
         <register caption="" name="SR1D" offset="0x670" rw="R" size="4" />
      </register-group>
   </module>
   <module caption="" id="02511" name="HLVD" version="">
      <register-group name="HLVD">
         <register caption="High/Low-Voltage Detect Control Register" name="HLVDCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="High/Low-Voltage Detection Limit Select bits" mask="0x0000000F" name="HLVDL" values="HLVDCON__HLVDL" />
            <bitfield caption="High/Low-Voltage Detection Event Status bit" mask="0x00000100" name="HLVDET" values="HLVDCON__HLVDET" />
            <bitfield caption="Internal Reference Voltage Stable Status bit" mask="0x00000200" name="IRVST" values="HLVDCON__IRVST" />
            <bitfield caption="Band Gap Reference Voltages Stable Status bit" mask="0x00000400" name="BGVST" values="HLVDCON__BGVST" />
            <bitfield caption="Voltage Change Direction Select bit" mask="0x00000800" name="VDIR" values="HLVDCON__VDIR" />
            <bitfield caption="" mask="0x00002000" name="SIDL" />
            <bitfield caption="HLVD Module Enable bit" mask="0x00008000" name="ON" values="HLVDCON__ON" />
         </register>
      </register-group>
      <value-group caption="High/Low-Voltage Detection Limit Select bits" name="HLVDCON__HLVDL">
         <value caption="External LVDIN pin" name="" value="0xf" />
         <value caption="VDD trip point is between 2.00V and 2.22V" name="" value="0xe" />
         <value caption="VDD trip point is between 2.08V and 2.33V" name="" value="0xd" />
         <value caption="VDD trip point is between 2.15V and 2.44V" name="" value="0xc" />
         <value caption="VDD trip point is between 2.25V and 2.55V" name="" value="0xb" />
         <value caption="VDD trip point is between 2.35V and 2.69V" name="" value="0xa" />
         <value caption="VDD trip point is between 2.45V and 2.80V" name="" value="0x9" />
         <value caption="VDD trip point is between 2.65V and 2.98V" name="" value="0x8" />
         <value caption="VDD trip point is between 2.75V and 3.09V" name="" value="0x7" />
         <value caption="VDD trip point is between 2.95V and 3.30V" name="" value="0x6" />
         <value caption="VDD trip point is between 3.25V and 3.63V" name="" value="0x5" />
         <value caption="Reserved; do not use" name="" value="0x4" />
         <value caption="Reserved; do not use" name="" value="0x3" />
         <value caption="Reserved; do not use" name="" value="0x2" />
         <value caption="Reserved; do not use" name="" value="0x1" />
         <value caption="Reserved; do not use" name="" value="0x0" />
      </value-group>
      <value-group caption="High/Low-Voltage Detection Event Status bit" name="HLVDCON__HLVDET">
         <value caption="Indicates HLVD Event interrupt is active" name="" value="0x1" />
         <value caption="Indicates HLVD Event interrupt is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Internal Reference Voltage Stable Status bit" name="HLVDCON__IRVST">
         <value caption="Indicates internal reference voltage references is stable" name="" value="0x1" />
         <value caption="Indicates internal reference voltage reference is not stable" name="" value="0x0" />
      </value-group>
      <value-group caption="Band Gap Reference Voltages Stable Status bit" name="HLVDCON__BGVST">
         <value caption="Indicates internal band gap voltage references is stable" name="" value="0x1" />
         <value caption="Indicates internal band gap voltage reference is not stable" name="" value="0x0" />
      </value-group>
      <value-group caption="Voltage Change Direction Select bit" name="HLVDCON__VDIR">
         <value caption="Event occurs when voltage equals or exceeds the trip point (HLVDL)" name="" value="0x1" />
         <value caption="Event occurs when voltage equals or falls below the trip point (HLVDL)" name="" value="0x0" />
      </value-group>
      <value-group caption="HLVD Module Enable bit" name="HLVDCON__ON">
         <value caption="HLVD module is enabled" name="" value="0x1" />
         <value caption="HLVD module is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01441" name="I2C" version="">
      <register-group name="I2C">
         <register caption="" name="I2C1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit (when operating as I2C master)" mask="0x00000001" name="SEN" values="I2C1CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit (when operating as I2C master)" mask="0x00000002" name="RSEN" values="I2C1CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit (when operating as I2C master)" mask="0x00000004" name="PEN" values="I2C1CON__PEN" />
            <bitfield caption="Receive Enable bit (when operating as I2C master)" mask="0x00000008" name="RCEN" values="I2C1CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C1CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit (when operating as I2C master, applicable during master receive)" mask="0x00000020" name="ACKDT" values="I2C1CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit (when operating as I2C slave)" mask="0x00000040" name="STREN" values="I2C1CON__STREN" />
            <bitfield caption="General Call Enable bit (when operating as I2C slave)" mask="0x00000080" name="GCEN" values="I2C1CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C1CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C1CON__DISSLW" />
            <bitfield caption="10-bit Slave Address bit" mask="0x00000400" name="A10M" values="I2C1CON__A10M" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C1CON__STRICT" />
            <bitfield caption="SCLx Release Control bit (when operating as I2C slave)" mask="0x00001000" name="SCLREL" values="I2C1CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C1CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C1CON__ON" />
            <bitfield caption="" mask="0x00040000" name="SBCDE" values="I2C1CON__SBCDE" />
            <bitfield caption="" mask="0x00080000" name="SDAHT" values="I2C1CON__SDAHT" />
            <bitfield caption="" mask="0x00100000" name="BOEN" values="I2C1CON__BOEN" />
            <bitfield caption="" mask="0x00200000" name="SCIE" values="I2C1CON__SCIE" />
            <bitfield caption="" mask="0x00400000" name="PCIE" values="I2C1CON__PCIE" />
         </register>
         <register caption="" name="I2C2CON" offset="0x100" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit (when operating as I2C master)" mask="0x00000001" name="SEN" values="I2C2CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit (when operating as I2C master)" mask="0x00000002" name="RSEN" values="I2C2CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit (when operating as I2C master)" mask="0x00000004" name="PEN" values="I2C2CON__PEN" />
            <bitfield caption="Receive Enable bit (when operating as I2C master)" mask="0x00000008" name="RCEN" values="I2C2CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C2CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit (when operating as I2C master, applicable during master receive)" mask="0x00000020" name="ACKDT" values="I2C2CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit (when operating as I2C slave)" mask="0x00000040" name="STREN" values="I2C2CON__STREN" />
            <bitfield caption="General Call Enable bit (when operating as I2C slave)" mask="0x00000080" name="GCEN" values="I2C2CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C2CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C2CON__DISSLW" />
            <bitfield caption="10-bit Slave Address bit" mask="0x00000400" name="A10M" values="I2C2CON__A10M" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C2CON__STRICT" />
            <bitfield caption="SCLx Release Control bit (when operating as I2C slave)" mask="0x00001000" name="SCLREL" values="I2C2CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C2CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C2CON__ON" />
            <bitfield caption="" mask="0x00040000" name="SBCDE" values="I2C2CON__SBCDE" />
            <bitfield caption="" mask="0x00080000" name="SDAHT" values="I2C2CON__SDAHT" />
            <bitfield caption="" mask="0x00100000" name="BOEN" values="I2C2CON__BOEN" />
            <bitfield caption="" mask="0x00200000" name="SCIE" values="I2C2CON__SCIE" />
            <bitfield caption="" mask="0x00400000" name="PCIE" values="I2C2CON__PCIE" />
         </register>
         <register caption="" name="I2C3CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit (when operating as I2C master)" mask="0x00000001" name="SEN" values="I2C3CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit (when operating as I2C master)" mask="0x00000002" name="RSEN" values="I2C3CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit (when operating as I2C master)" mask="0x00000004" name="PEN" values="I2C3CON__PEN" />
            <bitfield caption="Receive Enable bit (when operating as I2C master)" mask="0x00000008" name="RCEN" values="I2C3CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C3CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit (when operating as I2C master, applicable during master receive)" mask="0x00000020" name="ACKDT" values="I2C3CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit (when operating as I2C slave)" mask="0x00000040" name="STREN" values="I2C3CON__STREN" />
            <bitfield caption="General Call Enable bit (when operating as I2C slave)" mask="0x00000080" name="GCEN" values="I2C3CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C3CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C3CON__DISSLW" />
            <bitfield caption="10-bit Slave Address bit" mask="0x00000400" name="A10M" values="I2C3CON__A10M" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C3CON__STRICT" />
            <bitfield caption="SCLx Release Control bit (when operating as I2C slave)" mask="0x00001000" name="SCLREL" values="I2C3CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C3CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C3CON__ON" />
            <bitfield caption="" mask="0x00040000" name="SBCDE" values="I2C3CON__SBCDE" />
            <bitfield caption="" mask="0x00080000" name="SDAHT" values="I2C3CON__SDAHT" />
            <bitfield caption="" mask="0x00100000" name="BOEN" values="I2C3CON__BOEN" />
            <bitfield caption="" mask="0x00200000" name="SCIE" values="I2C3CON__SCIE" />
            <bitfield caption="" mask="0x00400000" name="PCIE" values="I2C3CON__PCIE" />
         </register>
         <register caption="" name="I2C1STAT" offset="0x10" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C1STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C1STAT__RBF" />
            <bitfield caption="Read/Write Information bit (when operating as I2C slave)" mask="0x00000004" name="R_W" values="I2C1STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C1STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C1STAT__P" />
            <bitfield caption="Data/Address bit (when operating as I2C slave)" mask="0x00000020" name="D_A" values="I2C1STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C1STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C1STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C1STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C1STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C1STAT__BCL" />
            <bitfield caption="" mask="0x00002000" name="ACKTIM" />
            <bitfield caption="Transmit Status bit (when operating as I2C master, applicable to master transmit operation)" mask="0x00004000" name="TRSTAT" values="I2C1STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit (when operating as I2C master, applicable to master transmit operation)" mask="0x00008000" name="ACKSTAT" values="I2C1STAT__ACKSTAT" />
         </register>
         <register caption="" name="I2C2STAT" offset="0x110" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C2STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C2STAT__RBF" />
            <bitfield caption="Read/Write Information bit (when operating as I2C slave)" mask="0x00000004" name="R_W" values="I2C2STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C2STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C2STAT__P" />
            <bitfield caption="Data/Address bit (when operating as I2C slave)" mask="0x00000020" name="D_A" values="I2C2STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C2STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C2STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C2STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C2STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C2STAT__BCL" />
            <bitfield caption="" mask="0x00002000" name="ACKTIM" />
            <bitfield caption="Transmit Status bit (when operating as I2C master, applicable to master transmit operation)" mask="0x00004000" name="TRSTAT" values="I2C2STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit (when operating as I2C master, applicable to master transmit operation)" mask="0x00008000" name="ACKSTAT" values="I2C2STAT__ACKSTAT" />
         </register>
         <register caption="" name="I2C3STAT" offset="0x210" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C3STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C3STAT__RBF" />
            <bitfield caption="Read/Write Information bit (when operating as I2C slave)" mask="0x00000004" name="R_W" values="I2C3STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C3STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C3STAT__P" />
            <bitfield caption="Data/Address bit (when operating as I2C slave)" mask="0x00000020" name="D_A" values="I2C3STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C3STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C3STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C3STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C3STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C3STAT__BCL" />
            <bitfield caption="" mask="0x00002000" name="ACKTIM" />
            <bitfield caption="Transmit Status bit (when operating as I2C master, applicable to master transmit operation)" mask="0x00004000" name="TRSTAT" values="I2C3STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit (when operating as I2C master, applicable to master transmit operation)" mask="0x00008000" name="ACKSTAT" values="I2C3STAT__ACKSTAT" />
         </register>
         <register caption="" name="I2C1ADD" offset="0x20" rw="RW" size="4">
            <bitfield caption="" mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C2ADD" offset="0x120" rw="RW" size="4">
            <bitfield caption="" mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C3ADD" offset="0x220" rw="RW" size="4">
            <bitfield caption="" mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C1MSK" offset="0x30" rw="RW" size="4">
            <bitfield caption="" mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C2MSK" offset="0x130" rw="RW" size="4">
            <bitfield caption="" mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C3MSK" offset="0x230" rw="RW" size="4">
            <bitfield caption="" mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C1BRG" offset="0x40" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C2BRG" offset="0x140" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C3BRG" offset="0x240" rw="RW" size="4">
            <bitfield caption="" mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C1TRN" offset="0x50" rw="W" size="4">
            <bitfield caption="" mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C2TRN" offset="0x150" rw="W" size="4">
            <bitfield caption="" mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C3TRN" offset="0x250" rw="W" size="4">
            <bitfield caption="" mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C1RCV" offset="0x60" rw="R" size="4">
            <bitfield caption="" mask="0x000000FF" name="I2CRCV" />
         </register>
         <register caption="" name="I2C2RCV" offset="0x160" rw="R" size="4">
            <bitfield caption="" mask="0x000000FF" name="I2CRCV" />
         </register>
         <register caption="" name="I2C3RCV" offset="0x260" rw="R" size="4">
            <bitfield caption="" mask="0x000000FF" name="I2CRCV" />
         </register>
      </register-group>
      <value-group caption="Start Condition Enable bit (when operating as I2C master)" name="I2C1CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit (when operating as I2C master)" name="I2C1CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit (when operating as I2C master)" name="I2C1CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit (when operating as I2C master)" name="I2C1CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C1CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit (when operating as I2C master, applicable during master receive)" name="I2C1CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit (when operating as I2C slave)" name="I2C1CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit (when operating as I2C slave)" name="I2C1CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C1CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C1CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Slave Address bit" name="I2C1CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1" />
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C1CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit (when operating as I2C slave)" name="I2C1CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C1CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C1CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C1CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C1CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C1CON__BOEN">
         <value caption="I2CxRCV is updated and an ACK is generated for a received address/data byte, ignoring the state of the I2COV bit (I2CxSTAT[6]) only if the RBF bit (I2CxSTAT[1]) = 0" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C1CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C1CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Enable bit (when operating as I2C master)" name="I2C2CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit (when operating as I2C master)" name="I2C2CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit (when operating as I2C master)" name="I2C2CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit (when operating as I2C master)" name="I2C2CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C2CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit (when operating as I2C master, applicable during master receive)" name="I2C2CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit (when operating as I2C slave)" name="I2C2CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit (when operating as I2C slave)" name="I2C2CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C2CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C2CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Slave Address bit" name="I2C2CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1" />
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C2CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit (when operating as I2C slave)" name="I2C2CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C2CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C2CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C2CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C2CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C2CON__BOEN">
         <value caption="I2CxRCV is updated and an ACK is generated for a received address/data byte, ignoring the state of the I2COV bit (I2CxSTAT[6]) only if the RBF bit (I2CxSTAT[1]) = 0" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C2CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C2CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Enable bit (when operating as I2C master)" name="I2C3CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit (when operating as I2C master)" name="I2C3CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit (when operating as I2C master)" name="I2C3CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit (when operating as I2C master)" name="I2C3CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C3CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit (when operating as I2C master, applicable during master receive)" name="I2C3CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit (when operating as I2C slave)" name="I2C3CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit (when operating as I2C slave)" name="I2C3CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C3CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C3CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Slave Address bit" name="I2C3CON__A10M">
         <value caption="I2CxADD is a 10-bit slave address" name="" value="0x1" />
         <value caption="I2CxADD is a 7-bit slave address" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C3CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit (when operating as I2C slave)" name="I2C3CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C3CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C3CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C3CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C3CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C3CON__BOEN">
         <value caption="I2CxRCV is updated and an ACK is generated for a received address/data byte, ignoring the state of the I2COV bit (I2CxSTAT[6]) only if the RBF bit (I2CxSTAT[1]) = 0" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C3CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="I2C3CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C1STAT__TBF">
         <value caption="Transmit in progress I2CxTRN is full" name="" value="0x1" />
         <value caption="Transmit complete I2CxTRN is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C1STAT__RBF">
         <value caption="Receive complete I2CxRCV is full" name="" value="0x1" />
         <value caption="Receive not complete I2CxRCV is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit (when operating as I2C slave)" name="I2C1STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C1STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C1STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit (when operating as I2C slave)" name="I2C1STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C1STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C1STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C1STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C1STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C1STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit (when operating as I2C master, applicable to master transmit operation)" name="I2C1STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit (when operating as I2C master, applicable to master transmit operation)" name="I2C1STAT__ACKSTAT">
         <value caption="Acknowledge was not received from slave" name="" value="0x1" />
         <value caption="Acknowledge was received from slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C2STAT__TBF">
         <value caption="Transmit in progress I2CxTRN is full" name="" value="0x1" />
         <value caption="Transmit complete I2CxTRN is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C2STAT__RBF">
         <value caption="Receive complete I2CxRCV is full" name="" value="0x1" />
         <value caption="Receive not complete I2CxRCV is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit (when operating as I2C slave)" name="I2C2STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C2STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C2STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit (when operating as I2C slave)" name="I2C2STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C2STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C2STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C2STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C2STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C2STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit (when operating as I2C master, applicable to master transmit operation)" name="I2C2STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit (when operating as I2C master, applicable to master transmit operation)" name="I2C2STAT__ACKSTAT">
         <value caption="Acknowledge was not received from slave" name="" value="0x1" />
         <value caption="Acknowledge was received from slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C3STAT__TBF">
         <value caption="Transmit in progress I2CxTRN is full" name="" value="0x1" />
         <value caption="Transmit complete I2CxTRN is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C3STAT__RBF">
         <value caption="Receive complete I2CxRCV is full" name="" value="0x1" />
         <value caption="Receive not complete I2CxRCV is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit (when operating as I2C slave)" name="I2C3STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C3STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C3STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit (when operating as I2C slave)" name="I2C3STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C3STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C3STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C3STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C3STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C3STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit (when operating as I2C master, applicable to master transmit operation)" name="I2C3STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit (when operating as I2C master, applicable to master transmit operation)" name="I2C3STAT__ACKSTAT">
         <value caption="Acknowledge was not received from slave" name="" value="0x1" />
         <value caption="Acknowledge was received from slave" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02922" name="INT" version="">
      <register-group name="INT">
         <register caption="Interrupt Control Register" name="INTCON" offset="0x8090" rw="RW" size="4">
            <bitfield caption="External Interrupt 0 Edge" mask="0x00000001" name="INT0EP" values="INTCON__INT0EP" />
            <bitfield caption="External Interrupt 1 Edge" mask="0x00000002" name="INT1EP" values="INTCON__INT1EP" />
            <bitfield caption="External Interrupt 2 Edge" mask="0x00000004" name="INT2EP" values="INTCON__INT2EP" />
            <bitfield caption="External Interrupt 3 Edge" mask="0x00000008" name="INT3EP" values="INTCON__INT3EP" />
            <bitfield caption="External Interrupt 4 Edge" mask="0x00000010" name="INT4EP" values="INTCON__INT4EP" />
            <bitfield caption="Interrupt Proximity Timer Control bits" mask="0x00000700" name="TPC" values="INTCON__TPC" />
            <bitfield caption="Multi Vector Configuration bit" mask="0x00001000" name="MVEC" values="INTCON__MVEC" />
            <bitfield caption="" mask="0x007F0000" name="VS" />
         </register>
         <register caption="" name="PRISS" offset="0x80a0" rw="RW" size="4">
            <bitfield caption="Single Vector Shadow Register Set bit" mask="0x00000001" name="SS0" values="PRISS__SS0" />
            <bitfield caption="" mask="0x00000010" name="PRI1SS" />
            <bitfield caption="" mask="0x00000100" name="PRI2SS" />
            <bitfield caption="" mask="0x00001000" name="PRI3SS" />
            <bitfield caption="" mask="0x00010000" name="PRI4SS" />
            <bitfield caption="" mask="0x00100000" name="PRI5SS" />
            <bitfield caption="" mask="0x01000000" name="PRI6SS" />
            <bitfield caption="" mask="0x10000000" name="PRI7SS" />
         </register>
         <register caption="Interrupt Status Register" name="INTSTAT" offset="0x80b0" rw="R" size="4">
            <bitfield caption="" mask="0x000000FF" name="SIRQ" />
            <bitfield caption="" mask="0x00000700" name="SRIPL" />
         </register>
         <register caption="" name="IPTMR" offset="0x80c0" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="IPTMR" />
         </register>
         <register caption="" name="IFS0" offset="0x80d0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CTIF" />
            <bitfield caption="" mask="0x00000002" name="CS0IF" />
            <bitfield caption="" mask="0x00000004" name="CS1IF" />
            <bitfield caption="" mask="0x00000008" name="INT0IF" />
            <bitfield caption="" mask="0x00000010" name="INT1IF" />
            <bitfield caption="" mask="0x00000020" name="INT2IF" />
            <bitfield caption="" mask="0x00000040" name="INT3IF" />
            <bitfield caption="" mask="0x00000080" name="INT4IF" />
            <bitfield caption="" mask="0x00000100" name="CNAIF" />
            <bitfield caption="" mask="0x00000200" name="CNBIF" />
            <bitfield caption="" mask="0x00000400" name="CNCIF" />
            <bitfield caption="" mask="0x00000800" name="CNDIF" />
            <bitfield caption="" mask="0x00020000" name="T1IF" />
            <bitfield caption="" mask="0x00040000" name="T2IF" />
            <bitfield caption="" mask="0x00080000" name="T3IF" />
            <bitfield caption="" mask="0x00800000" name="CMP1IF" />
            <bitfield caption="" mask="0x01000000" name="CMP2IF" />
            <bitfield caption="" mask="0x02000000" name="CMP3IF" />
            <bitfield caption="" mask="0x20000000" name="USBIF" />
         </register>
         <register caption="" name="IFS1" offset="0x80e0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="RTCCIF" />
            <bitfield caption="" mask="0x00000002" name="AD1IF" />
            <bitfield caption="" mask="0x00000010" name="LVDIF" />
            <bitfield caption="" mask="0x00000020" name="CLC1IF" />
            <bitfield caption="" mask="0x00000040" name="CLC2IF" />
            <bitfield caption="" mask="0x00000080" name="CLC3IF" />
            <bitfield caption="" mask="0x00000100" name="CLC4IF" />
            <bitfield caption="" mask="0x00000200" name="SPI1EIF" />
            <bitfield caption="" mask="0x00000400" name="SPI1TXIF" />
            <bitfield caption="" mask="0x00000800" name="SPI1RXIF" />
            <bitfield caption="" mask="0x00001000" name="SPI2EIF" />
            <bitfield caption="" mask="0x00002000" name="SPI2TXIF" />
            <bitfield caption="" mask="0x00004000" name="SPI2RXIF" />
            <bitfield caption="" mask="0x00008000" name="SPI3EIF" />
            <bitfield caption="" mask="0x00010000" name="SPI3TXIF" />
            <bitfield caption="" mask="0x00020000" name="SPI3RXIF" />
            <bitfield caption="" mask="0x00200000" name="U1RXIF" />
            <bitfield caption="" mask="0x00400000" name="U1TXIF" />
            <bitfield caption="" mask="0x00800000" name="U1EIF" />
            <bitfield caption="" mask="0x01000000" name="U2RXIF" />
            <bitfield caption="" mask="0x02000000" name="U2TXIF" />
            <bitfield caption="" mask="0x04000000" name="U2EIF" />
            <bitfield caption="" mask="0x08000000" name="U3RXIF" />
            <bitfield caption="" mask="0x10000000" name="U3TXIF" />
            <bitfield caption="" mask="0x20000000" name="U3EIF" />
         </register>
         <register caption="" name="IFS2" offset="0x80f0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000002" name="I2C1SIF" />
            <bitfield caption="" mask="0x00000004" name="I2C1MIF" />
            <bitfield caption="" mask="0x00000008" name="I2C1BCIF" />
            <bitfield caption="" mask="0x00000010" name="I2C2SIF" />
            <bitfield caption="" mask="0x00000020" name="I2C2MIF" />
            <bitfield caption="" mask="0x00000040" name="I2C2BCIF" />
            <bitfield caption="" mask="0x00000080" name="I2C3SIF" />
            <bitfield caption="" mask="0x00000100" name="I2C3MIF" />
            <bitfield caption="" mask="0x00000200" name="I2C3BCIF" />
            <bitfield caption="" mask="0x00000400" name="CCP1IF" />
            <bitfield caption="" mask="0x00000800" name="CCT1IF" />
            <bitfield caption="" mask="0x00001000" name="CCP2IF" />
            <bitfield caption="" mask="0x00002000" name="CCT2IF" />
            <bitfield caption="" mask="0x00004000" name="CCP3IF" />
            <bitfield caption="" mask="0x00008000" name="CCT3IF" />
            <bitfield caption="" mask="0x00010000" name="CCP4IF" />
            <bitfield caption="" mask="0x00020000" name="CCT4IF" />
            <bitfield caption="" mask="0x00040000" name="CCP5IF" />
            <bitfield caption="" mask="0x00080000" name="CCT5IF" />
            <bitfield caption="" mask="0x00100000" name="CCP6IF" />
            <bitfield caption="" mask="0x00200000" name="CCT6IF" />
            <bitfield caption="" mask="0x00400000" name="CCP7IF" />
            <bitfield caption="" mask="0x00800000" name="CCT7IF" />
            <bitfield caption="" mask="0x01000000" name="CCP8IF" />
            <bitfield caption="" mask="0x02000000" name="CCT8IF" />
            <bitfield caption="" mask="0x04000000" name="CCP9IF" />
            <bitfield caption="" mask="0x08000000" name="CCT9IF" />
            <bitfield caption="" mask="0x10000000" name="FSTIF" />
            <bitfield caption="" mask="0x40000000" name="NVMIF" />
            <bitfield caption="" mask="0x80000000" name="CPCIF" />
         </register>
         <register caption="" name="IFS3" offset="0x8100" rw="RW" size="4">
            <bitfield caption="" mask="0x00000002" name="ECCBEIF" />
            <bitfield caption="" mask="0x00000004" name="DMA0IF" />
            <bitfield caption="" mask="0x00000008" name="DMA1IF" />
            <bitfield caption="" mask="0x00000010" name="DMA2IF" />
            <bitfield caption="" mask="0x00000020" name="DMA3IF" />
         </register>
         <register caption="" name="IEC0" offset="0x8150" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="CTIE" />
            <bitfield caption="" mask="0x00000002" name="CS0IE" />
            <bitfield caption="" mask="0x00000004" name="CS1IE" />
            <bitfield caption="" mask="0x00000008" name="INT0IE" />
            <bitfield caption="" mask="0x00000010" name="INT1IE" />
            <bitfield caption="" mask="0x00000020" name="INT2IE" />
            <bitfield caption="" mask="0x00000040" name="INT3IE" />
            <bitfield caption="" mask="0x00000080" name="INT4IE" />
            <bitfield caption="" mask="0x00000100" name="CNAIE" />
            <bitfield caption="" mask="0x00000200" name="CNBIE" />
            <bitfield caption="" mask="0x00000400" name="CNCIE" />
            <bitfield caption="" mask="0x00000800" name="CNDIE" />
            <bitfield caption="" mask="0x00020000" name="T1IE" />
            <bitfield caption="" mask="0x00040000" name="T2IE" />
            <bitfield caption="" mask="0x00080000" name="T3IE" />
            <bitfield caption="" mask="0x00800000" name="CMP1IE" />
            <bitfield caption="" mask="0x01000000" name="CMP2IE" />
            <bitfield caption="" mask="0x02000000" name="CMP3IE" />
            <bitfield caption="" mask="0x20000000" name="USBIE" />
         </register>
         <register caption="" name="IEC1" offset="0x8160" rw="RW" size="4">
            <bitfield caption="" mask="0x00000001" name="RTCCIE" />
            <bitfield caption="" mask="0x00000002" name="AD1IE" />
            <bitfield caption="" mask="0x00000010" name="LVDIE" />
            <bitfield caption="" mask="0x00000020" name="CLC1IE" />
            <bitfield caption="" mask="0x00000040" name="CLC2IE" />
            <bitfield caption="" mask="0x00000080" name="CLC3IE" />
            <bitfield caption="" mask="0x00000100" name="CLC4IE" />
            <bitfield caption="" mask="0x00000200" name="SPI1EIE" />
            <bitfield caption="" mask="0x00000400" name="SPI1TXIE" />
            <bitfield caption="" mask="0x00000800" name="SPI1RXIE" />
            <bitfield caption="" mask="0x00001000" name="SPI2EIE" />
            <bitfield caption="" mask="0x00002000" name="SPI2TXIE" />
            <bitfield caption="" mask="0x00004000" name="SPI2RXIE" />
            <bitfield caption="" mask="0x00008000" name="SPI3EIE" />
            <bitfield caption="" mask="0x00010000" name="SPI3TXIE" />
            <bitfield caption="" mask="0x00020000" name="SPI3RXIE" />
            <bitfield caption="" mask="0x00200000" name="U1RXIE" />
            <bitfield caption="" mask="0x00400000" name="U1TXIE" />
            <bitfield caption="" mask="0x00800000" name="U1EIE" />
            <bitfield caption="" mask="0x01000000" name="U2RXIE" />
            <bitfield caption="" mask="0x02000000" name="U2TXIE" />
            <bitfield caption="" mask="0x04000000" name="U2EIE" />
            <bitfield caption="" mask="0x08000000" name="U3RXIE" />
            <bitfield caption="" mask="0x10000000" name="U3TXIE" />
            <bitfield caption="" mask="0x20000000" name="U3EIE" />
         </register>
         <register caption="" name="IEC2" offset="0x8170" rw="RW" size="4">
            <bitfield caption="" mask="0x00000002" name="I2C1SIE" />
            <bitfield caption="" mask="0x00000004" name="I2C1MIE" />
            <bitfield caption="" mask="0x00000008" name="I2C1BCIE" />
            <bitfield caption="" mask="0x00000010" name="I2C2SIE" />
            <bitfield caption="" mask="0x00000020" name="I2C2MIE" />
            <bitfield caption="" mask="0x00000040" name="I2C2BCIE" />
            <bitfield caption="" mask="0x00000080" name="I2C3SIE" />
            <bitfield caption="" mask="0x00000100" name="I2C3MIE" />
            <bitfield caption="" mask="0x00000200" name="I2C3BCIE" />
            <bitfield caption="" mask="0x00000400" name="CCP1IE" />
            <bitfield caption="" mask="0x00000800" name="CCT1IE" />
            <bitfield caption="" mask="0x00001000" name="CCP2IE" />
            <bitfield caption="" mask="0x00002000" name="CCT2IE" />
            <bitfield caption="" mask="0x00004000" name="CCP3IE" />
            <bitfield caption="" mask="0x00008000" name="CCT3IE" />
            <bitfield caption="" mask="0x00010000" name="CCP4IE" />
            <bitfield caption="" mask="0x00020000" name="CCT4IE" />
            <bitfield caption="" mask="0x00040000" name="CCP5IE" />
            <bitfield caption="" mask="0x00080000" name="CCT5IE" />
            <bitfield caption="" mask="0x00100000" name="CCP6IE" />
            <bitfield caption="" mask="0x00200000" name="CCT6IE" />
            <bitfield caption="" mask="0x00400000" name="CCP7IE" />
            <bitfield caption="" mask="0x00800000" name="CCT7IE" />
            <bitfield caption="" mask="0x01000000" name="CCP8IE" />
            <bitfield caption="" mask="0x02000000" name="CCT8IE" />
            <bitfield caption="" mask="0x04000000" name="CCP9IE" />
            <bitfield caption="" mask="0x08000000" name="CCT9IE" />
            <bitfield caption="" mask="0x10000000" name="FSTIE" />
            <bitfield caption="" mask="0x40000000" name="NVMIE" />
            <bitfield caption="" mask="0x80000000" name="CPCIE" />
         </register>
         <register caption="" name="IEC3" offset="0x8180" rw="RW" size="4">
            <bitfield caption="" mask="0x00000002" name="ECCBEIE" />
            <bitfield caption="" mask="0x00000004" name="DMA0IE" />
            <bitfield caption="" mask="0x00000008" name="DMA1IE" />
            <bitfield caption="" mask="0x00000010" name="DMA2IE" />
            <bitfield caption="" mask="0x00000020" name="DMA3IE" />
         </register>
         <register caption="" name="IPC0" offset="0x81d0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="CTIS" />
            <bitfield caption="" mask="0x0000001C" name="CTIP" />
            <bitfield caption="" mask="0x00000300" name="CS0IS" />
            <bitfield caption="" mask="0x00001C00" name="CS0IP" />
            <bitfield caption="" mask="0x00030000" name="CS1IS" />
            <bitfield caption="" mask="0x001C0000" name="CS1IP" />
            <bitfield caption="" mask="0x03000000" name="INT0IS" />
            <bitfield caption="" mask="0x1C000000" name="INT0IP" />
         </register>
         <register caption="" name="IPC1" offset="0x81e0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="INT1IS" />
            <bitfield caption="" mask="0x0000001C" name="INT1IP" />
            <bitfield caption="" mask="0x00000300" name="INT2IS" />
            <bitfield caption="" mask="0x00001C00" name="INT2IP" />
            <bitfield caption="" mask="0x00030000" name="INT3IS" />
            <bitfield caption="" mask="0x001C0000" name="INT3IP" />
            <bitfield caption="" mask="0x03000000" name="INT4IS" />
            <bitfield caption="" mask="0x1C000000" name="INT4IP" />
         </register>
         <register caption="" name="IPC2" offset="0x81f0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="CNAIS" />
            <bitfield caption="" mask="0x0000001C" name="CNAIP" />
            <bitfield caption="" mask="0x00000300" name="CNBIS" />
            <bitfield caption="" mask="0x00001C00" name="CNBIP" />
            <bitfield caption="" mask="0x00030000" name="CNCIS" />
            <bitfield caption="" mask="0x001C0000" name="CNCIP" />
            <bitfield caption="" mask="0x03000000" name="CNDIS" />
            <bitfield caption="" mask="0x1C000000" name="CNDIP" />
         </register>
         <register caption="" name="IPC3" offset="0x8200" rw="R" size="4" />
         <register caption="" name="IPC4" offset="0x8210" rw="RW" size="4">
            <bitfield caption="" mask="0x00000300" name="T1IS" />
            <bitfield caption="" mask="0x00001C00" name="T1IP" />
            <bitfield caption="" mask="0x00030000" name="T2IS" />
            <bitfield caption="" mask="0x001C0000" name="T2IP" />
            <bitfield caption="" mask="0x03000000" name="T3IS" />
            <bitfield caption="" mask="0x1C000000" name="T3IP" />
         </register>
         <register caption="" name="IPC5" offset="0x8220" rw="RW" size="4">
            <bitfield caption="" mask="0x03000000" name="CMP1IS" />
            <bitfield caption="" mask="0x1C000000" name="CMP1IP" />
         </register>
         <register caption="" name="IPC6" offset="0x8230" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="CMP2IS" />
            <bitfield caption="" mask="0x0000001C" name="CMP2IP" />
            <bitfield caption="" mask="0x00000300" name="CMP3IS" />
            <bitfield caption="" mask="0x00001C00" name="CMP3IP" />
         </register>
         <register caption="" name="IPC7" offset="0x8240" rw="RW" size="4">
            <bitfield caption="" mask="0x00000300" name="USBIS" />
            <bitfield caption="" mask="0x00001C00" name="USBIP" />
         </register>
         <register caption="" name="IPC8" offset="0x8250" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="RTCCIS" />
            <bitfield caption="" mask="0x0000001C" name="RTCCIP" />
            <bitfield caption="" mask="0x00000300" name="AD1IS" />
            <bitfield caption="" mask="0x00001C00" name="AD1IP" />
         </register>
         <register caption="" name="IPC9" offset="0x8260" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="LVDIS" />
            <bitfield caption="" mask="0x0000001C" name="LVDIP" />
            <bitfield caption="" mask="0x00000300" name="CLC1IS" />
            <bitfield caption="" mask="0x00001C00" name="CLC1IP" />
            <bitfield caption="" mask="0x00030000" name="CLC2IS" />
            <bitfield caption="" mask="0x001C0000" name="CLC2IP" />
            <bitfield caption="" mask="0x03000000" name="CLC3IS" />
            <bitfield caption="" mask="0x1C000000" name="CLC3IP" />
         </register>
         <register caption="" name="IPC10" offset="0x8270" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="CLC4IS" />
            <bitfield caption="" mask="0x0000001C" name="CLC4IP" />
            <bitfield caption="" mask="0x00000300" name="SPI1EIS" />
            <bitfield caption="" mask="0x00001C00" name="SPI1EIP" />
            <bitfield caption="" mask="0x00030000" name="SPI1TXIS" />
            <bitfield caption="" mask="0x001C0000" name="SPI1TXIP" />
            <bitfield caption="" mask="0x03000000" name="SPI1RXIS" />
            <bitfield caption="" mask="0x1C000000" name="SPI1RXIP" />
         </register>
         <register caption="" name="IPC11" offset="0x8280" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="SPI2EIS" />
            <bitfield caption="" mask="0x0000001C" name="SPI2EIP" />
            <bitfield caption="" mask="0x00000300" name="SPI2TXIS" />
            <bitfield caption="" mask="0x00001C00" name="SPI2TXIP" />
            <bitfield caption="" mask="0x00030000" name="SPI2RXIS" />
            <bitfield caption="" mask="0x001C0000" name="SPI2RXIP" />
            <bitfield caption="" mask="0x03000000" name="SPI3EIS" />
            <bitfield caption="" mask="0x1C000000" name="SPI3EIP" />
         </register>
         <register caption="" name="IPC12" offset="0x8290" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="SPI3TXIS" />
            <bitfield caption="" mask="0x0000001C" name="SPI3TXIP" />
            <bitfield caption="" mask="0x00000300" name="SPI3RXIS" />
            <bitfield caption="" mask="0x00001C00" name="SPI3RXIP" />
         </register>
         <register caption="" name="IPC13" offset="0x82a0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000300" name="U1RXIS" />
            <bitfield caption="" mask="0x00001C00" name="U1RXIP" />
            <bitfield caption="" mask="0x00030000" name="U1TXIS" />
            <bitfield caption="" mask="0x001C0000" name="U1TXIP" />
            <bitfield caption="" mask="0x03000000" name="U1EIS" />
            <bitfield caption="" mask="0x1C000000" name="U1EIP" />
         </register>
         <register caption="" name="IPC14" offset="0x82b0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="U2RXIS" />
            <bitfield caption="" mask="0x0000001C" name="U2RXIP" />
            <bitfield caption="" mask="0x00000300" name="U2TXIS" />
            <bitfield caption="" mask="0x00001C00" name="U2TXIP" />
            <bitfield caption="" mask="0x00030000" name="U2EIS" />
            <bitfield caption="" mask="0x001C0000" name="U2EIP" />
            <bitfield caption="" mask="0x03000000" name="U3RXIS" />
            <bitfield caption="" mask="0x1C000000" name="U3RXIP" />
         </register>
         <register caption="" name="IPC15" offset="0x82c0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="U3TXIS" />
            <bitfield caption="" mask="0x0000001C" name="U3TXIP" />
            <bitfield caption="" mask="0x00000300" name="U3EIS" />
            <bitfield caption="" mask="0x00001C00" name="U3EIP" />
         </register>
         <register caption="" name="IPC16" offset="0x82d0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000300" name="I2C1SIS" />
            <bitfield caption="" mask="0x00001C00" name="I2C1SIP" />
            <bitfield caption="" mask="0x00030000" name="I2C1MIS" />
            <bitfield caption="" mask="0x001C0000" name="I2C1MIP" />
            <bitfield caption="" mask="0x03000000" name="I2C1BCIS" />
            <bitfield caption="" mask="0x1C000000" name="I2C1BCIP" />
         </register>
         <register caption="" name="IPC17" offset="0x82e0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="I2C2SIS" />
            <bitfield caption="" mask="0x0000001C" name="I2C2SIP" />
            <bitfield caption="" mask="0x00000300" name="I2C2MIS" />
            <bitfield caption="" mask="0x00001C00" name="I2C2MIP" />
            <bitfield caption="" mask="0x00030000" name="I2C2BCIS" />
            <bitfield caption="" mask="0x001C0000" name="I2C2BCIP" />
            <bitfield caption="" mask="0x03000000" name="I2C3SIS" />
            <bitfield caption="" mask="0x1C000000" name="I2C3SIP" />
         </register>
         <register caption="" name="IPC18" offset="0x82f0" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="I2C3MIS" />
            <bitfield caption="" mask="0x0000001C" name="I2C3MIP" />
            <bitfield caption="" mask="0x00000300" name="I2C3BCIS" />
            <bitfield caption="" mask="0x00001C00" name="I2C3BCIP" />
            <bitfield caption="" mask="0x00030000" name="CCP1IS" />
            <bitfield caption="" mask="0x001C0000" name="CCP1IP" />
            <bitfield caption="" mask="0x03000000" name="CCT1IS" />
            <bitfield caption="" mask="0x1C000000" name="CCT1IP" />
         </register>
         <register caption="" name="IPC19" offset="0x8300" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="CCP2IS" />
            <bitfield caption="" mask="0x0000001C" name="CCP2IP" />
            <bitfield caption="" mask="0x00000300" name="CCT2IS" />
            <bitfield caption="" mask="0x00001C00" name="CCT2IP" />
            <bitfield caption="" mask="0x00030000" name="CCP3IS" />
            <bitfield caption="" mask="0x001C0000" name="CCP3IP" />
            <bitfield caption="" mask="0x03000000" name="CCT3IS" />
            <bitfield caption="" mask="0x1C000000" name="CCT3IP" />
         </register>
         <register caption="" name="IPC20" offset="0x8310" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="CCP4IS" />
            <bitfield caption="" mask="0x0000001C" name="CCP4IP" />
            <bitfield caption="" mask="0x00000300" name="CCT4IS" />
            <bitfield caption="" mask="0x00001C00" name="CCT4IP" />
            <bitfield caption="" mask="0x00030000" name="CCP5IS" />
            <bitfield caption="" mask="0x001C0000" name="CCP5IP" />
            <bitfield caption="" mask="0x03000000" name="CCT5IS" />
            <bitfield caption="" mask="0x1C000000" name="CCT5IP" />
         </register>
         <register caption="" name="IPC21" offset="0x8320" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="CCP6IS" />
            <bitfield caption="" mask="0x0000001C" name="CCP6IP" />
            <bitfield caption="" mask="0x00000300" name="CCT6IS" />
            <bitfield caption="" mask="0x00001C00" name="CCT6IP" />
            <bitfield caption="" mask="0x00030000" name="CCP7IS" />
            <bitfield caption="" mask="0x001C0000" name="CCP7IP" />
            <bitfield caption="" mask="0x03000000" name="CCT7IS" />
            <bitfield caption="" mask="0x1C000000" name="CCT7IP" />
         </register>
         <register caption="" name="IPC22" offset="0x8330" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="CCP8IS" />
            <bitfield caption="" mask="0x0000001C" name="CCP8IP" />
            <bitfield caption="" mask="0x00000300" name="CCT8IS" />
            <bitfield caption="" mask="0x00001C00" name="CCT8IP" />
            <bitfield caption="" mask="0x00030000" name="CCP9IS" />
            <bitfield caption="" mask="0x001C0000" name="CCP9IP" />
            <bitfield caption="" mask="0x03000000" name="CCT9IS" />
            <bitfield caption="" mask="0x1C000000" name="CCT9IP" />
         </register>
         <register caption="" name="IPC23" offset="0x8340" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="FSTIS" />
            <bitfield caption="" mask="0x0000001C" name="FSTIP" />
            <bitfield caption="" mask="0x00030000" name="NVMIS" />
            <bitfield caption="" mask="0x001C0000" name="NVMIP" />
            <bitfield caption="" mask="0x03000000" name="CPCIS" />
            <bitfield caption="" mask="0x1C000000" name="CPCIP" />
         </register>
         <register caption="" name="IPC24" offset="0x8350" rw="RW" size="4">
            <bitfield caption="" mask="0x00000300" name="ECCBEIS" />
            <bitfield caption="" mask="0x00001C00" name="ECCBEIP" />
            <bitfield caption="" mask="0x00030000" name="DMA0IS" />
            <bitfield caption="" mask="0x001C0000" name="DMA0IP" />
            <bitfield caption="" mask="0x03000000" name="DMA1IS" />
            <bitfield caption="" mask="0x1C000000" name="DMA1IP" />
         </register>
         <register caption="" name="IPC25" offset="0x8360" rw="RW" size="4">
            <bitfield caption="" mask="0x00000003" name="DMA2IS" />
            <bitfield caption="" mask="0x0000001C" name="DMA2IP" />
            <bitfield caption="" mask="0x00000300" name="DMA3IS" />
            <bitfield caption="" mask="0x00001C00" name="DMA3IP" />
         </register>
      </register-group>
      <value-group caption="External Interrupt 0 Edge" name="INTCON__INT0EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 1 Edge" name="INTCON__INT1EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 2 Edge" name="INTCON__INT2EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 3 Edge" name="INTCON__INT3EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 4 Edge" name="INTCON__INT4EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Proximity Timer Control bits" name="INTCON__TPC">
         <value caption="Interrupts of group priority 7 or lower start the Interrupt Proximity timer" name="" value="0x7" />
         <value caption="Interrupts of group priority 6 or lower start the Interrupt Proximity timer" name="" value="0x6" />
         <value caption="Interrupts of group priority 5 or lower start the Interrupt Proximity timer" name="" value="0x5" />
         <value caption="Interrupts of group priority 4 or lower start the Interrupt Proximity timer" name="" value="0x4" />
         <value caption="Interrupts of group priority 3 or lower start the Interrupt Proximity timer" name="" value="0x3" />
         <value caption="Interrupts of group priority 2 or lower start the Interrupt Proximity timer" name="" value="0x2" />
         <value caption="Interrupts of group priority 1 start the Interrupt Proximity timer" name="" value="0x1" />
         <value caption="Disables Interrupt Proximity timer" name="" value="0x0" />
      </value-group>
      <value-group caption="Multi Vector Configuration bit" name="INTCON__MVEC">
         <value caption="Interrupt controller configured for multi vectored mode" name="" value="0x1" />
         <value caption="Interrupt controller configured for single vectored mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Single Vector Shadow Register Set bit" name="PRISS__SS0">
         <value caption="Single vector is presented with a shadow register set" name="" value="0x1" />
         <value caption="Single vector is not presented with a shadow register set" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02695" name="NVM" version="1">
      <register-group name="NVM">
         <register caption="" name="NVMCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="" mask="0x0000000F" name="NVMOP" />
            <bitfield caption="" mask="0x00001000" name="LVDERR" />
            <bitfield caption="" mask="0x00002000" name="WRERR" />
            <bitfield caption="" mask="0x00004000" name="WREN" />
            <bitfield caption="" mask="0x00008000" name="WR" />
         </register>
      </register-group>
   </module>
   <module caption="" id="02823" name="RCON" version="">
      <register-group name="RCON">
         <register caption="Reset Control Register" name="RCON" offset="0x60" rw="RW" size="4">
            <bitfield caption="Power-on Reset Flag bit" mask="0x00000001" name="POR" values="RCON__POR" />
            <bitfield caption="Brown-out Reset Flag bit" mask="0x00000002" name="BOR" values="RCON__BOR" />
            <bitfield caption="Wake From Idle Flag bit" mask="0x00000004" name="IDLE" values="RCON__IDLE" />
            <bitfield caption="Wake From Sleep Flag bit" mask="0x00000008" name="SLEEP" values="RCON__SLEEP" />
            <bitfield caption="Watchdog Timer Time-out Flag bit" mask="0x00000010" name="WDTO" values="RCON__WDTO" />
            <bitfield caption="Software Reset Flag bit" mask="0x00000040" name="SWR" values="RCON__SWR" />
            <bitfield caption="External Reset Pin Flag bit" mask="0x00000080" name="EXTR" values="RCON__EXTR" />
            <bitfield caption="Configuration Mismatch Reset Flag bit" mask="0x00000200" name="CMR" values="RCON__CMR" />
            <bitfield caption="" mask="0x04000000" name="BCFGFAIL" />
            <bitfield caption="" mask="0x08000000" name="BCFGERR" />
            <bitfield caption="" mask="0x40000000" name="PORCORE" />
            <bitfield caption="" mask="0x80000000" name="PORIO" />
         </register>
         <register caption="" name="RSWRST" offset="0x70" rw="W" size="4">
            <bitfield caption="" mask="0x00000001" name="SWRST" />
         </register>
         <register caption="Non-Maskable Interrupt (NMI) Control Register" name="RNMICON" offset="0x80" rw="RW" size="4">
            <bitfield caption="NMI Reset Counter Value bits" mask="0x0000FFFF" name="NMICNT" values="RNMICON__NMICNT" />
            <bitfield caption="Watchdog Timer Time-out in Sleep Mode Flag bit" mask="0x00010000" name="WDTS" values="RNMICON__WDTS" />
            <bitfield caption="Clock Fail Detect bit" mask="0x00020000" name="CF" values="RNMICON__CF" />
            <bitfield caption="" mask="0x00040000" name="LVD" />
            <bitfield caption="General NMI bit" mask="0x00080000" name="GNMI" values="RNMICON__GNMI" />
            <bitfield caption="Software NMI Trigger" mask="0x00800000" name="SWNMI" values="RNMICON__SWNMI" />
            <bitfield caption="Run Time Watchdog Timer Time-Out Flag bit" mask="0x01000000" name="WDTR" values="RNMICON__WDTR" />
         </register>
         <register caption="" name="PWRCON" offset="0x90" rw="RW" size="4">
            <bitfield caption="Voltage Regulator Stand-by Enable bit" mask="0x00000001" name="VREGS" values="PWRCON__VREGS" />
            <bitfield caption="" mask="0x00000002" name="RETEN" />
            <bitfield caption="" mask="0x00000004" name="SBOREN" />
         </register>
      </register-group>
      <value-group caption="Power-on Reset Flag bit" name="RCON__POR">
         <value caption="Power-on Reset has occurred" name="" value="0x1" />
         <value caption="Power-on Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Brown-out Reset Flag bit" name="RCON__BOR">
         <value caption="Brown-out Reset has occurred" name="" value="0x1" />
         <value caption="Brown-out Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake From Idle Flag bit" name="RCON__IDLE">
         <value caption="Device was in Idle mode" name="" value="0x1" />
         <value caption="Device was not in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake From Sleep Flag bit" name="RCON__SLEEP">
         <value caption="Device was in Sleep mode" name="" value="0x1" />
         <value caption="Device was not in Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Time-out Flag bit" name="RCON__WDTO">
         <value caption="WDT Time-out has occurred" name="" value="0x1" />
         <value caption="WDT Time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Software Reset Flag bit" name="RCON__SWR">
         <value caption="Software Reset was executed" name="" value="0x1" />
         <value caption="Software Reset was not executed" name="" value="0x0" />
      </value-group>
      <value-group caption="External Reset Pin Flag bit" name="RCON__EXTR">
         <value caption="Master Clear (pin) Reset has occurred" name="" value="0x1" />
         <value caption="Master Clear (pin) Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Configuration Mismatch Reset Flag bit" name="RCON__CMR">
         <value caption="A Configuration Mismatch Reset has occurred" name="" value="0x1" />
         <value caption="A Configuration Mismatch Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="NMI Reset Counter Value bits" name="RNMICON__NMICNT">
         <value caption="65535 SYSCLK cycles before a device Reset occurs" name="" value="0xffff" />
         <value caption="2 SYSCLK cycle before a device Reset occurs" name="" value="0x2" />
         <value caption="1 SYSCLK cycle before a device Reset occurs" name="" value="0x1" />
         <value caption="No delay between NMI assertion and device Reset event" name="" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Time-out in Sleep Mode Flag bit" name="RNMICON__WDTS">
         <value caption="WDT time-out has occurred during Sleep mode and caused a wake-up from sleep" name="" value="0x1" />
         <value caption="WDT time-out has not occurred during Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Fail Detect bit" name="RNMICON__CF">
         <value caption="FSCM has detected clock failure and caused an NMI" name="" value="0x1" />
         <value caption="FSCM has not detected clock failure" name="" value="0x0" />
      </value-group>
      <value-group caption="General NMI bit" name="RNMICON__GNMI">
         <value caption="A general NMI event has been detected or a user-initiated NMI event has occurred" name="" value="0x1" />
         <value caption="A general NMI event has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Software NMI Trigger" name="RNMICON__SWNMI">
         <value caption="An NMI will be generated" name="" value="0x1" />
         <value caption="An NMI will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Run Time Watchdog Timer Time-Out Flag bit" name="RNMICON__WDTR">
         <value caption="WDT time-out has occurred and caused a NMI" name="" value="0x1" />
         <value caption="WDT time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Voltage Regulator Stand-by Enable bit" name="PWRCON__VREGS">
         <value caption="Voltage regulator will remain active during Sleep" name="" value="0x1" />
         <value caption="Voltage regulator will go to Stand-by mode during Sleep" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02050" name="RTCC" version="">
      <register-group name="RTCC">
         <register caption="" name="RTCCON1" offset="0x0" rw="RW" size="4">
            <bitfield caption="RTCC Signal Output Select bits" mask="0x00000070" name="OUTSEL" values="RTCCON1__OUTSEL" />
            <bitfield caption="RTCC Output Enable bit" mask="0x00000080" name="RTCOE" values="RTCCON1__RTCOE" />
            <bitfield caption="" mask="0x00000800" name="WRLOCK" />
            <bitfield caption="RTCC On bit" mask="0x00008000" name="ON" values="RTCCON1__ON" />
            <bitfield caption="Alarm Repeat Counter Value bits" mask="0x00FF0000" name="ALMRPT" />
            <bitfield caption="Alarm Mask Configuration bits" mask="0x0F000000" name="AMASK" values="RTCCON1__AMASK" />
            <bitfield caption="" mask="0x40000000" name="CHIME" />
            <bitfield caption="" mask="0x80000000" name="ALRMEN" />
         </register>
         <register caption="" name="RTCCON2" offset="0x10" rw="RW" size="4">
            <bitfield caption="RTCC Clock Select bits" mask="0x00000003" name="CLKSEL" values="RTCCON2__CLKSEL" />
            <bitfield caption="RTCC Prescaler" mask="0x00000030" name="PS" values="RTCCON2__PS" />
            <bitfield caption="" mask="0x0000F800" name="FDIV" />
            <bitfield caption="" mask="0xFFFF0000" name="DIV" />
         </register>
         <register caption="" name="RTCSTAT" offset="0x30" rw="R" size="4">
            <bitfield caption="" mask="0x00000001" name="HALFSEC" />
            <bitfield caption="" mask="0x00000002" name="ALMSYNC" />
            <bitfield caption="" mask="0x00000004" name="SYNC" />
            <bitfield caption="" mask="0x00000020" name="ALMEVT" />
         </register>
         <register caption="" name="RTCTIME" offset="0x40" rw="RW" size="4">
            <bitfield caption="" mask="0x00000F00" name="SECONE" />
            <bitfield caption="" mask="0x00007000" name="SECTEN" />
            <bitfield caption="" mask="0x000F0000" name="MINONE" />
            <bitfield caption="" mask="0x00700000" name="MINTEN" />
            <bitfield caption="" mask="0x0F000000" name="HRONE" />
            <bitfield caption="" mask="0x70000000" name="HRTEN" />
         </register>
         <register caption="" name="RTCDATE" offset="0x50" rw="RW" size="4">
            <bitfield caption="" mask="0x00000007" name="WDAY" />
            <bitfield caption="" mask="0x00000F00" name="DAYONE" />
            <bitfield caption="" mask="0x00003000" name="DAYTEN" />
            <bitfield caption="" mask="0x000F0000" name="MTHONE" />
            <bitfield caption="" mask="0x00100000" name="MTHTEN" />
            <bitfield caption="" mask="0x0F000000" name="YRONE" />
            <bitfield caption="" mask="0xF0000000" name="YRTEN" />
         </register>
         <register caption="" name="ALMTIME" offset="0x60" rw="RW" size="4">
            <bitfield caption="" mask="0x00000F00" name="SECONE" />
            <bitfield caption="" mask="0x00007000" name="SECTEN" />
            <bitfield caption="" mask="0x000F0000" name="MINONE" />
            <bitfield caption="" mask="0x00700000" name="MINTEN" />
            <bitfield caption="" mask="0x0F000000" name="HRONE" />
            <bitfield caption="" mask="0x70000000" name="HRTEN" />
         </register>
         <register caption="" name="ALMDATE" offset="0x70" rw="RW" size="4">
            <bitfield caption="" mask="0x00000007" name="WDAY" />
            <bitfield caption="" mask="0x00000F00" name="DAYONE" />
            <bitfield caption="" mask="0x00003000" name="DAYTEN" />
            <bitfield caption="" mask="0x000F0000" name="MTHONE" />
            <bitfield caption="" mask="0x00100000" name="MTHTEN" />
         </register>
      </register-group>
      <value-group caption="RTCC Signal Output Select bits" name="RTCCON1__OUTSEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="RTCC input clock source (based on the combination of the RTCCON2 bits, DIV[15:0] and PS[1:0])" name="" value="0x2" />
         <value caption="Seconds Clock is presented on the RTCC pin" name="" value="0x1" />
         <value caption="Alarm Pulse is presented on the RTCC pin when the alarm interrupt is triggered" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC Output Enable bit" name="RTCCON1__RTCOE">
         <value caption="RTCC clock output is enabled; signal selected by OUTSEL[2:0] is presented on the RTCC pin" name="" value="0x1" />
         <value caption="RTCC clock output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC On bit" name="RTCCON1__ON">
         <value caption="RTCC module is enabled" name="" value="0x1" />
         <value caption="RTCC module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Alarm Mask Configuration bits" name="RTCCON1__AMASK">
         <value caption="Every half-second" name="" value="0x0" />
         <value caption="Every second" name="" value="0x1" />
         <value caption="Every 10 seconds" name="" value="0x2" />
         <value caption="Every minute" name="" value="0x3" />
         <value caption="Every 10 minutes" name="" value="0x4" />
         <value caption="Every hour" name="" value="0x5" />
         <value caption="Once a day" name="" value="0x6" />
         <value caption="Once a week" name="" value="0x7" />
         <value caption="Once a month" name="" value="0x8" />
         <value caption="Once a year (or once every four years when configured for February 29th)" name="" value="0x9" />
         <value caption="Reserved" name="" value="0xa" />
      </value-group>
      <value-group caption="RTCC Clock Select bits" name="RTCCON2__CLKSEL">
         <value caption="RTCC uses peripheral clock" name="PBCLK" value="0x3" />
         <value caption="RTCC uses the clock on PWRLCLK pin" name="PWRLCLK" value="0x2" />
         <value caption="RTCC uses the internal 32 kHz oscillator (LPRC)" name="LPRC" value="0x1" />
         <value caption="RTCC uses the external 32.768 kHz Secondary Oscillator (SOSC)" name="SOSC" value="0x0" />
      </value-group>
      <value-group caption="RTCC Prescaler" name="RTCCON2__PS">
         <value caption="1:256" name="256" value="0x3" />
         <value caption="1:64" name="64" value="0x2" />
         <value caption="1:16" name="16" value="0x1" />
         <value caption="1:1" name="1" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01329" name="SPI" version="2">
      <register-group name="SPI">
         <register caption="SPI Control Register" name="SPI1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI1CON__SRXISEL" />
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI1CON__STXISEL" />
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI1CON__DISSDI" />
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI1CON__MSTEN" />
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI1CON__CKP" />
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI1CON__SSEN" />
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI1CON__CKE" />
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI1CON__SMP" />
            <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32" />
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI1CON__DISSDO" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI1CON__SIDL" />
            <bitfield caption="SPI Peripheral On bit" mask="0x00008000" name="ON" values="SPI1CON__ON" />
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI1CON__ENHBUF" />
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI1CON__SPIFE" />
            <bitfield caption="Master Clock Enable bit" mask="0x00800000" name="MCLKSEL" values="SPI1CON__MCLKSEL" />
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED_SYNC mode." mask="0x07000000" name="FRMCNT" values="SPI1CON__FRMCNT" />
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI1CON__FRMSYPW" />
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI1CON__MSSEN" />
            <bitfield caption="Frame Sync Polarity bit (Framed SPI mode only)" mask="0x20000000" name="FRMPOL" values="SPI1CON__FRMPOL" />
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)" mask="0x40000000" name="FRMSYNC" values="SPI1CON__FRMSYNC" />
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI1CON__FRMEN" />
         </register>
         <register caption="SPI Control Register" name="SPI2CON" offset="0x100" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI2CON__SRXISEL" />
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI2CON__STXISEL" />
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI2CON__DISSDI" />
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI2CON__MSTEN" />
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI2CON__CKP" />
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI2CON__SSEN" />
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI2CON__CKE" />
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI2CON__SMP" />
            <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI2CON__MODE32" />
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI2CON__DISSDO" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI2CON__SIDL" />
            <bitfield caption="SPI Peripheral On bit" mask="0x00008000" name="ON" values="SPI2CON__ON" />
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI2CON__ENHBUF" />
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI2CON__SPIFE" />
            <bitfield caption="Master Clock Enable bit" mask="0x00800000" name="MCLKSEL" values="SPI2CON__MCLKSEL" />
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED_SYNC mode." mask="0x07000000" name="FRMCNT" values="SPI2CON__FRMCNT" />
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI2CON__FRMSYPW" />
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI2CON__MSSEN" />
            <bitfield caption="Frame Sync Polarity bit (Framed SPI mode only)" mask="0x20000000" name="FRMPOL" values="SPI2CON__FRMPOL" />
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)" mask="0x40000000" name="FRMSYNC" values="SPI2CON__FRMSYNC" />
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI2CON__FRMEN" />
         </register>
         <register caption="SPI Control Register" name="SPI3CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI3CON__SRXISEL" />
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI3CON__STXISEL" />
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI3CON__DISSDI" />
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI3CON__MSTEN" />
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI3CON__CKP" />
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI3CON__SSEN" />
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI3CON__CKE" />
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI3CON__SMP" />
            <bitfield caption="32/16-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI3CON__MODE32" />
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI3CON__DISSDO" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI3CON__SIDL" />
            <bitfield caption="SPI Peripheral On bit" mask="0x00008000" name="ON" values="SPI3CON__ON" />
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI3CON__ENHBUF" />
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI3CON__SPIFE" />
            <bitfield caption="Master Clock Enable bit" mask="0x00800000" name="MCLKSEL" values="SPI3CON__MCLKSEL" />
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED_SYNC mode." mask="0x07000000" name="FRMCNT" values="SPI3CON__FRMCNT" />
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI3CON__FRMSYPW" />
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI3CON__MSSEN" />
            <bitfield caption="Frame Sync Polarity bit (Framed SPI mode only)" mask="0x20000000" name="FRMPOL" values="SPI3CON__FRMPOL" />
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)" mask="0x40000000" name="FRMSYNC" values="SPI3CON__FRMSYNC" />
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI3CON__FRMEN" />
         </register>
         <register caption="SPI Status Register" name="SPI1STAT" offset="0x10" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI1STAT__SPIRBF" />
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI1STAT__SPITBF" />
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI1STAT__SPITBE" />
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI1STAT__SPIRBE" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI1STAT__SPIROV" />
            <bitfield caption="Shift Register Empty bit (valid only when ENHBUF = 1)" mask="0x00000080" name="SRMT" values="SPI1STAT__SRMT" />
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI1STAT__SPITUR" />
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI1STAT__SPIBUSY" />
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI1STAT__FRMERR" />
            <bitfield caption="Transmit Buffer Element Count bits" mask="0x001F0000" name="TXBUFELM" />
            <bitfield caption="Receive Buffer Element Count bits" mask="0x1F000000" name="RXBUFELM" />
         </register>
         <register caption="SPI Status Register" name="SPI2STAT" offset="0x110" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI2STAT__SPIRBF" />
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI2STAT__SPITBF" />
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI2STAT__SPITBE" />
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI2STAT__SPIRBE" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI2STAT__SPIROV" />
            <bitfield caption="Shift Register Empty bit (valid only when ENHBUF = 1)" mask="0x00000080" name="SRMT" values="SPI2STAT__SRMT" />
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI2STAT__SPITUR" />
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI2STAT__SPIBUSY" />
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI2STAT__FRMERR" />
            <bitfield caption="Transmit Buffer Element Count bits" mask="0x001F0000" name="TXBUFELM" />
            <bitfield caption="Receive Buffer Element Count bits" mask="0x1F000000" name="RXBUFELM" />
         </register>
         <register caption="SPI Status Register" name="SPI3STAT" offset="0x210" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI3STAT__SPIRBF" />
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI3STAT__SPITBF" />
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI3STAT__SPITBE" />
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI3STAT__SPIRBE" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI3STAT__SPIROV" />
            <bitfield caption="Shift Register Empty bit (valid only when ENHBUF = 1)" mask="0x00000080" name="SRMT" values="SPI3STAT__SRMT" />
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI3STAT__SPITUR" />
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI3STAT__SPIBUSY" />
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI3STAT__FRMERR" />
            <bitfield caption="Transmit Buffer Element Count bits" mask="0x001F0000" name="TXBUFELM" />
            <bitfield caption="Receive Buffer Element Count bits" mask="0x1F000000" name="RXBUFELM" />
         </register>
         <register caption="" name="SPI1BUF" offset="0x20" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="SPI1BUF" />
         </register>
         <register caption="" name="SPI2BUF" offset="0x120" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="SPI2BUF" />
         </register>
         <register caption="" name="SPI3BUF" offset="0x220" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="SPI3BUF" />
         </register>
         <register caption="" name="SPI1BRG" offset="0x30" rw="RW" size="4">
            <bitfield caption="" mask="0x00001FFF" name="SPI1BRG" />
         </register>
         <register caption="" name="SPI2BRG" offset="0x130" rw="RW" size="4">
            <bitfield caption="" mask="0x00001FFF" name="SPI2BRG" />
         </register>
         <register caption="" name="SPI3BRG" offset="0x230" rw="RW" size="4">
            <bitfield caption="" mask="0x00001FFF" name="SPI3BRG" />
         </register>
         <register caption="SPI Control Register 2" name="SPI1CON2" offset="0x40" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI1CON2__AUDMOD" />
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI1CON2__AUDMONO" />
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI1CON2__AUDEN" />
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI1CON2__IGNTUR" />
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI1CON2__IGNROV" />
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI1CON2__SPITUREN" />
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI1CON2__SPIROVEN" />
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI1CON2__FRMERREN" />
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI1CON2__SPISGNEXT" />
         </register>
         <register caption="SPI Control Register 2" name="SPI2CON2" offset="0x140" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI2CON2__AUDMOD" />
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI2CON2__AUDMONO" />
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI2CON2__AUDEN" />
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI2CON2__IGNTUR" />
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI2CON2__IGNROV" />
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI2CON2__SPITUREN" />
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI2CON2__SPIROVEN" />
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI2CON2__FRMERREN" />
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI2CON2__SPISGNEXT" />
         </register>
         <register caption="SPI Control Register 2" name="SPI3CON2" offset="0x240" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI3CON2__AUDMOD" />
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI3CON2__AUDMONO" />
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI3CON2__AUDEN" />
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI3CON2__IGNTUR" />
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI3CON2__IGNROV" />
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI3CON2__SPITUREN" />
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI3CON2__SPIROVEN" />
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI3CON2__FRMERREN" />
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI3CON2__SPISGNEXT" />
         </register>
      </register-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI1CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI1CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI1CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1" />
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI1CON__MSTEN">
         <value caption="Master mode" name="" value="0x1" />
         <value caption="Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI1CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1" />
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI1CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1" />
         <value caption="SSx pin not used for Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI1CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1" />
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI1CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1" />
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI1CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN=0) 32-bit communication" name="" value="0x3" />
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN=0) 32-bit communication" name="" value="0x2" />
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN=0) 16-bit communication" name="" value="0x1" />
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame / (AUDEN=0) 8-bit communication" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI1CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1" />
         <value caption="SDOx pin is controlled by the module" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI1CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Peripheral On bit" name="SPI1CON__ON">
         <value caption="SPI Peripheral is enabled" name="" value="0x1" />
         <value caption="SPI Peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI1CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1" />
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI1CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1" />
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI1CON__MCLKSEL">
         <value caption="REFCLK is used by the Baud Rate Generator" name="" value="0x1" />
         <value caption="PBCLK is used by the Baud Rate Generator" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED_SYNC mode." name="SPI1CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5" />
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4" />
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3" />
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2" />
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1" />
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI1CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1" />
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI1CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1" />
         <value caption="Slave select SPI support is disabled." name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Polarity bit (Framed SPI mode only)" name="SPI1CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1" />
         <value caption="Frame pulse is active-low" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)" name="SPI1CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1" />
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI1CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1" />
         <value caption="Framed SPI support is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI2CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI2CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI2CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1" />
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI2CON__MSTEN">
         <value caption="Master mode" name="" value="0x1" />
         <value caption="Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI2CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1" />
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI2CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1" />
         <value caption="SSx pin not used for Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI2CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1" />
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI2CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1" />
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI2CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN=0) 32-bit communication" name="" value="0x3" />
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN=0) 32-bit communication" name="" value="0x2" />
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN=0) 16-bit communication" name="" value="0x1" />
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame / (AUDEN=0) 8-bit communication" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI2CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1" />
         <value caption="SDOx pin is controlled by the module" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI2CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Peripheral On bit" name="SPI2CON__ON">
         <value caption="SPI Peripheral is enabled" name="" value="0x1" />
         <value caption="SPI Peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI2CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1" />
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI2CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1" />
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI2CON__MCLKSEL">
         <value caption="REFCLK is used by the Baud Rate Generator" name="" value="0x1" />
         <value caption="PBCLK is used by the Baud Rate Generator" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED_SYNC mode." name="SPI2CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5" />
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4" />
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3" />
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2" />
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1" />
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI2CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1" />
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI2CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1" />
         <value caption="Slave select SPI support is disabled." name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Polarity bit (Framed SPI mode only)" name="SPI2CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1" />
         <value caption="Frame pulse is active-low" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)" name="SPI2CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1" />
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI2CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1" />
         <value caption="Framed SPI support is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI3CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI3CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI3CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1" />
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI3CON__MSTEN">
         <value caption="Master mode" name="" value="0x1" />
         <value caption="Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI3CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1" />
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI3CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1" />
         <value caption="SSx pin not used for Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI3CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1" />
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI3CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1" />
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI3CON__MODE32">
         <value caption="(AUDEN=1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN=0) 32-bit communication" name="" value="0x3" />
         <value caption="(AUDEN=1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN=0) 32-bit communication" name="" value="0x2" />
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN=0) 16-bit communication" name="" value="0x1" />
         <value caption="(AUDEN=1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame / (AUDEN=0) 8-bit communication" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI3CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1" />
         <value caption="SDOx pin is controlled by the module" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI3CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Peripheral On bit" name="SPI3CON__ON">
         <value caption="SPI Peripheral is enabled" name="" value="0x1" />
         <value caption="SPI Peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI3CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1" />
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI3CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1" />
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI3CON__MCLKSEL">
         <value caption="REFCLK is used by the Baud Rate Generator" name="" value="0x1" />
         <value caption="PBCLK is used by the Baud Rate Generator" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED_SYNC mode." name="SPI3CON__FRMCNT">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5" />
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4" />
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3" />
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2" />
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1" />
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI3CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1" />
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI3CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1" />
         <value caption="Slave select SPI support is disabled." name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Polarity bit (Framed SPI mode only)" name="SPI3CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1" />
         <value caption="Frame pulse is active-low" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)" name="SPI3CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1" />
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI3CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1" />
         <value caption="Framed SPI support is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI1STAT__SPIRBF">
         <value caption="Receive buffer SPIxRXB is full" name="" value="0x1" />
         <value caption="Receive buffer SPIxRXB is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI1STAT__SPITBF">
         <value caption="Transmit not yet started SPITXB is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI1STAT__SPITBE">
         <value caption="Transmit buffer SPIxTXB is empty" name="" value="0x1" />
         <value caption="Transmit buffer SPIxTXB is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI1STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1" />
         <value caption="RX FIFO is not empty (CRPTR != SWPTR)" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI1STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1" />
         <value caption="No overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Shift Register Empty bit (valid only when ENHBUF = 1)" name="SPI1STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1" />
         <value caption="When SPI module shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI1STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1" />
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI1STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1" />
         <value caption="SPI peripheral is currently idle" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI1STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1" />
         <value caption="No Frame error detected" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI2STAT__SPIRBF">
         <value caption="Receive buffer SPIxRXB is full" name="" value="0x1" />
         <value caption="Receive buffer SPIxRXB is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI2STAT__SPITBF">
         <value caption="Transmit not yet started SPITXB is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI2STAT__SPITBE">
         <value caption="Transmit buffer SPIxTXB is empty" name="" value="0x1" />
         <value caption="Transmit buffer SPIxTXB is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI2STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1" />
         <value caption="RX FIFO is not empty (CRPTR != SWPTR)" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI2STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1" />
         <value caption="No overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Shift Register Empty bit (valid only when ENHBUF = 1)" name="SPI2STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1" />
         <value caption="When SPI module shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI2STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1" />
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI2STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1" />
         <value caption="SPI peripheral is currently idle" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI2STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1" />
         <value caption="No Frame error detected" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI3STAT__SPIRBF">
         <value caption="Receive buffer SPIxRXB is full" name="" value="0x1" />
         <value caption="Receive buffer SPIxRXB is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI3STAT__SPITBF">
         <value caption="Transmit not yet started SPITXB is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI3STAT__SPITBE">
         <value caption="Transmit buffer SPIxTXB is empty" name="" value="0x1" />
         <value caption="Transmit buffer SPIxTXB is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI3STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1" />
         <value caption="RX FIFO is not empty (CRPTR != SWPTR)" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI3STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1" />
         <value caption="No overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Shift Register Empty bit (valid only when ENHBUF = 1)" name="SPI3STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1" />
         <value caption="When SPI module shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI3STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1" />
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI3STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1" />
         <value caption="SPI peripheral is currently idle" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI3STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1" />
         <value caption="No Frame error detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI1CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3" />
         <value caption="Right Justified mode" name="" value="0x2" />
         <value caption="Left Justified mode" name="" value="0x1" />
         <value caption="I2S mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI1CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1" />
         <value caption="Audio data is stereo" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI1CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1" />
         <value caption="Audio protocol disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI1CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1" />
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI1CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1" />
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI1CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1" />
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI1CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1" />
         <value caption="Receive overflow does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI1CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1" />
         <value caption="Frame Error does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI1CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1" />
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0" />
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI2CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3" />
         <value caption="Right Justified mode" name="" value="0x2" />
         <value caption="Left Justified mode" name="" value="0x1" />
         <value caption="I2S mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI2CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1" />
         <value caption="Audio data is stereo" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI2CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1" />
         <value caption="Audio protocol disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI2CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1" />
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI2CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1" />
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI2CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1" />
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI2CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1" />
         <value caption="Receive overflow does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI2CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1" />
         <value caption="Frame Error does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI2CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1" />
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0" />
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI3CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3" />
         <value caption="Right Justified mode" name="" value="0x2" />
         <value caption="Left Justified mode" name="" value="0x1" />
         <value caption="I2S mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI3CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1" />
         <value caption="Audio data is stereo" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI3CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1" />
         <value caption="Audio protocol disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI3CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1" />
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI3CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1" />
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI3CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1" />
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI3CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1" />
         <value caption="Receive overflow does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI3CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1" />
         <value caption="Frame Error does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI3CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1" />
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02141" name="TMR1" version="2">
      <register-group name="TMR1">
         <register caption="TYPE A TIMER CONTROL REGISTER" name="T1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T1CON__TCS" />
            <bitfield caption="Timer External Clock Input Synchronization Selection bit" mask="0x00000004" name="TSYNC" values="T1CON__TSYNC" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000030" name="TCKPS" values="T1CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T1CON__TGATE" />
            <bitfield caption="Timer1 External Clock Selection bits" mask="0x00000300" name="TECS" values="T1CON__TECS" />
            <bitfield caption="Asynchronous Timer Write in Progress bit" mask="0x00000800" name="TWIP" values="T1CON__TWIP" />
            <bitfield caption="Asynchronous Timer Write Disable bit" mask="0x00001000" name="TWDIS" values="T1CON__TWDIS" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T1CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T1CON__ON" />
         </register>
         <register caption="" name="TMR1" offset="0x10" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="TMR1" />
         </register>
         <register caption="" name="PR1" offset="0x20" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="PR1" />
         </register>
      </register-group>
      <value-group caption="Timer Clock Source Select bit" name="T1CON__TCS">
         <value caption="External clock is defined by the TECS bits" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer External Clock Input Synchronization Selection bit" name="T1CON__TSYNC">
         <value caption="(When TCS is 1) External clock input is synchronized / (When TCS is 0) This bit is ignored" name="" value="0x1" />
         <value caption="(When TCS is 1) External clock input is not synchronized / (When TCS is 0) This bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T1CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x3" />
         <value caption="1:64 prescale value" name="" value="0x2" />
         <value caption="1:8 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T1CON__TGATE">
         <value caption="(When TCS is 0) Gated time accumulation is enabled / (When TCS is 1) bit is ignored" name="" value="0x1" />
         <value caption="(When TCS is 0) Gated time accumulation is disabled / (When TCS is 1) bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer1 External Clock Selection bits" name="T1CON__TECS">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="External clock comes from the LPRC" name="LPRC" value="0x2" />
         <value caption="External clock comes from the T1CK pin" name="T1CK_PIN" value="0x1" />
         <value caption="External clock comes from the SOSC" name="SOSC" value="0x0" />
      </value-group>
      <value-group caption="Asynchronous Timer Write in Progress bit" name="T1CON__TWIP">
         <value caption="(In Asynchronous Timer mode) Asynchronous write to TMR1 register in progress / (In Synchronous Timer mode)bit is read as 0" name="" value="0x1" />
         <value caption="In Asynchronous Timer mode Asynchronous write to TMR1 register complete / (In Synchronous Timer mode)bit is read as 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Asynchronous Timer Write Disable bit" name="T1CON__TWDIS">
         <value caption="Writes to TMR1 are ignored until pending write operation completes" name="" value="0x1" />
         <value caption="Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T1CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T1CON__ON">
         <value caption="Timer is enabled" name="" value="0x1" />
         <value caption="Timer is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00745" name="TMR" version="1">
      <register-group name="TMR">
         <register caption="Type B Timer Control Register" name="T2CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T2CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T2CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T2CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T2CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T2CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T2CON__ON" />
         </register>
         <register caption="Type B Timer Control Register" name="T3CON" offset="0x40" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T3CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T3CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T3CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T3CON__TGATE" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T3CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T3CON__ON" />
         </register>
         <register caption="" name="TMR2" offset="0x10" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="TMR2" />
         </register>
         <register caption="" name="TMR3" offset="0x50" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="TMR3" />
         </register>
         <register caption="" name="PR2" offset="0x20" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="PR2" />
         </register>
         <register caption="" name="PR3" offset="0x60" rw="RW" size="4">
            <bitfield caption="" mask="0xFFFFFFFF" name="PR3" />
         </register>
      </register-group>
      <value-group caption="Timer Clock Source Select bit" name="T2CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T2CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1" />
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T2CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T2CON__TGATE">
         <value caption="(When TCS is 1): This bit is ignored and is read as 0 / (When TCS=0): Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="(When TCS is 1): This bit is ignored and is read as 0 / (When TCS=0): Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T2CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T2CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T3CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T3CON__T32">
         <value caption="Odd numbered and even numbered timers form a 32-bit timer" name="" value="0x1" />
         <value caption="Odd numbered and even numbered timers form separate 16-bit timers" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T3CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T3CON__TGATE">
         <value caption="(When TCS is 1): This bit is ignored and is read as 0 / (When TCS=0): Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="(When TCS is 1): This bit is ignored and is read as 0 / (When TCS=0): Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T3CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T3CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02478" name="UART" version="">
      <register-group name="UART">
         <register caption="UARTx Mode Register" name="U1MODE" offset="0x0" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U1MODE__STSEL" />
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U1MODE__PDSEL" />
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U1MODE__BRGH" />
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U1MODE__RXINV" />
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U1MODE__ABAUD" />
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U1MODE__LPBACK" />
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U1MODE__WAKE" />
            <bitfield caption="UARTx Module Enable bits" mask="0x00000300" name="UEN" values="U1MODE__UEN" />
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U1MODE__RTSMD" />
            <bitfield caption="IrDA  Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U1MODE__IREN" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U1MODE__SIDL" />
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U1MODE__ON" />
            <bitfield caption="Run During Overflow Condition Mode bit" mask="0x00010000" name="RUNOVF" values="U1MODE__RUNOVF" />
            <bitfield caption="UARTx Module Clock Selection bits" mask="0x00060000" name="CLKSEL" values="U1MODE__CLKSEL" />
            <bitfield caption="UARTx Module Running Status bit" mask="0x00400000" name="ACTIVE" values="U1MODE__ACTIVE" />
            <bitfield caption="Run During Sleep Enable bit" mask="0x00800000" name="SLPEN" values="U1MODE__SLPEN" />
         </register>
         <register caption="UARTx Mode Register" name="U2MODE" offset="0x100" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U2MODE__STSEL" />
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U2MODE__PDSEL" />
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U2MODE__BRGH" />
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U2MODE__RXINV" />
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U2MODE__ABAUD" />
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U2MODE__LPBACK" />
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U2MODE__WAKE" />
            <bitfield caption="UARTx Module Enable bits" mask="0x00000300" name="UEN" values="U2MODE__UEN" />
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U2MODE__RTSMD" />
            <bitfield caption="IrDA  Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U2MODE__IREN" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U2MODE__SIDL" />
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U2MODE__ON" />
            <bitfield caption="Run During Overflow Condition Mode bit" mask="0x00010000" name="RUNOVF" values="U2MODE__RUNOVF" />
            <bitfield caption="UARTx Module Clock Selection bits" mask="0x00060000" name="CLKSEL" values="U2MODE__CLKSEL" />
            <bitfield caption="UARTx Module Running Status bit" mask="0x00400000" name="ACTIVE" values="U2MODE__ACTIVE" />
            <bitfield caption="Run During Sleep Enable bit" mask="0x00800000" name="SLPEN" values="U2MODE__SLPEN" />
         </register>
         <register caption="UARTx Mode Register" name="U3MODE" offset="0x800" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U3MODE__STSEL" />
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U3MODE__PDSEL" />
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U3MODE__BRGH" />
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U3MODE__RXINV" />
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U3MODE__ABAUD" />
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U3MODE__LPBACK" />
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U3MODE__WAKE" />
            <bitfield caption="UARTx Module Enable bits" mask="0x00000300" name="UEN" values="U3MODE__UEN" />
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U3MODE__RTSMD" />
            <bitfield caption="IrDA  Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U3MODE__IREN" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U3MODE__SIDL" />
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U3MODE__ON" />
            <bitfield caption="Run During Overflow Condition Mode bit" mask="0x00010000" name="RUNOVF" values="U3MODE__RUNOVF" />
            <bitfield caption="UARTx Module Clock Selection bits" mask="0x00060000" name="CLKSEL" values="U3MODE__CLKSEL" />
            <bitfield caption="UARTx Module Running Status bit" mask="0x00400000" name="ACTIVE" values="U3MODE__ACTIVE" />
            <bitfield caption="Run During Sleep Enable bit" mask="0x00800000" name="SLPEN" values="U3MODE__SLPEN" />
         </register>
         <register caption="UARTx Status and Control Register" name="U1STA" offset="0x10" rw="RW" size="4">
            <bitfield caption="Receive Buffer Data Available bit (read-only)" mask="0x00000001" name="URXDA" values="U1STA__URXDA" />
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U1STA__OERR" />
            <bitfield caption="Framing Error Status bit (read-only)" mask="0x00000004" name="FERR" values="U1STA__FERR" />
            <bitfield caption="Parity Error Status bit (read-only)" mask="0x00000008" name="PERR" values="U1STA__PERR" />
            <bitfield caption="Receiver Idle bit (read-only)" mask="0x00000010" name="RIDLE" values="U1STA__RIDLE" />
            <bitfield caption="Address Character Detect bit (bit 8 of received data = 1)" mask="0x00000020" name="ADDEN" values="U1STA__ADDEN" />
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U1STA__URXISEL" />
            <bitfield caption="Transmit Shift Register is Empty bit (read-only)" mask="0x00000100" name="TRMT" values="U1STA__TRMT" />
            <bitfield caption="Transmit Buffer Full Status bit (read-only)" mask="0x00000200" name="UTXBF" values="U1STA__UTXBF" />
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U1STA__UTXEN" />
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U1STA__UTXBRK" />
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U1STA__URXEN" />
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U1STA__UTXINV" />
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U1STA__UTXISEL" />
            <bitfield caption="Automatic Address Mask bits" mask="0x00FF0000" name="ADDR" />
            <bitfield caption="UARTx Address Match Mask bits" mask="0xFF000000" name="MASK" values="U1STA__MASK" />
         </register>
         <register caption="UARTx Status and Control Register" name="U2STA" offset="0x110" rw="RW" size="4">
            <bitfield caption="Receive Buffer Data Available bit (read-only)" mask="0x00000001" name="URXDA" values="U2STA__URXDA" />
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U2STA__OERR" />
            <bitfield caption="Framing Error Status bit (read-only)" mask="0x00000004" name="FERR" values="U2STA__FERR" />
            <bitfield caption="Parity Error Status bit (read-only)" mask="0x00000008" name="PERR" values="U2STA__PERR" />
            <bitfield caption="Receiver Idle bit (read-only)" mask="0x00000010" name="RIDLE" values="U2STA__RIDLE" />
            <bitfield caption="Address Character Detect bit (bit 8 of received data = 1)" mask="0x00000020" name="ADDEN" values="U2STA__ADDEN" />
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U2STA__URXISEL" />
            <bitfield caption="Transmit Shift Register is Empty bit (read-only)" mask="0x00000100" name="TRMT" values="U2STA__TRMT" />
            <bitfield caption="Transmit Buffer Full Status bit (read-only)" mask="0x00000200" name="UTXBF" values="U2STA__UTXBF" />
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U2STA__UTXEN" />
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U2STA__UTXBRK" />
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U2STA__URXEN" />
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U2STA__UTXINV" />
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U2STA__UTXISEL" />
            <bitfield caption="Automatic Address Mask bits" mask="0x00FF0000" name="ADDR" />
            <bitfield caption="UARTx Address Match Mask bits" mask="0xFF000000" name="MASK" values="U2STA__MASK" />
         </register>
         <register caption="UARTx Status and Control Register" name="U3STA" offset="0x810" rw="RW" size="4">
            <bitfield caption="Receive Buffer Data Available bit (read-only)" mask="0x00000001" name="URXDA" values="U3STA__URXDA" />
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U3STA__OERR" />
            <bitfield caption="Framing Error Status bit (read-only)" mask="0x00000004" name="FERR" values="U3STA__FERR" />
            <bitfield caption="Parity Error Status bit (read-only)" mask="0x00000008" name="PERR" values="U3STA__PERR" />
            <bitfield caption="Receiver Idle bit (read-only)" mask="0x00000010" name="RIDLE" values="U3STA__RIDLE" />
            <bitfield caption="Address Character Detect bit (bit 8 of received data = 1)" mask="0x00000020" name="ADDEN" values="U3STA__ADDEN" />
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U3STA__URXISEL" />
            <bitfield caption="Transmit Shift Register is Empty bit (read-only)" mask="0x00000100" name="TRMT" values="U3STA__TRMT" />
            <bitfield caption="Transmit Buffer Full Status bit (read-only)" mask="0x00000200" name="UTXBF" values="U3STA__UTXBF" />
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U3STA__UTXEN" />
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U3STA__UTXBRK" />
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U3STA__URXEN" />
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U3STA__UTXINV" />
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U3STA__UTXISEL" />
            <bitfield caption="Automatic Address Mask bits" mask="0x00FF0000" name="ADDR" />
            <bitfield caption="UARTx Address Match Mask bits" mask="0xFF000000" name="MASK" values="U3STA__MASK" />
         </register>
         <register caption="" name="U1TXREG" offset="0x20" rw="RW" size="4">
            <bitfield caption="" mask="0x000001FF" name="U1TXREG" />
         </register>
         <register caption="" name="U2TXREG" offset="0x120" rw="RW" size="4">
            <bitfield caption="" mask="0x000001FF" name="U2TXREG" />
         </register>
         <register caption="" name="U3TXREG" offset="0x820" rw="RW" size="4">
            <bitfield caption="" mask="0x000001FF" name="U3TXREG" />
         </register>
         <register caption="" name="U1RXREG" offset="0x30" rw="R" size="4">
            <bitfield caption="" mask="0x000001FF" name="U1RXREG" />
         </register>
         <register caption="" name="U2RXREG" offset="0x130" rw="R" size="4">
            <bitfield caption="" mask="0x000001FF" name="U2RXREG" />
         </register>
         <register caption="" name="U3RXREG" offset="0x830" rw="R" size="4">
            <bitfield caption="" mask="0x000001FF" name="U3RXREG" />
         </register>
         <register caption="" name="U1BRG" offset="0x40" rw="RW" size="4">
            <bitfield caption="Baud Rate Generator" mask="0x000FFFFF" name="BRG" values="U1BRG__BRG" />
         </register>
         <register caption="" name="U2BRG" offset="0x140" rw="RW" size="4">
            <bitfield caption="Baud Rate Generator" mask="0x000FFFFF" name="BRG" values="U2BRG__BRG" />
         </register>
         <register caption="" name="U3BRG" offset="0x840" rw="RW" size="4">
            <bitfield caption="Baud Rate Generator" mask="0x000FFFFF" name="BRG" values="U3BRG__BRG" />
         </register>
      </register-group>
      <value-group caption="Stop Selection bit" name="U1MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1" />
         <value caption="1 Stop bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U1MODE__PDSEL">
         <value caption="9-bit data, no parity" name="" value="0x3" />
         <value caption="8-bit data, odd parity" name="" value="0x2" />
         <value caption="8-bit data, even parity" name="" value="0x1" />
         <value caption="8-bit data, no parity" name="" value="0x0" />
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U1MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1" />
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U1MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1" />
         <value caption="UxRX Idle state is 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U1MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1" />
         <value caption="Baud rate measurement disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U1MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1" />
         <value caption="Loopback mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U1MODE__WAKE">
         <value caption="Wake-up enabled" name="" value="0x1" />
         <value caption="Wake-up disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Enable bits" name="U1MODE__UEN">
         <value caption="UxTX, UxRX and UxBCLK pins are enabled and used" name="" value="0x3" />
         <value caption="UxTX, UxRX, UxCTS and UxRTS pins are enabled and used" name="" value="0x2" />
         <value caption="UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register" name="" value="0x1" />
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0" />
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U1MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1" />
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0" />
      </value-group>
      <value-group caption="IrDA  Encoder and Decoder Enable bit" name="U1MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1" />
         <value caption="IrDA is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U1MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Enable bit" name="U1MODE__ON">
         <value caption="UARTx module is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1" />
         <value caption="UARTx module is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx, and LATx registers; UARTx power consumption is minimal" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Overflow Condition Mode bit" name="U1MODE__RUNOVF">
         <value caption="When an Overflow Error (OERR) condition is detected, the shift register continues to run to remain synchronized" name="" value="0x1" />
         <value caption="When an Overflow Error (OERR) condition is detected, the shift register stops accepting new data (Legacy mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Clock Selection bits" name="U1MODE__CLKSEL">
         <value caption="BRG clock is REFO1 Output" name="" value="0x3" />
         <value caption="BRG clock is FRC" name="" value="0x2" />
         <value caption="BRG clock is SYSCLK" name="" value="0x1" />
         <value caption="BRG clock is PBCLK" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Running Status bit" name="U1MODE__ACTIVE">
         <value caption="UARTx module is active (UxMODE register should not be updated)" name="" value="0x1" />
         <value caption="UARTx module is not active (UxMODE register can be updated)" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Sleep Enable bit" name="U1MODE__SLPEN">
         <value caption="UARTx BRG clock runs during Sleep mode" name="" value="0x1" />
         <value caption="UARTx BRG clock is turned off during Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Overflow Condition Mode bit" name="U1MODE__RUNOVF">
         <value caption="When an Overflow Error (OERR) condition is detected" name="" value="0x1" />
         <value caption="When an Overflow Error (OERR) condition is detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Selection bit" name="U2MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1" />
         <value caption="1 Stop bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U2MODE__PDSEL">
         <value caption="9-bit data, no parity" name="" value="0x3" />
         <value caption="8-bit data, odd parity" name="" value="0x2" />
         <value caption="8-bit data, even parity" name="" value="0x1" />
         <value caption="8-bit data, no parity" name="" value="0x0" />
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U2MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1" />
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U2MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1" />
         <value caption="UxRX Idle state is 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U2MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1" />
         <value caption="Baud rate measurement disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U2MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1" />
         <value caption="Loopback mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U2MODE__WAKE">
         <value caption="Wake-up enabled" name="" value="0x1" />
         <value caption="Wake-up disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Enable bits" name="U2MODE__UEN">
         <value caption="UxTX, UxRX and UxBCLK pins are enabled and used" name="" value="0x3" />
         <value caption="UxTX, UxRX, UxCTS and UxRTS pins are enabled and used" name="" value="0x2" />
         <value caption="UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register" name="" value="0x1" />
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0" />
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U2MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1" />
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0" />
      </value-group>
      <value-group caption="IrDA  Encoder and Decoder Enable bit" name="U2MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1" />
         <value caption="IrDA is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U2MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Enable bit" name="U2MODE__ON">
         <value caption="UARTx module is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1" />
         <value caption="UARTx module is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx, and LATx registers; UARTx power consumption is minimal" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Overflow Condition Mode bit" name="U2MODE__RUNOVF">
         <value caption="When an Overflow Error (OERR) condition is detected, the shift register continues to run to remain synchronized" name="" value="0x1" />
         <value caption="When an Overflow Error (OERR) condition is detected, the shift register stops accepting new data (Legacy mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Clock Selection bits" name="U2MODE__CLKSEL">
         <value caption="BRG clock is REFO1 Output" name="" value="0x3" />
         <value caption="BRG clock is FRC" name="" value="0x2" />
         <value caption="BRG clock is SYSCLK" name="" value="0x1" />
         <value caption="BRG clock is PBCLK" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Running Status bit" name="U2MODE__ACTIVE">
         <value caption="UARTx module is active (UxMODE register should not be updated)" name="" value="0x1" />
         <value caption="UARTx module is not active (UxMODE register can be updated)" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Sleep Enable bit" name="U2MODE__SLPEN">
         <value caption="UARTx BRG clock runs during Sleep mode" name="" value="0x1" />
         <value caption="UARTx BRG clock is turned off during Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Overflow Condition Mode bit" name="U2MODE__RUNOVF">
         <value caption="When an Overflow Error (OERR) condition is detected" name="" value="0x1" />
         <value caption="When an Overflow Error (OERR) condition is detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Selection bit" name="U3MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1" />
         <value caption="1 Stop bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U3MODE__PDSEL">
         <value caption="9-bit data, no parity" name="" value="0x3" />
         <value caption="8-bit data, odd parity" name="" value="0x2" />
         <value caption="8-bit data, even parity" name="" value="0x1" />
         <value caption="8-bit data, no parity" name="" value="0x0" />
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U3MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1" />
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U3MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1" />
         <value caption="UxRX Idle state is 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U3MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1" />
         <value caption="Baud rate measurement disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U3MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1" />
         <value caption="Loopback mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U3MODE__WAKE">
         <value caption="Wake-up enabled" name="" value="0x1" />
         <value caption="Wake-up disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Enable bits" name="U3MODE__UEN">
         <value caption="UxTX, UxRX and UxBCLK pins are enabled and used" name="" value="0x3" />
         <value caption="UxTX, UxRX, UxCTS and UxRTS pins are enabled and used" name="" value="0x2" />
         <value caption="UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register" name="" value="0x1" />
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0" />
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U3MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1" />
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0" />
      </value-group>
      <value-group caption="IrDA  Encoder and Decoder Enable bit" name="U3MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1" />
         <value caption="IrDA is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U3MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Enable bit" name="U3MODE__ON">
         <value caption="UARTx module is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1" />
         <value caption="UARTx module is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx, and LATx registers; UARTx power consumption is minimal" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Overflow Condition Mode bit" name="U3MODE__RUNOVF">
         <value caption="When an Overflow Error (OERR) condition is detected, the shift register continues to run to remain synchronized" name="" value="0x1" />
         <value caption="When an Overflow Error (OERR) condition is detected, the shift register stops accepting new data (Legacy mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Clock Selection bits" name="U3MODE__CLKSEL">
         <value caption="BRG clock is REFO1 Output" name="" value="0x3" />
         <value caption="BRG clock is FRC" name="" value="0x2" />
         <value caption="BRG clock is SYSCLK" name="" value="0x1" />
         <value caption="BRG clock is PBCLK" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Running Status bit" name="U3MODE__ACTIVE">
         <value caption="UARTx module is active (UxMODE register should not be updated)" name="" value="0x1" />
         <value caption="UARTx module is not active (UxMODE register can be updated)" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Sleep Enable bit" name="U3MODE__SLPEN">
         <value caption="UARTx BRG clock runs during Sleep mode" name="" value="0x1" />
         <value caption="UARTx BRG clock is turned off during Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Overflow Condition Mode bit" name="U3MODE__RUNOVF">
         <value caption="When an Overflow Error (OERR) condition is detected" name="" value="0x1" />
         <value caption="When an Overflow Error (OERR) condition is detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Data Available bit (read-only)" name="U1STA__URXDA">
         <value caption="Receive buffer has data" name="" value="0x1" />
         <value caption="Receive buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U1STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1" />
         <value caption="Receive buffer has not overflowed" name="" value="0x0" />
      </value-group>
      <value-group caption="Framing Error Status bit (read-only)" name="U1STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1" />
         <value caption="Framing error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity Error Status bit (read-only)" name="U1STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1" />
         <value caption="Parity error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Idle bit (read-only)" name="U1STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1" />
         <value caption="Data is being received" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Character Detect bit (bit 8 of received data = 1)" name="U1STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect" name="" value="0x1" />
         <value caption="Address Detect mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U1STA__URXISEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2" />
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1" />
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Shift Register is Empty bit (read-only)" name="U1STA__TRMT">
         <value caption="Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)" name="" value="0x1" />
         <value caption="Transmit shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit (read-only)" name="U1STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full, at least one more character can be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Enable bit" name="U1STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Break bit" name="U1STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1" />
         <value caption="Break transmission is disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Enable bit" name="U1STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U1STA__UTXINV">
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 0 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 1" name="" value="0x1" />
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 1 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U1STA__UTXISEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2" />
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1" />
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Address Match Mask bits" name="U1STA__MASK">
         <value caption="Corresponding ADDRx bits are used to detect the address match" name="" value="0xff" />
         <value caption="Corresponding ADDRx bits are not used to detect the address match." name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Data Available bit (read-only)" name="U2STA__URXDA">
         <value caption="Receive buffer has data" name="" value="0x1" />
         <value caption="Receive buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U2STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1" />
         <value caption="Receive buffer has not overflowed" name="" value="0x0" />
      </value-group>
      <value-group caption="Framing Error Status bit (read-only)" name="U2STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1" />
         <value caption="Framing error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity Error Status bit (read-only)" name="U2STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1" />
         <value caption="Parity error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Idle bit (read-only)" name="U2STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1" />
         <value caption="Data is being received" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Character Detect bit (bit 8 of received data = 1)" name="U2STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect" name="" value="0x1" />
         <value caption="Address Detect mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U2STA__URXISEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2" />
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1" />
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Shift Register is Empty bit (read-only)" name="U2STA__TRMT">
         <value caption="Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)" name="" value="0x1" />
         <value caption="Transmit shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit (read-only)" name="U2STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full, at least one more character can be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Enable bit" name="U2STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Break bit" name="U2STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1" />
         <value caption="Break transmission is disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Enable bit" name="U2STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U2STA__UTXINV">
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 0 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 1" name="" value="0x1" />
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 1 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U2STA__UTXISEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2" />
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1" />
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Address Match Mask bits" name="U2STA__MASK">
         <value caption="Corresponding ADDRx bits are used to detect the address match" name="" value="0xff" />
         <value caption="Corresponding ADDRx bits are not used to detect the address match." name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Data Available bit (read-only)" name="U3STA__URXDA">
         <value caption="Receive buffer has data" name="" value="0x1" />
         <value caption="Receive buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U3STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1" />
         <value caption="Receive buffer has not overflowed" name="" value="0x0" />
      </value-group>
      <value-group caption="Framing Error Status bit (read-only)" name="U3STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1" />
         <value caption="Framing error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity Error Status bit (read-only)" name="U3STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1" />
         <value caption="Parity error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Idle bit (read-only)" name="U3STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1" />
         <value caption="Data is being received" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Character Detect bit (bit 8 of received data = 1)" name="U3STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect" name="" value="0x1" />
         <value caption="Address Detect mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U3STA__URXISEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2" />
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1" />
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Shift Register is Empty bit (read-only)" name="U3STA__TRMT">
         <value caption="Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)" name="" value="0x1" />
         <value caption="Transmit shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit (read-only)" name="U3STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full, at least one more character can be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Enable bit" name="U3STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Break bit" name="U3STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1" />
         <value caption="Break transmission is disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Enable bit" name="U3STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U3STA__UTXINV">
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 0 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 1" name="" value="0x1" />
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 1 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U3STA__UTXISEL">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2" />
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1" />
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Address Match Mask bits" name="U3STA__MASK">
         <value caption="Corresponding ADDRx bits are used to detect the address match" name="" value="0xff" />
         <value caption="Corresponding ADDRx bits are not used to detect the address match." name="" value="0x0" />
      </value-group>
      <value-group caption="Baud Rate Generator" name="U1BRG__BRG">
         <value caption="Divisor value is 1" name="" value="0x1" />
      </value-group>
      <value-group caption="Baud Rate Generator" name="U2BRG__BRG">
         <value caption="Divisor value is 1" name="" value="0x1" />
      </value-group>
      <value-group caption="Baud Rate Generator" name="U3BRG__BRG">
         <value caption="Divisor value is 1" name="" value="0x1" />
      </value-group>
   </module>
   <module caption="" id="02610" name="UDID" version="">
      <register-group name="UDID">
         <register caption="" name="UDID1" offset="0x0" rw="R" size="4" />
         <register caption="" name="UDID2" offset="0x4" rw="R" size="4" />
         <register caption="" name="UDID3" offset="0x8" rw="R" size="4" />
         <register caption="" name="UDID4" offset="0xc" rw="R" size="4" />
         <register caption="" name="UDID5" offset="0x10" rw="R" size="4" />
      </register-group>
   </module>
   <module caption="" id="02813" name="USB" version="3">
      <register-group name="USB">
         <register caption="USB OTG Interrupt Status Register (x = 1 and 2)" name="U1OTGIR" offset="0x0" rw="RW" size="4">
            <bitfield caption="A-Device" mask="0x00000001" name="VBUSVDIF" values="U1OTGIR__VBUSVDIF" />
            <bitfield caption="B-Device" mask="0x00000004" name="SESENDIF" values="U1OTGIR__SESENDIF" />
            <bitfield caption="Session Valid Change Indicator bit" mask="0x00000008" name="SESVDIF" values="U1OTGIR__SESVDIF" />
            <bitfield caption="Bus Activity Indicator bit" mask="0x00000010" name="ACTVIF" values="U1OTGIR__ACTVIF" />
            <bitfield caption="Line State Stable Indicator bit" mask="0x00000020" name="LSTATEIF" values="U1OTGIR__LSTATEIF" />
            <bitfield caption="1 Millisecond Timer bit" mask="0x00000040" name="T1MSECIF" values="U1OTGIR__T1MSECIF" />
            <bitfield caption="ID State Change Indicator bit" mask="0x00000080" name="IDIF" values="U1OTGIR__IDIF" />
         </register>
         <register caption="USB OTG Interrupt Enable Register (x = 1 and 2)" name="U1OTGIE" offset="0x10" rw="RW" size="4">
            <bitfield caption="A- Vbus Valid Interrupt Enable bit" mask="0x00000001" name="VBUSVDIE" values="U1OTGIE__VBUSVDIE" />
            <bitfield caption="B-Session End Interrupt Enable bit" mask="0x00000004" name="SESENDIE" values="U1OTGIE__SESENDIE" />
            <bitfield caption="Session Valid Interrupt Enable bit" mask="0x00000008" name="SESVDIE" values="U1OTGIE__SESVDIE" />
            <bitfield caption="Bus Activity Interrupt Enable bit" mask="0x00000010" name="ACTVIE" values="U1OTGIE__ACTVIE" />
            <bitfield caption="Line State Interrupt Enable bit" mask="0x00000020" name="LSTATEIE" values="U1OTGIE__LSTATEIE" />
            <bitfield caption="1 Millisecond Timer Interrupt Enable bit" mask="0x00000040" name="T1MSECIE" values="U1OTGIE__T1MSECIE" />
            <bitfield caption="ID Interrupt Enable bit" mask="0x00000080" name="IDIE" values="U1OTGIE__IDIE" />
         </register>
         <register caption="USB OTG Status Register (x = 1 and 2)" name="U1OTGSTAT" offset="0x20" rw="RW" size="4">
            <bitfield caption="A-Device Vbus Valid Indicator bit" mask="0x00000001" name="VBUSVD" values="U1OTGSTAT__VBUSVD" />
            <bitfield caption="B-Device Session End Indicator bit" mask="0x00000004" name="SESEND" values="U1OTGSTAT__SESEND" />
            <bitfield caption="Session Valid Indicator bit" mask="0x00000008" name="SESVD" values="U1OTGSTAT__SESVD" />
            <bitfield caption="Line State Stable Indicator bit" mask="0x00000020" name="LSTATE" values="U1OTGSTAT__LSTATE" />
            <bitfield caption="ID Pin State Indicator bit" mask="0x00000080" name="ID" values="U1OTGSTAT__ID" />
         </register>
         <register caption="USB OTG Control Register (x = 1 and 2)" name="U1OTGCON" offset="0x30" rw="RW" size="4">
            <bitfield caption="Vbus Discharge Enable bit" mask="0x00000001" name="VBUSDIS" values="U1OTGCON__VBUSDIS" />
            <bitfield caption="Vbus Charge Enable bit" mask="0x00000002" name="VBUSCHG" values="U1OTGCON__VBUSCHG" />
            <bitfield caption="OTG Functionality Enable bit" mask="0x00000004" name="OTGEN" values="U1OTGCON__OTGEN" />
            <bitfield caption="Vbus Power-on bit" mask="0x00000008" name="VBUSON" values="U1OTGCON__VBUSON" />
            <bitfield caption="D- Pull-Down Enable bit" mask="0x00000010" name="DMPULDWN" values="U1OTGCON__DMPULDWN" />
            <bitfield caption="D+ Pull-Down Enable bit" mask="0x00000020" name="DPPULDWN" values="U1OTGCON__DPPULDWN" />
            <bitfield caption="D- Pull-Up Enable bit" mask="0x00000040" name="DMPULUP" values="U1OTGCON__DMPULUP" />
            <bitfield caption="D+ Pull-Up Enable bit" mask="0x00000080" name="DPPULUP" values="U1OTGCON__DPPULUP" />
         </register>
         <register caption="USB Power Control Register (x = 1 and 2)" name="U1PWRC" offset="0x40" rw="RW" size="4">
            <bitfield caption="USB Operation Enable bit" mask="0x00000001" name="USBPWR" values="U1PWRC__USBPWR" />
            <bitfield caption="USB Suspend Mode bit" mask="0x00000002" name="USUSPEND" values="U1PWRC__USUSPEND" />
            <bitfield caption="USB Module Busy bit" mask="0x00000008" name="USBBUSY" values="U1PWRC__USBBUSY" />
            <bitfield caption="USB Sleep Entry Guard bit" mask="0x00000010" name="USLPGRD" values="U1PWRC__USLPGRD" />
            <bitfield caption="USB Activity Pending bit" mask="0x00000080" name="UACTPND" values="U1PWRC__UACTPND" />
         </register>
         <register caption="USB Interrupt Register (x = 1 and 2)" name="U1IR" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="(Device mode) USB Reset Interrupt bit Device mode / (Host mode)USB Detach Interrupt bit Host mode" mask="0x00000001" name="URSTIF_DETACHIF" values="U1IR__URSTIF_DETACHIF" />
            <bitfield caption="USB Error Condition Interrupt bit" mask="0x00000002" name="UERRIF" values="U1IR__UERRIF" />
            <bitfield caption="SOF Token Interrupt bit" mask="0x00000004" name="SOFIF" values="U1IR__SOFIF" />
            <bitfield caption="Token Processing Complete Interrupt bit" mask="0x00000008" name="TRNIF" values="U1IR__TRNIF" />
            <bitfield caption="Idle Detect Interrupt bit" mask="0x00000010" name="IDLEIF" values="U1IR__IDLEIF" />
            <bitfield caption="Resume Interrupt bit" mask="0x00000020" name="RESUMEIF" values="U1IR__RESUMEIF" />
            <bitfield caption="Peripheral Attach Interrupt bit" mask="0x00000040" name="ATTACHIF" values="U1IR__ATTACHIF" />
            <bitfield caption="STALL Handshake Interrupt bit" mask="0x00000080" name="STALLIF" values="U1IR__STALLIF" />
         </register>
         <register caption="USB Interrupt Enable Register (x = 1 and 2)" name="U1IE" offset="0x1d0" rw="RW" size="4">
            <bitfield caption="(Device mode) USB Reset Interrupt Enable bit Device mode / (Host mode)USB Detach Interrupt Enable bit Host Mode" mask="0x00000001" name="URSTIE_DETACHIE" values="U1IE__URSTIE_DETACHIE" />
            <bitfield caption="USB Error Interrupt Enable bit" mask="0x00000002" name="UERRIE" values="U1IE__UERRIE" />
            <bitfield caption="SOF Token Interrupt Enable bit" mask="0x00000004" name="SOFIE" values="U1IE__SOFIE" />
            <bitfield caption="Token Processing Complete Interrupt Enable bit" mask="0x00000008" name="TRNIE" values="U1IE__TRNIE" />
            <bitfield caption="Idle Detect Interrupt Enable bit" mask="0x00000010" name="IDLEIE" values="U1IE__IDLEIE" />
            <bitfield caption="RESUME Interrupt Enable bit" mask="0x00000020" name="RESUMEIE" values="U1IE__RESUMEIE" />
            <bitfield caption="ATTACH Interrupt Enable bit" mask="0x00000040" name="ATTACHIE" values="U1IE__ATTACHIE" />
            <bitfield caption="STALL Handshake Interrupt Enable bit" mask="0x00000080" name="STALLIE" values="U1IE__STALLIE" />
         </register>
         <register caption="USB Error Interrupt Status Register (x = 1 and 2)" name="U1EIR" offset="0x1e0" rw="RW" size="4">
            <bitfield caption="PID Check Failure Flag bit" mask="0x00000001" name="PIDEF" values="U1EIR__PIDEF" />
            <bitfield caption="(Device mode)CRC5 Host Error Flag bit / (Host mode)EOF Error Flag bit" mask="0x00000002" name="CRC5EF_EOFEF" values="U1EIR__CRC5EF_EOFEF" />
            <bitfield caption="CRC16 Failure Flag bit" mask="0x00000004" name="CRC16EF" values="U1EIR__CRC16EF" />
            <bitfield caption="Data Field Size Error Flag bit" mask="0x00000008" name="DFN8EF" values="U1EIR__DFN8EF" />
            <bitfield caption="Bus Turnaround Time-Out Error Flag bit" mask="0x00000010" name="BTOEF" values="U1EIR__BTOEF" />
            <bitfield caption="DMA Error Flag bit" mask="0x00000020" name="DMAEF" values="U1EIR__DMAEF" />
            <bitfield caption="Bus Matrix Error Flag bit" mask="0x00000040" name="BMXEF" values="U1EIR__BMXEF" />
            <bitfield caption="Bit Stuff Error Flag bit" mask="0x00000080" name="BTSEF" values="U1EIR__BTSEF" />
         </register>
         <register caption="USB Error Interrupt Enable Register (x = 1 and 2)" name="U1EIE" offset="0x1f0" rw="RW" size="4">
            <bitfield caption="PID Check Failure Interrupt Enable bit" mask="0x00000001" name="PIDEE" values="U1EIE__PIDEE" />
            <bitfield caption="(Device mode) CRC5 Host Error Interrupt Enable bit / (Host mode) EOF Error Interrupt Enable bit" mask="0x00000002" name="CRC5EE_EOFEE" values="U1EIE__CRC5EE_EOFEE" />
            <bitfield caption="CRC16 Failure Interrupt Enable bit" mask="0x00000004" name="CRC16EE" values="U1EIE__CRC16EE" />
            <bitfield caption="Data Field Size Error Interrupt Enable bit" mask="0x00000008" name="DFN8EE" values="U1EIE__DFN8EE" />
            <bitfield caption="Bus Turnaround Time-out Error Interrupt Enable bit" mask="0x00000010" name="BTOEE" values="U1EIE__BTOEE" />
            <bitfield caption="DMA Error Interrupt Enable bit" mask="0x00000020" name="DMAEE" values="U1EIE__DMAEE" />
            <bitfield caption="Bus Matrix Error Interrupt Enable bit" mask="0x00000040" name="BMXEE" values="U1EIE__BMXEE" />
            <bitfield caption="Bit Stuff Error Interrupt Enable bit" mask="0x00000080" name="BTSEE" values="U1EIE__BTSEE" />
         </register>
         <register caption="USB Status Register (x = 1 and 2)" name="U1STAT" offset="0x200" rw="R" size="4">
            <bitfield caption="Ping-Pong BD Pointer Indicator bit" mask="0x00000004" name="PPBI" values="U1STAT__PPBI" />
            <bitfield caption="Last BD Direction Indicator bit" mask="0x00000008" name="DIR" values="U1STAT__DIR" />
            <bitfield caption="Encoded Number of Last Endpoint Activity bits" mask="0x000000F0" name="ENDPT" values="U1STAT__ENDPT" />
         </register>
         <register caption="USB Control Register (x = 1 and 2)" name="U1CON" offset="0x210" rw="RW" size="4">
            <bitfield caption="(Device mode)USB Module Enable bit / (Host mode)" mask="0x00000001" name="USBEN_SOFEN" values="U1CON__USBEN_SOFEN" />
            <bitfield caption="Ping-Pong Buffers Reset bit" mask="0x00000002" name="PPBRST" values="U1CON__PPBRST" />
            <bitfield caption="RESUME Signaling Enable bit" mask="0x00000004" name="RESUME" values="U1CON__RESUME" />
            <bitfield caption="Host Mode Enable bit" mask="0x00000008" name="HOSTEN" values="U1CON__HOSTEN" />
            <bitfield caption="Module Reset bit" mask="0x00000010" name="USBRST" values="U1CON__USBRST" />
            <bitfield caption="(Device mode) Packet Transfer Disable bit / (Host mode) Token Busy Indicator bit" mask="0x00000020" name="PKTDIS_TOKBUSY" values="U1CON__PKTDIS_TOKBUSY" />
            <bitfield caption="Live Single-Ended Zero flag bit" mask="0x00000040" name="SE0" values="U1CON__SE0" />
            <bitfield caption="Live Differential Receiver JSTATE flag bit" mask="0x00000080" name="JSTATE" values="U1CON__JSTATE" />
         </register>
         <register caption="USB Address Register (x = 1 and 2)" name="U1ADDR" offset="0x220" rw="RW" size="4">
            <bitfield caption="7-bit USB Device Address bits" mask="0x0000007F" name="DEVADDR" />
            <bitfield caption="Low Speed Enable Indicator bit" mask="0x00000080" name="LSPDEN" values="U1ADDR__LSPDEN" />
         </register>
         <register caption="USB BDT Page 1 Register (x = 1 and 2)" name="U1BDTP1" offset="0x230" rw="RW" size="4">
            <bitfield caption="BDT Base Address bits" mask="0x000000FE" name="BDTPTRL" />
         </register>
         <register caption="USB Frame Number Low Register (x = 1 and 2)" name="U1FRML" offset="0x240" rw="R" size="4">
            <bitfield caption="The 11-bit Frame Number Lower bits" mask="0x000000FF" name="FRML" />
         </register>
         <register caption="USB Frame Number High Register (x = 1 and 2)" name="U1FRMH" offset="0x250" rw="R" size="4">
            <bitfield caption="The Upper 3 bits of the Frame Numbers bits" mask="0x00000007" name="FRMH" />
         </register>
         <register caption="USB Token Register (x = 1 and 2)" name="U1TOK" offset="0x260" rw="RW" size="4">
            <bitfield caption="Token Command Endpoint Address bits" mask="0x0000000F" name="EP" />
            <bitfield caption="Token Type Indicator bits" mask="0x000000F0" name="PID" values="U1TOK__PID" />
         </register>
         <register caption="USB SOF Threshold Register (x = 1 and 2)" name="U1SOF" offset="0x270" rw="RW" size="4">
            <bitfield caption="SOF Threshold Value bits" mask="0x000000FF" name="CNT" values="U1SOF__CNT" />
         </register>
         <register caption="USB BDT PAGE 2 Register (x = 1 and 2)" name="U1BDTP2" offset="0x280" rw="RW" size="4">
            <bitfield caption="BDT Base Address bits" mask="0x000000FF" name="BDTPTRH" />
         </register>
         <register caption="USB BDT PAGE 3 Register (x = 1 and 2)" name="U1BDTP3" offset="0x290" rw="RW" size="4">
            <bitfield caption="" mask="0x000000FF" name="BDTPTRU" />
         </register>
         <register caption="USB Configuration 1 Register (x = 1 and 2)" name="U1CNFG1" offset="0x2a0" rw="RW" size="4">
            <bitfield caption="Automatic Suspend Enable bit" mask="0x00000001" name="UASUSPND" values="U1CNFG1__UASUSPND" />
            <bitfield caption="Low-Speed Device Enable bit" mask="0x00000008" name="LSDEV" values="U1CNFG1__LSDEV" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00000010" name="USBSIDL" values="U1CNFG1__USBSIDL" />
            <bitfield caption="USB" mask="0x00000040" name="UOEMON" values="U1CNFG1__UOEMON" />
            <bitfield caption="USB Eye-Pattern Test Enable bit" mask="0x00000080" name="UTEYE" values="U1CNFG1__UTEYE" />
         </register>
         <register caption="USB Endpoint Control Register 0" name="U1EP0" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP0__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP0__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP0__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP0__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP0__EPCONDIS" />
            <bitfield caption="Retry Disable bit" mask="0x00000040" name="RETRYDIS" values="U1EP0__RETRYDIS" />
            <bitfield caption="Low-Speed Direct Connection Enable bit" mask="0x00000080" name="LSPD" values="U1EP0__LSPD" />
         </register>
         <register caption="USB Endpoint Control Register 1" name="U1EP1" offset="0x2d0" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP1__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP1__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP1__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP1__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP1__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 2" name="U1EP2" offset="0x2e0" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP2__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP2__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP2__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP2__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP2__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 3" name="U1EP3" offset="0x2f0" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP3__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP3__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP3__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP3__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP3__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 4" name="U1EP4" offset="0x300" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP4__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP4__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP4__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP4__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP4__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 5" name="U1EP5" offset="0x310" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP5__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP5__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP5__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP5__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP5__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 6" name="U1EP6" offset="0x320" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP6__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP6__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP6__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP6__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP6__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 7" name="U1EP7" offset="0x330" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP7__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP7__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP7__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP7__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP7__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 8" name="U1EP8" offset="0x340" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP8__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP8__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP8__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP8__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP8__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 9" name="U1EP9" offset="0x350" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP9__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP9__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP9__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP9__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP9__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 10" name="U1EP10" offset="0x360" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP10__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP10__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP10__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP10__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP10__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 11" name="U1EP11" offset="0x370" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP11__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP11__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP11__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP11__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP11__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 12" name="U1EP12" offset="0x380" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP12__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP12__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP12__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP12__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP12__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 13" name="U1EP13" offset="0x390" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP13__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP13__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP13__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP13__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP13__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 14" name="U1EP14" offset="0x3a0" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP14__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP14__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP14__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP14__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP14__EPCONDIS" />
         </register>
         <register caption="USB Endpoint Control Register 15" name="U1EP15" offset="0x3b0" rw="RW" size="4">
            <bitfield caption="Endpoint Handshake Enable bit" mask="0x00000001" name="EPHSHK" values="U1EP15__EPHSHK" />
            <bitfield caption="Endpoint Stall Status bit" mask="0x00000002" name="EPSTALL" values="U1EP15__EPSTALL" />
            <bitfield caption="Endpoint Transmit Enable bit" mask="0x00000004" name="EPTXEN" values="U1EP15__EPTXEN" />
            <bitfield caption="Endpoint Receive Enable bit" mask="0x00000008" name="EPRXEN" values="U1EP15__EPRXEN" />
            <bitfield caption="Bidirectional Endpoint Control bit" mask="0x00000010" name="EPCONDIS" values="U1EP15__EPCONDIS" />
         </register>
      </register-group>
      <value-group caption="A-Device" name="U1OTGIR__VBUSVDIF">
         <value caption="Change on the session valid input is detected" name="" value="0x1" />
         <value caption="No change on the session valid input is detected" name="" value="0x0" />
      </value-group>
      <value-group caption="B-Device" name="U1OTGIR__SESENDIF">
         <value caption="A change on the session end input was detected" name="" value="0x1" />
         <value caption="No change on the session end input was detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Session Valid Change Indicator bit" name="U1OTGIR__SESVDIF">
         <value caption="Vbus voltage has dropped below the session end level" name="" value="0x1" />
         <value caption="Vbus voltage has not dropped below the session end level" name="" value="0x0" />
      </value-group>
      <value-group caption="Bus Activity Indicator bit" name="U1OTGIR__ACTVIF">
         <value caption="Activity on the D+" name="" value="0x1" />
         <value caption="Activity has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Line State Stable Indicator bit" name="U1OTGIR__LSTATEIF">
         <value caption="USB line state has been stable for 1 millisecond" name="" value="0x1" />
         <value caption="USB line state has not been stable for 1 millisecond" name="" value="0x0" />
      </value-group>
      <value-group caption="1 Millisecond Timer bit" name="U1OTGIR__T1MSECIF">
         <value caption="1 millisecond timer has expired" name="" value="0x1" />
         <value caption="1 millisecond timer has not expired" name="" value="0x0" />
      </value-group>
      <value-group caption="ID State Change Indicator bit" name="U1OTGIR__IDIF">
         <value caption="Change in ID state is detected" name="" value="0x1" />
         <value caption="No change in ID state is detected" name="" value="0x0" />
      </value-group>
      <value-group caption="A- Vbus Valid Interrupt Enable bit" name="U1OTGIE__VBUSVDIE">
         <value caption="A-Vbus valid interrupt is enabled" name="" value="0x1" />
         <value caption="A-Vbus valid interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="B-Session End Interrupt Enable bit" name="U1OTGIE__SESENDIE">
         <value caption="B-session end interrupt is enabled" name="" value="0x1" />
         <value caption="B-session end interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Session Valid Interrupt Enable bit" name="U1OTGIE__SESVDIE">
         <value caption="Session valid interrupt is enabled" name="" value="0x1" />
         <value caption="Session valid interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bus Activity Interrupt Enable bit" name="U1OTGIE__ACTVIE">
         <value caption="ACTIVITY interrupt is enabled" name="" value="0x1" />
         <value caption="ACTIVITY interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Line State Interrupt Enable bit" name="U1OTGIE__LSTATEIE">
         <value caption="Line state interrupt is enabled" name="" value="0x1" />
         <value caption="Line state interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="1 Millisecond Timer Interrupt Enable bit" name="U1OTGIE__T1MSECIE">
         <value caption="1 millisecond timer interrupt is enabled" name="" value="0x1" />
         <value caption="1 millisecond timer interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ID Interrupt Enable bit" name="U1OTGIE__IDIE">
         <value caption="ID interrupt is enabled" name="" value="0x1" />
         <value caption="ID interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="A-Device Vbus Valid Indicator bit" name="U1OTGSTAT__VBUSVD">
         <value caption="Vbus voltage is above Session Valid on the A device" name="" value="0x1" />
         <value caption="Vbus voltage is below Session Valid on the A device" name="" value="0x0" />
      </value-group>
      <value-group caption="B-Device Session End Indicator bit" name="U1OTGSTAT__SESEND">
         <value caption="Vbus voltage is below Session Valid on the B device" name="" value="0x1" />
         <value caption="Vbus voltage is above Session Valid on the B device" name="" value="0x0" />
      </value-group>
      <value-group caption="Session Valid Indicator bit" name="U1OTGSTAT__SESVD">
         <value caption="Vbus voltage is above Session Valid on the A or B device" name="" value="0x1" />
         <value caption="Vbus voltage is below Session Valid on the A or B device" name="" value="0x0" />
      </value-group>
      <value-group caption="Line State Stable Indicator bit" name="U1OTGSTAT__LSTATE">
         <value caption="USB line state (SE0 (UxCON) and JSTATE (UxCON&lt;7&gt;)) has been stable for the previous 1 ms" name="" value="0x1" />
         <value caption="USB line state (SE0 and JSTATE) has not been stable for the previous 1 ms" name="" value="0x0" />
      </value-group>
      <value-group caption="ID Pin State Indicator bit" name="U1OTGSTAT__ID">
         <value caption="No cable is attached or a Type-B cable has been plugged into the USB receptacle" name="" value="0x1" />
         <value caption="A Type-A cable has been plugged into the USB receptacle" name="" value="0x0" />
      </value-group>
      <value-group caption="Vbus Discharge Enable bit" name="U1OTGCON__VBUSDIS">
         <value caption="Vbus line is discharged through a pull-down resistor" name="" value="0x1" />
         <value caption="Vbus line is not discharged through a resistor" name="" value="0x0" />
      </value-group>
      <value-group caption="Vbus Charge Enable bit" name="U1OTGCON__VBUSCHG">
         <value caption="Vbus line is charged through a pull-up resistor" name="" value="0x1" />
         <value caption="Vbus line is not charged through a resistor" name="" value="0x0" />
      </value-group>
      <value-group caption="OTG Functionality Enable bit" name="U1OTGCON__OTGEN">
         <value caption="DPPULUP" name="" value="0x1" />
         <value caption="DPPULUP" name="" value="0x0" />
      </value-group>
      <value-group caption="Vbus Power-on bit" name="U1OTGCON__VBUSON">
         <value caption="Vbus line is powered" name="" value="0x1" />
         <value caption="Vbus line is not powered" name="" value="0x0" />
      </value-group>
      <value-group caption="D- Pull-Down Enable bit" name="U1OTGCON__DMPULDWN">
         <value caption="D- data line pull-down resistor is enabled" name="" value="0x1" />
         <value caption="D- data line pull-down resistor is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="D+ Pull-Down Enable bit" name="U1OTGCON__DPPULDWN">
         <value caption="D+ data line pull-down resistor is enabled" name="" value="0x1" />
         <value caption="D+ data line pull-down resistor is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="D- Pull-Up Enable bit" name="U1OTGCON__DMPULUP">
         <value caption="D- data line pull-up resistor is enabled" name="" value="0x1" />
         <value caption="D- data line pull-up resistor is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="D+ Pull-Up Enable bit" name="U1OTGCON__DPPULUP">
         <value caption="D+ data line pull-up resistor is enabled" name="" value="0x1" />
         <value caption="D+ data line pull-up resistor is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Operation Enable bit" name="U1PWRC__USBPWR">
         <value caption="USB module is turned on" name="" value="0x1" />
         <value caption="USB module is disabled (Outputs held inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Suspend Mode bit" name="U1PWRC__USUSPEND">
         <value caption="USB module is placed in Suspend mode (The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)" name="" value="0x1" />
         <value caption="USB module operates normally" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Module Busy bit" name="U1PWRC__USBBUSY">
         <value caption="USB module is active or disabled" name="" value="0x1" />
         <value caption="USB module is not active and is ready to be enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Sleep Entry Guard bit" name="U1PWRC__USLPGRD">
         <value caption="Sleep entry is blocked if USB bus activity is detected or if a notification is pending" name="" value="0x1" />
         <value caption="USB module does not block Sleep entry" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Activity Pending bit" name="U1PWRC__UACTPND">
         <value caption="USB hardware has detected a change in link status; however" name="" value="0x1" />
         <value caption="An interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="(Device mode) USB Reset Interrupt bit Device mode / (Host mode)USB Detach Interrupt bit Host mode" name="U1IR__URSTIF_DETACHIF">
         <value caption="(Device mode)Valid USB Reset has occurred / (Host mode)Peripheral detachment was detected by the USB module" name="" value="0x1" />
         <value caption="(Device mode)o USB Reset has occurred / (Host mode)Peripheral detachment was not detected" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Error Condition Interrupt bit" name="U1IR__UERRIF">
         <value caption="Unmasked error condition has occurred" name="" value="0x1" />
         <value caption="Unmasked error condition has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="SOF Token Interrupt bit" name="U1IR__SOFIF">
         <value caption="SOF token received by the peripheral or the SOF threshold reached by the host" name="" value="0x1" />
         <value caption="SOF token was not received nor threshold reached" name="" value="0x0" />
      </value-group>
      <value-group caption="Token Processing Complete Interrupt bit" name="U1IR__TRNIF">
         <value caption="Processing of current token is complete; a read of the UxSTAT register will provide endpoint information" name="" value="0x1" />
         <value caption="Processing of current token not complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Idle Detect Interrupt bit" name="U1IR__IDLEIF">
         <value caption="Idle condition detected (constant Idle state of 3 ms or more)" name="" value="0x1" />
         <value caption="No Idle condition detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Resume Interrupt bit" name="U1IR__RESUMEIF">
         <value caption="K-State is observed on the D+ or D- pin for 2.5 s" name="" value="0x1" />
         <value caption="K-State is not observed" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Attach Interrupt bit" name="U1IR__ATTACHIF">
         <value caption="Peripheral attachment was detected by the USB module" name="" value="0x1" />
         <value caption="Peripheral attachment was not detected" name="" value="0x0" />
      </value-group>
      <value-group caption="STALL Handshake Interrupt bit" name="U1IR__STALLIF">
         <value caption="In Host mode" name="" value="0x1" />
         <value caption="STALL handshake has not been sent" name="" value="0x0" />
      </value-group>
      <value-group caption="(Device mode) USB Reset Interrupt Enable bit Device mode / (Host mode)USB Detach Interrupt Enable bit Host Mode" name="U1IE__URSTIE_DETACHIE">
         <value caption="(Device mode) URSTIF interrupt is enabled / (Host mode) DATTCHIF interrupt is enabled" name="" value="0x1" />
         <value caption="(Device mode) URSTIF interrupt is disabled / (Host mode) DATTCHIF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Error Interrupt Enable bit" name="U1IE__UERRIE">
         <value caption="USB Error interrupt is enabled" name="" value="0x1" />
         <value caption="USB Error interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SOF Token Interrupt Enable bit" name="U1IE__SOFIE">
         <value caption="SOFIF interrupt is enabled" name="" value="0x1" />
         <value caption="SOFIF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Token Processing Complete Interrupt Enable bit" name="U1IE__TRNIE">
         <value caption="TRNIF interrupt is enabled" name="" value="0x1" />
         <value caption="TRNIF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Idle Detect Interrupt Enable bit" name="U1IE__IDLEIE">
         <value caption="Idle interrupt is enabled" name="" value="0x1" />
         <value caption="Idle interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="RESUME Interrupt Enable bit" name="U1IE__RESUMEIE">
         <value caption="RESUME interrupt is enabled" name="" value="0x1" />
         <value caption="RESUME interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ATTACH Interrupt Enable bit" name="U1IE__ATTACHIE">
         <value caption="ATTACH interrupt is enabled" name="" value="0x1" />
         <value caption="ATTACH interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="STALL Handshake Interrupt Enable bit" name="U1IE__STALLIE">
         <value caption="STALL interrupt is enabled" name="" value="0x1" />
         <value caption="STALL interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PID Check Failure Flag bit" name="U1EIR__PIDEF">
         <value caption="PID check failed" name="" value="0x1" />
         <value caption="PID check passed" name="" value="0x0" />
      </value-group>
      <value-group caption="(Device mode)CRC5 Host Error Flag bit / (Host mode)EOF Error Flag bit" name="U1EIR__CRC5EF_EOFEF">
         <value caption="(Device mode)Token packet rejected due to CRC5 error / (Host mode)EOF error condition detected" name="" value="0x1" />
         <value caption="(Device mode)Token packet accepted / (Host mode)No EOF error condition" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC16 Failure Flag bit" name="U1EIR__CRC16EF">
         <value caption="Data packet rejected due to CRC16 error" name="" value="0x1" />
         <value caption="Data packet accepted" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Field Size Error Flag bit" name="U1EIR__DFN8EF">
         <value caption="Data field received is not an integral number of bytes" name="" value="0x1" />
         <value caption="Data field received is an integral number of bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Bus Turnaround Time-Out Error Flag bit" name="U1EIR__BTOEF">
         <value caption="Bus turnaround time-out has occurred" name="" value="0x1" />
         <value caption="No bus turnaround time-out" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Error Flag bit" name="U1EIR__DMAEF">
         <value caption="USB DMA error condition detected" name="" value="0x1" />
         <value caption="No DMA error" name="" value="0x0" />
      </value-group>
      <value-group caption="Bus Matrix Error Flag bit" name="U1EIR__BMXEF">
         <value caption="The base address" name="" value="0x1" />
         <value caption="No address error" name="" value="0x0" />
      </value-group>
      <value-group caption="Bit Stuff Error Flag bit" name="U1EIR__BTSEF">
         <value caption="Packet rejected due to bit stuff error" name="" value="0x1" />
         <value caption="Packet accepted" name="" value="0x0" />
      </value-group>
      <value-group caption="PID Check Failure Interrupt Enable bit" name="U1EIE__PIDEE">
         <value caption="PIDEF interrupt is enabled" name="" value="0x1" />
         <value caption="PIDEF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="(Device mode) CRC5 Host Error Interrupt Enable bit / (Host mode) EOF Error Interrupt Enable bit" name="U1EIE__CRC5EE_EOFEE">
         <value caption="(Device mode)CRC5EF interrupt is enabled / (Host mode)EOF interrupt is enabled" name="" value="0x1" />
         <value caption="(Device mode)CRC5EF interrupt is disabled / (Host mode)EOF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC16 Failure Interrupt Enable bit" name="U1EIE__CRC16EE">
         <value caption="CRC16EF interrupt is enabled" name="" value="0x1" />
         <value caption="CRC16EF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Field Size Error Interrupt Enable bit" name="U1EIE__DFN8EE">
         <value caption="DFN8EF interrupt is enabled" name="" value="0x1" />
         <value caption="DFN8EF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bus Turnaround Time-out Error Interrupt Enable bit" name="U1EIE__BTOEE">
         <value caption="BTOEF interrupt is enabled" name="" value="0x1" />
         <value caption="BTOEF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Error Interrupt Enable bit" name="U1EIE__DMAEE">
         <value caption="DMAEF interrupt is enabled" name="" value="0x1" />
         <value caption="DMAEF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bus Matrix Error Interrupt Enable bit" name="U1EIE__BMXEE">
         <value caption="BMXEF interrupt is enabled" name="" value="0x1" />
         <value caption="BMXEF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bit Stuff Error Interrupt Enable bit" name="U1EIE__BTSEE">
         <value caption="BTSEF interrupt is enabled" name="" value="0x1" />
         <value caption="BTSEF interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Ping-Pong BD Pointer Indicator bit" name="U1STAT__PPBI">
         <value caption="The last transaction was to the ODD BD bank" name="" value="0x1" />
         <value caption="The last transaction was to the EVEN BD bank" name="" value="0x0" />
      </value-group>
      <value-group caption="Last BD Direction Indicator bit" name="U1STAT__DIR">
         <value caption="Last transaction was a transmit transfer (TX)" name="" value="0x1" />
         <value caption="Last transaction was a receive transfer (RX)" name="" value="0x0" />
      </value-group>
      <value-group caption="Encoded Number of Last Endpoint Activity bits" name="U1STAT__ENDPT">
         <value caption="Endpoint 15" name="" value="0xf" />
         <value caption="Endpoint 14" name="" value="0xe" />
         <value caption="Endpoint 1" name="" value="0x1" />
         <value caption="Endpoint 0" name="" value="0x0" />
      </value-group>
      <value-group caption="(Device mode)USB Module Enable bit / (Host mode)" name="U1CON__USBEN_SOFEN">
         <value caption="(Device mode)USB module and supporting circuitry is enabled / (Host mode)SOF token sent every 1 ms" name="" value="0x1" />
         <value caption="(Device mode)USB module and supporting circuitry is disabled / (Host mode)SOF token disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Ping-Pong Buffers Reset bit" name="U1CON__PPBRST">
         <value caption="Reset all Even/Odd buffer pointers to the EVEN BD banks" name="" value="0x1" />
         <value caption="Even/Odd buffer pointers not being Reset" name="" value="0x0" />
      </value-group>
      <value-group caption="RESUME Signaling Enable bit" name="U1CON__RESUME">
         <value caption="RESUME signaling is activated" name="" value="0x1" />
         <value caption="RESUME signaling is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Host Mode Enable bit" name="U1CON__HOSTEN">
         <value caption="USB host capability is enabled" name="" value="0x1" />
         <value caption="USB host capability is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Module Reset bit" name="U1CON__USBRST">
         <value caption="USB reset is generated" name="" value="0x1" />
         <value caption="USB reset is terminated" name="" value="0x0" />
      </value-group>
      <value-group caption="(Device mode) Packet Transfer Disable bit / (Host mode) Token Busy Indicator bit" name="U1CON__PKTDIS_TOKBUSY">
         <value caption="(Device mode)Token and packet processing disabled (set upon SETUP token received) / (Host mode)Token being executed by the USB module" name="" value="0x1" />
         <value caption="(Device mode)Token and packet processing enabled / (Host mode)No token being executed" name="" value="0x0" />
      </value-group>
      <value-group caption="Live Single-Ended Zero flag bit" name="U1CON__SE0">
         <value caption="Single Ended Zero detected on the USB" name="" value="0x1" />
         <value caption="No Single Ended Zero detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Live Differential Receiver JSTATE flag bit" name="U1CON__JSTATE">
         <value caption="JSTATE detected on the USB" name="" value="0x1" />
         <value caption="No JSTATE detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Low Speed Enable Indicator bit" name="U1ADDR__LSPDEN">
         <value caption="Next token command to be executed at Low Speed" name="" value="0x1" />
         <value caption="Next token command to be executed at Full Speed" name="" value="0x0" />
      </value-group>
      <value-group caption="Token Type Indicator bits" name="U1TOK__PID">
         <value caption="OUT (TX) token type transaction" name="" value="0x1" />
         <value caption="IN (RX) token type transaction" name="" value="0x9" />
         <value caption="SETUP (TX) token type transaction" name="" value="0xd" />
         <value caption="reserved" name="" value="0x0" />
         <value caption="reserved" name="" value="0x2" />
         <value caption="reserved" name="" value="0x3" />
         <value caption="reserved" name="" value="0x4" />
         <value caption="reserved" name="" value="0x5" />
         <value caption="reserved" name="" value="0x6" />
         <value caption="reserved" name="" value="0x7" />
         <value caption="reserved" name="" value="0x8" />
         <value caption="reserved" name="" value="0xa" />
         <value caption="reserved" name="" value="0xb" />
         <value caption="reserved" name="" value="0xc" />
         <value caption="reserved" name="" value="0xe" />
         <value caption="reserved" name="" value="0xf" />
      </value-group>
      <value-group caption="SOF Threshold Value bits" name="U1SOF__CNT">
         <value caption="64-byte packet" name="" value="0x4a" />
         <value caption="32-byte packet" name="" value="0x2a" />
         <value caption="16-byte packet" name="" value="0x1a" />
         <value caption="8-byte packet" name="" value="0x12" />
      </value-group>
      <value-group caption="Automatic Suspend Enable bit" name="U1CNFG1__UASUSPND">
         <value caption="USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (UxPWRC) in" name="" value="0x1" />
         <value caption="USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (UxPWRC) to suspend the module" name="" value="0x0" />
      </value-group>
      <value-group caption="Low-Speed Device Enable bit" name="U1CNFG1__LSDEV">
         <value caption="USB module to operate in Low-Speed Device mode" name="" value="0x1" />
         <value caption="USB module to operate in OTG" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U1CNFG1__USBSIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="USB" name="U1CNFG1__UOEMON">
         <value caption="OE signal is active; it indicates intervals during which the D+/D- lines are driving" name="" value="0x1" />
         <value caption="OE signal is inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="USB Eye-Pattern Test Enable bit" name="U1CNFG1__UTEYE">
         <value caption="Eye-Pattern Test is enabled" name="" value="0x1" />
         <value caption="Eye-Pattern Test is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP0__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP0__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP0__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP0__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP0__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Retry Disable bit" name="U1EP0__RETRYDIS">
         <value caption="Retry NAKed transactions is disabled" name="" value="0x1" />
         <value caption="Retry NAKed transactions is enabled; retry done in hardware" name="" value="0x0" />
      </value-group>
      <value-group caption="Low-Speed Direct Connection Enable bit" name="U1EP0__LSPD">
         <value caption="Direct connection to a low-speed device is enabled" name="" value="0x1" />
         <value caption="Direct connection to a low-speed device is disabled; hub required with PRE_PID" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP1__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP1__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP1__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP1__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP1__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP2__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP2__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP2__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP2__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP2__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP3__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP3__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP3__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP3__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP3__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP4__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP4__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP4__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP4__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP4__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP5__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP5__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP5__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP5__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP5__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP6__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP6__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP6__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP6__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP6__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP7__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP7__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP7__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP7__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP7__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP8__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP8__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP8__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP8__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP8__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP9__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP9__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP9__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP9__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP9__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP10__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP10__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP10__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP10__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP10__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP11__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP11__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP11__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP11__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP11__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP12__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP12__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP12__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP12__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP12__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP13__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP13__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP13__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP13__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP13__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP14__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP14__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP14__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP14__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP14__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Handshake Enable bit" name="U1EP15__EPHSHK">
         <value caption="Endpoint Handshake is enabled" name="" value="0x1" />
         <value caption="Endpoint Handshake is disabled (typically used for isochronous endpoints)" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Stall Status bit" name="U1EP15__EPSTALL">
         <value caption="Endpoint n was stalled" name="" value="0x1" />
         <value caption="Endpoint n was not stalled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Transmit Enable bit" name="U1EP15__EPTXEN">
         <value caption="Endpoint n transmit is enabled" name="" value="0x1" />
         <value caption="Endpoint n transmit is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Endpoint Receive Enable bit" name="U1EP15__EPRXEN">
         <value caption="Endpoint n receive is enabled" name="" value="0x1" />
         <value caption="Endpoint n receive is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bidirectional Endpoint Control bit" name="U1EP15__EPCONDIS">
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Disable Endpoint n from Control transfers; only TX and RX transfers allowed / (else)bit is ignored" name="" value="0x1" />
         <value caption="(If EPTXEN is 1 and EPRXEN is 1)Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed / (else)bit is ignored" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02674" name="WDT" version="">
      <register-group name="WDT">
         <register caption="Watchdog Timer Control Register" name="WDTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Watchdog Timer Window Enable bit" mask="0x00000001" name="WDTWINEN" values="WDTCON__WDTWINEN" />
            <bitfield caption="" mask="0x0000003E" name="SLPDIV" />
            <bitfield caption="" mask="0x000000C0" name="CLKSEL" />
            <bitfield caption="Watchdog Timer Postscaler Value in Run Mode bits" mask="0x00001F00" name="RUNDIV" />
            <bitfield caption="Watchdog Timer Enable bit" mask="0x00008000" name="ON" values="WDTCON__ON" />
            <bitfield caption="Watchdog Timer Clear Key bits" mask="0xFFFF0000" name="WDTCLRKEY" />
         </register>
      </register-group>
      <value-group caption="Watchdog Timer Window Enable bit" name="WDTCON__WDTWINEN">
         <value caption="Enable windowed Watchdog Timer" name="" value="0x1" />
         <value caption="Disable windowed Watchdog Timer" name="" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Enable bit" name="WDTCON__ON">
         <value caption="The WDT module is enabled" name="" value="0x1" />
         <value caption="The WDT module is disabled" name="" value="0x0" />
      </value-group>
   </module>
</modules>
</avr-tools-device-file>
