Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_clock_bridge_1.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_clock_bridge_1 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_clock_bridge_1.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_clock_bridge_1 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: mcu_subsystem_clock_bridge_1: "Transforming system: mcu_subsystem_clock_bridge_1"
Info: mcu_subsystem_clock_bridge_1: "Naming system components in system: mcu_subsystem_clock_bridge_1"
Info: mcu_subsystem_clock_bridge_1: "Processing generation queue"
Info: mcu_subsystem_clock_bridge_1: "Generating: mcu_subsystem_clock_bridge_1"
Info: mcu_subsystem_clock_bridge_1: Done "mcu_subsystem_clock_bridge_1" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
