#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun  1 09:32:38 2021
# Process ID: 6680
# Current directory: C:/Computer_Organization/lab05_04/pipeline_stall/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3148 C:\Computer_Organization\lab05_04\pipeline_stall\VGA\VGA.xpr
# Log file: C:/Computer_Organization/lab05_04/pipeline_stall/VGA/vivado.log
# Journal file: C:/Computer_Organization/lab05_04/pipeline_stall/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Computer_Organization/lab05_04/pipeline_stall/VGA/VGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Computer_Organization/lab05_04/pipeline_stall/VGA/VGA.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA:1.0'. The one found in IP location 'c:/Computer_Organization/lab05_04/pipeline_stall/VGA/VGA.srcs/sources_1' will take precedence over the same IP in location c:/Computer_Organization/lab05_04/pipeline_stall/VGA/VGA.srcs/sources_1/imports/Framework
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 706.352 ; gain = 54.137
update_compile_order -fileset sources_1
launch_runs synth_1
[Tue Jun  1 09:37:43 2021] Launched synth_1...
Run output will be captured here: C:/Computer_Organization/lab05_04/pipeline_stall/VGA/VGA.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 735.734 ; gain = 0.086
ipx::package_project -root_dir c:/computer_organization/lab05_04/pipeline_stall/vga/vga.srcs/sources_1 -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "imports/Framework/define.vh" from the top-level HDL file.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
ipx::package_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 758.648 ; gain = 4.027
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Computer_Organization/lab05_04/pipeline_stall/VGA/VGA.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Computer_Organization/lab05_04/pipeline_stall/VGA/VGA.srcs/sources_1'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA:1.0'. The one found in IP location 'c:/Computer_Organization/lab05_04/pipeline_stall/VGA/VGA.srcs/sources_1' will take precedence over the same IP in location c:/Computer_Organization/lab05_04/pipeline_stall/VGA/VGA.srcs/sources_1/imports/Framework
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  1 09:48:47 2021...
