<!doctype html><html lang=fr><head><meta name=generator content="Hugo 0.155.3"><title>Jonathan Saussereau</title><meta name=description content="Jonathan Saussereau's personnal website and blog."><meta charset=UTF-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=X-UA-Compatible content="ie=edge"><link rel=canonical href=https://jsaussereau.github.io/fr/><link rel=stylesheet href=/application.f031b096a158dfbb2b169e2be7c7aa43cb901c5e586f05bb221077641b12d1fd.css integrity="sha256-8DGwlqFY37srFp4r58eqQ8uQHF5YbwW7IhB3ZBsS0f0="><link rel=icon type=image/png href=/images/logo/emmk2_hu_d177a9598bd6946d.png><link rel=alternate type=application/rss+xml href=https://jsaussereau.github.io/fr/index.xml title="Jonathan Saussereau"><meta property="og:title" content="Jonathan Saussereau"><meta property="og:type" content="website"><meta property="og:description" content="Jonathan Saussereau's personnal website and blog."><meta property="og:image" content="https://jsaussereau.github.io/images/logo/emmk2.png"><meta property="og:url" content="https://jsaussereau.github.io/fr/"><script integrity="sha256-DO4ugzEwhTW1Id1UIWn0gUJWaebCYOypeTit6LW4QB4=">let theme=localStorage.getItem("theme-scheme")||localStorage.getItem("darkmode:color-scheme")||"light";theme==="system"&&(window.matchMedia&&window.matchMedia("(prefers-color-scheme: dark)").matches?theme="dark":theme="light"),document.documentElement.setAttribute("data-theme",theme)</script></head><body data-bs-spy=scroll data-bs-target=#top-navbar data-bs-offset=100><nav class="navbar navbar-expand-xl top-navbar shadow transparent-navbar homepage" id=top-navbar><div class=container><a class=navbar-brand href=/fr><img src=/images/logo/emmk2_hu_d177a9598bd6946d.png id=logo alt=Logo>
Jonathan Saussereau</a>
<button class="navbar-toggler navbar-dark" id=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#top-nav-items aria-label=menu>
<i data-feather=menu></i></button><div class="collapse navbar-collapse dynamic-navbar" id=top-nav-items><ul class="nav navbar-nav ms-auto"><li class=nav-item><a class=nav-link href=#home>Accueil</a></li><li class=nav-item><a class=nav-link href=#about>About</a></li><li class=nav-item><a class=nav-link href=#projects>Projets</a></li><li class=nav-item><a class=nav-link href=#publications>Publications</a></li><div id=top-navbar-divider></div><li class=nav-item><a class=nav-link id=blog-link href=/fr/posts>Enseignements</a></li><li class="nav-item dropdown"><a class="nav-link dropdown-toggle" href=# id=themeSelector role=button data-bs-toggle=dropdown aria-haspopup=true aria-expanded=false><img id=navbar-theme-icon-svg class=theme-icon src=/icons/moon-svgrepo-com.svg width=20 alt="Dark Theme"></a><div id=themeMenu class="dropdown-menu dropdown-menu-icons-only" aria-labelledby=themeSelector><a class="dropdown-item nav-link" href=# data-scheme=light><img class=theme-icon src=/icons/sun-svgrepo-com.svg width=20 alt="Light Theme">
</a><a class="dropdown-item nav-link" href=# data-scheme=dark><img class=theme-icon src=/icons/moon-svgrepo-com.svg width=20 alt="Dark Theme">
</a><a class="dropdown-item nav-link" href=# data-scheme=system><img class=theme-icon src=/icons/computer-svgrepo-com.svg width=20 alt="System Theme"></a></div></li></ul></div></div><img src=/images/logo/emmk2_hu_d177a9598bd6946d.png class=d-none id=main-logo alt=Logo>
<img src=/images/logo/emmk2_hu_d177a9598bd6946d.png class=d-none id=inverted-logo alt="Inverted Logo"></nav><div class="container-fluid home" id=home><style>#homePageBackgroundImageDivStyled{background-image:url(/images/site/background_hu_42ce39e599fc9cfc.jpg)}@media(min-width:500px) and (max-width:800px){#homePageBackgroundImageDivStyled{background-image:url(/images/site/background_hu_41bfc08f32dfe9b2.jpg)}}@media(min-width:801px) and (max-width:1200px){#homePageBackgroundImageDivStyled{background-image:url(/images/site/background_hu_618368caeaa86016.jpg)}}@media(min-width:1201px) and (max-width:1500px){#homePageBackgroundImageDivStyled{background-image:url(/images/site/background_hu_35f10a01d7ca6152.jpg)}}@media(min-width:1501px){#homePageBackgroundImageDivStyled{background-image:url(/images/site/background.jpg)}}html[data-theme=dark]{ #homePageBackgroundImageDivStyled { background-image: url('/images/site/background_hu_42ce39e599fc9cfc.jpg'); } @media (min-width: 500px) and (max-width: 800px) { #homePageBackgroundImageDivStyled { background-image: url('/images/site/background_hu_41bfc08f32dfe9b2.jpg'); } } @media (min-width: 801px) and (max-width: 1200px) { #homePageBackgroundImageDivStyled { background-image: url('/images/site/background_hu_618368caeaa86016.jpg'); } } @media (min-width: 1201px) and (max-width: 1500px) { #homePageBackgroundImageDivStyled { background-image: url('/images/site/background_hu_35f10a01d7ca6152.jpg'); } } @media (min-width: 1501px) { #homePageBackgroundImageDivStyled { background-image: url('/images/site/background.jpg'); } }}</style><span class=on-the-fly-behavior></span><div id=homePageBackgroundImageDivStyled class="background container-fluid"></div><div class="container content text-center"><img src=/images/logo/emmk2_hu_f2245ebc9ebda860.png class="rounded-circle mx-auto d-block img-fluid" alt="Author Image"><h1 class=greeting>Jonathan Saussereau</h1><div class=typing-carousel><span id=typed class=typed></span>
<span class=ityped-cursor></span></div><ul id=typing-carousel-data><li>Bienvenue</li></ul><a href=#about class=arrow-center aria-label=" Suite -  "><i class="arrow bounce fa fa-chevron-down"></i></a></div></div><div class="container-fluid section-holder d-flex bg-primary"><div class="container anchor p-lg-5 about-section" id=about><div class="row pt-sm-2 pt-md-4 align-self-center"><div class=col-sm-12><h3 class=p-1></h3><h5 class=p-1>Maître de conférences
à <a href=https://www.bordeaux-inp.fr/fr title="Bordeaux INP" target=_blank rel=noopener>Bordeaux INP</a></h5><p class="p-1 text-justify">Enseignant à l&rsquo;<a href=https://enseirb-matmeca.bordeaux-inp.fr/fr target=_blank rel=noopener>ENSEIRB-MATMECA</a> dans les fillières <a href=https://formation.bordeaux-inp.fr/fr/offre-de-formation-2025-2026/titre-d-ingenieur-DING/ingenieur-specialite-electronique-LUMF0004.html target=_blank rel=noopener>Electronique</a> et <a href=https://formation.bordeaux-inp.fr/fr/offre-de-formation-2025-2026/titre-d-ingenieur-DING/ingenieur-specialite-systemes-electroniques-embarques-LUMF0008.html target=_blank rel=noopener>Systèmes Electroniques Embarqués (SEE)</a>.<br>Chercheur au sein de l&rsquo;équipe <a href=https://www.ims-bordeaux.fr/research-groups/circuit-design/csn/ target=_blank rel=noopener>Circuits et Systèmes Numériques (CSN)</a> du <a href=https://www.ims-bordeaux.fr/ target=_blank rel=noopener>Laboratoire IMS</a>.</p><div class="text-container ms-auto"><ul class="social-link d-flex"><li><a href=mailto:jonathan.saussereau@ims-bordeaux.fr title=Email target=_blank rel=noopener><i class="fas fa-envelope"></i></a></li><li><a href=mailto:jsaussereau@bordeaux-inp.fr title=Email target=_blank rel=noopener><i class="fas fa-envelope"></i></a></li><li><a href=https://www.github.com/jsaussereau title=Github target=_blank rel=noopener><i class="fab fa-github"></i></a></li><li><a href=https://fr.linkedin.com/in/jonathan-saussereau title=LinkedIn target=_blank rel=noopener><i class="fab fa-linkedin"></i></a></li><li><a href=https://www.researchgate.net/profile/Jonathan-Saussereau title=ResearchGate target=_blank rel=noopener><i class="fab fa-researchgate"></i></a></li></ul></div></div><div class="col-sm-6 pt-5 ps-md-4 ps-sm-3 pt-sm-0"><div class=row></div></div></div></div></div><div class="container-fluid section-holder d-flex bg-secondary"><div class="container-fluid anchor pb-5 recent-posts-section"><h1 class=text-center><span id=featured-posts></span>Cours</h1><div class=container><div class=row id=recent-post-cards><div class=post-card><div class=card><div class=card-head><a href=/fr/posts/eel6-numu2/ class=post-card-link><img class=card-img-top src=/images/courses/EEL6-NUMU2-large.png alt="Hero Image"></a></div><div class=card-body><a href=/fr/posts/eel6-numu2/ class=post-card-link><h5 class=card-title style=display:inline>Projet Microcontroleur PIC</h5><p class="card-text post-summary"></p></a><div class=tags><ul style=padding-left:0><li><a href=/fr/tags/enseirb-matmeca/ class="btn btn-sm btn-outline-info rounded">ENSEIRB-MATMECA</a></li><li><a href=/fr/tags/electronique/ class="btn btn-sm btn-outline-info rounded">Electronique</a></li><li><a href=/fr/tags/1a/ class="btn btn-sm btn-outline-info rounded">1A</a></li><li><a href=/fr/tags/s6/ class="btn btn-sm btn-outline-info rounded">S6</a></li></ul></div></div><div class=card-footer><span class=float-start>mardi 17 février 2026
</span><a href=/fr/posts/eel6-numu2/ class="float-end btn btn-outline-info btn-sm">Lire</a></div></div></div><div class=post-card><div class=card><div class=card-head><a href=/fr/posts/eel8-numu5/ class=post-card-link><img class=card-img-top src=/images/courses/EEL8-NUMU5-large.png alt="Hero Image"></a></div><div class=card-body><a href=/fr/posts/eel8-numu5/ class=post-card-link><h5 class=card-title style=display:inline>Architecture des processeurs II</h5><p class="card-text post-summary"></p></a><div class=tags><ul style=padding-left:0><li><a href=/fr/tags/enseirb-matmeca/ class="btn btn-sm btn-outline-info rounded">ENSEIRB-MATMECA</a></li><li><a href=/fr/tags/electronique/ class="btn btn-sm btn-outline-info rounded">Electronique</a></li><li><a href=/fr/tags/2a/ class="btn btn-sm btn-outline-info rounded">2A</a></li><li><a href=/fr/tags/s8/ class="btn btn-sm btn-outline-info rounded">S8</a></li></ul></div></div><div class=card-footer><span class=float-start>mardi 17 février 2026
</span><a href=/fr/posts/eel8-numu5/ class="float-end btn btn-outline-info btn-sm">Lire</a></div></div></div></div></div></div></div><div class="container-fluid section-holder d-flex bg-primary"><div class="container-fluid anchor pb-5 projects-section" id=projects><h1 class=text-center><span id=projects></span>Projets</h1><div class="container ms-auto text-center"><div class="btn-group flex-wrap" role=group id=project-filter-buttons-projects></div></div><div class="container filtr-projects" data-section=projects><div class=row id=project-card-holder-projects><div class="col-sm-12 col-md-6 col-lg-4 p-2 filtr-item" data-category='all, FPGA,ASIC,Design Automation,Design Space Exploration'><div class="card mt-1"><div class=card><a href=https://github.com/jsaussereau/Odatix target=_blank rel=noopener><div class=card-header><div><div class=d-flex><img class=card-img-xs src=/images/logo/odatix_logo_white.svg alt=Odatix><h5 class="card-title mb-0">Odatix</h5></div><div class=sub-title><span>Main Contributor</span>
<span>2022 - Present</span></div></div></div></a><div class="card-body text-justify pt-1 pb-2"><p>An open-source design automation toolbox for FPGA/ASIC implementation.</p><div class=project-card-footer><div class=project-tags-holder><span class="btn badge btn-info">FPGA
</span><span class="btn badge btn-info">ASIC
</span><span class="btn badge btn-info">Design Automation
</span><span class="btn badge btn-info">Design Space Exploration</span></div><div class=project-btn-holder><a class="github-button project-btn d-none" href=https://github.com/jsaussereau/Odatix data-icon=octicon-standard data-show-count=true aria-label="Star Odatix"></a></div></div></div></div></div></div><div class="col-sm-12 col-md-6 col-lg-4 p-2 filtr-item" data-category='all, RISC-V,Configurable,CPU,Design Space Exploration'><div class="card mt-1"><div class=card><a href=https://github.com/jsaussereau/AsteRISC target=_blank rel=noopener><div class=card-header><div><div class=d-flex><img class=card-img-xs src=/images/logo/logo_asterisc_hu_4429351ccdb003b8.png alt=AsteRISC><h5 class="card-title mb-0">AsteRISC</h5></div><div class=sub-title><span>Main Contributor</span>
<span>2022 - Present</span></div></div></div></a><div class="card-body text-justify pt-1 pb-2"><p>A flexible multi-cycle RISC-V core designed for design space exploration.</p><div class=project-card-footer><div class=project-tags-holder><span class="btn badge btn-info">RISC-V
</span><span class="btn badge btn-info">Configurable
</span><span class="btn badge btn-info">CPU
</span><span class="btn badge btn-info">Design Space Exploration</span></div><div class=project-btn-holder><a class="github-button project-btn d-none" href=https://github.com/jsaussereau/AsteRISC data-icon=octicon-standard data-show-count=true aria-label="Star AsteRISC"></a></div></div></div></div></div></div></div></div></div></div><div class="container-fluid section-holder d-flex bg-secondary"><div class="container-fluid anchor pb-5 publications-section" id=publications><h1 class=text-center><span id=publications></span>Publications</h1><div class="container ms-auto text-center"><div class="btn-group flex-wrap" role=pub-group id=publication-filter-buttons></div></div><div class="container filtr-publications"><div class=row id=publication-card-holder><div class="col-12 p-2 pub-filtr-item" data-category=pub-all,pub-eda,pub-fpga-asic><div class="card mt-3"><div class=card-header><h5 class="card-title mb-0">Odatix: An open-source design automation toolbox for FPGA/ASIC implementation</h5><div class=sub-title><span><a>SoftwareX</a>
</span><span class=ms-2>2025</span></div><div class=authors><span class="me-2 author-name">Jonathan Saussereau</span>
<span class="me-2 author-name">Christophe Jego</span>
<span class="me-2 author-name">Camille Leroux</span>
<span class="me-2 author-name">Jean-Baptiste Begueret</span></div></div><div class=card-body><p>In modern hardware digital design, optimizing performance, resource utilization, and power consumption across different technological targets remains a critical challenge. Indeed, the drive for greater computational power, alongside the need to reduce power consumption, stems from a wide range of applications, from data centers to mobile devices. However, this push encounters significant cost barriers, as the manufacturing cost is closely tied to the technological nodes used and the area for integrated circuits, and is particularly influenced by the amount of available resources for FPGAs. These three criteria are inherently conflicting, as improving one often negatively impacts the others. Finding the best balance between these factors requires significant effort. To address these complexities, design automation tools are increasingly valuable. Odatix is an open-source toolbox designed for the automated implementation and validation of parametrizable digital architectures. It supports synthesis, placement and routing for various FPGA and ASIC tools and simulators. It simplifies key stages such as synthesis, place and route, simulation, and validation, allowing designers to efficiently navigate multiple configurations and identify optimal solutions tailored to specific application constraints. Indeed, Odatix enables comparative analysis of multiple architectural configurations through various metrics such as maximum operating frequency, resource utilization, and power consumption. This paper presents an overview of Odatix’s capabilities and its application to the AsteRISC processor, demonstrating its utility in choosing the best architectural configuration, technological target and EDA tool for specific application constraints.</p></div><div class=card-footer><div class=tags><span class="btn badge btn-info ms-1 p-1">Design space exploration
</span><span class="btn badge btn-info ms-1 p-1">Design automation
</span><span class="btn badge btn-info ms-1 p-1">Computer-aided design
</span><span class="btn badge btn-info ms-1 p-1">Hardware
</span><span class="btn badge btn-info ms-1 p-1">Design flow
</span><span class="btn badge btn-info ms-1 p-1">FPGA
</span><span class="btn badge btn-info ms-1 p-1">ASIC</span></div><div class=details-btn><a class="btn btn-outline-info ms-1 ps-2 mb-2" href=https://doi.org/10.1016/j.softx.2024.101970 target=_blank rel=noopener role=button>Détails</a></div></div></div></div><div class="col-12 p-2 pub-filtr-item" data-category=pub-all,pub-embedded,pub-codesign><div class="card mt-3"><div class=card-header><h5 class="card-title mb-0">Real-Time Data Processing for Embedded Communicating Systems: A Hardware/Software Co-Design Approach</h5><div class=sub-title><span><a>2024 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS)</a>
</span><span class=ms-2>2024</span></div><div class=authors><span class="me-2 author-name">Jonathan Saussereau</span>
<span class="me-2 author-name">Christophe Jego</span>
<span class="me-2 author-name">Camille Leroux</span>
<span class="me-2 author-name">Jean-Baptiste Begueret</span></div></div><div class=card-body><p>Embedded systems typically require the transmission of significant amounts of data to small-scale CPUs for applications such as radar signal processing, image processing, and embedded AI. Ensuring data integrity during transmission is typically managed using Cyclic Redundancy Check (CRC) algorithms. However, achieving real-time CRC calculation and data storage poses challenges, often necessitating large FIFO memories and multiple clock domains. These additional resources involve a greater hardware complexity. This paper presents an approach aimed at synchronizing the CPU frequency with data transmission. This enables having a single clock domain and a reduction of power consumption. Using hardware/software co-design, it is possible to achieve real-time data storage and CRC calculation without data loss and with a low power consumption.</p></div><div class=card-footer><div class=tags><span class="btn badge btn-info ms-1 p-1">Embedded systems
</span><span class="btn badge btn-info ms-1 p-1">ASIC
</span><span class="btn badge btn-info ms-1 p-1">SIMD
</span><span class="btn badge btn-info ms-1 p-1">CPU
</span><span class="btn badge btn-info ms-1 p-1">Data communication
</span><span class="btn badge btn-info ms-1 p-1">Optimization
</span><span class="btn badge btn-info ms-1 p-1">System analysis and design
</span><span class="btn badge btn-info ms-1 p-1">Real-Time
</span><span class="btn badge btn-info ms-1 p-1">Hardware
</span><span class="btn badge btn-info ms-1 p-1">Software
</span><span class="btn badge btn-info ms-1 p-1">Co-Design
</span><span class="btn badge btn-info ms-1 p-1">RISC-V
</span><span class="btn badge btn-info ms-1 p-1">SPI</span></div><div class=details-btn><a class="btn btn-outline-info ms-1 ps-2 mb-2" href=https://doi.org/10.1109/ICECS61496.2024.10848889 target=_blank rel=noopener role=button>Détails</a></div></div></div></div><div class="col-12 p-2 pub-filtr-item" data-category=pub-all,pub-risc-v,pub-architecture><div class="card mt-3"><div class=card-header><h5 class="card-title mb-0">Design and Implementation of a RISC-V core with a Flexible Pipeline for Design Space Exploration</h5><div class=sub-title><span><a>2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)</a>
</span><span class=ms-2>2023</span></div><div class=authors><span class="me-2 author-name">Jonathan Saussereau</span>
<span class="me-2 author-name">Christophe Jego</span>
<span class="me-2 author-name">Camille Leroux</span>
<span class="me-2 author-name">Jean-Baptiste Begueret</span></div></div><div class=card-body><p>This paper addresses the need for customizable processor architectures by presenting the design and implementation, on both FPGA and ASIC devices, of a flexible RISC-V in-order pipeline core. The study expands the design space exploration possibilities by introducing a customizable number of stages in the pipeline architecture. The methodology leverages the fundamental building blocks of non-pipelined architectures while incorporating different interconnections and a specific control unit. Through evaluation and analysis, this study provides insights into the impact of pipeline architecture on performance, while also highlighting the advantages of non-pipeline processors in architecture design. The findings contribute to the field by enabling the identification of the optimal architecture, considering application constraints and target technology, in the domain of size-optimized and low-power CPUs.</p></div><div class=card-footer><div class=tags><span class="btn badge btn-info ms-1 p-1">Computer architecture
</span><span class="btn badge btn-info ms-1 p-1">CPU
</span><span class="btn badge btn-info ms-1 p-1">RISC-V
</span><span class="btn badge btn-info ms-1 p-1">RTL
</span><span class="btn badge btn-info ms-1 p-1">Pipeline
</span><span class="btn badge btn-info ms-1 p-1">Flexibility
</span><span class="btn badge btn-info ms-1 p-1">Modularity
</span><span class="btn badge btn-info ms-1 p-1">FPGA
</span><span class="btn badge btn-info ms-1 p-1">ASIC
</span><span class="btn badge btn-info ms-1 p-1">Design Space Exploration
</span><span class="btn badge btn-info ms-1 p-1">Embedded systems
</span><span class="btn badge btn-info ms-1 p-1">Performance gain</span></div><div class=details-btn><a class="btn btn-outline-info ms-1 ps-2 mb-2" href=https://doi.org/10.1109/ICECS58634.2023.10382774 target=_blank rel=noopener role=button>Détails</a></div></div></div></div><div class="col-12 p-2 pub-filtr-item" data-category=pub-all,pub-risc-v,pub-architecture><div class="card mt-3"><div class=card-header><h5 class="card-title mb-0">AsteRISC: A Size-Optimized RISC-V Core for Design Space Exploration</h5><div class=sub-title><span><a>2023 IEEE International Symposium on Circuits and Systems (ISCAS)</a>
</span><span class=ms-2>2023</span></div><div class=authors><span class="me-2 author-name">Jonathan Saussereau</span>
<span class="me-2 author-name">Camille Leroux</span>
<span class="me-2 author-name">Jean-Baptiste Begueret</span>
<span class="me-2 author-name">Christophe Jego</span></div></div><div class=card-body><p>The RISC-V open source instruction set architecture is a promising solution for applications related to low power embedded systems. This paper presents a configurable RISC-V processor architecture providing a compromise between the number of clock cycles required to execute an instruction, the maximum operating frequency, the resource utilization and the power consumption. This architectural flexibility enables the processor to be adapted to fit application constraints, on either FPGA or ASIC targets.</p></div><div class=card-footer><div class=tags><span class="btn badge btn-info ms-1 p-1">Computer architecture
</span><span class="btn badge btn-info ms-1 p-1">CPU
</span><span class="btn badge btn-info ms-1 p-1">RISC-V
</span><span class="btn badge btn-info ms-1 p-1">RTL
</span><span class="btn badge btn-info ms-1 p-1">Flexibility
</span><span class="btn badge btn-info ms-1 p-1">Modularity
</span><span class="btn badge btn-info ms-1 p-1">FPGA
</span><span class="btn badge btn-info ms-1 p-1">ASIC
</span><span class="btn badge btn-info ms-1 p-1">Design Space Exploration
</span><span class="btn badge btn-info ms-1 p-1">Embedded systems</span></div><div class=details-btn><a class="btn btn-outline-info ms-1 ps-2 mb-2" href=https://doi.org/10.1109/ISCAS46773.2023.10181330 target=_blank rel=noopener role=button>Détails</a></div></div></div></div></div></div></div></div><footer id=footer class="container-fluid text-center align-content-center footer pb-2"><div class="container pt-5"><div class="row text-start"><div class="col-md-4 col-sm-12"><h5>Navigation</h5><ul><li class=nav-item><a class=smooth-scroll href=https://jsaussereau.github.io/fr/#about>About</a></li><li class=nav-item><a class=smooth-scroll href=https://jsaussereau.github.io/fr/#projects>Projets</a></li><li class=nav-item><a class=smooth-scroll href=https://jsaussereau.github.io/fr/#publications>Publications</a></li></ul></div><div class="col-md-4 col-sm-12"><h5>Contactez moi :</h5><ul><li><a href=mailto:jsaussereau@bordeaux-inp.fr target=_blank rel=noopener><span><i class="fas fa-envelope"></i></span> <span>jsaussereau@bordeaux-inp.fr</span></a></li><li><a href=https://github.com/jsaussereau target=_blank rel=noopener><span><i class="fab fa-github"></i></span> <span>jsaussereau</span></a></li></ul></div><div class="col-md-4 col-sm-12"><p>Restez à jour par e-mail</p><form method=post action=https://blogtrottr.com><div class=form-group><input type=email class=form-control name=btr_email placeholder="Entrez une adresse e-mail"><br><input type=hidden name=btr_url value=https://jsaussereau.github.io/fr//index.xml>
<input type=hidden name=schedule_type value=1>
<small id=emailHelp class="form-text text-muted"></small>
<button type=submit class="btn btn-info"> Envoyer</button></div></form></div></div></div><hr><div class=container><div class="row text-start"><div class=col-md-4><a id=theme href=https://github.com/hugo-toha/toha target=_blank rel=noopener><img src=/images/theme-logo_hu_be7279b2506ad3f1.png alt="Toha Theme Logo">
Toha</a></div><div class="col-md-4 text-center">© 2025 Copyright.</div><div class="col-md-4 text-end"><a id=hugo href=https://gohugo.io/ target=_blank rel=noopener>Alimenté par
<img src=/images/hugo-logo.svg alt="Hugo Logo" height=18></a></div></div></div></footer><script src=/application.589160ddc39062497135d49d1302725b60d7c086f6184fb897425a197ea373ca.js integrity="sha256-WJFg3cOQYklxNdSdEwJyW2DXwIb2GE+4l0JaGX6jc8o=" defer></script></body></html>