Lab 1 - Video Synchronization
=====

Introduction

* The purpose of this laboratory exercise was to write a video controller for use with an FPGA. The FPGA was programmed using VHDL code to interface with a VGA-to-HDMI cable.


Implementation

* 

![alt text](http://i.imgur.com/TAYzB2g.png "RTL Schematic")




Test/Debug

* 


Conclusion

* 
 
