{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737995229647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737995229654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 16:27:09 2025 " "Processing started: Mon Jan 27 16:27:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737995229654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995229654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995229654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737995231442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737995231442 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab3.qsys " "Elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995239651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:22 Progress: Loading Golden_Top/lab3.qsys " "2025.01.27.16:27:22 Progress: Loading Golden_Top/lab3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995242633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:23 Progress: Reading input file " "2025.01.27.16:27:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995243587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:23 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2025.01.27.16:27:23 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995243650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Parameterizing module accelerometer_spi " "2025.01.27.16:27:24 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Adding clk \[clock_source 18.1\] " "2025.01.27.16:27:24 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Parameterizing module clk " "2025.01.27.16:27:24 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2025.01.27.16:27:24 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Parameterizing module cpu " "2025.01.27.16:27:24 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.01.27.16:27:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Parameterizing module jtag_uart " "2025.01.27.16:27:24 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Adding led \[altera_avalon_pio 18.1\] " "2025.01.27.16:27:24 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Parameterizing module led " "2025.01.27.16:27:24 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2025.01.27.16:27:24 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Parameterizing module onchip_memory " "2025.01.27.16:27:24 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2025.01.27.16:27:24 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Parameterizing module timer " "2025.01.27.16:27:24 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Building connections " "2025.01.27.16:27:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Parameterizing connections " "2025.01.27.16:27:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:24 Progress: Validating " "2025.01.27.16:27:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995244870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.27.16:27:25 Progress: Done reading input file " "2025.01.27.16:27:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995245945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995247916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH " "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995248602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995255818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"lab3\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"lab3\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995255853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"lab3\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"lab3\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab3_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab3_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0003_jtag_uart_gen//lab3_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0003_jtag_uart_gen//lab3_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab3_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab3_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'lab3_led' " "Led: Starting RTL generation for module 'lab3_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_led --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0004_led_gen//lab3_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_led --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0004_led_gen//lab3_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'lab3_led' " "Led: Done RTL generation for module 'lab3_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"lab3\" instantiated altera_avalon_pio \"led\" " "Led: \"lab3\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'lab3_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'lab3_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0005_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0005_onchip_memory_gen//lab3_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0005_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0005_onchip_memory_gen//lab3_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995257978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'lab3_onchip_memory' " "Onchip_memory: Done RTL generation for module 'lab3_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995258244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995258248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'lab3_timer' " "Timer: Starting RTL generation for module 'lab3_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995258253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0006_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0006_timer_gen//lab3_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0006_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0006_timer_gen//lab3_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995258253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'lab3_timer' " "Timer: Done RTL generation for module 'lab3_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995258541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"lab3\" instantiated altera_avalon_timer \"timer\" " "Timer: \"lab3\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995258546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995266563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995267474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995268266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995269046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995269826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995270587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995275984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995275990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995275996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab3_cpu_cpu' " "Cpu: Starting RTL generation for module 'lab3_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995276009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_cpu_cpu --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0009_cpu_gen//lab3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_cpu_cpu --dir=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PTRWNG/AppData/Local/Temp/alt0115_1382507276043256989.dir/0009_cpu_gen//lab3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995276009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:56 (*) Starting Nios II generation " "Cpu: # 2025.01.27 16:27:56 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:56 (*)   Checking for plaintext license. " "Cpu: # 2025.01.27 16:27:56 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.01.27 16:27:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.01.27 16:27:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:57 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.01.27 16:27:57 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:57 (*)   Plaintext license not found. " "Cpu: # 2025.01.27 16:27:57 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:57 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2025.01.27 16:27:57 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:57 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.01.27 16:27:57 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:57 (*)   Creating all objects for CPU " "Cpu: # 2025.01.27 16:27:57 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:58 (*)   Generating RTL from CPU objects " "Cpu: # 2025.01.27 16:27:58 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:58 (*)   Creating plain-text RTL " "Cpu: # 2025.01.27 16:27:58 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.27 16:27:58 (*) Done Nios II generation " "Cpu: # 2025.01.27 16:27:58 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab3_cpu_cpu' " "Cpu: Done RTL generation for module 'lab3_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995278656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995280196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995281705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995281710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995281715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Done \"lab3\" with 34 modules, 59 files " "Lab3: Done \"lab3\" with 34 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995281715 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab3.qsys " "Finished elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995282555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3/synthesis/lab3.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_irq_mapper " "Found entity 1: lab3_irq_mapper" {  } { { "lab3/synthesis/submodules/lab3_irq_mapper.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0 " "Found entity 1: lab3_mm_interconnect_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_001" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab3_mm_interconnect_0_rsp_mux_001" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283719 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux " "Found entity 1: lab3_mm_interconnect_0_rsp_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_demux " "Found entity 1: lab3_mm_interconnect_0_rsp_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab3_mm_interconnect_0_cmd_mux_002" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux " "Found entity 1: lab3_mm_interconnect_0_cmd_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab3_mm_interconnect_0_cmd_demux_001" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux " "Found entity 1: lab3_mm_interconnect_0_cmd_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283817 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283817 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283817 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283817 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab3/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab3/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_004_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283898 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_004 " "Found entity 2: lab3_mm_interconnect_0_router_004" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_003_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283912 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_003 " "Found entity 2: lab3_mm_interconnect_0_router_003" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_002_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283925 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_002 " "Found entity 2: lab3_mm_interconnect_0_router_002" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_001_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283939 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_001 " "Found entity 2: lab3_mm_interconnect_0_router_001" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737995283946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283953 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router " "Found entity 2: lab3_mm_interconnect_0_router" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995283989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995283989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_timer " "Found entity 1: lab3_timer" {  } { { "lab3/synthesis/submodules/lab3_timer.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_onchip_memory " "Found entity 1: lab3_onchip_memory" {  } { { "lab3/synthesis/submodules/lab3_onchip_memory.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_led " "Found entity 1: lab3_led" {  } { { "lab3/synthesis/submodules/lab3_led.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab3/synthesis/submodules/lab3_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_jtag_uart_sim_scfifo_w " "Found entity 1: lab3_jtag_uart_sim_scfifo_w" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284080 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_jtag_uart_scfifo_w " "Found entity 2: lab3_jtag_uart_scfifo_w" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284080 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_jtag_uart_sim_scfifo_r " "Found entity 3: lab3_jtag_uart_sim_scfifo_r" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284080 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_jtag_uart_scfifo_r " "Found entity 4: lab3_jtag_uart_scfifo_r" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284080 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_jtag_uart " "Found entity 5: lab3_jtag_uart" {  } { { "lab3/synthesis/submodules/lab3_jtag_uart.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu " "Found entity 1: lab3_cpu" {  } { { "lab3/synthesis/submodules/lab3_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_register_bank_a_module " "Found entity 1: lab3_cpu_cpu_register_bank_a_module" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_cpu_cpu_register_bank_b_module " "Found entity 2: lab3_cpu_cpu_register_bank_b_module" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_cpu_cpu_nios2_oci_debug " "Found entity 3: lab3_cpu_cpu_nios2_oci_debug" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_cpu_cpu_nios2_oci_break " "Found entity 4: lab3_cpu_cpu_nios2_oci_break" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_cpu_cpu_nios2_oci_xbrk " "Found entity 5: lab3_cpu_cpu_nios2_oci_xbrk" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab3_cpu_cpu_nios2_oci_dbrk " "Found entity 6: lab3_cpu_cpu_nios2_oci_dbrk" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab3_cpu_cpu_nios2_oci_itrace " "Found entity 7: lab3_cpu_cpu_nios2_oci_itrace" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab3_cpu_cpu_nios2_oci_td_mode " "Found entity 8: lab3_cpu_cpu_nios2_oci_td_mode" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab3_cpu_cpu_nios2_oci_dtrace " "Found entity 9: lab3_cpu_cpu_nios2_oci_dtrace" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab3_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab3_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab3_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab3_cpu_cpu_nios2_oci_fifo " "Found entity 13: lab3_cpu_cpu_nios2_oci_fifo" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab3_cpu_cpu_nios2_oci_pib " "Found entity 14: lab3_cpu_cpu_nios2_oci_pib" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab3_cpu_cpu_nios2_oci_im " "Found entity 15: lab3_cpu_cpu_nios2_oci_im" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab3_cpu_cpu_nios2_performance_monitors " "Found entity 16: lab3_cpu_cpu_nios2_performance_monitors" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab3_cpu_cpu_nios2_avalon_reg " "Found entity 17: lab3_cpu_cpu_nios2_avalon_reg" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab3_cpu_cpu_ociram_sp_ram_module " "Found entity 18: lab3_cpu_cpu_ociram_sp_ram_module" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab3_cpu_cpu_nios2_ocimem " "Found entity 19: lab3_cpu_cpu_nios2_ocimem" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab3_cpu_cpu_nios2_oci " "Found entity 20: lab3_cpu_cpu_nios2_oci" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab3_cpu_cpu " "Found entity 21: lab3_cpu_cpu" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_debug_slave_sysclk " "Found entity 1: lab3_cpu_cpu_debug_slave_sysclk" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_debug_slave_tck " "Found entity 1: lab3_cpu_cpu_debug_slave_tck" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_debug_slave_wrapper " "Found entity 1: lab3_cpu_cpu_debug_slave_wrapper" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_cpu_cpu_test_bench " "Found entity 1: lab3_cpu_cpu_test_bench" {  } { { "lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284277 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737995284285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_accelerometer_spi " "Found entity 1: lab3_accelerometer_spi" {  } { { "lab3/synthesis/submodules/lab3_accelerometer_spi.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284303 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/lab3.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/lab3.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/lab3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/lab3.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/lab3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284309 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_sc_fifo.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284315 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_st_pipeline_base.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284326 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_default_burst_converter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284332 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_incr_burst_converter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284337 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_address_alignment.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284342 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284347 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284353 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284358 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_new.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284364 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284370 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284375 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_master_agent.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284380 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_master_translator.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284385 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_slave_agent.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284391 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_slave_translator.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284396 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_width_adapter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284401 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_reset_controller.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284406 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_reset_synchronizer.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284411 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284417 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284422 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_serial_bus_controller.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_serial_bus_controller.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284427 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_slow_clock_generator.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_up_accelerometer_spi_slow_clock_generator.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284433 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_wrap_burst_converter.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284438 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_accelerometer_spi.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_accelerometer_spi.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_accelerometer_spi.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_accelerometer_spi.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_accelerometer_spi.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284443 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284448 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284456 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_sysclk.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284463 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_tck.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284470 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_wrapper.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284476 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_test_bench.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284483 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_irq_mapper.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_irq_mapper.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284488 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_jtag_uart.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284495 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_led.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_led.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_led.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_led.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_led.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284502 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284508 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284513 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284519 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284524 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284529 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284535 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284550 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284556 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284561 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284566 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_003.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284571 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284577 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284582 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284587 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284593 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_onchip_memory.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_onchip_memory.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_onchip_memory.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_onchip_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_onchip_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_onchip_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284599 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_timer.v C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_timer.v " "File \"c:/users/ptrwng/documents/github/elec50009/lab3/src/golden_top/db/ip/lab3/submodules/lab3_timer.v\" is a duplicate of already analyzed file \"C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/lab3/synthesis/submodules/lab3_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1737995284605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/lab3_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995284606 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_golden_top.v 1 1 " "Using design file de10_lite_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737995284786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737995284786 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using implicit port connections de10_lite_golden_top.v(79) " "Verilog HDL error at de10_lite_golden_top.v(79): using implicit port connections is a SystemVerilog feature" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/de10_lite_golden_top.v" 79 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1737995284788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg " "Generated suppressed messages file C:/Users/PTRWNG/Documents/GitHub/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995285004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737995285281 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 27 16:28:05 2025 " "Processing ended: Mon Jan 27 16:28:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737995285281 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737995285281 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737995285281 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995285281 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737995285903 ""}
