/*
 * Copyright (C) 2016 Marvell Technology Group Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPLv2 or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/*
 * Device Tree file for Marvell Armada 8040 development board
 * This file supports option A configuration
 * CP0_RGMII1,CP1_RGMII0,CP0_EMMC,CP1_SPI(BOOT),CP1_UART,CP0_I2C,AP_eMMC,AP_UART
 */

#include "armada-8040-db.dtsi"

/ {
	model = "Marvell Armada-8040 development board A setup - pp2-vanilla";
	compatible = "marvell,armada8040-db-A", "marvell,armada8040-db", "marvell,armada8040",
			"marvell,armada-ap806-quad", "marvell,armada-ap806";
	#address-cells = <2>;
	#size-cells = <2>;

	chosen { };

	aliases {
		ethernet0 = &eth0;
		ethernet1 = &eth2;
		ethernet2 = &eth0_1;
		ethernet3 = &eth1_1;
	};

	ap806 {
		config-space {
			serial@512000 {
				status = "okay";
			};
			sdhci@6e0000 {
				status = "okay";
			};
			i2c@511000 {
				status = "disabled";
			};
			spi0: spi@510600 {
				status = "disabled";
			};
		};
	};

	cpn-110-master {
		config-space {
			/delete-node/ppv22@000000;
			sata@540000 {
				status = "okay";
				sata-port@0 {
					phys = <&comphy0 1 COMPHY_SATA0>;
					phy-names = "comphy";
					status = "okay";
				};
				sata-port@1 {
					phys = <&comphy0 3 COMPHY_SATA1>;
					phy-names = "comphy";
					status = "okay";
				};
			};
			/* usb3h0 is USB2 only (UTMI) */
			usb3h0: usb3@500000 {
				status = "okay";
			};
			usb3h1: usb3@510000 {
				status = "okay";
			};
			sdhci@780000 {
				status = "okay";
			};
			i2c@701000 {
				clock-frequency = <100000>;
				pinctrl-names = "default";
				pinctrl-0 = <&cpm_i2c0_pins>;
				status = "okay";
			};
			mdio@12a200 {
				#address-cells = <1>;
				#size-cells = <0>;
				mdio0_phy1: ethernet-phy@1 {
					reg = <1>;
				};
			};
			ppv22_vanilla@000000 {
				compatible = "marvell,armada-7k-pp22";
				reg = <0x0 0x100000>, <0x129000 0xb000>;
				clocks = <&cpm_syscon0 1 3>, <&cpm_syscon0 1 9>, <&cpm_syscon0 1 5>;
				clock-names = "pp_clk", "gop_clk", "mg_clk";
				pinctrl-names = "default";
				pinctrl-0 = <&cps_ge1_rgmii_pins>;
				dma-coherent;
				status = "okay";
				eth0: eth0@010000 {
					interrupts = <ICU_GRP_NSR 39 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 43 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 47 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 51 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 55 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 129 IRQ_TYPE_LEVEL_HIGH>;
					interrupt-names = "tx-cpu0", "tx-cpu1", "tx-cpu2",
							  "tx-cpu3", "rx-shared", "link";
					mac-address = [00 00 00 00 00 01];
					port-id = <0>; /* pp2_port_id */
					gop-port-id = <0>;
					phy-mode = "sfi";
					status = "okay";
				};
				eth1: eth1@020000 {
					interrupts = <ICU_GRP_NSR 40 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 44 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 48 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 52 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 56 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 128 IRQ_TYPE_LEVEL_HIGH>;
					interrupt-names = "tx-cpu0", "tx-cpu1", "tx-cpu2",
							  "tx-cpu3", "rx-shared", "link";
				mac-address = [00 00 00 00 00 02];
					status = "disabled";
				};
				eth2: eth2@030000 {
					interrupts = <ICU_GRP_NSR 41 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 45 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 49 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 53 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 57 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 127 IRQ_TYPE_LEVEL_HIGH>;
					interrupt-names = "tx-cpu0", "tx-cpu1", "tx-cpu2",
							  "tx-cpu3", "rx-shared", "link";
					mac-address = [00 00 00 00 00 03];
					port-id = <2>; /* pp2_port_id */
					gop-port-id = <3>;
					phy-mode = "rgmii-id";
					phy = <&mdio0_phy1>;
					status = "okay";
				};
			};
			comphy {
				status = "disabled";
			};
		};
		pcie@0x600000 {
			status = "okay";
			phys = <&comphy0 0 COMPHY_PCIE0>;
			phy-names = "pcie-phy0";
		};
		pcie@0x640000 {
			status = "okay";
			phys = <&comphy0 5 COMPHY_PCIE2>;
			phy-names = "pcie-phy0";
		};
	};
	cpn-110-slave {
		config-space {
			/delete-node/ppv22@000000;
			/* usb3h0_1 is USB2 only (UTMI) */
			usb3h0_1: usb3@500000 {
				status = "okay";
			};
			serial@702000 {
				status = "okay";
			};
			sata@540000 {
				status = "okay";
				sata-port@0 {
					phys = <&comphy1 1 COMPHY_SATA0>;
					phy-names = "comphy";
					status = "okay";
				};
				sata-port@1 {
					phys = <&comphy1 3 COMPHY_SATA1>;
					phy-names = "comphy";
					status = "okay";
				};
			};
			mdio@12a200 {
				#address-cells = <1>;
				#size-cells = <0>;
				mdio1_phy1: ethernet-phy@1 {
					reg = <0>;
				};
			};
			ppv22_vanilla@000000 {
				compatible = "marvell,armada-7k-pp22";
				reg = <0x0 0x100000>, <0x129000 0xb000>;
				clocks = <&cps_syscon0 1 3>, <&cps_syscon0 1 9>, <&cps_syscon0 1 5>;
				clock-names = "pp_clk", "gop_clk", "mg_clk";
				dma-coherent;
				pinctrl-names = "default";
				status = "okay";
				eth0_1: eth0@010000 {
					interrupts = <ICU_GRP_NSR 39 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 43 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 47 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 51 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 55 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 129 IRQ_TYPE_LEVEL_HIGH>;
					interrupt-names = "tx-cpu0", "tx-cpu1", "tx-cpu2",
							  "tx-cpu3", "rx-shared", "link";
					mac-address = [00 00 00 00 00 04];
					port-id = <0>; /* pp2_port_id */
					gop-port-id = <0>;
					phy-mode = "sfi";
					status = "okay";
				};
				eth1_1: eth1@020000 {
					interrupts = <ICU_GRP_NSR 40 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 44 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 48 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 52 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 56 IRQ_TYPE_LEVEL_HIGH>,
						     <ICU_GRP_NSR 128 IRQ_TYPE_LEVEL_HIGH>;
					interrupt-names = "tx-cpu0", "tx-cpu1", "tx-cpu2",
							  "tx-cpu3", "rx-shared", "link";
					mac-address = [00 00 00 00 00 05];
					port-id = <1>; /* pp2_port_id */
					gop-port-id = <2>;
					phy-mode = "rgmii-id";
					phy = <&mdio1_phy1>;
					status = "okay";
				};
				eth2_1: eth2@030000 {
					status = "disabled";
				};
			};
			comphy {
				status = "disabled";
			};
			spi1: spi@700680 {
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <&cps_spi1_pins>;
			};
		};
		pcie@0x600000 {
			status = "okay";
			phys = <&comphy1 0 COMPHY_PCIE0>;
			phy-names = "pcie-phy0";
		};
		pcie@0x620000 {
			status = "okay";
			phys = <&comphy1 4 COMPHY_PCIE1>;
			phy-names = "pcie-phy0";
		};
		pcie@0x640000 {
			status = "okay";
			phys = <&comphy1 5 COMPHY_PCIE2>;
			phy-names = "pcie-phy0";
		};
	};
};
