# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Nov 6 2020 19:28:19

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for shiftRegisterClk|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (shiftRegisterClk|clk:R vs. shiftRegisterClk|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: dataReady
			6.1.2::Path details for port: reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: shiftClk
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: dataReady
			6.4.2::Path details for port: reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: shiftClk
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: shiftRegisterClk|clk  | Frequency: 176.86 MHz  | Target: 176.99 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
shiftRegisterClk|clk  shiftRegisterClk|clk  5650             -4          N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase   
---------  ----------  -----------  ----------------------  
dataReady  clk         4266         shiftRegisterClk|clk:R  
reset      clk         2653         shiftRegisterClk|clk:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase   
---------  ----------  ------------  ----------------------  
shiftClk   clk         12637         shiftRegisterClk|clk:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase   
---------  ----------  ----------  ----------------------  
dataReady  clk         -958        shiftRegisterClk|clk:R  
reset      clk         924         shiftRegisterClk|clk:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase   
---------  ----------  --------------------  ----------------------  
shiftClk   clk         12081                 shiftRegisterClk|clk:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for shiftRegisterClk|clk
**************************************************
Clock: shiftRegisterClk|clk
Frequency: 176.86 MHz | Target: 176.99 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/ce
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Setup Constraint : 5650p
Path slack       : -4p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9587

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      4858
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          9591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                                    LocalMux                       0              4733     -4  RISE       1
I__76/O                                                    LocalMux                     486              5219     -4  RISE       1
I__77/I                                                    InMux                          0              5219     -4  RISE       1
I__77/O                                                    InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3                     LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout                   LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__47/I                                                    LocalMux                       0              6066     -4  RISE       1
I__47/O                                                    LocalMux                     486              6552     -4  RISE       1
I__50/I                                                    InMux                          0              6552     -4  RISE       1
I__50/O                                                    InMux                        382              6935     -4  RISE       1
I__56/I                                                    CascadeMux                     0              6935     -4  RISE       1
I__56/O                                                    CascadeMux                     0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in2    LogicCell40_SEQ_MODE_0000      0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    558              7493     -4  RISE       4
I__66/I                                                    Odrv12                         0              7493     -4  RISE       1
I__66/O                                                    Odrv12                       724              8216     -4  RISE       1
I__67/I                                                    LocalMux                       0              8216     -4  RISE       1
I__67/O                                                    LocalMux                     486              8702     -4  RISE       1
I__68/I                                                    CEMux                          0              8702     -4  RISE       1
I__68/O                                                    CEMux                        889              9591     -4  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/ce             LogicCell40_SEQ_MODE_1000      0              9591     -4  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (shiftRegisterClk|clk:R vs. shiftRegisterClk|clk:R)
*********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/ce
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Setup Constraint : 5650p
Path slack       : -4p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9587

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      4858
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          9591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                                    LocalMux                       0              4733     -4  RISE       1
I__76/O                                                    LocalMux                     486              5219     -4  RISE       1
I__77/I                                                    InMux                          0              5219     -4  RISE       1
I__77/O                                                    InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3                     LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout                   LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__47/I                                                    LocalMux                       0              6066     -4  RISE       1
I__47/O                                                    LocalMux                     486              6552     -4  RISE       1
I__50/I                                                    InMux                          0              6552     -4  RISE       1
I__50/O                                                    InMux                        382              6935     -4  RISE       1
I__56/I                                                    CascadeMux                     0              6935     -4  RISE       1
I__56/O                                                    CascadeMux                     0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in2    LogicCell40_SEQ_MODE_0000      0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    558              7493     -4  RISE       4
I__66/I                                                    Odrv12                         0              7493     -4  RISE       1
I__66/O                                                    Odrv12                       724              8216     -4  RISE       1
I__67/I                                                    LocalMux                       0              8216     -4  RISE       1
I__67/O                                                    LocalMux                     486              8702     -4  RISE       1
I__68/I                                                    CEMux                          0              8702     -4  RISE       1
I__68/O                                                    CEMux                        889              9591     -4  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/ce             LogicCell40_SEQ_MODE_1000      0              9591     -4  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: dataReady 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : dataReady
Clock Port        : clk
Clock Reference   : shiftRegisterClk|clk:R
Setup Time        : 4266


Data Path Delay                8203
+ Setup Time                      0
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 4266

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
dataReady                                                  shiftRegisterClk           0      0                  RISE  1       
dataReady_ibuf_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  RISE  1       
dataReady_ibuf_iopad/DOUT                                  IO_PAD                     760    760                RISE  1       
dataReady_ibuf_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
dataReady_ibuf_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__93/I                                                    Odrv4                      0      1670               RISE  1       
I__93/O                                                    Odrv4                      517    2186               RISE  1       
I__94/I                                                    Span4Mux_v                 0      2186               RISE  1       
I__94/O                                                    Span4Mux_v                 517    2703               RISE  1       
I__95/I                                                    Span4Mux_v                 0      2703               RISE  1       
I__95/O                                                    Span4Mux_v                 517    3220               RISE  1       
I__96/I                                                    LocalMux                   0      3220               RISE  1       
I__96/O                                                    LocalMux                   486    3706               RISE  1       
I__97/I                                                    InMux                      0      3706               RISE  1       
I__97/O                                                    InMux                      382    4088               RISE  1       
srLatchInstance.local0_i_LC_1_10_1/in1                     LogicCell40_SEQ_MODE_0000  0      4088               RISE  1       
srLatchInstance.local0_i_LC_1_10_1/lcout                   LogicCell40_SEQ_MODE_0000  589    4678               RISE  6       
I__47/I                                                    LocalMux                   0      4678               RISE  1       
I__47/O                                                    LocalMux                   486    5164               RISE  1       
I__50/I                                                    InMux                      0      5164               RISE  1       
I__50/O                                                    InMux                      382    5546               RISE  1       
I__56/I                                                    CascadeMux                 0      5546               RISE  1       
I__56/O                                                    CascadeMux                 0      5546               RISE  1       
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in2    LogicCell40_SEQ_MODE_0000  0      5546               RISE  1       
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000  558    6104               RISE  4       
I__66/I                                                    Odrv12                     0      6104               RISE  1       
I__66/O                                                    Odrv12                     724    6828               RISE  1       
I__67/I                                                    LocalMux                   0      6828               RISE  1       
I__67/O                                                    LocalMux                   486    7314               RISE  1       
I__68/I                                                    CEMux                      0      7314               RISE  1       
I__68/O                                                    CEMux                      889    8203               RISE  1       
feedBackCounterInstance.counter_2_LC_1_10_5/ce             LogicCell40_SEQ_MODE_1000  0      8203               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               shiftRegisterClk           0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__36/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__36/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__37/I                                           GlobalMux                  0      3255               RISE  1       
I__37/O                                           GlobalMux                  227    3482               RISE  1       
I__38/I                                           ClkMux                     0      3482               RISE  1       
I__38/O                                           ClkMux                     455    3937               RISE  1       
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.1.2::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : shiftRegisterClk|clk:R
Setup Time        : 2653


Data Path Delay                6290
+ Setup Time                    300
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 2653

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                                            shiftRegisterClk           0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
reset_ibuf_iopad/DOUT                            IO_PAD                     760    760                RISE  1       
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__25/I                                          Odrv4                      0      1670               RISE  1       
I__25/O                                          Odrv4                      517    2186               RISE  1       
I__26/I                                          Span4Mux_v                 0      2186               RISE  1       
I__26/O                                          Span4Mux_v                 517    2703               RISE  1       
I__27/I                                          LocalMux                   0      2703               RISE  1       
I__27/O                                          LocalMux                   486    3189               RISE  1       
I__28/I                                          InMux                      0      3189               RISE  1       
I__28/O                                          InMux                      382    3572               RISE  1       
reset_ibuf_RNI8255_LC_1_9_3/in1                  LogicCell40_SEQ_MODE_0000  0      3572               RISE  1       
reset_ibuf_RNI8255_LC_1_9_3/lcout                LogicCell40_SEQ_MODE_0000  589    4161               RISE  3       
I__32/I                                          Odrv4                      0      4161               RISE  1       
I__32/O                                          Odrv4                      517    4678               RISE  1       
I__33/I                                          Span4Mux_h                 0      4678               RISE  1       
I__33/O                                          Span4Mux_h                 444    5122               RISE  1       
I__34/I                                          LocalMux                   0      5122               RISE  1       
I__34/O                                          LocalMux                   486    5608               RISE  1       
I__35/I                                          SRMux                      0      5608               RISE  1       
I__35/O                                          SRMux                      682    6290               RISE  1       
shiftClkGeneratorInstance.counter_0_LC_2_9_2/sr  LogicCell40_SEQ_MODE_1000  0      6290               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               shiftRegisterClk           0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__36/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__36/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__37/I                                           GlobalMux                  0      3255               RISE  1       
I__37/O                                           GlobalMux                  227    3482               RISE  1       
I__40/I                                           ClkMux                     0      3482               RISE  1       
I__40/O                                           ClkMux                     455    3937               RISE  1       
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: shiftClk  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : shiftClk
Clock Port         : clk
Clock Reference    : shiftRegisterClk|clk:R
Clock to Out Delay : 12637


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7904
---------------------------- ------
Clock To Out Delay            12637

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               shiftRegisterClk           0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__36/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__36/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__37/I                                           GlobalMux                  0      3255               RISE  1       
I__37/O                                           GlobalMux                  227    3482               RISE  1       
I__39/I                                           ClkMux                     0      3482               RISE  1       
I__39/O                                           ClkMux                     455    3937               RISE  1       
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000  796    4733               RISE  2       
I__19/I                                            Odrv4                      0      4733               RISE  1       
I__19/O                                            Odrv4                      517    5250               RISE  1       
I__21/I                                            Span4Mux_v                 0      5250               RISE  1       
I__21/O                                            Span4Mux_v                 517    5767               RISE  1       
I__22/I                                            Span4Mux_s0_h              0      5767               RISE  1       
I__22/O                                            Span4Mux_s0_h              217    5984               RISE  1       
I__23/I                                            LocalMux                   0      5984               RISE  1       
I__23/O                                            LocalMux                   486    6470               RISE  1       
I__24/I                                            IoInMux                    0      6470               RISE  1       
I__24/O                                            IoInMux                    382    6852               RISE  1       
shiftClk_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      6852               RISE  1       
shiftClk_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     3297   10149              FALL  1       
shiftClk_obuf_iopad/DIN                            IO_PAD                     0      10149              FALL  1       
shiftClk_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     2488   12637              FALL  1       
shiftClk                                           shiftRegisterClk           0      12637              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: dataReady 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : dataReady
Clock Port        : clk
Clock Reference   : shiftRegisterClk|clk:R
Hold Time         : -958


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -4895
---------------------------- ------
Hold Time                      -958

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
dataReady                                        shiftRegisterClk           0      0                  FALL  1       
dataReady_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
dataReady_ibuf_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
dataReady_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
dataReady_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__93/I                                          Odrv4                      0      1142               FALL  1       
I__93/O                                          Odrv4                      548    1690               FALL  1       
I__94/I                                          Span4Mux_v                 0      1690               FALL  1       
I__94/O                                          Span4Mux_v                 548    2238               FALL  1       
I__95/I                                          Span4Mux_v                 0      2238               FALL  1       
I__95/O                                          Span4Mux_v                 548    2786               FALL  1       
I__96/I                                          LocalMux                   0      2786               FALL  1       
I__96/O                                          LocalMux                   455    3241               FALL  1       
I__97/I                                          InMux                      0      3241               FALL  1       
I__97/O                                          InMux                      320    3561               FALL  1       
srLatchInstance.local0_i_LC_1_10_1/in1           LogicCell40_SEQ_MODE_0000  0      3561               FALL  1       
srLatchInstance.local0_i_LC_1_10_1/lcout         LogicCell40_SEQ_MODE_0000  558    4119               FALL  6       
I__47/I                                          LocalMux                   0      4119               FALL  1       
I__47/O                                          LocalMux                   455    4574               FALL  1       
I__51/I                                          InMux                      0      4574               FALL  1       
I__51/O                                          InMux                      320    4895               FALL  1       
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in0  LogicCell40_SEQ_MODE_1000  0      4895               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               shiftRegisterClk           0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__36/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__36/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__37/I                                           GlobalMux                  0      3255               RISE  1       
I__37/O                                           GlobalMux                  227    3482               RISE  1       
I__39/I                                           ClkMux                     0      3482               RISE  1       
I__39/O                                           ClkMux                     455    3937               RISE  1       
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.4.2::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : shiftRegisterClk|clk:R
Hold Time         : 924


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -3013
---------------------------- ------
Hold Time                       924

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                                            shiftRegisterClk           0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  FALL  1       
reset_ibuf_iopad/DOUT                            IO_PAD                     460    460                FALL  1       
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__25/I                                          Odrv4                      0      1142               FALL  1       
I__25/O                                          Odrv4                      548    1690               FALL  1       
I__26/I                                          Span4Mux_v                 0      1690               FALL  1       
I__26/O                                          Span4Mux_v                 548    2238               FALL  1       
I__27/I                                          LocalMux                   0      2238               FALL  1       
I__27/O                                          LocalMux                   455    2693               FALL  1       
I__29/I                                          InMux                      0      2693               FALL  1       
I__29/O                                          InMux                      320    3013               FALL  1       
I__31/I                                          CascadeMux                 0      3013               FALL  1       
I__31/O                                          CascadeMux                 0      3013               FALL  1       
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in2  LogicCell40_SEQ_MODE_1000  0      3013               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               shiftRegisterClk           0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__36/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__36/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__37/I                                           GlobalMux                  0      3255               RISE  1       
I__37/O                                           GlobalMux                  227    3482               RISE  1       
I__39/I                                           ClkMux                     0      3482               RISE  1       
I__39/O                                           ClkMux                     455    3937               RISE  1       
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: shiftClk  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : shiftClk
Clock Port         : clk
Clock Reference    : shiftRegisterClk|clk:R
Clock to Out Delay : 12081


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7348
---------------------------- ------
Clock To Out Delay            12081

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               shiftRegisterClk           0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__36/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__36/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__37/I                                           GlobalMux                  0      3255               RISE  1       
I__37/O                                           GlobalMux                  227    3482               RISE  1       
I__39/I                                           ClkMux                     0      3482               RISE  1       
I__39/O                                           ClkMux                     455    3937               RISE  1       
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000  796    4733               FALL  2       
I__19/I                                            Odrv4                      0      4733               FALL  1       
I__19/O                                            Odrv4                      548    5281               FALL  1       
I__21/I                                            Span4Mux_v                 0      5281               FALL  1       
I__21/O                                            Span4Mux_v                 548    5829               FALL  1       
I__22/I                                            Span4Mux_s0_h              0      5829               FALL  1       
I__22/O                                            Span4Mux_s0_h              207    6035               FALL  1       
I__23/I                                            LocalMux                   0      6035               FALL  1       
I__23/O                                            LocalMux                   455    6490               FALL  1       
I__24/I                                            IoInMux                    0      6490               FALL  1       
I__24/O                                            IoInMux                    320    6811               FALL  1       
shiftClk_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001     0      6811               FALL  1       
shiftClk_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001     2956   9767               RISE  1       
shiftClk_obuf_iopad/DIN                            IO_PAD                     0      9767               RISE  1       
shiftClk_obuf_iopad/PACKAGEPIN:out                 IO_PAD                     2314   12081              RISE  1       
shiftClk                                           shiftRegisterClk           0      12081              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/ce
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Setup Constraint : 5650p
Path slack       : -4p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9587

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      4858
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          9591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                                    LocalMux                       0              4733     -4  RISE       1
I__76/O                                                    LocalMux                     486              5219     -4  RISE       1
I__77/I                                                    InMux                          0              5219     -4  RISE       1
I__77/O                                                    InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3                     LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout                   LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__47/I                                                    LocalMux                       0              6066     -4  RISE       1
I__47/O                                                    LocalMux                     486              6552     -4  RISE       1
I__50/I                                                    InMux                          0              6552     -4  RISE       1
I__50/O                                                    InMux                        382              6935     -4  RISE       1
I__56/I                                                    CascadeMux                     0              6935     -4  RISE       1
I__56/O                                                    CascadeMux                     0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in2    LogicCell40_SEQ_MODE_0000      0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    558              7493     -4  RISE       4
I__66/I                                                    Odrv12                         0              7493     -4  RISE       1
I__66/O                                                    Odrv12                       724              8216     -4  RISE       1
I__67/I                                                    LocalMux                       0              8216     -4  RISE       1
I__67/O                                                    LocalMux                     486              8702     -4  RISE       1
I__68/I                                                    CEMux                          0              8702     -4  RISE       1
I__68/O                                                    CEMux                        889              9591     -4  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/ce             LogicCell40_SEQ_MODE_1000      0              9591     -4  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/ce
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Setup Constraint : 5650p
Path slack       : -4p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9587

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      4858
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          9591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                                    LocalMux                       0              4733     -4  RISE       1
I__76/O                                                    LocalMux                     486              5219     -4  RISE       1
I__77/I                                                    InMux                          0              5219     -4  RISE       1
I__77/O                                                    InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3                     LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout                   LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__47/I                                                    LocalMux                       0              6066     -4  RISE       1
I__47/O                                                    LocalMux                     486              6552     -4  RISE       1
I__50/I                                                    InMux                          0              6552     -4  RISE       1
I__50/O                                                    InMux                        382              6935     -4  RISE       1
I__56/I                                                    CascadeMux                     0              6935     -4  RISE       1
I__56/O                                                    CascadeMux                     0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in2    LogicCell40_SEQ_MODE_0000      0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    558              7493     -4  RISE       4
I__66/I                                                    Odrv12                         0              7493     -4  RISE       1
I__66/O                                                    Odrv12                       724              8216     -4  RISE       1
I__67/I                                                    LocalMux                       0              8216     -4  RISE       1
I__67/O                                                    LocalMux                     486              8702     -4  RISE       1
I__68/I                                                    CEMux                          0              8702     -4  RISE       1
I__68/O                                                    CEMux                        889              9591     -4  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/ce             LogicCell40_SEQ_MODE_1000      0              9591     -4  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/ce
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Setup Constraint : 5650p
Path slack       : -4p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9587

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      4858
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          9591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                                    LocalMux                       0              4733     -4  RISE       1
I__76/O                                                    LocalMux                     486              5219     -4  RISE       1
I__77/I                                                    InMux                          0              5219     -4  RISE       1
I__77/O                                                    InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3                     LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout                   LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__47/I                                                    LocalMux                       0              6066     -4  RISE       1
I__47/O                                                    LocalMux                     486              6552     -4  RISE       1
I__50/I                                                    InMux                          0              6552     -4  RISE       1
I__50/O                                                    InMux                        382              6935     -4  RISE       1
I__56/I                                                    CascadeMux                     0              6935     -4  RISE       1
I__56/O                                                    CascadeMux                     0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in2    LogicCell40_SEQ_MODE_0000      0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    558              7493     -4  RISE       4
I__66/I                                                    Odrv12                         0              7493     -4  RISE       1
I__66/O                                                    Odrv12                       724              8216     -4  RISE       1
I__67/I                                                    LocalMux                       0              8216     -4  RISE       1
I__67/O                                                    LocalMux                     486              8702     -4  RISE       1
I__68/I                                                    CEMux                          0              8702     -4  RISE       1
I__68/O                                                    CEMux                        889              9591     -4  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/ce             LogicCell40_SEQ_MODE_1000      0              9591     -4  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/ce
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Setup Constraint : 5650p
Path slack       : -4p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9587

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      4858
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          9591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                                    LocalMux                       0              4733     -4  RISE       1
I__76/O                                                    LocalMux                     486              5219     -4  RISE       1
I__77/I                                                    InMux                          0              5219     -4  RISE       1
I__77/O                                                    InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3                     LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout                   LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__47/I                                                    LocalMux                       0              6066     -4  RISE       1
I__47/O                                                    LocalMux                     486              6552     -4  RISE       1
I__50/I                                                    InMux                          0              6552     -4  RISE       1
I__50/O                                                    InMux                        382              6935     -4  RISE       1
I__56/I                                                    CascadeMux                     0              6935     -4  RISE       1
I__56/O                                                    CascadeMux                     0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in2    LogicCell40_SEQ_MODE_0000      0              6935     -4  RISE       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    558              7493     -4  RISE       4
I__66/I                                                    Odrv12                         0              7493     -4  RISE       1
I__66/O                                                    Odrv12                       724              8216     -4  RISE       1
I__67/I                                                    LocalMux                       0              8216     -4  RISE       1
I__67/O                                                    LocalMux                     486              8702     -4  RISE       1
I__68/I                                                    CEMux                          0              8702     -4  RISE       1
I__68/O                                                    CEMux                        889              9591     -4  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/ce             LogicCell40_SEQ_MODE_1000      0              9591     -4  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : shiftClkGeneratorInstance.counter_1_LC_2_9_1/in0
Capture Clock    : shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk
Setup Constraint : 5650p
Path slack       : 1959p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -693
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8894

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      2202
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                            LocalMux                       0              4733     -4  RISE       1
I__76/O                                            LocalMux                     486              5219     -4  RISE       1
I__77/I                                            InMux                          0              5219     -4  RISE       1
I__77/O                                            InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3             LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__48/I                                            LocalMux                       0              6066   1960  RISE       1
I__48/O                                            LocalMux                     486              6552   1960  RISE       1
I__53/I                                            InMux                          0              6552   1960  RISE       1
I__53/O                                            InMux                        382              6935   1960  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/in0   LogicCell40_SEQ_MODE_1000      0              6935   1960  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in0
Capture Clock    : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk
Setup Constraint : 5650p
Path slack       : 1959p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -693
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8894

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      2202
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                            LocalMux                       0              4733     -4  RISE       1
I__76/O                                            LocalMux                     486              5219     -4  RISE       1
I__77/I                                            InMux                          0              5219     -4  RISE       1
I__77/O                                            InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3             LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__47/I                                            LocalMux                       0              6066     -4  RISE       1
I__47/O                                            LocalMux                     486              6552     -4  RISE       1
I__51/I                                            InMux                          0              6552   1960  RISE       1
I__51/O                                            InMux                        382              6935   1960  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in0    LogicCell40_SEQ_MODE_1000      0              6935   1960  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__39/I                                           ClkMux                         0              3482  RISE       1
I__39/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : shiftClkGeneratorInstance.counter_0_LC_2_9_2/in3
Capture Clock    : shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk
Setup Constraint : 5650p
Path slack       : 2249p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -403
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9184

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      2202
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                            LocalMux                       0              4733     -4  RISE       1
I__76/O                                            LocalMux                     486              5219     -4  RISE       1
I__77/I                                            InMux                          0              5219     -4  RISE       1
I__77/O                                            InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3             LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__48/I                                            LocalMux                       0              6066   1960  RISE       1
I__48/O                                            LocalMux                     486              6552   1960  RISE       1
I__52/I                                            InMux                          0              6552   2249  RISE       1
I__52/O                                            InMux                        382              6935   2249  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/in3   LogicCell40_SEQ_MODE_1000      0              6935   2249  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/in3
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Setup Constraint : 5650p
Path slack       : 2249p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -403
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9184

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      2202
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                            LocalMux                       0              4733     -4  RISE       1
I__76/O                                            LocalMux                     486              5219     -4  RISE       1
I__77/I                                            InMux                          0              5219     -4  RISE       1
I__77/O                                            InMux                        382              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/in3             LogicCell40_SEQ_MODE_0000      0              5601     -4  RISE       1
srLatchInstance.local0_i_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_0000    465              6066     -4  RISE       6
I__48/I                                            LocalMux                       0              6066   1960  RISE       1
I__48/O                                            LocalMux                     486              6552   1960  RISE       1
I__54/I                                            InMux                          0              6552   2249  RISE       1
I__54/O                                            InMux                        382              6935   2249  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/in3   LogicCell40_SEQ_MODE_1000      0              6935   2249  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/in0
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Setup Constraint : 5650p
Path slack       : 3293p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -693
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8894

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3293  RISE       3
I__42/I                                             LocalMux                       0              4733   3293  RISE       1
I__42/O                                             LocalMux                     486              5219   3293  RISE       1
I__45/I                                             InMux                          0              5219   3293  RISE       1
I__45/O                                             InMux                        382              5601   3293  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/in0    LogicCell40_SEQ_MODE_1000      0              5601   3293  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_0_LC_1_10_4/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/in0
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Setup Constraint : 5650p
Path slack       : 3293p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -693
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8894

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3293  RISE       4
I__82/I                                            LocalMux                       0              4733   3293  RISE       1
I__82/O                                            LocalMux                     486              5219   3293  RISE       1
I__85/I                                            InMux                          0              5219   3293  RISE       1
I__85/O                                            InMux                        382              5601   3293  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/in0    LogicCell40_SEQ_MODE_1000      0              5601   3293  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/in0
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Setup Constraint : 5650p
Path slack       : 3293p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -693
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8894

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                            LocalMux                       0              4733     -4  RISE       1
I__76/O                                            LocalMux                     486              5219     -4  RISE       1
I__78/I                                            InMux                          0              5219   3293  RISE       1
I__78/O                                            InMux                        382              5601   3293  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/in0    LogicCell40_SEQ_MODE_1000      0              5601   3293  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/in0
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Setup Constraint : 5650p
Path slack       : 3293p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -693
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8894

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                            LocalMux                       0              4733     -4  RISE       1
I__76/O                                            LocalMux                     486              5219     -4  RISE       1
I__79/I                                            InMux                          0              5219   3293  RISE       1
I__79/O                                            InMux                        382              5601   3293  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/in0    LogicCell40_SEQ_MODE_1000      0              5601   3293  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_0_LC_1_10_4/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/in0
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Setup Constraint : 5650p
Path slack       : 3293p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -693
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8894

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3293  RISE       4
I__82/I                                            LocalMux                       0              4733   3293  RISE       1
I__82/O                                            LocalMux                     486              5219   3293  RISE       1
I__86/I                                            InMux                          0              5219   3293  RISE       1
I__86/O                                            InMux                        382              5601   3293  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/in0    LogicCell40_SEQ_MODE_1000      0              5601   3293  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/in1
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Setup Constraint : 5650p
Path slack       : 3397p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -589
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8998

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1422  RISE       3
I__62/I                                             LocalMux                       0              4733   3397  RISE       1
I__62/O                                             LocalMux                     486              5219   3397  RISE       1
I__65/I                                             InMux                          0              5219   3397  RISE       1
I__65/O                                             InMux                        382              5601   3397  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/in1    LogicCell40_SEQ_MODE_1000      0              5601   3397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_2_LC_1_10_5/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/in1
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Setup Constraint : 5650p
Path slack       : 3397p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -589
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8998

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_2_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3397  RISE       4
I__69/I                                            LocalMux                       0              4733   3397  RISE       1
I__69/O                                            LocalMux                     486              5219   3397  RISE       1
I__70/I                                            InMux                          0              5219   3397  RISE       1
I__70/O                                            InMux                        382              5601   3397  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              5601   3397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_3_LC_1_10_3/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/in1
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Setup Constraint : 5650p
Path slack       : 3397p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -589
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8998

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3397  RISE       3
I__87/I                                            LocalMux                       0              4733   3397  RISE       1
I__87/O                                            LocalMux                     486              5219   3397  RISE       1
I__90/I                                            InMux                          0              5219   3397  RISE       1
I__90/O                                            InMux                        382              5601   3397  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/in1    LogicCell40_SEQ_MODE_1000      0              5601   3397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout
Path End         : shiftClkGeneratorInstance.counter_0_LC_2_9_2/in1
Capture Clock    : shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk
Setup Constraint : 5650p
Path slack       : 3397p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -589
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8998

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3293  RISE       3
I__41/I                                             LocalMux                       0              4733   3397  RISE       1
I__41/O                                             LocalMux                     486              5219   3397  RISE       1
I__43/I                                             InMux                          0              5219   3397  RISE       1
I__43/O                                             InMux                        382              5601   3397  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   3397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_2_LC_1_10_5/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/in1
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Setup Constraint : 5650p
Path slack       : 3397p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -589
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          8998

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_2_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3397  RISE       4
I__69/I                                            LocalMux                       0              4733   3397  RISE       1
I__69/O                                            LocalMux                     486              5219   3397  RISE       1
I__71/I                                            InMux                          0              5219   3397  RISE       1
I__71/O                                            InMux                        382              5601   3397  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   3397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_1_LC_2_9_1/lcout
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/in2
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Setup Constraint : 5650p
Path slack       : 3438p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -548
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9039

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_1_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3438  RISE       2
I__57/I                                             LocalMux                       0              4733   3438  RISE       1
I__57/O                                             LocalMux                     486              5219   3438  RISE       1
I__59/I                                             InMux                          0              5219   3438  RISE       1
I__59/O                                             InMux                        382              5601   3438  RISE       1
I__60/I                                             CascadeMux                     0              5601   3438  RISE       1
I__60/O                                             CascadeMux                     0              5601   3438  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/in2    LogicCell40_SEQ_MODE_1000      0              5601   3438  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout
Path End         : shiftClkGeneratorInstance.counter_1_LC_2_9_1/in2
Capture Clock    : shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk
Setup Constraint : 5650p
Path slack       : 3438p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -548
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9039

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3293  RISE       3
I__41/I                                             LocalMux                       0              4733   3397  RISE       1
I__41/O                                             LocalMux                     486              5219   3397  RISE       1
I__44/I                                             InMux                          0              5219   3438  RISE       1
I__44/O                                             InMux                        382              5601   3438  RISE       1
I__46/I                                             CascadeMux                     0              5601   3438  RISE       1
I__46/O                                             CascadeMux                     0              5601   3438  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/in2    LogicCell40_SEQ_MODE_1000      0              5601   3438  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_2_LC_1_10_5/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/in2
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Setup Constraint : 5650p
Path slack       : 3438p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -548
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9039

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_2_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3397  RISE       4
I__69/I                                            LocalMux                       0              4733   3397  RISE       1
I__69/O                                            LocalMux                     486              5219   3397  RISE       1
I__72/I                                            InMux                          0              5219   3438  RISE       1
I__72/O                                            InMux                        382              5601   3438  RISE       1
I__74/I                                            CascadeMux                     0              5601   3438  RISE       1
I__74/O                                            CascadeMux                     0              5601   3438  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/in2    LogicCell40_SEQ_MODE_1000      0              5601   3438  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_2_LC_1_10_5/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/in2
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Setup Constraint : 5650p
Path slack       : 3438p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -548
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9039

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_2_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3397  RISE       4
I__69/I                                            LocalMux                       0              4733   3397  RISE       1
I__69/O                                            LocalMux                     486              5219   3397  RISE       1
I__73/I                                            InMux                          0              5219   3438  RISE       1
I__73/O                                            InMux                        382              5601   3438  RISE       1
I__75/I                                            CascadeMux                     0              5601   3438  RISE       1
I__75/O                                            CascadeMux                     0              5601   3438  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/in2    LogicCell40_SEQ_MODE_1000      0              5601   3438  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_3_LC_1_10_3/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/in2
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Setup Constraint : 5650p
Path slack       : 3438p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -548
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9039

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3397  RISE       3
I__87/I                                            LocalMux                       0              4733   3397  RISE       1
I__87/O                                            LocalMux                     486              5219   3397  RISE       1
I__88/I                                            InMux                          0              5219   3438  RISE       1
I__88/O                                            InMux                        382              5601   3438  RISE       1
I__91/I                                            CascadeMux                     0              5601   3438  RISE       1
I__91/O                                            CascadeMux                     0              5601   3438  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1000      0              5601   3438  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_3_LC_1_10_3/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/in2
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Setup Constraint : 5650p
Path slack       : 3438p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -548
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9039

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3397  RISE       3
I__87/I                                            LocalMux                       0              4733   3397  RISE       1
I__87/O                                            LocalMux                     486              5219   3397  RISE       1
I__89/I                                            InMux                          0              5219   3438  RISE       1
I__89/O                                            InMux                        382              5601   3438  RISE       1
I__92/I                                            CascadeMux                     0              5601   3438  RISE       1
I__92/O                                            CascadeMux                     0              5601   3438  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/in2    LogicCell40_SEQ_MODE_1000      0              5601   3438  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout
Path End         : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in3
Capture Clock    : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk
Setup Constraint : 5650p
Path slack       : 3583p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -403
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9184

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1422  RISE       3
I__61/I                                             LocalMux                       0              4733   1422  RISE       1
I__61/O                                             LocalMux                     486              5219   1422  RISE       1
I__64/I                                             InMux                          0              5219   3583  RISE       1
I__64/O                                             InMux                        382              5601   3583  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in3     LogicCell40_SEQ_MODE_1000      0              5601   3583  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__39/I                                           ClkMux                         0              3482  RISE       1
I__39/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_1_LC_2_9_1/lcout
Path End         : shiftClkGeneratorInstance.counter_1_LC_2_9_1/in3
Capture Clock    : shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk
Setup Constraint : 5650p
Path slack       : 3583p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -403
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9184

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_1_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3438  RISE       2
I__57/I                                             LocalMux                       0              4733   3438  RISE       1
I__57/O                                             LocalMux                     486              5219   3438  RISE       1
I__58/I                                             InMux                          0              5219   3583  RISE       1
I__58/O                                             InMux                        382              5601   3583  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/in3    LogicCell40_SEQ_MODE_1000      0              5601   3583  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/in3
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Setup Constraint : 5650p
Path slack       : 3583p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -403
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9184

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                            LocalMux                       0              4733     -4  RISE       1
I__76/O                                            LocalMux                     486              5219     -4  RISE       1
I__80/I                                            InMux                          0              5219   3583  RISE       1
I__80/O                                            InMux                        382              5601   3583  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/in3    LogicCell40_SEQ_MODE_1000      0              5601   3583  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/in3
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Setup Constraint : 5650p
Path slack       : 3583p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -403
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9184

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733     -4  RISE       5
I__76/I                                            LocalMux                       0              4733     -4  RISE       1
I__76/O                                            LocalMux                     486              5219     -4  RISE       1
I__81/I                                            InMux                          0              5219   3583  RISE       1
I__81/O                                            InMux                        382              5601   3583  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/in3    LogicCell40_SEQ_MODE_1000      0              5601   3583  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_0_LC_1_10_4/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/in3
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Setup Constraint : 5650p
Path slack       : 3583p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -403
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9184

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3293  RISE       4
I__82/I                                            LocalMux                       0              4733   3293  RISE       1
I__82/O                                            LocalMux                     486              5219   3293  RISE       1
I__83/I                                            InMux                          0              5219   3583  RISE       1
I__83/O                                            InMux                        382              5601   3583  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/in3    LogicCell40_SEQ_MODE_1000      0              5601   3583  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_0_LC_1_10_4/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/in3
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Setup Constraint : 5650p
Path slack       : 3583p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#2)   5650
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                            -403
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          9184

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       868
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3293  RISE       4
I__82/I                                            LocalMux                       0              4733   3293  RISE       1
I__82/O                                            LocalMux                     486              5219   3293  RISE       1
I__84/I                                            InMux                          0              5219   3583  RISE       1
I__84/O                                            InMux                        382              5601   3583  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/in3    LogicCell40_SEQ_MODE_1000      0              5601   3583  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : shiftClkGeneratorInstance.counter_0_LC_2_9_2/sr
Capture Clock    : shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)    +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3937
- Setup Time                                             -207
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5866
---------------------------------------   ---- 
End-of-path arrival time (ps)             5866
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                            shiftRegisterClk               0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                            IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__25/I                                          Odrv4                          0              1442   +INF  FALL       1
I__25/O                                          Odrv4                        548              1990   +INF  FALL       1
I__26/I                                          Span4Mux_v                     0              1990   +INF  FALL       1
I__26/O                                          Span4Mux_v                   548              2538   +INF  FALL       1
I__27/I                                          LocalMux                       0              2538   +INF  FALL       1
I__27/O                                          LocalMux                     455              2993   +INF  FALL       1
I__28/I                                          InMux                          0              2993   +INF  FALL       1
I__28/O                                          InMux                        320              3313   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/in1                  LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/lcout                LogicCell40_SEQ_MODE_0000    558              3871   +INF  FALL       3
I__32/I                                          Odrv4                          0              3871   +INF  FALL       1
I__32/O                                          Odrv4                        548              4419   +INF  FALL       1
I__33/I                                          Span4Mux_h                     0              4419   +INF  FALL       1
I__33/O                                          Span4Mux_h                   465              4884   +INF  FALL       1
I__34/I                                          LocalMux                       0              4884   +INF  FALL       1
I__34/O                                          LocalMux                     455              5339   +INF  FALL       1
I__35/I                                          SRMux                          0              5339   +INF  FALL       1
I__35/O                                          SRMux                        527              5866   +INF  FALL       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/sr  LogicCell40_SEQ_MODE_1000      0              5866   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : shiftClkGeneratorInstance.counter_1_LC_2_9_1/sr
Capture Clock    : shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)    +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3937
- Setup Time                                             -207
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5816
---------------------------------------   ---- 
End-of-path arrival time (ps)             5816
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                            shiftRegisterClk               0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                            IO_PAD                       710               710   +INF  FALL       1
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__25/I                                          Odrv4                          0              1392   +INF  FALL       1
I__25/O                                          Odrv4                        548              1940   +INF  FALL       1
I__26/I                                          Span4Mux_v                     0              1940   +INF  FALL       1
I__26/O                                          Span4Mux_v                   548              2488   +INF  FALL       1
I__27/I                                          LocalMux                       0              2488   +INF  FALL       1
I__27/O                                          LocalMux                     455              2943   +INF  FALL       1
I__28/I                                          InMux                          0              2943   +INF  FALL       1
I__28/O                                          InMux                        320              3263   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/in1                  LogicCell40_SEQ_MODE_0000      0              3263   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/lcout                LogicCell40_SEQ_MODE_0000    558              3821   +INF  FALL       3
I__32/I                                          Odrv4                          0              3821   +INF  FALL       1
I__32/O                                          Odrv4                        548              4369   +INF  FALL       1
I__33/I                                          Span4Mux_h                     0              4369   +INF  FALL       1
I__33/O                                          Span4Mux_h                   465              4834   +INF  FALL       1
I__34/I                                          LocalMux                       0              4834   +INF  FALL       1
I__34/O                                          LocalMux                     455              5289   +INF  FALL       1
I__35/I                                          SRMux                          0              5289   +INF  FALL       1
I__35/O                                          SRMux                        527              5816   +INF  FALL       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/sr  LogicCell40_SEQ_MODE_1000      0              5816   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/sr
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)    +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3937
- Setup Time                                             -207
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5866
---------------------------------------   ---- 
End-of-path arrival time (ps)             5866
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                            shiftRegisterClk               0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                            IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__25/I                                          Odrv4                          0              1442   +INF  FALL       1
I__25/O                                          Odrv4                        548              1990   +INF  FALL       1
I__26/I                                          Span4Mux_v                     0              1990   +INF  FALL       1
I__26/O                                          Span4Mux_v                   548              2538   +INF  FALL       1
I__27/I                                          LocalMux                       0              2538   +INF  FALL       1
I__27/O                                          LocalMux                     455              2993   +INF  FALL       1
I__28/I                                          InMux                          0              2993   +INF  FALL       1
I__28/O                                          InMux                        320              3313   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/in1                  LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/lcout                LogicCell40_SEQ_MODE_0000    558              3871   +INF  FALL       3
I__32/I                                          Odrv4                          0              3871   +INF  FALL       1
I__32/O                                          Odrv4                        548              4419   +INF  FALL       1
I__33/I                                          Span4Mux_h                     0              4419   +INF  FALL       1
I__33/O                                          Span4Mux_h                   465              4884   +INF  FALL       1
I__34/I                                          LocalMux                       0              4884   +INF  FALL       1
I__34/O                                          LocalMux                     455              5339   +INF  FALL       1
I__35/I                                          SRMux                          0              5339   +INF  FALL       1
I__35/O                                          SRMux                        527              5866   +INF  FALL       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/sr  LogicCell40_SEQ_MODE_1000      0              5866   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/lcout
Path End         : shiftClk
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               3937
+ Clock To Q                                             796
+ Data Path Delay                                       7904
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          12637
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__39/I                                           ClkMux                         0              3482  RISE       1
I__39/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       2
I__19/I                                            Odrv4                          0              4733   +INF  RISE       1
I__19/O                                            Odrv4                        517              5250   +INF  RISE       1
I__21/I                                            Span4Mux_v                     0              5250   +INF  RISE       1
I__21/O                                            Span4Mux_v                   517              5767   +INF  RISE       1
I__22/I                                            Span4Mux_s0_h                  0              5767   +INF  RISE       1
I__22/O                                            Span4Mux_s0_h                217              5984   +INF  RISE       1
I__23/I                                            LocalMux                       0              5984   +INF  RISE       1
I__23/O                                            LocalMux                     486              6470   +INF  RISE       1
I__24/I                                            IoInMux                        0              6470   +INF  RISE       1
I__24/O                                            IoInMux                      382              6852   +INF  RISE       1
shiftClk_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              6852   +INF  RISE       1
shiftClk_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      3297             10149   +INF  FALL       1
shiftClk_obuf_iopad/DIN                            IO_PAD                         0             10149   +INF  FALL       1
shiftClk_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2488             12637   +INF  FALL       1
shiftClk                                           shiftRegisterClk               0             12637   +INF  FALL       1


++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in2
Capture Clock    : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)    +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3937
- Setup Time                                             -475
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3313
---------------------------------------   ---- 
End-of-path arrival time (ps)             3313
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                            shiftRegisterClk               0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                            IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__25/I                                          Odrv4                          0              1442   +INF  FALL       1
I__25/O                                          Odrv4                        548              1990   +INF  FALL       1
I__26/I                                          Span4Mux_v                     0              1990   +INF  FALL       1
I__26/O                                          Span4Mux_v                   548              2538   +INF  FALL       1
I__27/I                                          LocalMux                       0              2538   +INF  FALL       1
I__27/O                                          LocalMux                     455              2993   +INF  FALL       1
I__29/I                                          InMux                          0              2993   +INF  FALL       1
I__29/O                                          InMux                        320              3313   +INF  FALL       1
I__31/I                                          CascadeMux                     0              3313   +INF  FALL       1
I__31/O                                          CascadeMux                     0              3313   +INF  FALL       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in2  LogicCell40_SEQ_MODE_1000      0              3313   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__39/I                                           ClkMux                         0              3482  RISE       1
I__39/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout
Path End         : shiftClkGeneratorInstance.counter_0_LC_2_9_2/in1
Capture Clock    : shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__41/I                                             LocalMux                       0              4733   1571  FALL       1
I__41/O                                             LocalMux                     455              5188   1571  FALL       1
I__43/I                                             InMux                          0              5188   1571  FALL       1
I__43/O                                             InMux                        320              5508   1571  FALL       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_1_LC_2_9_1/lcout
Path End         : shiftClkGeneratorInstance.counter_1_LC_2_9_1/in3
Capture Clock    : shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_1_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__57/I                                             LocalMux                       0              4733   1571  FALL       1
I__57/O                                             LocalMux                     455              5188   1571  FALL       1
I__58/I                                             InMux                          0              5188   1571  FALL       1
I__58/O                                             InMux                        320              5508   1571  FALL       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout
Path End         : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in3
Capture Clock    : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__61/I                                             LocalMux                       0              4733   1571  FALL       1
I__61/O                                             LocalMux                     455              5188   1571  FALL       1
I__64/I                                             InMux                          0              5188   1571  FALL       1
I__64/O                                             InMux                        320              5508   1571  FALL       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in3     LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__39/I                                           ClkMux                         0              3482  RISE       1
I__39/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_2_LC_1_10_5/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/in1
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_2_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__69/I                                            LocalMux                       0              4733   1571  FALL       1
I__69/O                                            LocalMux                     455              5188   1571  FALL       1
I__70/I                                            InMux                          0              5188   1571  FALL       1
I__70/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_0_LC_1_10_4/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/in3
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__82/I                                            LocalMux                       0              4733   1571  FALL       1
I__82/O                                            LocalMux                     455              5188   1571  FALL       1
I__83/I                                            InMux                          0              5188   1571  FALL       1
I__83/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_0_LC_1_10_4/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_3_LC_1_10_3/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/in2
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__87/I                                            LocalMux                       0              4733   1571  FALL       1
I__87/O                                            LocalMux                     455              5188   1571  FALL       1
I__88/I                                            InMux                          0              5188   1571  FALL       1
I__88/O                                            InMux                        320              5508   1571  FALL       1
I__91/I                                            CascadeMux                     0              5508   1571  FALL       1
I__91/O                                            CascadeMux                     0              5508   1571  FALL       1
feedBackCounterInstance.counter_0_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/in0
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__76/I                                            LocalMux                       0              4733   1571  FALL       1
I__76/O                                            LocalMux                     455              5188   1571  FALL       1
I__78/I                                            InMux                          0              5188   1571  FALL       1
I__78/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_0_LC_1_10_4/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/in0
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__42/I                                             LocalMux                       0              4733   1571  FALL       1
I__42/O                                             LocalMux                     455              5188   1571  FALL       1
I__45/I                                             InMux                          0              5188   1571  FALL       1
I__45/O                                             InMux                        320              5508   1571  FALL       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout
Path End         : shiftClkGeneratorInstance.counter_1_LC_2_9_1/in2
Capture Clock    : shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_0_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__41/I                                             LocalMux                       0              4733   1571  FALL       1
I__41/O                                             LocalMux                     455              5188   1571  FALL       1
I__44/I                                             InMux                          0              5188   1571  FALL       1
I__44/O                                             InMux                        320              5508   1571  FALL       1
I__46/I                                             CascadeMux                     0              5508   1571  FALL       1
I__46/O                                             CascadeMux                     0              5508   1571  FALL       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/in2    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_1_LC_2_9_1/lcout
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/in2
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_1_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__57/I                                             LocalMux                       0              4733   1571  FALL       1
I__57/O                                             LocalMux                     455              5188   1571  FALL       1
I__59/I                                             InMux                          0              5188   1571  FALL       1
I__59/O                                             InMux                        320              5508   1571  FALL       1
I__60/I                                             CascadeMux                     0              5508   1571  FALL       1
I__60/O                                             CascadeMux                     0              5508   1571  FALL       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/in2    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/in1
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__62/I                                             LocalMux                       0              4733   1571  FALL       1
I__62/O                                             LocalMux                     455              5188   1571  FALL       1
I__65/I                                             InMux                          0              5188   1571  FALL       1
I__65/O                                             InMux                        320              5508   1571  FALL       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_2_LC_1_10_5/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/in1
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_2_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__69/I                                            LocalMux                       0              4733   1571  FALL       1
I__69/O                                            LocalMux                     455              5188   1571  FALL       1
I__71/I                                            InMux                          0              5188   1571  FALL       1
I__71/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_1_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_2_LC_1_10_5/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/in2
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_2_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__69/I                                            LocalMux                       0              4733   1571  FALL       1
I__69/O                                            LocalMux                     455              5188   1571  FALL       1
I__72/I                                            InMux                          0              5188   1571  FALL       1
I__72/O                                            InMux                        320              5508   1571  FALL       1
I__74/I                                            CascadeMux                     0              5508   1571  FALL       1
I__74/O                                            CascadeMux                     0              5508   1571  FALL       1
feedBackCounterInstance.counter_2_LC_1_10_5/in2    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_2_LC_1_10_5/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/in2
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_2_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__69/I                                            LocalMux                       0              4733   1571  FALL       1
I__69/O                                            LocalMux                     455              5188   1571  FALL       1
I__73/I                                            InMux                          0              5188   1571  FALL       1
I__73/O                                            InMux                        320              5508   1571  FALL       1
I__75/I                                            CascadeMux                     0              5508   1571  FALL       1
I__75/O                                            CascadeMux                     0              5508   1571  FALL       1
feedBackCounterInstance.counter_3_LC_1_10_3/in2    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/in0
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__76/I                                            LocalMux                       0              4733   1571  FALL       1
I__76/O                                            LocalMux                     455              5188   1571  FALL       1
I__79/I                                            InMux                          0              5188   1571  FALL       1
I__79/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_1_LC_1_10_2/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/in3
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__76/I                                            LocalMux                       0              4733   1571  FALL       1
I__76/O                                            LocalMux                     455              5188   1571  FALL       1
I__80/I                                            InMux                          0              5188   1571  FALL       1
I__80/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_2_LC_1_10_5/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/in3
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__76/I                                            LocalMux                       0              4733   1571  FALL       1
I__76/O                                            LocalMux                     455              5188   1571  FALL       1
I__81/I                                            InMux                          0              5188   1571  FALL       1
I__81/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_3_LC_1_10_3/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_0_LC_1_10_4/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/in3
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__82/I                                            LocalMux                       0              4733   1571  FALL       1
I__82/O                                            LocalMux                     455              5188   1571  FALL       1
I__84/I                                            InMux                          0              5188   1571  FALL       1
I__84/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_1_LC_1_10_2/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_0_LC_1_10_4/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/in0
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__82/I                                            LocalMux                       0              4733   1571  FALL       1
I__82/O                                            LocalMux                     455              5188   1571  FALL       1
I__85/I                                            InMux                          0              5188   1571  FALL       1
I__85/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_2_LC_1_10_5/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_0_LC_1_10_4/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/in0
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__82/I                                            LocalMux                       0              4733   1571  FALL       1
I__82/O                                            LocalMux                     455              5188   1571  FALL       1
I__86/I                                            InMux                          0              5188   1571  FALL       1
I__86/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_3_LC_1_10_3/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_3_LC_1_10_3/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/in2
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__87/I                                            LocalMux                       0              4733   1571  FALL       1
I__87/O                                            LocalMux                     455              5188   1571  FALL       1
I__89/I                                            InMux                          0              5188   1571  FALL       1
I__89/O                                            InMux                        320              5508   1571  FALL       1
I__92/I                                            CascadeMux                     0              5508   1571  FALL       1
I__92/O                                            CascadeMux                     0              5508   1571  FALL       1
feedBackCounterInstance.counter_1_LC_1_10_2/in2    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_3_LC_1_10_3/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/in1
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                       775
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__87/I                                            LocalMux                       0              4733   1571  FALL       1
I__87/O                                            LocalMux                     455              5188   1571  FALL       1
I__90/I                                            InMux                          0              5188   1571  FALL       1
I__90/O                                            InMux                        320              5508   1571  FALL       1
feedBackCounterInstance.counter_3_LC_1_10_3/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in0
Capture Clock    : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      1974
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__76/I                                            LocalMux                       0              4733   1571  FALL       1
I__76/O                                            LocalMux                     455              5188   1571  FALL       1
I__77/I                                            InMux                          0              5188   2770  FALL       1
I__77/O                                            InMux                        320              5508   2770  FALL       1
srLatchInstance.local0_i_LC_1_10_1/in3             LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
srLatchInstance.local0_i_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       6
I__47/I                                            LocalMux                       0              5932   2770  FALL       1
I__47/O                                            LocalMux                     455              6387   2770  FALL       1
I__51/I                                            InMux                          0              6387   2770  FALL       1
I__51/O                                            InMux                        320              6707   2770  FALL       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in0    LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__39/I                                           ClkMux                         0              3482  RISE       1
I__39/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : shiftClkGeneratorInstance.counter_0_LC_2_9_2/in3
Capture Clock    : shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      1974
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__76/I                                            LocalMux                       0              4733   1571  FALL       1
I__76/O                                            LocalMux                     455              5188   1571  FALL       1
I__77/I                                            InMux                          0              5188   2770  FALL       1
I__77/O                                            InMux                        320              5508   2770  FALL       1
srLatchInstance.local0_i_LC_1_10_1/in3             LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
srLatchInstance.local0_i_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       6
I__48/I                                            LocalMux                       0              5932   2770  FALL       1
I__48/O                                            LocalMux                     455              6387   2770  FALL       1
I__52/I                                            InMux                          0              6387   2770  FALL       1
I__52/O                                            InMux                        320              6707   2770  FALL       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/in3   LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : shiftClkGeneratorInstance.counter_1_LC_2_9_1/in0
Capture Clock    : shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      1974
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__76/I                                            LocalMux                       0              4733   1571  FALL       1
I__76/O                                            LocalMux                     455              5188   1571  FALL       1
I__77/I                                            InMux                          0              5188   2770  FALL       1
I__77/O                                            InMux                        320              5508   2770  FALL       1
srLatchInstance.local0_i_LC_1_10_1/in3             LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
srLatchInstance.local0_i_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       6
I__48/I                                            LocalMux                       0              5932   2770  FALL       1
I__48/O                                            LocalMux                     455              6387   2770  FALL       1
I__53/I                                            InMux                          0              6387   2770  FALL       1
I__53/O                                            InMux                        320              6707   2770  FALL       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/in0   LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : feedBackCounterInstance.counter_1_LC_1_10_2/lcout
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/in3
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      1974
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
feedBackCounterInstance.counter_1_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__76/I                                            LocalMux                       0              4733   1571  FALL       1
I__76/O                                            LocalMux                     455              5188   1571  FALL       1
I__77/I                                            InMux                          0              5188   2770  FALL       1
I__77/O                                            InMux                        320              5508   2770  FALL       1
srLatchInstance.local0_i_LC_1_10_1/in3             LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
srLatchInstance.local0_i_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       6
I__48/I                                            LocalMux                       0              5932   2770  FALL       1
I__48/O                                            LocalMux                     455              6387   2770  FALL       1
I__54/I                                            InMux                          0              6387   2770  FALL       1
I__54/O                                            InMux                        320              6707   2770  FALL       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/in3   LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout
Path End         : feedBackCounterInstance.counter_2_LC_1_10_5/ce
Capture Clock    : feedBackCounterInstance.counter_2_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      3266
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          7999
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__61/I                                                    LocalMux                       0              4733   1571  FALL       1
I__61/O                                                    LocalMux                     455              5188   1571  FALL       1
I__63/I                                                    InMux                          0              5188   4062  FALL       1
I__63/O                                                    InMux                        320              5508   4062  FALL       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in3    LogicCell40_SEQ_MODE_0000      0              5508   4062  FALL       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    424              5932   4062  FALL       4
I__66/I                                                    Odrv12                         0              5932   4062  FALL       1
I__66/O                                                    Odrv12                       796              6728   4062  FALL       1
I__67/I                                                    LocalMux                       0              6728   4062  FALL       1
I__67/O                                                    LocalMux                     455              7183   4062  FALL       1
I__68/I                                                    CEMux                          0              7183   4062  FALL       1
I__68/O                                                    CEMux                        817              7999   4062  FALL       1
feedBackCounterInstance.counter_2_LC_1_10_5/ce             LogicCell40_SEQ_MODE_1000      0              7999   4062  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_2_LC_1_10_5/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout
Path End         : feedBackCounterInstance.counter_0_LC_1_10_4/ce
Capture Clock    : feedBackCounterInstance.counter_0_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      3266
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          7999
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__61/I                                                    LocalMux                       0              4733   1571  FALL       1
I__61/O                                                    LocalMux                     455              5188   1571  FALL       1
I__63/I                                                    InMux                          0              5188   4062  FALL       1
I__63/O                                                    InMux                        320              5508   4062  FALL       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in3    LogicCell40_SEQ_MODE_0000      0              5508   4062  FALL       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    424              5932   4062  FALL       4
I__66/I                                                    Odrv12                         0              5932   4062  FALL       1
I__66/O                                                    Odrv12                       796              6728   4062  FALL       1
I__67/I                                                    LocalMux                       0              6728   4062  FALL       1
I__67/O                                                    LocalMux                     455              7183   4062  FALL       1
I__68/I                                                    CEMux                          0              7183   4062  FALL       1
I__68/O                                                    CEMux                        817              7999   4062  FALL       1
feedBackCounterInstance.counter_0_LC_1_10_4/ce             LogicCell40_SEQ_MODE_1000      0              7999   4062  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_0_LC_1_10_4/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout
Path End         : feedBackCounterInstance.counter_3_LC_1_10_3/ce
Capture Clock    : feedBackCounterInstance.counter_3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      3266
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          7999
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__61/I                                                    LocalMux                       0              4733   1571  FALL       1
I__61/O                                                    LocalMux                     455              5188   1571  FALL       1
I__63/I                                                    InMux                          0              5188   4062  FALL       1
I__63/O                                                    InMux                        320              5508   4062  FALL       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in3    LogicCell40_SEQ_MODE_0000      0              5508   4062  FALL       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    424              5932   4062  FALL       4
I__66/I                                                    Odrv12                         0              5932   4062  FALL       1
I__66/O                                                    Odrv12                       796              6728   4062  FALL       1
I__67/I                                                    LocalMux                       0              6728   4062  FALL       1
I__67/O                                                    LocalMux                     455              7183   4062  FALL       1
I__68/I                                                    CEMux                          0              7183   4062  FALL       1
I__68/O                                                    CEMux                        817              7999   4062  FALL       1
feedBackCounterInstance.counter_3_LC_1_10_3/ce             LogicCell40_SEQ_MODE_1000      0              7999   4062  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_3_LC_1_10_3/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout
Path End         : feedBackCounterInstance.counter_1_LC_1_10_2/ce
Capture Clock    : feedBackCounterInstance.counter_1_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 4062p

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              3937
- Setup Time                                               0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3937

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)      0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              3937
+ Clock To Q                                            796
+ Data Path Delay                                      3266
----------------------------------------------------   ---- 
End-of-path arrival time (ps)                          7999
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.counter_2_LC_2_9_0/lcout         LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__61/I                                                    LocalMux                       0              4733   1571  FALL       1
I__61/O                                                    LocalMux                     455              5188   1571  FALL       1
I__63/I                                                    InMux                          0              5188   4062  FALL       1
I__63/O                                                    InMux                        320              5508   4062  FALL       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/in3    LogicCell40_SEQ_MODE_0000      0              5508   4062  FALL       1
shiftClkGeneratorInstance.shiftClk_RNIEF5F_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    424              5932   4062  FALL       4
I__66/I                                                    Odrv12                         0              5932   4062  FALL       1
I__66/O                                                    Odrv12                       796              6728   4062  FALL       1
I__67/I                                                    LocalMux                       0              6728   4062  FALL       1
I__67/O                                                    LocalMux                     455              7183   4062  FALL       1
I__68/I                                                    CEMux                          0              7183   4062  FALL       1
I__68/O                                                    CEMux                        817              7999   4062  FALL       1
feedBackCounterInstance.counter_1_LC_1_10_2/ce             LogicCell40_SEQ_MODE_1000      0              7999   4062  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__38/I                                           ClkMux                         0              3482  RISE       1
I__38/O                                           ClkMux                       455              3937  RISE       1
feedBackCounterInstance.counter_1_LC_1_10_2/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : shiftClkGeneratorInstance.counter_0_LC_2_9_2/sr
Capture Clock    : shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)    -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3937
- Setup Time                                             -291
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5616
---------------------------------------   ---- 
End-of-path arrival time (ps)             5616
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                            shiftRegisterClk               0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                            IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__25/I                                          Odrv4                          0              1192   +INF  FALL       1
I__25/O                                          Odrv4                        548              1740   +INF  FALL       1
I__26/I                                          Span4Mux_v                     0              1740   +INF  FALL       1
I__26/O                                          Span4Mux_v                   548              2288   +INF  FALL       1
I__27/I                                          LocalMux                       0              2288   +INF  FALL       1
I__27/O                                          LocalMux                     455              2743   +INF  FALL       1
I__28/I                                          InMux                          0              2743   +INF  FALL       1
I__28/O                                          InMux                        320              3063   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/in1                  LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/lcout                LogicCell40_SEQ_MODE_0000    558              3621   +INF  FALL       3
I__32/I                                          Odrv4                          0              3621   +INF  FALL       1
I__32/O                                          Odrv4                        548              4169   +INF  FALL       1
I__33/I                                          Span4Mux_h                     0              4169   +INF  FALL       1
I__33/O                                          Span4Mux_h                   465              4634   +INF  FALL       1
I__34/I                                          LocalMux                       0              4634   +INF  FALL       1
I__34/O                                          LocalMux                     455              5089   +INF  FALL       1
I__35/I                                          SRMux                          0              5089   +INF  FALL       1
I__35/O                                          SRMux                        527              5616   +INF  FALL       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/sr  LogicCell40_SEQ_MODE_1000      0              5616   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_0_LC_2_9_2/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : shiftClkGeneratorInstance.counter_1_LC_2_9_1/sr
Capture Clock    : shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)    -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3937
- Setup Time                                             -291
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5566
---------------------------------------   ---- 
End-of-path arrival time (ps)             5566
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                            shiftRegisterClk               0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                            IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__25/I                                          Odrv4                          0              1142   +INF  FALL       1
I__25/O                                          Odrv4                        548              1690   +INF  FALL       1
I__26/I                                          Span4Mux_v                     0              1690   +INF  FALL       1
I__26/O                                          Span4Mux_v                   548              2238   +INF  FALL       1
I__27/I                                          LocalMux                       0              2238   +INF  FALL       1
I__27/O                                          LocalMux                     455              2693   +INF  FALL       1
I__28/I                                          InMux                          0              2693   +INF  FALL       1
I__28/O                                          InMux                        320              3013   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/in1                  LogicCell40_SEQ_MODE_0000      0              3013   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/lcout                LogicCell40_SEQ_MODE_0000    558              3571   +INF  FALL       3
I__32/I                                          Odrv4                          0              3571   +INF  FALL       1
I__32/O                                          Odrv4                        548              4119   +INF  FALL       1
I__33/I                                          Span4Mux_h                     0              4119   +INF  FALL       1
I__33/O                                          Span4Mux_h                   465              4584   +INF  FALL       1
I__34/I                                          LocalMux                       0              4584   +INF  FALL       1
I__34/O                                          LocalMux                     455              5039   +INF  FALL       1
I__35/I                                          SRMux                          0              5039   +INF  FALL       1
I__35/O                                          SRMux                        527              5566   +INF  FALL       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/sr  LogicCell40_SEQ_MODE_1000      0              5566   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_1_LC_2_9_1/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : shiftClkGeneratorInstance.counter_2_LC_2_9_0/sr
Capture Clock    : shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)    -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3937
- Setup Time                                             -291
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5616
---------------------------------------   ---- 
End-of-path arrival time (ps)             5616
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                            shiftRegisterClk               0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                            IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__25/I                                          Odrv4                          0              1192   +INF  FALL       1
I__25/O                                          Odrv4                        548              1740   +INF  FALL       1
I__26/I                                          Span4Mux_v                     0              1740   +INF  FALL       1
I__26/O                                          Span4Mux_v                   548              2288   +INF  FALL       1
I__27/I                                          LocalMux                       0              2288   +INF  FALL       1
I__27/O                                          LocalMux                     455              2743   +INF  FALL       1
I__28/I                                          InMux                          0              2743   +INF  FALL       1
I__28/O                                          InMux                        320              3063   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/in1                  LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_9_3/lcout                LogicCell40_SEQ_MODE_0000    558              3621   +INF  FALL       3
I__32/I                                          Odrv4                          0              3621   +INF  FALL       1
I__32/O                                          Odrv4                        548              4169   +INF  FALL       1
I__33/I                                          Span4Mux_h                     0              4169   +INF  FALL       1
I__33/O                                          Span4Mux_h                   465              4634   +INF  FALL       1
I__34/I                                          LocalMux                       0              4634   +INF  FALL       1
I__34/O                                          LocalMux                     455              5089   +INF  FALL       1
I__35/I                                          SRMux                          0              5089   +INF  FALL       1
I__35/O                                          SRMux                        527              5616   +INF  FALL       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/sr  LogicCell40_SEQ_MODE_1000      0              5616   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__40/I                                           ClkMux                         0              3482  RISE       1
I__40/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.counter_2_LC_2_9_0/clk  LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/lcout
Path End         : shiftClk
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (shiftRegisterClk|clk:R#1)       0
+ Launch Clock Source Latency                              0
+ Launch Clock Path Delay                               3937
+ Clock To Q                                             796
+ Data Path Delay                                       7904
----------------------------------------------------   ----- 
End-of-path arrival time (ps)                          12637
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__39/I                                           ClkMux                         0              3482  RISE       1
I__39/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       2
I__19/I                                            Odrv4                          0              4733   +INF  RISE       1
I__19/O                                            Odrv4                        517              5250   +INF  RISE       1
I__21/I                                            Span4Mux_v                     0              5250   +INF  RISE       1
I__21/O                                            Span4Mux_v                   517              5767   +INF  RISE       1
I__22/I                                            Span4Mux_s0_h                  0              5767   +INF  RISE       1
I__22/O                                            Span4Mux_s0_h                217              5984   +INF  RISE       1
I__23/I                                            LocalMux                       0              5984   +INF  RISE       1
I__23/O                                            LocalMux                     486              6470   +INF  RISE       1
I__24/I                                            IoInMux                        0              6470   +INF  RISE       1
I__24/O                                            IoInMux                      382              6852   +INF  RISE       1
shiftClk_obuf_preio/DOUT0                          PRE_IO_PIN_TYPE_011001         0              6852   +INF  RISE       1
shiftClk_obuf_preio/PADOUT                         PRE_IO_PIN_TYPE_011001      3297             10149   +INF  FALL       1
shiftClk_obuf_iopad/DIN                            IO_PAD                         0             10149   +INF  FALL       1
shiftClk_obuf_iopad/PACKAGEPIN:out                 IO_PAD                      2488             12637   +INF  FALL       1
shiftClk                                           shiftRegisterClk               0             12637   +INF  FALL       1


++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in2
Capture Clock    : shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (shiftRegisterClk|clk:R#1)    -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                               3937
- Setup Time                                                0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3063
---------------------------------------   ---- 
End-of-path arrival time (ps)             3063
 
Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                            shiftRegisterClk               0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                            IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__25/I                                          Odrv4                          0              1192   +INF  FALL       1
I__25/O                                          Odrv4                        548              1740   +INF  FALL       1
I__26/I                                          Span4Mux_v                     0              1740   +INF  FALL       1
I__26/O                                          Span4Mux_v                   548              2288   +INF  FALL       1
I__27/I                                          LocalMux                       0              2288   +INF  FALL       1
I__27/O                                          LocalMux                     455              2743   +INF  FALL       1
I__29/I                                          InMux                          0              2743   +INF  FALL       1
I__29/O                                          InMux                        320              3063   +INF  FALL       1
I__31/I                                          CascadeMux                     0              3063   +INF  FALL       1
I__31/O                                          CascadeMux                     0              3063   +INF  FALL       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/in2  LogicCell40_SEQ_MODE_1000      0              3063   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               shiftRegisterClk               0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__36/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__36/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__37/I                                           GlobalMux                      0              3255  RISE       1
I__37/O                                           GlobalMux                    227              3482  RISE       1
I__39/I                                           ClkMux                         0              3482  RISE       1
I__39/O                                           ClkMux                       455              3937  RISE       1
shiftClkGeneratorInstance.shiftClk_LC_1_9_0/clk   LogicCell40_SEQ_MODE_1000      0              3937  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

