# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
# Date created = 21:16:47  May 22, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ESPIER_I_niosII_standard_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY ESPIER_I_niosII_standard
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:16:47  MAY 22, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "11.1 SP2"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VERILOG_FILE ESPIER_I_niosII_standard.v
set_global_assignment -name QIP_FILE ESPIER_I_niosII_standard_sopc.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_24 -to clk
set_location_assignment PIN_12 -to ep_dclk
set_location_assignment PIN_6 -to epcs_asdi
set_location_assignment PIN_13 -to epcs_data
set_location_assignment PIN_8 -to epcs_ncs
set_location_assignment PIN_51 -to sdram_dq[13]
set_location_assignment PIN_50 -to sdram_dq[14]
set_location_assignment PIN_49 -to sdram_dq[15]
set_location_assignment PIN_72 -to sdram_addr[4]
set_location_assignment PIN_71 -to sdram_addr[5]
set_location_assignment PIN_70 -to sdram_addr[6]
set_location_assignment PIN_69 -to sdram_addr[7]
set_location_assignment PIN_68 -to sdram_addr[8]
set_location_assignment PIN_67 -to sdram_addr[9]
set_location_assignment PIN_66 -to sdram_addr[11]
set_location_assignment PIN_84 -to sdram_addr[3]
set_location_assignment PIN_83 -to sdram_addr[2]
set_location_assignment PIN_80 -to sdram_addr[1]
set_location_assignment PIN_77 -to sdram_addr[0]
set_location_assignment PIN_76 -to sdram_addr[10]
set_location_assignment PIN_75 -to sdram_ba[1]
set_location_assignment PIN_73 -to sdram_ba[0]
set_location_assignment PIN_74 -to sdram_cs_n
set_location_assignment PIN_46 -to sdram_ras_n
set_location_assignment PIN_44 -to sdram_cas_n
set_location_assignment PIN_43 -to sdram_we_n
set_location_assignment PIN_39 -to sdram_dq[7]
set_location_assignment PIN_38 -to sdram_dq[6]
set_location_assignment PIN_34 -to sdram_dq[5]
set_location_assignment PIN_33 -to sdram_dq[4]
set_location_assignment PIN_31 -to sdram_dq[3]
set_location_assignment PIN_65 -to sdram_addr[12]
set_location_assignment PIN_32 -to sdram_dq[2]
set_location_assignment PIN_28 -to sdram_dq[1]
set_location_assignment PIN_30 -to sdram_dq[0]
set_location_assignment PIN_64 -to sdram_cke
set_location_assignment PIN_60 -to sdram_clk
set_location_assignment PIN_58 -to sdram_dq[8]
set_location_assignment PIN_55 -to sdram_dq[9]
set_location_assignment PIN_54 -to sdram_dq[10]
set_location_assignment PIN_53 -to sdram_dq[11]
set_location_assignment PIN_52 -to sdram_dq[12]
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name QIP_FILE pll.qip
#set_location_assignment PIN_141 -to led[3]
#set_location_assignment PIN_1 -to led[2]
#set_location_assignment PIN_2 -to led[1]
#set_location_assignment PIN_3 -to led[0]
set_location_assignment PIN_87 -to rxd
set_location_assignment PIN_86 -to txd
set_location_assignment PIN_89 -to resetn
set_location_assignment PIN_88 -to key
set_location_assignment PIN_85 -to beep
set_location_assignment PIN_42 -to sdram_dqm[0]
set_location_assignment PIN_59 -to sdram_dqm[1]
set_location_assignment PIN_10 -to flash_clk
set_location_assignment PIN_11 -to flash_cs_n
set_location_assignment PIN_23 -to flash_do
set_location_assignment PIN_7 -to flash_di
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp.stp
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_location_assignment PIN_127 -to adc_clk
set_location_assignment PIN_128 -to adc_data
set_location_assignment PIN_129 -to adc_cs_n
set_global_assignment -name QIP_FILE pll1.qip
set_location_assignment PIN_100 -to lcd_e
set_location_assignment PIN_98 -to lcd_rs
set_location_assignment PIN_99 -to lcd_rw
set_location_assignment PIN_103 -to lcd_data[7]
set_location_assignment PIN_104 -to lcd_data[6]
set_location_assignment PIN_105 -to lcd_data[5]
set_location_assignment PIN_101 -to lcd_data[4]
#set_location_assignment PIN_98 -to ps2_dat
#set_location_assignment PIN_99 -to ps2_clk
#set_location_assignment PIN_100 -to h_sync
#set_location_assignment PIN_101 -to v_sync
#set_location_assignment PIN_103 -to v_b[0]
#set_location_assignment PIN_104 -to v_b[1]
#set_location_assignment PIN_105 -to v_b[2]
set_location_assignment PIN_106 -to v_b[3]
set_location_assignment PIN_110 -to v_b[4]
set_location_assignment PIN_111 -to v_g[0]
set_location_assignment PIN_112 -to v_g[1]
set_location_assignment PIN_113 -to v_g[2]
set_location_assignment PIN_114 -to v_g[3]
set_location_assignment PIN_115 -to v_g[4]
set_location_assignment PIN_119 -to v_g[5]
set_location_assignment PIN_120 -to v_r[0]
set_location_assignment PIN_121 -to v_r[1]
set_location_assignment PIN_124 -to v_r[2]
set_location_assignment PIN_125 -to v_r[3]
set_location_assignment PIN_126 -to v_r[4]
set_location_assignment PIN_132 -to irda
set_location_assignment PIN_133 -to ds_en1
set_location_assignment PIN_135 -to ds_en3
set_location_assignment PIN_136 -to ds_en2
set_location_assignment PIN_137 -to ds_en4
set_location_assignment PIN_138 -to ds_f
set_location_assignment PIN_141 -to ds_d
set_location_assignment PIN_142 -to ds_e
set_location_assignment PIN_143 -to ds_a
set_location_assignment PIN_144 -to ds_b
set_location_assignment PIN_1 -to ds_c
set_location_assignment PIN_2 -to ds_g
set_location_assignment PIN_3 -to ds_dp
set_location_assignment PIN_91 -to key[1]
set_location_assignment PIN_90 -to key[0]
set_location_assignment PIN_88 -to key[2]
set_global_assignment -name SIGNALTAP_FILE stp_sample.stp
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to lcd_data[0] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to lcd_data[1] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to lcd_data[2] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to lcd_data[3] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to lcd_data[4] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to lcd_data[5] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to lcd_data[6] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to lcd_data[7] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to lcd_e -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to lcd_rs -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to lcd_rw -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to lcd_data[0] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to lcd_data[1] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to lcd_data[2] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to lcd_data[3] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to lcd_data[4] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to lcd_data[5] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to lcd_data[6] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to lcd_data[7] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to lcd_e -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to lcd_rs -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to lcd_rw -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=8192" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=8192" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=60" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_HIWORD=20420" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to clk -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_LOWORD=3274" -section_id auto_signaltap_0
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top