

================================================================
== Vitis HLS Report for 'gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3'
================================================================
* Date:           Thu Mar 30 01:34:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gaussian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|      649|  0.205 us|  3.245 us|   41|  649|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_8_2_VITIS_LOOP_12_3  |       39|      647|         4|          2|          1|  19 ~ 323|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_load"   --->   Operation 10 'read' 'c_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln16_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln16"   --->   Operation 11 'read' 'add_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bound_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %bound"   --->   Operation 12 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln8_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln8_1"   --->   Operation 13 'read' 'zext_ln8_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln8_1_cast = zext i5 %zext_ln8_1_read"   --->   Operation 14 'zext' 'zext_ln8_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %zext_ln8_1_cast, i64 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 1, i5 %k"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.88ns)   --->   "%icmp_ln8 = icmp_eq  i9 %indvar_flatten_load, i9 %bound_read" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 22 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.77ns)   --->   "%add_ln8 = add i9 %indvar_flatten_load, i9 1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 23 'add' 'add_ln8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc21, void %for.inc24.exitStub" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 24 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 25 'load' 'k_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.08ns)   --->   "%add_ln8_1 = add i64 %i_load, i64 1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 27 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.75ns)   --->   "%icmp_ln12 = icmp_eq  i5 %k_load, i5 20" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 28 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.41ns)   --->   "%select_ln8 = select i1 %icmp_ln12, i5 1, i5 %k_load" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 29 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%select_ln8_1 = select i1 %icmp_ln12, i64 %add_ln8_1, i64 %i_load" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8]   --->   Operation 30 'select' 'select_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %select_ln8_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 31 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln16, i4 0" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 32 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i64 %select_ln8_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 33 'trunc' 'trunc_ln16_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln16_1, i2 0" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 34 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_1 = add i9 %p_shl2, i9 %p_shl3" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 35 'add' 'add_ln16_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i5 %select_ln8" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 36 'zext' 'zext_ln16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln16_2 = add i9 %add_ln16_1, i9 %zext_ln16" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 37 'add' 'add_ln16_2' <Predicate = (!icmp_ln8)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln16_3 = add i9 %add_ln16_read, i9 %zext_ln16" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 38 'add' 'add_ln16_3' <Predicate = (!icmp_ln8)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i9 %add_ln16_3" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 39 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln16_2" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 40 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.23ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 41 'load' 'A_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln12 = store i9 %add_ln8, i9 %indvar_flatten" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 42 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln12 = store i64 %select_ln8_1, i64 %i" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 43 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i9 %add_ln16_2" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 44 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln16_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 45 'getelementptr' 'A_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.23ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 46 'load' 'A_load' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 47 [1/2] (1.23ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 47 'load' 'A_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln12 = add i5 %select_ln8, i5 1" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 48 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln12 = store i5 %add_ln12, i5 %k" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 49 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 50 [1/2] (1.23ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 50 'load' 'A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 51 [1/1] (3.42ns)   --->   "%mul_ln16 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 51 'mul' 'mul_ln16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.25>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_2_VITIS_LOOP_12_3_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 323, i64 0"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 55 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.01ns)   --->   "%sub_ln16 = sub i32 %A_load, i32 %mul_ln16" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 56 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %sub_ln16, i9 %A_addr" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16]   --->   Operation 57 'store' 'store_ln16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12]   --->   Operation 58 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [8]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [15]  (0.427 ns)

 <State 2>: 3.18ns
The critical path consists of the following:
	'load' operation ('k_load', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12) on local variable 'k' [26]  (0 ns)
	'icmp' operation ('icmp_ln12', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:12) [31]  (0.753 ns)
	'select' operation ('select_ln8', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:8) [32]  (0.414 ns)
	'add' operation ('add_ln16_3', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16) [44]  (0.776 ns)
	'getelementptr' operation ('A_addr_1', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16) [46]  (0 ns)
	'load' operation ('A_load_1', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16) on array 'A' [49]  (1.24 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16) [43]  (0 ns)
	'load' operation ('A_load', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16) on array 'A' [48]  (1.24 ns)

 <State 4>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16) [50]  (3.42 ns)

 <State 5>: 2.25ns
The critical path consists of the following:
	'sub' operation ('sub_ln16', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16) [51]  (1.02 ns)
	'store' operation ('store_ln16', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16) of variable 'sub_ln16', ../../../../Documents/LAP/Vitis/gaussian/gaussian.cpp:16 on array 'A' [52]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
