# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ARM_project.srcs/sources_1/new/IF_Stage_Reg.v" \
"../../../../ARM_project.srcs/sources_1/new/Adder.v" \
"../../../../../VScode_files/ID/Mux.v" \
"../../../../ARM_project.srcs/sources_1/new/PC_reg.v" \
"../../../../ARM_project.srcs/sources_1/new/IF.v" \
"../../../../../VScode_files/ID/IDReg.v" \
"../../../../../VScode_files/ID/ConditionCheck.v" \
"../../../../../VScode_files/ID/ControlUnit.v" \
"../../../../../VScode_files/ID/RegisterFile.v" \
"../../../../../VScode_files/ID/ID.v" \
"../../../../../VScode_files/ID/ALU.v" \
"../../../../../VScode_files/ID/Mux4to1.v" \
"../../../../../VScode_files/ID/val2gen.v" \
"../../../../../VScode_files/ID/Exe.v" \
"../../../../../VScode_files/ID/ExeReg.v" \
"../../../../../VScode_files/ID/StatusReg.v" \
"../../../../../VScode_files/MEMReg.v" \
"../../../../../VScode_files/WbStage.v" \
"../../../../../VScode_files/ID/hazard_detection_unit.v" \
"../../../../../VScode_files/ID/forwarding_unit.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_IF_Stage_Reg_0_0/sim/design_1_IF_Stage_Reg_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_IF_1_1/sim/design_1_IF_1_1.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_IDReg_0_0/sim/design_1_IDReg_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_ID_0_0/sim/design_1_ID_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_Exe_0_0/sim/design_1_Exe_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_ExeReg_0_0/sim/design_1_ExeReg_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_StatusReg_0_0/sim/design_1_StatusReg_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_1_0/sim/design_1_dist_mem_gen_1_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_MEMReg_0_0/sim/design_1_MEMReg_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_WbStage_0_0/sim/design_1_WbStage_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_hazard_detection_unit_0_0/sim/design_1_hazard_detection_unit_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../../ARM_project.ip_user_files/bd/design_1/ip/design_1_forwarding_unit_0_0/sim/design_1_forwarding_unit_0_0.v" \
"../../../../ARM_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../ARM_project.srcs/sim_1/new/testbench_IFstage.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
