# Sample configs for SPI Flash, EEPROMs and FRAMs with frdm-k28f

source [find interface/cmsis-dap.cfg]

# increase working area to 16KB
set WORKAREASIZE 0x4000

# chip name
set CHIPNAME MK28FN2M0VMI15

source [find mem_helper.tcl]

source [find target/kx.cfg]

kinetis create_banks

cortex_m reset_config sysresetreq

# MT25QU256ABA
flash bank $_CHIPNAME.mt25qu256aba cmspi 0x90000000 0 0 0 $_TARGETNAME \
	0x010 0x400FF100  5 0x400FF100  1 \
	0x400FF100  0 0x014 0x014 0x00000001 0x400FF100  3 0x014 0x014 0x00000008 \
	0x400FF100  4 0x014 0x014 0x00000010 0x400FF100  2 0x014 0x014 0x00000004

proc cmspi_init { } {
	mww 0x40048044 0x01220000				;# SIM_CLKDIV1: core: /1, bus: /2, flex: /3, flash: /3
	mmb 0x40064003 0x60 0x00				;# MCG_C4: DRST_DRS = 0b11 for approx 80 Mhz
	mmw 0x40048038 0x00003E00 0				;# SIM_SCGC5 |= PORTE|PORTD|PORTC|PORTB|PORTA

	# MT25QU256ABA, NCS: PTE05, SCLK: PTE01, IO03/NHOLD: PTE00, IO2/NWP: PTE03, IO01/MISO: PTE04, IO00/MOSI: PTE02
	# PTE05:PP:H, PTE04:INUP:H, PTE03:INUP:H, PTE02:INUP:H, PTE01:PP:H, PTE00:INUP:H
	# Port E: PTE05:PP:H, PTE04:INUP:H, PTE03:INUP:H, PTE02:INUP:H, PTE01:PP:H, PTE00:INUP:H
	mmw 0x4004D000 0x00000103 0x00000604    ;# PORTE_PCR00
	mmw 0x4004D004 0x00000100 0x00000626    ;# PORTE_PCR01
	mmw 0x4004D008 0x00000103 0x00000604    ;# PORTE_PCR02
	mmw 0x4004D00C 0x00000103 0x00000604    ;# PORTE_PCR03
	mmw 0x4004D010 0x00000103 0x00000604    ;# PORTE_PCR04
	mmw 0x4004D014 0x00000100 0x00000626    ;# PORTE_PCR05
	mmw 0x400FF100 0x0000003F 0x00000000    ;# GPIOE_PODR
	mmw 0x400FF114 0x00000022 0x0000001D    ;# GPIOE_PDDR
}

$_TARGETNAME configure -event reset-init {
	kinetis disable_wdog
	cmspi_init
}
